Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 04:21:47 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.164        0.000                      0                 1552        0.026        0.000                      0                 1552       54.305        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.164        0.000                      0                 1548        0.026        0.000                      0                 1548       54.305        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.175        0.000                      0                    4        1.083        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.132ns  (logic 60.694ns (57.731%)  route 44.438ns (42.269%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=26 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.435   108.621    sm/M_alum_out[0]
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.116   108.737 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.440   109.176    sm/brams/override_address[0]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.321   109.497 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.784   110.281    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   115.446    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.446    
                         arrival time                        -110.282    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.441ns  (logic 60.859ns (57.718%)  route 44.582ns (42.282%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=26 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.551   108.736    sm/M_alum_out[0]
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.152   108.888 f  sm/D_states_q[3]_i_17/O
                         net (fo=1, routed)           0.436   109.325    sm/D_states_q[3]_i_17_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.326   109.651 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.431   110.081    sm/D_states_q[3]_i_5_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I5_O)        0.124   110.205 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.385   110.590    sm/D_states_d__0[3]
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X40Y6          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X40Y6          FDSE (Setup_fdse_C_D)       -0.067   116.134    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -110.590    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.949ns  (logic 60.701ns (57.839%)  route 44.248ns (42.161%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=26 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.435   108.621    sm/M_alum_out[0]
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.116   108.737 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.440   109.176    sm/brams/override_address[0]
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.328   109.504 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.593   110.098    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.496   116.011    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.670    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.670    
                         arrival time                        -110.098    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.116ns  (logic 60.828ns (57.868%)  route 44.288ns (42.132%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.047   108.233    sm/M_alum_out[0]
    SLICE_X43Y5          LUT2 (Prop_lut2_I1_O)        0.120   108.353 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.329   108.682    sm/D_states_q[2]_i_14_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I5_O)        0.327   109.009 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.800   109.809    sm/D_states_q[2]_i_3_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I2_O)        0.124   109.933 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332   110.265    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.298   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)       -0.016   116.209    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.209    
                         arrival time                        -110.265    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.005ns  (logic 60.828ns (57.929%)  route 44.177ns (42.072%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.047   108.233    sm/M_alum_out[0]
    SLICE_X43Y5          LUT2 (Prop_lut2_I1_O)        0.120   108.353 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.686   109.039    sm/D_states_q[2]_i_14_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.327   109.366 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.665   110.030    sm/D_states_q[1]_i_4_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.124   110.154 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   110.154    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)        0.077   116.278    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.278    
                         arrival time                        -110.155    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.769ns  (logic 60.629ns (57.869%)  route 44.140ns (42.131%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=26 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.112   108.298    sm/M_alum_out[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.124   108.422 f  sm/D_states_q[4]_i_14/O
                         net (fo=1, routed)           0.403   108.826    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I3_O)        0.124   108.950 r  sm/D_states_q[4]_i_5/O
                         net (fo=2, routed)           0.466   109.415    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124   109.539 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   109.918    sm/D_states_d__0[4]
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y5          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -109.919    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.839ns  (logic 60.629ns (57.831%)  route 44.210ns (42.170%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=26 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.112   108.298    sm/M_alum_out[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.124   108.422 f  sm/D_states_q[4]_i_14/O
                         net (fo=1, routed)           0.403   108.826    sm/D_states_q[4]_i_14_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I3_O)        0.124   108.950 r  sm/D_states_q[4]_i_5/O
                         net (fo=2, routed)           0.444   109.394    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.124   109.518 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.470   109.988    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X36Y5          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X36Y5          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y5          FDSE (Setup_fdse_C_D)       -0.067   116.118    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -109.989    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.002ns  (logic 60.828ns (57.930%)  route 44.174ns (42.070%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.047   108.233    sm/M_alum_out[0]
    SLICE_X43Y5          LUT2 (Prop_lut2_I1_O)        0.120   108.353 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.686   109.039    sm/D_states_q[2]_i_14_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.327   109.366 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           0.662   110.027    sm/D_states_q[1]_i_4_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I2_O)        0.124   110.151 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   110.151    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X42Y5          FDRE (Setup_fdre_C_D)        0.081   116.282    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.282    
                         arrival time                        -110.152    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.769ns  (logic 60.701ns (57.938%)  route 44.068ns (42.062%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=26 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.112   108.298    sm/M_alum_out[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I0_O)        0.118   108.416 f  sm/D_states_q[7]_i_10/O
                         net (fo=3, routed)           0.608   109.024    sm/D_states_q[7]_i_10_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I1_O)        0.326   109.350 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.568   109.919    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)       -0.081   116.104    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -109.919    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.770ns  (logic 60.828ns (58.059%)  route 43.942ns (41.941%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=102, routed)         3.589     9.256    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X54Y7          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  sm/D_registers_q[7][31]_i_130/O
                         net (fo=2, routed)           0.972    10.378    sm/D_registers_q[7][31]_i_130_n_0
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.356    10.734 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.859    11.593    sm/ram_reg_i_148_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  sm/ram_reg_i_117/O
                         net (fo=64, routed)          0.943    12.862    L_reg/M_sm_ra1[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.986 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           0.808    13.794    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.152    13.946 r  L_reg/D_registers_q[7][31]_i_62/O
                         net (fo=45, routed)          0.709    14.655    sm/M_alum_a[31]
    SLICE_X53Y18         LUT2 (Prop_lut2_I1_O)        0.326    14.981 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    14.981    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.513 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    15.513    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.627 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    15.627    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.741 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.741    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.855 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    15.855    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.969 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.969    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.083 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    16.083    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.197 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.009    16.206    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    16.320    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.591 r  alum/D_registers_q_reg[7][31]_i_85/CO[0]
                         net (fo=37, routed)          1.050    17.641    alum/temp_out0[31]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    18.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.584 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.584    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.698 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.698    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.812    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.926 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.040 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.040    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.154 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    19.163    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.277    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.434 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.125    20.559    alum/temp_out0[30]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.888 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    20.888    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.421 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.421    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.538 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.538    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.655 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.655    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.772 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.772    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.889 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.889    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.006 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.006    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.123 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.249    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.406 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.095    23.501    alum/temp_out0[29]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    23.833 r  alum/D_registers_q[7][28]_i_94/O
                         net (fo=1, routed)           0.000    23.833    alum/D_registers_q[7][28]_i_94_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.383 r  alum/D_registers_q_reg[7][28]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.383    alum/D_registers_q_reg[7][28]_i_87_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.497 r  alum/D_registers_q_reg[7][28]_i_82/CO[3]
                         net (fo=1, routed)           0.000    24.497    alum/D_registers_q_reg[7][28]_i_82_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.611 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    24.611    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.725 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    24.725    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.839 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.839    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.953 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.953    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.067 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.009    25.076    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.190 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.190    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.347 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.072    26.419    alum/temp_out0[28]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    26.748 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.748    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.298 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.298    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.412 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.412    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.526 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.526    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.640 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.640    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.754 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.754    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.868 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.868    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.982 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    27.991    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.105 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.105    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.262 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.046    29.308    alum/temp_out0[27]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.637 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.637    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.170 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.287 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.287    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.404 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    30.404    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.521 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.638 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.638    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.755 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.755    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.872 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.881    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.998 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.998    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.155 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.069    32.223    alum/temp_out0[26]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    32.555 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    32.555    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.088 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.205 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.205    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.322 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.322    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.439 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.439    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.556 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.673 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.682    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.799 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.799    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.916 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.916    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.073 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.009    35.082    alum/temp_out0[25]
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.332    35.414 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    35.414    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.964 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.964    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.078 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    36.078    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.192 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    36.192    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.306 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.306    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.420 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    36.429    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.543 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.543    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.657 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.657    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.771 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.771    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.928 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.084    alum/temp_out0[24]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.413 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    38.413    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.963 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.963    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.077 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    39.077    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.191 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.191    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.305 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.305    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.419 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.419    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    39.542    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.656 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.656    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.770 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.770    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.927 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.875    40.802    alum/temp_out0[23]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.131 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    41.131    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.681 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.681    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.795 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.795    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.909 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.909    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.023 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.023    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.137 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    42.146    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.260 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.260    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.374 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    42.374    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.488 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.488    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.645 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.026    43.671    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.000 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    44.000    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.550 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.550    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.664 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.664    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.778 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.778    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.892 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    44.892    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.006 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    45.015    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.129 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.129    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.243 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.243    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.357 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.357    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.514 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.030    46.544    alum/temp_out0[21]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.329    46.873 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    46.873    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.423 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    47.423    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.537 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    47.537    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.651 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    47.651    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.765 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.765    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.879 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    47.888    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.002 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.002    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.116 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.116    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.230 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.387 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.189    49.576    alum/temp_out0[20]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.329    49.905 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    50.285 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    50.285    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.402 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    50.402    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.519 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    50.519    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.753 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    50.762    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.879 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.879    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.996 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.113 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.113    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.270 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.942    52.212    alum/temp_out0[19]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    52.544 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    52.544    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.094 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.094    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.208 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.208    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.322 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.322    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.436 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    53.436    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.550 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    53.550    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.664 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    53.673    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.787 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.787    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.901 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.901    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.058 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.965    55.023    alum/temp_out0[18]
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.329    55.352 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    55.352    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.902 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.902    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.016 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    56.016    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.130 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.130    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.244 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.244    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.358 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.358    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.472 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.472    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.586 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.586    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.700 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.700    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.857 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.128    57.985    alum/temp_out0[17]
    SLICE_X32Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.770 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.770    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.884 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.884    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.998 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.998    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.112 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    59.112    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.226 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.340 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.340    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.454 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.454    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.568 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.568    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.725 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.129    60.854    alum/temp_out0[16]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    61.654 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.654    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.771 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.771    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.888 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.888    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.005 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    62.005    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.122 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    62.122    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.239 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    62.239    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.356 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.356    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.473 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.473    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.630 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.116    63.746    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    64.078 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    64.078    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.479 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.479    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.593 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.593    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.707 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.707    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.821 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.821    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.935 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.935    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.049 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    65.049    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.163 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.163    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.277 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.277    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.434 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.212    66.646    alum/temp_out0[14]
    SLICE_X51Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.431    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.545    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.659    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.773    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.887    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.001 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.001    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.115 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.115    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.229 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.229    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.386 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.908    69.294    alum/temp_out0[13]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.623 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.623    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.156 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.273 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.273    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.390 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.390    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.507 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.507    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.624 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.624    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.741 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.741    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.858 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.858    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.975 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.975    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.132 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.995    72.127    alum/temp_out0[12]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.459 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.459    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.009 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    73.009    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.123 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.123    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.237 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.237    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.351 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.351    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.465 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.579 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.579    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.693 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.693    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.807 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.807    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.964 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.820    74.784    alum/temp_out0[11]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    75.113 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.113    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.777 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.777    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.891 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.891    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.005 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.005    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.119 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.119    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.233 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.233    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.347 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.347    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.461 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.470    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.627 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.223    77.850    alum/temp_out0[10]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.179 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.179    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.729 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.729    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.843 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.843    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.957 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.957    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.071 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.071    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.185 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.185    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.299 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.299    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.413 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.413    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.527 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.527    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.684 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.977    80.662    alum/temp_out0[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    80.991 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.991    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.641 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.641    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.758 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.758    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.875 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.875    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.992 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.992    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.109 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.109    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.226 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.226    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.343 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.343    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.500 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    83.493    alum/temp_out0[8]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    83.825 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.825    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.375 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.375    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.489 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.489    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.603 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.603    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.717 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.717    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.831 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.831    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.945 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.945    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.059 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.059    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.173    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.330 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    86.297    alum/temp_out0[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.626 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.626    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.176 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    87.176    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.290 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.290    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.404 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.404    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.518 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.518    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.632 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.632    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.746 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.746    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.860 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.860    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.974 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.974    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.131 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.975    89.106    alum/temp_out0[6]
    SLICE_X43Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.891 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.575 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.575    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.689 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.689    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.846 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.936    91.782    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.111 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.111    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.644 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.644    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.761 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.761    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.878 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.878    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.112 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.112    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.229 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.229    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.346 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.346    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.463 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.463    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.619 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.954    94.574    alum/temp_out0[4]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.906 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.906    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.456 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.456    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.570 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.570    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.684 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.684    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.798 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.798    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.912 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.912    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.026 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.026    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.140 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.140    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.254 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.254    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.411 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.019    97.430    alum/temp_out0[3]
    SLICE_X35Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.215 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.215    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.329 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.329    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.443 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.443    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.557 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.557    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.671 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.671    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.785 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.785    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.899 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.899    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.013 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.013    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.170 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.903   100.073    alum/temp_out0[2]
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.329   100.402 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.402    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.935 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.935    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.052 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.052    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.169 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.169    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.286 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.286    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.403 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.403    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.520 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.520    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.637 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.754 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.754    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.911 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.963   102.874    alum/temp_out0[1]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.332   103.206 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   103.206    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.756 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   103.756    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.870 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.870    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.984 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.984    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.098 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   104.098    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.212 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   104.212    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.326 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.326    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.440 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   104.440    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.554 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.554    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.711 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.575   105.287    sm/temp_out0[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.329   105.616 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   106.080    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X38Y13         LUT4 (Prop_lut4_I1_O)        0.124   106.204 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.858   107.062    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.186 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.047   108.233    sm/M_alum_out[0]
    SLICE_X43Y5          LUT2 (Prop_lut2_I1_O)        0.120   108.353 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.329   108.682    sm/D_states_q[2]_i_14_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I5_O)        0.327   109.009 f  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.786   109.795    sm/D_states_q[2]_i_3_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I2_O)        0.124   109.919 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   109.919    sm/D_states_d__0[2]
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.298   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X42Y7          FDRE (Setup_fdre_C_D)        0.077   116.302    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.302    
                         arrival time                        -109.919    
  -------------------------------------------------------------------
                         slack                                  6.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.208     1.856    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.208     1.856    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.208     1.856    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.208     1.856    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.844    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.844    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y16   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y19   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y17   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y19   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.940ns (20.808%)  route 3.577ns (79.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.183     7.787    sm/D_states_q[4]
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.939 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.592     8.532    sm/D_stage_q[3]_i_3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I3_O)        0.332     8.864 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.802     9.666    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                106.175    

Slack (MET) :             106.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.940ns (20.808%)  route 3.577ns (79.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.183     7.787    sm/D_states_q[4]
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.939 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.592     8.532    sm/D_stage_q[3]_i_3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I3_O)        0.332     8.864 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.802     9.666    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                106.175    

Slack (MET) :             106.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.940ns (20.808%)  route 3.577ns (79.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.183     7.787    sm/D_states_q[4]
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.939 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.592     8.532    sm/D_stage_q[3]_i_3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I3_O)        0.332     8.864 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.802     9.666    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                106.175    

Slack (MET) :             106.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.940ns (20.808%)  route 3.577ns (79.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         2.183     7.787    sm/D_states_q[4]
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.939 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.592     8.532    sm/D_stage_q[3]_i_3_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I3_O)        0.332     8.864 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.802     9.666    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X35Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.841    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                106.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.186ns (14.855%)  route 1.066ns (85.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=88, routed)          0.761     2.409    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.454 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.305     2.759    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.186ns (14.855%)  route 1.066ns (85.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=88, routed)          0.761     2.409    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.454 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.305     2.759    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.186ns (14.855%)  route 1.066ns (85.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=88, routed)          0.761     2.409    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.454 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.305     2.759    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.186ns (14.855%)  route 1.066ns (85.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=88, routed)          0.761     2.409    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.454 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.305     2.759    fifo_reset_cond/AS[0]
    SLICE_X35Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.083    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.765ns  (logic 11.549ns (32.290%)  route 24.217ns (67.710%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.903     7.638    L_reg/M_sm_pac[12]
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.146     7.784 f  L_reg/L_615e95fd_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.847     8.631    L_reg/L_615e95fd_remainder0_carry_i_23_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.959 f  L_reg/L_615e95fd_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.018     9.976    L_reg/L_615e95fd_remainder0_carry_i_12_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152    10.128 f  L_reg/L_615e95fd_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.434    10.562    L_reg/L_615e95fd_remainder0_carry_i_20_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.326    10.888 r  L_reg/L_615e95fd_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.696    L_reg/L_615e95fd_remainder0_carry_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.820 r  L_reg/L_615e95fd_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.820    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.460 f  aseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.273    L_reg/L_615e95fd_remainder0[3]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.306    13.579 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.012    14.591    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I1_O)        0.124    14.715 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.915    15.630    L_reg/i__carry__1_i_11_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.754 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.710    16.464    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.148    16.612 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.871    17.483    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.354    17.837 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.098    18.935    L_reg/i__carry_i_11_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.283 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.607    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.114 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.228    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.541 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    21.492    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.306    21.798 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.232    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.356 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.980    23.335    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124    23.459 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.322    L_reg/i__carry_i_13_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.474 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.331    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.657 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.836    26.493    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    26.647 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.185    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.327    27.512 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.512    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.045 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.045    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.162    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.381 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.961    29.343    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.295    29.638 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    30.111    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.235 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.863    31.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.222 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    31.719    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.843 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.291    33.134    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I3_O)        0.150    33.284 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.921    37.205    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.983 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.983    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.125ns  (logic 11.313ns (32.208%)  route 23.812ns (67.792%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.903     7.638    L_reg/M_sm_pac[12]
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.146     7.784 f  L_reg/L_615e95fd_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.847     8.631    L_reg/L_615e95fd_remainder0_carry_i_23_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.959 f  L_reg/L_615e95fd_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.018     9.976    L_reg/L_615e95fd_remainder0_carry_i_12_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152    10.128 f  L_reg/L_615e95fd_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.434    10.562    L_reg/L_615e95fd_remainder0_carry_i_20_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.326    10.888 r  L_reg/L_615e95fd_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.696    L_reg/L_615e95fd_remainder0_carry_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.820 r  L_reg/L_615e95fd_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.820    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.460 f  aseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.273    L_reg/L_615e95fd_remainder0[3]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.306    13.579 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.012    14.591    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I1_O)        0.124    14.715 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.915    15.630    L_reg/i__carry__1_i_11_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.754 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.710    16.464    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.148    16.612 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.871    17.483    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.354    17.837 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.098    18.935    L_reg/i__carry_i_11_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.283 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.607    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.114 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.228    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.541 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    21.492    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.306    21.798 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.232    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.356 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.980    23.335    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124    23.459 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.322    L_reg/i__carry_i_13_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.474 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.331    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.657 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.836    26.493    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    26.647 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.185    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.327    27.512 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.512    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.045 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.045    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.162    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.381 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.961    29.343    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.295    29.638 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    30.111    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.235 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.863    31.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.222 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    31.719    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.843 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.291    33.134    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I3_O)        0.124    33.258 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.516    36.775    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.343 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.343    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.100ns  (logic 11.318ns (32.246%)  route 23.781ns (67.754%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.903     7.638    L_reg/M_sm_pac[12]
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.146     7.784 f  L_reg/L_615e95fd_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.847     8.631    L_reg/L_615e95fd_remainder0_carry_i_23_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.959 f  L_reg/L_615e95fd_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.018     9.976    L_reg/L_615e95fd_remainder0_carry_i_12_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152    10.128 f  L_reg/L_615e95fd_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.434    10.562    L_reg/L_615e95fd_remainder0_carry_i_20_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.326    10.888 r  L_reg/L_615e95fd_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.696    L_reg/L_615e95fd_remainder0_carry_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.820 r  L_reg/L_615e95fd_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.820    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.460 f  aseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.273    L_reg/L_615e95fd_remainder0[3]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.306    13.579 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.012    14.591    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I1_O)        0.124    14.715 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.915    15.630    L_reg/i__carry__1_i_11_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.754 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.710    16.464    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.148    16.612 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.871    17.483    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.354    17.837 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.098    18.935    L_reg/i__carry_i_11_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.283 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.607    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.114 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.228    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.541 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    21.492    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.306    21.798 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.232    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.356 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.980    23.335    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124    23.459 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.322    L_reg/i__carry_i_13_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.474 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.331    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.657 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.836    26.493    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    26.647 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.185    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.327    27.512 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.512    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.045 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.045    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.162    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.381 f  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.961    29.343    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.295    29.638 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    30.111    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.235 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.863    31.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.222 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    31.719    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.843 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.005    32.848    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124    32.972 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.771    36.744    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.317 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.317    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.009ns  (logic 11.447ns (32.699%)  route 23.561ns (67.301%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.611     7.287    L_reg/M_sm_pbc[3]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.411 f  L_reg/L_615e95fd_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.798     8.209    L_reg/L_615e95fd_remainder0_carry_i_25__0_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.333 f  L_reg/L_615e95fd_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.743     9.075    L_reg/L_615e95fd_remainder0_carry_i_12__0_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.225 f  L_reg/L_615e95fd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.626     9.851    L_reg/L_615e95fd_remainder0_carry_i_20__0_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.358    10.209 r  L_reg/L_615e95fd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.990    11.200    L_reg/L_615e95fd_remainder0_carry_i_10__0_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I1_O)        0.326    11.526 r  L_reg/L_615e95fd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.526    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.166 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/O[3]
                         net (fo=1, routed)           0.941    13.107    L_reg/L_615e95fd_remainder0_1[3]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.306    13.413 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.436    14.849    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.973 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.483    15.457    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I3_O)        0.116    15.573 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.818    16.391    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I4_O)        0.354    16.745 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    17.203    L_reg/i__carry_i_19__1_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.321    17.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.732    18.256    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.332    18.588 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.612    19.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.707 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.707    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.821 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.821    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.134 f  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.153    21.286    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.306    21.592 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.282    22.874    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    22.998 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.838    23.836    L_reg/i__carry_i_14__0_0
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.152    23.988 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.819    24.808    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.326    25.134 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.839    25.973    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.097 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.500    26.597    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.119    26.716 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    27.573    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y10         LUT5 (Prop_lut5_I0_O)        0.332    27.905 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.905    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.438 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.438    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.677 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.287    29.964    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.301    30.265 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.416    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.124    30.540 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.488 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819    32.308    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124    32.432 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.212    33.643    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.153    33.796 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.730    36.527    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.228 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.228    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.936ns  (logic 12.025ns (34.420%)  route 22.911ns (65.580%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.604     7.280    L_reg/M_sm_timer[4]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.404 r  L_reg/L_615e95fd_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.669     8.073    L_reg/L_615e95fd_remainder0_carry__1_i_8__1_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.197 f  L_reg/L_615e95fd_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.292     9.489    L_reg/L_615e95fd_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.152     9.641 f  L_reg/L_615e95fd_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.309    L_reg/L_615e95fd_remainder0_carry_i_20__1_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.360    10.669 r  L_reg/L_615e95fd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    11.774    L_reg/L_615e95fd_remainder0_carry_i_10__1_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_615e95fd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.100    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.650 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.650    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.054    14.038    L_reg/L_615e95fd_remainder0_3[5]
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.341 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.147    15.488    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.612 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.809    16.421    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.146    16.567 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.855    17.422    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.356    17.778 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.507    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I0_O)        0.352    18.859 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.567    19.425    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.541    20.293    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.248 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.199    22.447    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.750 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.014    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.138 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.326    23.464    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124    23.588 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.788    24.376    L_reg/i__carry_i_13__3_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.150    24.526 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.834    25.359    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    25.687 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.434    26.121    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.118    26.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.963    27.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326    27.528 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.078 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.078    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.192    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.505 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.371    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.306    29.677 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.064 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.352    30.416    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    30.540 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.856    31.396    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    31.520 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.096    32.616    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y30         LUT4 (Prop_lut4_I3_O)        0.152    32.768 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.630    36.399    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.155 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.155    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.783ns  (logic 11.795ns (33.911%)  route 22.988ns (66.089%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.604     7.280    L_reg/M_sm_timer[4]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.404 r  L_reg/L_615e95fd_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.669     8.073    L_reg/L_615e95fd_remainder0_carry__1_i_8__1_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.197 f  L_reg/L_615e95fd_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.292     9.489    L_reg/L_615e95fd_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.152     9.641 f  L_reg/L_615e95fd_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.309    L_reg/L_615e95fd_remainder0_carry_i_20__1_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.360    10.669 r  L_reg/L_615e95fd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    11.774    L_reg/L_615e95fd_remainder0_carry_i_10__1_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_615e95fd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.100    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.650 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.650    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.054    14.038    L_reg/L_615e95fd_remainder0_3[5]
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.341 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.147    15.488    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.612 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.809    16.421    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.146    16.567 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.855    17.422    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.356    17.778 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.507    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I0_O)        0.352    18.859 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.567    19.425    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.541    20.293    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.248 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.199    22.447    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.750 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.014    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.138 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.326    23.464    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124    23.588 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.788    24.376    L_reg/i__carry_i_13__3_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.150    24.526 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.834    25.359    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    25.687 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.434    26.121    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.118    26.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.963    27.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326    27.528 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.078 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.078    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.192    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.505 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.371    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.306    29.677 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.064 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.636    30.700    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.124    30.824 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.814    31.638    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    31.762 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.062    32.824    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y30         LUT4 (Prop_lut4_I0_O)        0.124    32.948 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.500    36.447    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.003 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.003    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.725ns  (logic 11.793ns (33.962%)  route 22.932ns (66.038%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.604     7.280    L_reg/M_sm_timer[4]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.404 r  L_reg/L_615e95fd_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.669     8.073    L_reg/L_615e95fd_remainder0_carry__1_i_8__1_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.197 f  L_reg/L_615e95fd_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.292     9.489    L_reg/L_615e95fd_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.152     9.641 f  L_reg/L_615e95fd_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.309    L_reg/L_615e95fd_remainder0_carry_i_20__1_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.360    10.669 r  L_reg/L_615e95fd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    11.774    L_reg/L_615e95fd_remainder0_carry_i_10__1_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_615e95fd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.100    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.650 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.650    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.054    14.038    L_reg/L_615e95fd_remainder0_3[5]
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.341 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.147    15.488    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.612 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.809    16.421    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.146    16.567 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.855    17.422    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.356    17.778 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.507    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I0_O)        0.352    18.859 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.567    19.425    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.541    20.293    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.248 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.199    22.447    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.750 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.014    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.138 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.326    23.464    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124    23.588 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.788    24.376    L_reg/i__carry_i_13__3_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.150    24.526 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.834    25.359    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    25.687 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.434    26.121    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.118    26.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.963    27.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326    27.528 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.078 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.078    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.192    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.505 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.371    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.306    29.677 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.064 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.636    30.700    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.124    30.824 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.814    31.638    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    31.762 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.067    32.829    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y30         LUT3 (Prop_lut3_I0_O)        0.124    32.953 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.439    36.391    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    39.945 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.945    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.670ns  (logic 11.491ns (33.144%)  route 23.179ns (66.856%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.903     7.638    L_reg/M_sm_pac[12]
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.146     7.784 f  L_reg/L_615e95fd_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.847     8.631    L_reg/L_615e95fd_remainder0_carry_i_23_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I2_O)        0.328     8.959 f  L_reg/L_615e95fd_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.018     9.976    L_reg/L_615e95fd_remainder0_carry_i_12_n_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.152    10.128 f  L_reg/L_615e95fd_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.434    10.562    L_reg/L_615e95fd_remainder0_carry_i_20_n_0
    SLICE_X58Y8          LUT5 (Prop_lut5_I4_O)        0.326    10.888 r  L_reg/L_615e95fd_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.808    11.696    L_reg/L_615e95fd_remainder0_carry_i_10_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.820 r  L_reg/L_615e95fd_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.820    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.460 f  aseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/O[3]
                         net (fo=1, routed)           0.813    13.273    L_reg/L_615e95fd_remainder0[3]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.306    13.579 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.012    14.591    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I1_O)        0.124    14.715 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           0.915    15.630    L_reg/i__carry__1_i_11_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.754 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.710    16.464    L_reg/i__carry__0_i_19_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I1_O)        0.148    16.612 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.871    17.483    L_reg/i__carry_i_20__0_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.354    17.837 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.098    18.935    L_reg/i__carry_i_11_n_0
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.283 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.607    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.114 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.114    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.228 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.228    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.541 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    21.492    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.306    21.798 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.232    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.356 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.980    23.335    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y4          LUT2 (Prop_lut2_I0_O)        0.124    23.459 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.862    24.322    L_reg/i__carry_i_13_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.474 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.858    25.331    L_reg/i__carry_i_23_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.657 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.836    26.493    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    26.647 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.185    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.327    27.512 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.512    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.045 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.045    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.162 r  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.162    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.381 f  aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.961    29.343    aseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.295    29.638 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.473    30.111    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.235 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.863    31.098    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.222 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.497    31.719    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.843 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.424    33.267    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.117    33.384 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.750    36.134    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    39.887 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.887    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.658ns  (logic 12.027ns (34.701%)  route 22.632ns (65.299%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.604     7.280    L_reg/M_sm_timer[4]
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.404 r  L_reg/L_615e95fd_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.669     8.073    L_reg/L_615e95fd_remainder0_carry__1_i_8__1_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.197 f  L_reg/L_615e95fd_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.292     9.489    L_reg/L_615e95fd_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I2_O)        0.152     9.641 f  L_reg/L_615e95fd_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.309    L_reg/L_615e95fd_remainder0_carry_i_20__1_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.360    10.669 r  L_reg/L_615e95fd_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    11.774    L_reg/L_615e95fd_remainder0_carry_i_10__1_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_615e95fd_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.100    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.650 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.650    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.054    14.038    L_reg/L_615e95fd_remainder0_3[5]
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.341 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.147    15.488    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124    15.612 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.809    16.421    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.146    16.567 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.855    17.422    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.356    17.778 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    18.507    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I0_O)        0.352    18.859 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.567    19.425    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.326    19.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.541    20.293    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.800 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.914 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.914    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.248 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.199    22.447    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.750 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.014    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.138 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.326    23.464    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y22         LUT2 (Prop_lut2_I0_O)        0.124    23.588 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.788    24.376    L_reg/i__carry_i_13__3_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.150    24.526 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.834    25.359    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    25.687 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.434    26.121    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.118    26.239 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.963    27.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.326    27.528 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.528    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.078 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.078    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.192 r  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.192    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.505 f  timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.371    timerseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.306    29.677 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.940    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.064 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.352    30.416    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    30.540 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.856    31.396    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    31.520 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.091    32.611    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y30         LUT4 (Prop_lut4_I3_O)        0.150    32.761 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.356    36.117    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    39.878 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.878    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.625ns  (logic 11.515ns (33.255%)  route 23.110ns (66.745%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.456     5.675 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.611     7.287    L_reg/M_sm_pbc[3]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.411 f  L_reg/L_615e95fd_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.798     8.209    L_reg/L_615e95fd_remainder0_carry_i_25__0_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.333 f  L_reg/L_615e95fd_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.743     9.075    L_reg/L_615e95fd_remainder0_carry_i_12__0_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.150     9.225 f  L_reg/L_615e95fd_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.626     9.851    L_reg/L_615e95fd_remainder0_carry_i_20__0_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.358    10.209 r  L_reg/L_615e95fd_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.990    11.200    L_reg/L_615e95fd_remainder0_carry_i_10__0_n_0
    SLICE_X62Y13         LUT4 (Prop_lut4_I1_O)        0.326    11.526 r  L_reg/L_615e95fd_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.526    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.166 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_carry/O[3]
                         net (fo=1, routed)           0.941    13.107    L_reg/L_615e95fd_remainder0_1[3]
    SLICE_X63Y14         LUT4 (Prop_lut4_I1_O)        0.306    13.413 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.436    14.849    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.973 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.483    15.457    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I3_O)        0.116    15.573 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.818    16.391    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I4_O)        0.354    16.745 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.458    17.203    L_reg/i__carry_i_19__1_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.321    17.524 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.732    18.256    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y10         LUT2 (Prop_lut2_I1_O)        0.332    18.588 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.612    19.200    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.707 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.707    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.821 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.821    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.134 f  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.153    21.286    L_reg/L_615e95fd_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.306    21.592 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.282    22.874    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.124    22.998 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.838    23.836    L_reg/i__carry_i_14__0_0
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.152    23.988 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.819    24.808    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.326    25.134 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.839    25.973    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I3_O)        0.124    26.097 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.500    26.597    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I1_O)        0.119    26.716 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    27.573    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y10         LUT5 (Prop_lut5_I0_O)        0.332    27.905 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.905    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.438 r  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.438    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.677 f  bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.287    29.964    bseg_driver/decimal_renderer/L_615e95fd_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.301    30.265 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.416    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.124    30.540 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.364    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.124    31.488 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.652    32.141    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I3_O)        0.124    32.265 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.221    33.486    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.152    33.638 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.437    36.075    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    39.844 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.844    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.350ns (62.437%)  route 0.812ns (37.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.812     2.491    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.699 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.699    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.433ns (61.607%)  route 0.893ns (38.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.350     2.028    bseg_driver/ctr/S[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.073 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.616    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.863 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.863    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.431ns (61.251%)  route 0.905ns (38.749%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.337     2.014    bseg_driver/ctr/S[1]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.045     2.059 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.628    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.873 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.873    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.469ns (62.758%)  route 0.872ns (37.242%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.350     2.028    bseg_driver/ctr/S[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.043     2.071 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.521     2.592    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.877 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.877    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.456ns (60.519%)  route 0.950ns (39.481%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.337     2.014    bseg_driver/ctr/S[1]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.046     2.060 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.673    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.942 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.942    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.383ns (57.503%)  route 1.022ns (42.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.022     2.702    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.944 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.944    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.373ns (56.538%)  route 1.055ns (43.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X59Y1          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.055     2.735    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.967 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.967    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.470ns (59.852%)  route 0.986ns (40.148%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.174     1.853    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.812     2.710    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.284     3.995 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.995    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.457ns (59.133%)  route 1.007ns (40.867%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.118     1.816    timerseg_driver/ctr/S[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.889     2.750    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.998 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.998    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.530ns (61.491%)  route 0.958ns (38.509%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.591     1.535    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.119     1.817    timerseg_driver/ctr/S[0]
    SLICE_X65Y34         LUT2 (Prop_lut2_I1_O)        0.049     1.866 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.840     2.706    timerseg_OBUF[8]
    E1                   OBUF (Prop_obuf_I_O)         1.317     4.023 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.023    timerseg[8]
    E1                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 1.643ns (37.286%)  route 2.763ns (62.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.439    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.843     4.406    reset_cond/M_reset_cond_in
    SLICE_X48Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.640ns (39.229%)  route 2.541ns (60.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.541     4.057    forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X46Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.181 r  forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.181    forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X46Y25         FDRE                                         r  forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.431     4.836    forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.639ns (39.355%)  route 2.525ns (60.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.525     4.040    forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.164    forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.432     4.837    forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  forLoop_idx_0_450319831[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.136ns  (logic 1.474ns (35.629%)  route 2.663ns (64.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.663     4.136    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.429     4.833    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.643ns (39.947%)  route 2.470ns (60.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.439    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.550     4.113    reset_cond/M_reset_cond_in
    SLICE_X47Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.643ns (39.947%)  route 2.470ns (60.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.439    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.550     4.113    reset_cond/M_reset_cond_in
    SLICE_X47Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.643ns (39.947%)  route 2.470ns (60.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.439    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.550     4.113    reset_cond/M_reset_cond_in
    SLICE_X47Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 1.624ns (39.624%)  route 2.475ns (60.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.475     3.975    forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.099 r  forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.099    forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X42Y23         FDRE                                         r  forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.432     4.837    forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.630ns (39.875%)  route 2.458ns (60.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.458     3.965    forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.089 r  forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.089    forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.434     4.839    forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.641ns (40.996%)  route 2.362ns (59.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.362     3.880    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.004 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.004    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.347ns (27.339%)  route 0.921ns (72.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.921     1.223    forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.268 r  forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.268    forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X37Y23         FDRE                                         r  forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.817     2.007    forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  forLoop_idx_0_1838134385[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.341ns (26.907%)  route 0.927ns (73.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.927     1.224    forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X41Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.269 r  forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.269    forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X41Y21         FDRE                                         r  forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.821     2.011    forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  forLoop_idx_0_1838134385[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.313ns (22.823%)  route 1.058ns (77.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.058     1.326    forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.371 r  forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.371    forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X42Y23         FDRE                                         r  forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.818     2.008    forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  forLoop_idx_0_1838134385[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.330ns (23.779%)  route 1.057ns (76.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.342    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.387 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.387    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.319ns (22.710%)  route 1.085ns (77.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.085     1.359    forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.404 r  forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.404    forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.822     2.012    forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  forLoop_idx_0_1838134385[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.331ns (23.332%)  route 1.089ns (76.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.164    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.209 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.211     1.420    reset_cond/M_reset_cond_in
    SLICE_X47Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.331ns (23.332%)  route 1.089ns (76.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.164    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.209 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.211     1.420    reset_cond/M_reset_cond_in
    SLICE_X47Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.331ns (23.332%)  route 1.089ns (76.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.164    reset_cond/butt_reset_IBUF
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.209 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.211     1.420    reset_cond/M_reset_cond_in
    SLICE_X47Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.242ns (16.709%)  route 1.205ns (83.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.205     1.446    butt_cond/sync/D[0]
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.329ns (22.672%)  route 1.121ns (77.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.121     1.404    forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X46Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.449 r  forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.449    forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X46Y25         FDRE                                         r  forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.818     2.008    forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  forLoop_idx_0_450319831[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





