
stm32_servo_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029c  08005834  08005834  00015834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ad0  08005ad0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005ad0  08005ad0  00015ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ad8  08005ad8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ad8  08005ad8  00015ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005adc  08005adc  00015adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000c0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000130  20000130  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000df66  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d4b  00000000  00000000  0002e006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  0002fd58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c28  00000000  00000000  00030a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021be5  00000000  00000000  00031660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e572  00000000  00000000  00053245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc6ba  00000000  00000000  000617b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012de71  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000042ac  00000000  00000000  0012dec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800581c 	.word	0x0800581c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800581c 	.word	0x0800581c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <moveRobotArmJoint>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_UART4_Init(void);
static void moveRobotArmJoint(uint32_t value, CCR_Register ccr_register) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	460b      	mov	r3, r1
 80005ae:	70fb      	strb	r3, [r7, #3]
	  switch (ccr_register) {
 80005b0:	78fb      	ldrb	r3, [r7, #3]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d002      	beq.n	80005bc <moveRobotArmJoint+0x18>
 80005b6:	2b01      	cmp	r3, #1
 80005b8:	d009      	beq.n	80005ce <moveRobotArmJoint+0x2a>
	      htim2.Instance->CCR2 = value;
	      HAL_Delay(600);
	      break;
	    default:
	      // handle error case
	      break;
 80005ba:	e011      	b.n	80005e0 <moveRobotArmJoint+0x3c>
	      htim2.Instance->CCR1 = value;
 80005bc:	4b0a      	ldr	r3, [pc, #40]	; (80005e8 <moveRobotArmJoint+0x44>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	635a      	str	r2, [r3, #52]	; 0x34
	      HAL_Delay(600);
 80005c4:	f44f 7016 	mov.w	r0, #600	; 0x258
 80005c8:	f000 fd30 	bl	800102c <HAL_Delay>
	      break;
 80005cc:	e008      	b.n	80005e0 <moveRobotArmJoint+0x3c>
	      htim2.Instance->CCR2 = value;
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <moveRobotArmJoint+0x44>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	639a      	str	r2, [r3, #56]	; 0x38
	      HAL_Delay(600);
 80005d6:	f44f 7016 	mov.w	r0, #600	; 0x258
 80005da:	f000 fd27 	bl	800102c <HAL_Delay>
	      break;
 80005de:	bf00      	nop
	  }
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	2000008c 	.word	0x2000008c

080005ec <send_echo>:

static void send_echo(const char* message) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart4, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f7ff fdf5 	bl	80001e4 <strlen>
 80005fa:	4603      	mov	r3, r0
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000602:	6879      	ldr	r1, [r7, #4]
 8000604:	4803      	ldr	r0, [pc, #12]	; (8000614 <send_echo+0x28>)
 8000606:	f002 fd2e 	bl	8003066 <HAL_UART_Transmit>
}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	200000d4 	.word	0x200000d4

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b09c      	sub	sp, #112	; 0x70
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char rx_buffer[RX_BUFFER_SIZE];
	char tx_data[TX_BUFFER_SIZE];
	uint8_t rx_data;
	int rx_index = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	66fb      	str	r3, [r7, #108]	; 0x6c
	bool start_detected = false;
 8000622:	2300      	movs	r3, #0
 8000624:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000628:	f000 fc8e 	bl	8000f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062c:	f000 f8dc 	bl	80007e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000630:	f000 f9f0 	bl	8000a14 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000634:	f000 f942 	bl	80008bc <MX_TIM2_Init>
  MX_UART4_Init();
 8000638:	f000 f9c2 	bl	80009c0 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
    // BASE 1
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800063c:	2100      	movs	r1, #0
 800063e:	4863      	ldr	r0, [pc, #396]	; (80007cc <main+0x1b4>)
 8000640:	f001 fd98 	bl	8002174 <HAL_TIM_PWM_Start>
  	// ARM 3
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000644:	2104      	movs	r1, #4
 8000646:	4861      	ldr	r0, [pc, #388]	; (80007cc <main+0x1b4>)
 8000648:	f001 fd94 	bl	8002174 <HAL_TIM_PWM_Start>
	while (1)
  {
	/* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 printf("Waiting for Rx data...\n");
 800064c:	4860      	ldr	r0, [pc, #384]	; (80007d0 <main+0x1b8>)
 800064e:	f003 fe17 	bl	8004280 <puts>
		start_detected = false;
 8000652:	2300      	movs	r3, #0
 8000654:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
		while (!start_detected)
 8000658:	e00f      	b.n	800067a <main+0x62>
		{
			HAL_UART_Receive(&huart4, &rx_data, 1, HAL_MAX_DELAY);
 800065a:	f107 0113 	add.w	r1, r7, #19
 800065e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000662:	2201      	movs	r2, #1
 8000664:	485b      	ldr	r0, [pc, #364]	; (80007d4 <main+0x1bc>)
 8000666:	f002 fd90 	bl	800318a <HAL_UART_Receive>
			if (rx_data == '#')
 800066a:	7cfb      	ldrb	r3, [r7, #19]
 800066c:	2b23      	cmp	r3, #35	; 0x23
 800066e:	d104      	bne.n	800067a <main+0x62>
			{
				start_detected = true;
 8000670:	2301      	movs	r3, #1
 8000672:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
				rx_index = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	66fb      	str	r3, [r7, #108]	; 0x6c
		while (!start_detected)
 800067a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800067e:	f083 0301 	eor.w	r3, r3, #1
 8000682:	b2db      	uxtb	r3, r3
 8000684:	2b00      	cmp	r3, #0
 8000686:	d1e8      	bne.n	800065a <main+0x42>
			}
		}

	while(rx_data != '\n' && rx_index < RX_BUFFER_SIZE - 1 && start_detected == true) {
 8000688:	e011      	b.n	80006ae <main+0x96>
		// Receive next byte
		HAL_UART_Receive(&huart4, &rx_data, 1, HAL_MAX_DELAY);
 800068a:	f107 0113 	add.w	r1, r7, #19
 800068e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000692:	2201      	movs	r2, #1
 8000694:	484f      	ldr	r0, [pc, #316]	; (80007d4 <main+0x1bc>)
 8000696:	f002 fd78 	bl	800318a <HAL_UART_Receive>
		// Add byte to the buffer
		rx_buffer[rx_index] = rx_data;
 800069a:	7cf9      	ldrb	r1, [r7, #19]
 800069c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80006a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006a2:	4413      	add	r3, r2
 80006a4:	460a      	mov	r2, r1
 80006a6:	701a      	strb	r2, [r3, #0]
		rx_index++;
 80006a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006aa:	3301      	adds	r3, #1
 80006ac:	66fb      	str	r3, [r7, #108]	; 0x6c
	while(rx_data != '\n' && rx_index < RX_BUFFER_SIZE - 1 && start_detected == true) {
 80006ae:	7cfb      	ldrb	r3, [r7, #19]
 80006b0:	2b0a      	cmp	r3, #10
 80006b2:	d006      	beq.n	80006c2 <main+0xaa>
 80006b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006b6:	2b1e      	cmp	r3, #30
 80006b8:	dc03      	bgt.n	80006c2 <main+0xaa>
 80006ba:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d1e3      	bne.n	800068a <main+0x72>
	}

	// Split the received data into two variables at '-'
	char *value_str = strtok(rx_buffer, "-");
 80006c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80006c6:	4944      	ldr	r1, [pc, #272]	; (80007d8 <main+0x1c0>)
 80006c8:	4618      	mov	r0, r3
 80006ca:	f003 fe09 	bl	80042e0 <strtok>
 80006ce:	65f8      	str	r0, [r7, #92]	; 0x5c
	char my_string[5];
	char JOINT[5];
	strcpy(my_string, value_str);
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80006d6:	4618      	mov	r0, r3
 80006d8:	f003 fdfa 	bl	80042d0 <strcpy>
	for(int i=0; i<sizeof(my_string);i++){
 80006dc:	2300      	movs	r3, #0
 80006de:	667b      	str	r3, [r7, #100]	; 0x64
 80006e0:	e00c      	b.n	80006fc <main+0xe4>
	    JOINT[i] = my_string[i];
 80006e2:	f107 020c 	add.w	r2, r7, #12
 80006e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80006e8:	4413      	add	r3, r2
 80006ea:	7819      	ldrb	r1, [r3, #0]
 80006ec:	1d3a      	adds	r2, r7, #4
 80006ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80006f0:	4413      	add	r3, r2
 80006f2:	460a      	mov	r2, r1
 80006f4:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<sizeof(my_string);i++){
 80006f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80006f8:	3301      	adds	r3, #1
 80006fa:	667b      	str	r3, [r7, #100]	; 0x64
 80006fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80006fe:	2b04      	cmp	r3, #4
 8000700:	d9ef      	bls.n	80006e2 <main+0xca>
	}
	JOINT[sizeof(my_string)] = '\0';
 8000702:	2300      	movs	r3, #0
 8000704:	727b      	strb	r3, [r7, #9]

	// Determine the CCR register based on joint name
	CCR_Register ccr_register;
	if (strcmp(JOINT, "BASE1") == 0) {
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	4934      	ldr	r1, [pc, #208]	; (80007dc <main+0x1c4>)
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fd60 	bl	80001d0 <strcmp>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d103      	bne.n	800071e <main+0x106>
	    ccr_register = BASE1;
 8000716:	2300      	movs	r3, #0
 8000718:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 800071c:	e00a      	b.n	8000734 <main+0x11c>
	} else if (strcmp(JOINT, "ARM3") == 0) {
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	492f      	ldr	r1, [pc, #188]	; (80007e0 <main+0x1c8>)
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff fd54 	bl	80001d0 <strcmp>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d14c      	bne.n	80007c8 <main+0x1b0>
	    ccr_register = ARM3;
 800072e:	2301      	movs	r3, #1
 8000730:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	} else {
	    // Handle error case
	    continue; // Set to a default value
	}

	char *movement_angle_str = strtok(NULL, "-");
 8000734:	4928      	ldr	r1, [pc, #160]	; (80007d8 <main+0x1c0>)
 8000736:	2000      	movs	r0, #0
 8000738:	f003 fdd2 	bl	80042e0 <strtok>
 800073c:	65b8      	str	r0, [r7, #88]	; 0x58
	int movement_angle_int = atoi(movement_angle_str); // Convert the second received string to integer
 800073e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000740:	f003 fcfa 	bl	8004138 <atoi>
 8000744:	6578      	str	r0, [r7, #84]	; 0x54
	sprintf(tx_data, "Value: %d\n", movement_angle_int);
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800074c:	4925      	ldr	r1, [pc, #148]	; (80007e4 <main+0x1cc>)
 800074e:	4618      	mov	r0, r3
 8000750:	f003 fd9e 	bl	8004290 <siprintf>
	tx_data[strlen(tx_data)] = '\0';
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff fd43 	bl	80001e4 <strlen>
 800075e:	4603      	mov	r3, r0
 8000760:	3370      	adds	r3, #112	; 0x70
 8000762:	443b      	add	r3, r7
 8000764:	2200      	movs	r2, #0
 8000766:	f803 2c5c 	strb.w	r2, [r3, #-92]
	send_echo(tx_data);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff3c 	bl	80005ec <send_echo>
	memset(tx_data, 0, sizeof(tx_data));
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	2220      	movs	r2, #32
 800077a:	2100      	movs	r1, #0
 800077c:	4618      	mov	r0, r3
 800077e:	f003 fd09 	bl	8004194 <memset>
	memset(rx_buffer, 0, sizeof(rx_buffer));
 8000782:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000786:	2220      	movs	r2, #32
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f003 fd02 	bl	8004194 <memset>
	rx_index = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	66fb      	str	r3, [r7, #108]	; 0x6c
	rx_buffer[rx_index] = '\0';
 8000794:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800079a:	4413      	add	r3, r2
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	start_detected = false;
 80007a0:	2300      	movs	r3, #0
 80007a2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	if (movement_angle_int >= 0 && movement_angle_int <= 255) { // Check if the value is within valid range
 80007a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	db09      	blt.n	80007c0 <main+0x1a8>
 80007ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007ae:	2bff      	cmp	r3, #255	; 0xff
 80007b0:	dc06      	bgt.n	80007c0 <main+0x1a8>
		  moveRobotArmJoint(movement_angle_int, ccr_register); // Call the setCCR2Value() function with the received value
 80007b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80007b4:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 80007b8:	4611      	mov	r1, r2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff fef2 	bl	80005a4 <moveRobotArmJoint>
	  }
	ccr_register = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 80007c6:	e741      	b.n	800064c <main+0x34>
	    continue; // Set to a default value
 80007c8:	bf00      	nop
  {
 80007ca:	e73f      	b.n	800064c <main+0x34>
 80007cc:	2000008c 	.word	0x2000008c
 80007d0:	08005834 	.word	0x08005834
 80007d4:	200000d4 	.word	0x200000d4
 80007d8:	0800584c 	.word	0x0800584c
 80007dc:	08005850 	.word	0x08005850
 80007e0:	08005858 	.word	0x08005858
 80007e4:	08005860 	.word	0x08005860

080007e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b094      	sub	sp, #80	; 0x50
 80007ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ee:	f107 0320 	add.w	r3, r7, #32
 80007f2:	2230      	movs	r2, #48	; 0x30
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f003 fccc 	bl	8004194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fc:	f107 030c 	add.w	r3, r7, #12
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800080c:	2300      	movs	r3, #0
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	4b28      	ldr	r3, [pc, #160]	; (80008b4 <SystemClock_Config+0xcc>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000814:	4a27      	ldr	r2, [pc, #156]	; (80008b4 <SystemClock_Config+0xcc>)
 8000816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800081a:	6413      	str	r3, [r2, #64]	; 0x40
 800081c:	4b25      	ldr	r3, [pc, #148]	; (80008b4 <SystemClock_Config+0xcc>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000828:	2300      	movs	r3, #0
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	4b22      	ldr	r3, [pc, #136]	; (80008b8 <SystemClock_Config+0xd0>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a21      	ldr	r2, [pc, #132]	; (80008b8 <SystemClock_Config+0xd0>)
 8000832:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000836:	6013      	str	r3, [r2, #0]
 8000838:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <SystemClock_Config+0xd0>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000844:	2302      	movs	r3, #2
 8000846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000848:	2301      	movs	r3, #1
 800084a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800084c:	2310      	movs	r3, #16
 800084e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000850:	2302      	movs	r3, #2
 8000852:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000854:	2300      	movs	r3, #0
 8000856:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000858:	2308      	movs	r3, #8
 800085a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800085c:	2354      	movs	r3, #84	; 0x54
 800085e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000860:	2302      	movs	r3, #2
 8000862:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000864:	2307      	movs	r3, #7
 8000866:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000868:	f107 0320 	add.w	r3, r7, #32
 800086c:	4618      	mov	r0, r3
 800086e:	f000 ff41 	bl	80016f4 <HAL_RCC_OscConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000878:	f000 f902 	bl	8000a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087c:	230f      	movs	r3, #15
 800087e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000880:	2302      	movs	r3, #2
 8000882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800088c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800088e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000892:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	2102      	movs	r1, #2
 800089a:	4618      	mov	r0, r3
 800089c:	f001 f9a2 	bl	8001be4 <HAL_RCC_ClockConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008a6:	f000 f8eb 	bl	8000a80 <Error_Handler>
  }
}
 80008aa:	bf00      	nop
 80008ac:	3750      	adds	r7, #80	; 0x50
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800
 80008b8:	40007000 	.word	0x40007000

080008bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08e      	sub	sp, #56	; 0x38
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d0:	f107 0320 	add.w	r3, r7, #32
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]
 80008e8:	615a      	str	r2, [r3, #20]
 80008ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ec:	4b33      	ldr	r3, [pc, #204]	; (80009bc <MX_TIM2_Init+0x100>)
 80008ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840;
 80008f4:	4b31      	ldr	r3, [pc, #196]	; (80009bc <MX_TIM2_Init+0x100>)
 80008f6:	f44f 7252 	mov.w	r2, #840	; 0x348
 80008fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fc:	4b2f      	ldr	r3, [pc, #188]	; (80009bc <MX_TIM2_Init+0x100>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000902:	4b2e      	ldr	r3, [pc, #184]	; (80009bc <MX_TIM2_Init+0x100>)
 8000904:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000908:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090a:	4b2c      	ldr	r3, [pc, #176]	; (80009bc <MX_TIM2_Init+0x100>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000910:	4b2a      	ldr	r3, [pc, #168]	; (80009bc <MX_TIM2_Init+0x100>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000916:	4829      	ldr	r0, [pc, #164]	; (80009bc <MX_TIM2_Init+0x100>)
 8000918:	f001 fb84 	bl	8002024 <HAL_TIM_Base_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000922:	f000 f8ad 	bl	8000a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000926:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800092c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000930:	4619      	mov	r1, r3
 8000932:	4822      	ldr	r0, [pc, #136]	; (80009bc <MX_TIM2_Init+0x100>)
 8000934:	f001 feb0 	bl	8002698 <HAL_TIM_ConfigClockSource>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800093e:	f000 f89f 	bl	8000a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000942:	481e      	ldr	r0, [pc, #120]	; (80009bc <MX_TIM2_Init+0x100>)
 8000944:	f001 fbbd 	bl	80020c2 <HAL_TIM_PWM_Init>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800094e:	f000 f897 	bl	8000a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000956:	2300      	movs	r3, #0
 8000958:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800095a:	f107 0320 	add.w	r3, r7, #32
 800095e:	4619      	mov	r1, r3
 8000960:	4816      	ldr	r0, [pc, #88]	; (80009bc <MX_TIM2_Init+0x100>)
 8000962:	f002 faa3 	bl	8002eac <HAL_TIMEx_MasterConfigSynchronization>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800096c:	f000 f888 	bl	8000a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000970:	2360      	movs	r3, #96	; 0x60
 8000972:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000980:	1d3b      	adds	r3, r7, #4
 8000982:	2200      	movs	r2, #0
 8000984:	4619      	mov	r1, r3
 8000986:	480d      	ldr	r0, [pc, #52]	; (80009bc <MX_TIM2_Init+0x100>)
 8000988:	f001 fdc4 	bl	8002514 <HAL_TIM_PWM_ConfigChannel>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000992:	f000 f875 	bl	8000a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000996:	1d3b      	adds	r3, r7, #4
 8000998:	2204      	movs	r2, #4
 800099a:	4619      	mov	r1, r3
 800099c:	4807      	ldr	r0, [pc, #28]	; (80009bc <MX_TIM2_Init+0x100>)
 800099e:	f001 fdb9 	bl	8002514 <HAL_TIM_PWM_ConfigChannel>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80009a8:	f000 f86a 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80009ac:	4803      	ldr	r0, [pc, #12]	; (80009bc <MX_TIM2_Init+0x100>)
 80009ae:	f000 f8bb 	bl	8000b28 <HAL_TIM_MspPostInit>

}
 80009b2:	bf00      	nop
 80009b4:	3738      	adds	r7, #56	; 0x38
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	2000008c 	.word	0x2000008c

080009c0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80009c4:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009c6:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <MX_UART4_Init+0x50>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80009ca:	4b10      	ldr	r3, [pc, #64]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	; (8000a0c <MX_UART4_Init+0x4c>)
 80009f8:	f002 fae8 	bl	8002fcc <HAL_UART_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000a02:	f000 f83d 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200000d4 	.word	0x200000d4
 8000a10:	40004c00 	.word	0x40004c00

08000a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	4a16      	ldr	r2, [pc, #88]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a28:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2a:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a0f      	ldr	r2, [pc, #60]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b0d      	ldr	r3, [pc, #52]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	607b      	str	r3, [r7, #4]
 8000a56:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	4a08      	ldr	r2, [pc, #32]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a5c:	f043 0302 	orr.w	r3, r3, #2
 8000a60:	6313      	str	r3, [r2, #48]	; 0x30
 8000a62:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <MX_GPIO_Init+0x68>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	687b      	ldr	r3, [r7, #4]

}
 8000a6e:	bf00      	nop
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800

08000a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a84:	b672      	cpsid	i
}
 8000a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <Error_Handler+0x8>
	...

08000a8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab6:	4a08      	ldr	r2, [pc, #32]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000abc:	6413      	str	r3, [r2, #64]	; 0x40
 8000abe:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aca:	2007      	movs	r0, #7
 8000acc:	f000 fba2 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40023800 	.word	0x40023800

08000adc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000aec:	d115      	bne.n	8000b1a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <HAL_TIM_Base_MspInit+0x48>)
 8000af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af6:	4a0b      	ldr	r2, [pc, #44]	; (8000b24 <HAL_TIM_Base_MspInit+0x48>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6413      	str	r3, [r2, #64]	; 0x40
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <HAL_TIM_Base_MspInit+0x48>)
 8000b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	201c      	movs	r0, #28
 8000b10:	f000 fb8b 	bl	800122a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b14:	201c      	movs	r0, #28
 8000b16:	f000 fba4 	bl	8001262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b1a:	bf00      	nop
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800

08000b28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	; 0x28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b48:	d13c      	bne.n	8000bc4 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b1f      	ldr	r3, [pc, #124]	; (8000bcc <HAL_TIM_MspPostInit+0xa4>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	4a1e      	ldr	r2, [pc, #120]	; (8000bcc <HAL_TIM_MspPostInit+0xa4>)
 8000b54:	f043 0301 	orr.w	r3, r3, #1
 8000b58:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	; (8000bcc <HAL_TIM_MspPostInit+0xa4>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <HAL_TIM_MspPostInit+0xa4>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6e:	4a17      	ldr	r2, [pc, #92]	; (8000bcc <HAL_TIM_MspPostInit+0xa4>)
 8000b70:	f043 0302 	orr.w	r3, r3, #2
 8000b74:	6313      	str	r3, [r2, #48]	; 0x30
 8000b76:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <HAL_TIM_MspPostInit+0xa4>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	f003 0302 	and.w	r3, r3, #2
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = BASE_1_CH1_Pin;
 8000b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b94:	2301      	movs	r3, #1
 8000b96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BASE_1_CH1_GPIO_Port, &GPIO_InitStruct);
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <HAL_TIM_MspPostInit+0xa8>)
 8000ba0:	f000 fc0c 	bl	80013bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARM_3_CH2_Pin;
 8000ba4:	2308      	movs	r3, #8
 8000ba6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARM_3_CH2_GPIO_Port, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <HAL_TIM_MspPostInit+0xac>)
 8000bc0:	f000 fbfc 	bl	80013bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000bc4:	bf00      	nop
 8000bc6:	3728      	adds	r7, #40	; 0x28
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40020000 	.word	0x40020000
 8000bd4:	40020400 	.word	0x40020400

08000bd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08a      	sub	sp, #40	; 0x28
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a1d      	ldr	r2, [pc, #116]	; (8000c6c <HAL_UART_MspInit+0x94>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d133      	bne.n	8000c62 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	4b1c      	ldr	r3, [pc, #112]	; (8000c70 <HAL_UART_MspInit+0x98>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	4a1b      	ldr	r2, [pc, #108]	; (8000c70 <HAL_UART_MspInit+0x98>)
 8000c04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c08:	6413      	str	r3, [r2, #64]	; 0x40
 8000c0a:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <HAL_UART_MspInit+0x98>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <HAL_UART_MspInit+0x98>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	4a14      	ldr	r2, [pc, #80]	; (8000c70 <HAL_UART_MspInit+0x98>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	; 0x30
 8000c26:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <HAL_UART_MspInit+0x98>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c32:	2303      	movs	r3, #3
 8000c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c36:	2302      	movs	r3, #2
 8000c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c42:	2308      	movs	r3, #8
 8000c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c46:	f107 0314 	add.w	r3, r7, #20
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4809      	ldr	r0, [pc, #36]	; (8000c74 <HAL_UART_MspInit+0x9c>)
 8000c4e:	f000 fbb5 	bl	80013bc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000c52:	2200      	movs	r2, #0
 8000c54:	2100      	movs	r1, #0
 8000c56:	2034      	movs	r0, #52	; 0x34
 8000c58:	f000 fae7 	bl	800122a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000c5c:	2034      	movs	r0, #52	; 0x34
 8000c5e:	f000 fb00 	bl	8001262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	; 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40004c00 	.word	0x40004c00
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000

08000c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c7c:	e7fe      	b.n	8000c7c <NMI_Handler+0x4>

08000c7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <HardFault_Handler+0x4>

08000c84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c88:	e7fe      	b.n	8000c88 <MemManage_Handler+0x4>

08000c8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c8e:	e7fe      	b.n	8000c8e <BusFault_Handler+0x4>

08000c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <UsageFault_Handler+0x4>

08000c96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr

08000cb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cc4:	f000 f992 	bl	8000fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cd0:	4802      	ldr	r0, [pc, #8]	; (8000cdc <TIM2_IRQHandler+0x10>)
 8000cd2:	f001 fb17 	bl	8002304 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	2000008c 	.word	0x2000008c

08000ce0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000ce4:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <UART4_IRQHandler+0x10>)
 8000ce6:	f002 faf3 	bl	80032d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200000d4 	.word	0x200000d4

08000cf4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <ITM_SendChar+0x48>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a0e      	ldr	r2, [pc, #56]	; (8000d3c <ITM_SendChar+0x48>)
 8000d04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d08:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <ITM_SendChar+0x4c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a0c      	ldr	r2, [pc, #48]	; (8000d40 <ITM_SendChar+0x4c>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000d16:	bf00      	nop
 8000d18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d0f8      	beq.n	8000d18 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000d26:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	6013      	str	r3, [r2, #0]
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000edfc 	.word	0xe000edfc
 8000d40:	e0000e00 	.word	0xe0000e00

08000d44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return 1;
 8000d48:	2301      	movs	r3, #1
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <_kill>:

int _kill(int pid, int sig)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d5e:	f003 f9ef 	bl	8004140 <__errno>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2216      	movs	r2, #22
 8000d66:	601a      	str	r2, [r3, #0]
  return -1;
 8000d68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <_exit>:

void _exit (int status)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff ffe7 	bl	8000d54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d86:	e7fe      	b.n	8000d86 <_exit+0x12>

08000d88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
 8000d98:	e00a      	b.n	8000db0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d9a:	f3af 8000 	nop.w
 8000d9e:	4601      	mov	r1, r0
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	1c5a      	adds	r2, r3, #1
 8000da4:	60ba      	str	r2, [r7, #8]
 8000da6:	b2ca      	uxtb	r2, r1
 8000da8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	3301      	adds	r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697a      	ldr	r2, [r7, #20]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	dbf0      	blt.n	8000d9a <_read+0x12>
  }

  return len;
 8000db8:	687b      	ldr	r3, [r7, #4]
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3718      	adds	r7, #24
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b086      	sub	sp, #24
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	60f8      	str	r0, [r7, #12]
 8000dca:	60b9      	str	r1, [r7, #8]
 8000dcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	e009      	b.n	8000de8 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	1c5a      	adds	r2, r3, #1
 8000dd8:	60ba      	str	r2, [r7, #8]
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff89 	bl	8000cf4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	3301      	adds	r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	697a      	ldr	r2, [r7, #20]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	dbf1      	blt.n	8000dd4 <_write+0x12>
  }
  return len;
 8000df0:	687b      	ldr	r3, [r7, #4]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3718      	adds	r7, #24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <_close>:

int _close(int file)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b083      	sub	sp, #12
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b083      	sub	sp, #12
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
 8000e1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e22:	605a      	str	r2, [r3, #4]
  return 0;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <_isatty>:

int _isatty(int file)
{
 8000e32:	b480      	push	{r7}
 8000e34:	b083      	sub	sp, #12
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e3a:	2301      	movs	r3, #1
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3714      	adds	r7, #20
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e6c:	4a14      	ldr	r2, [pc, #80]	; (8000ec0 <_sbrk+0x5c>)
 8000e6e:	4b15      	ldr	r3, [pc, #84]	; (8000ec4 <_sbrk+0x60>)
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e78:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <_sbrk+0x64>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d102      	bne.n	8000e86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e80:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <_sbrk+0x64>)
 8000e82:	4a12      	ldr	r2, [pc, #72]	; (8000ecc <_sbrk+0x68>)
 8000e84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e86:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <_sbrk+0x64>)
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d207      	bcs.n	8000ea4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e94:	f003 f954 	bl	8004140 <__errno>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	220c      	movs	r2, #12
 8000e9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ea2:	e009      	b.n	8000eb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea4:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <_sbrk+0x64>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eaa:	4b07      	ldr	r3, [pc, #28]	; (8000ec8 <_sbrk+0x64>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	4a05      	ldr	r2, [pc, #20]	; (8000ec8 <_sbrk+0x64>)
 8000eb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3718      	adds	r7, #24
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20020000 	.word	0x20020000
 8000ec4:	00000400 	.word	0x00000400
 8000ec8:	20000118 	.word	0x20000118
 8000ecc:	20000130 	.word	0x20000130

08000ed0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ed4:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <SystemInit+0x20>)
 8000ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eda:	4a05      	ldr	r2, [pc, #20]	; (8000ef0 <SystemInit+0x20>)
 8000edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ee0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ef4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef8:	480d      	ldr	r0, [pc, #52]	; (8000f30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000efa:	490e      	ldr	r1, [pc, #56]	; (8000f34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000efc:	4a0e      	ldr	r2, [pc, #56]	; (8000f38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f00:	e002      	b.n	8000f08 <LoopCopyDataInit>

08000f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f06:	3304      	adds	r3, #4

08000f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f0c:	d3f9      	bcc.n	8000f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0e:	4a0b      	ldr	r2, [pc, #44]	; (8000f3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f10:	4c0b      	ldr	r4, [pc, #44]	; (8000f40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f14:	e001      	b.n	8000f1a <LoopFillZerobss>

08000f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f18:	3204      	adds	r2, #4

08000f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f1c:	d3fb      	bcc.n	8000f16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f1e:	f7ff ffd7 	bl	8000ed0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f22:	f003 f913 	bl	800414c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f26:	f7ff fb77 	bl	8000618 <main>
  bx  lr    
 8000f2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f34:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f38:	08005ae0 	.word	0x08005ae0
  ldr r2, =_sbss
 8000f3c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f40:	20000130 	.word	0x20000130

08000f44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f44:	e7fe      	b.n	8000f44 <ADC_IRQHandler>
	...

08000f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <HAL_Init+0x40>)
 8000f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <HAL_Init+0x40>)
 8000f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <HAL_Init+0x40>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a07      	ldr	r2, [pc, #28]	; (8000f88 <HAL_Init+0x40>)
 8000f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f70:	2003      	movs	r0, #3
 8000f72:	f000 f94f 	bl	8001214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f000 f808 	bl	8000f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f7c:	f7ff fd86 	bl	8000a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023c00 	.word	0x40023c00

08000f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x54>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_InitTick+0x58>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 f967 	bl	800127e <HAL_SYSTICK_Config>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00e      	b.n	8000fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b0f      	cmp	r3, #15
 8000fbe:	d80a      	bhi.n	8000fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fc8:	f000 f92f 	bl	800122a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fcc:	4a06      	ldr	r2, [pc, #24]	; (8000fe8 <HAL_InitTick+0x5c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e000      	b.n	8000fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	20000008 	.word	0x20000008
 8000fe8:	20000004 	.word	0x20000004

08000fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_IncTick+0x20>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_IncTick+0x24>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	4a04      	ldr	r2, [pc, #16]	; (8001010 <HAL_IncTick+0x24>)
 8000ffe:	6013      	str	r3, [r2, #0]
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000008 	.word	0x20000008
 8001010:	2000011c 	.word	0x2000011c

08001014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  return uwTick;
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <HAL_GetTick+0x14>)
 800101a:	681b      	ldr	r3, [r3, #0]
}
 800101c:	4618      	mov	r0, r3
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	2000011c 	.word	0x2000011c

0800102c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff ffee 	bl	8001014 <HAL_GetTick>
 8001038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001044:	d005      	beq.n	8001052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_Delay+0x44>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	461a      	mov	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4413      	add	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001052:	bf00      	nop
 8001054:	f7ff ffde 	bl	8001014 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	68fa      	ldr	r2, [r7, #12]
 8001060:	429a      	cmp	r2, r3
 8001062:	d8f7      	bhi.n	8001054 <HAL_Delay+0x28>
  {
  }
}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000008 	.word	0x20000008

08001074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800109c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	60d3      	str	r3, [r2, #12]
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <__NVIC_GetPriorityGrouping+0x18>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	f003 0307 	and.w	r3, r3, #7
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	db0b      	blt.n	8001102 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	f003 021f 	and.w	r2, r3, #31
 80010f0:	4907      	ldr	r1, [pc, #28]	; (8001110 <__NVIC_EnableIRQ+0x38>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	095b      	lsrs	r3, r3, #5
 80010f8:	2001      	movs	r0, #1
 80010fa:	fa00 f202 	lsl.w	r2, r0, r2
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000e100 	.word	0xe000e100

08001114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	db0a      	blt.n	800113e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	b2da      	uxtb	r2, r3
 800112c:	490c      	ldr	r1, [pc, #48]	; (8001160 <__NVIC_SetPriority+0x4c>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	440b      	add	r3, r1
 8001138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800113c:	e00a      	b.n	8001154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4908      	ldr	r1, [pc, #32]	; (8001164 <__NVIC_SetPriority+0x50>)
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	f003 030f 	and.w	r3, r3, #15
 800114a:	3b04      	subs	r3, #4
 800114c:	0112      	lsls	r2, r2, #4
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	440b      	add	r3, r1
 8001152:	761a      	strb	r2, [r3, #24]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000e100 	.word	0xe000e100
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001168:	b480      	push	{r7}
 800116a:	b089      	sub	sp, #36	; 0x24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f1c3 0307 	rsb	r3, r3, #7
 8001182:	2b04      	cmp	r3, #4
 8001184:	bf28      	it	cs
 8001186:	2304      	movcs	r3, #4
 8001188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3304      	adds	r3, #4
 800118e:	2b06      	cmp	r3, #6
 8001190:	d902      	bls.n	8001198 <NVIC_EncodePriority+0x30>
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b03      	subs	r3, #3
 8001196:	e000      	b.n	800119a <NVIC_EncodePriority+0x32>
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43da      	mvns	r2, r3
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	401a      	ands	r2, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	43d9      	mvns	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c0:	4313      	orrs	r3, r2
         );
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3724      	adds	r7, #36	; 0x24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
	...

080011d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3b01      	subs	r3, #1
 80011dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011e0:	d301      	bcc.n	80011e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011e2:	2301      	movs	r3, #1
 80011e4:	e00f      	b.n	8001206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e6:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <SysTick_Config+0x40>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ee:	210f      	movs	r1, #15
 80011f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011f4:	f7ff ff8e 	bl	8001114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f8:	4b05      	ldr	r3, [pc, #20]	; (8001210 <SysTick_Config+0x40>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fe:	4b04      	ldr	r3, [pc, #16]	; (8001210 <SysTick_Config+0x40>)
 8001200:	2207      	movs	r2, #7
 8001202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	e000e010 	.word	0xe000e010

08001214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ff29 	bl	8001074 <__NVIC_SetPriorityGrouping>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800122a:	b580      	push	{r7, lr}
 800122c:	b086      	sub	sp, #24
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800123c:	f7ff ff3e 	bl	80010bc <__NVIC_GetPriorityGrouping>
 8001240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	68b9      	ldr	r1, [r7, #8]
 8001246:	6978      	ldr	r0, [r7, #20]
 8001248:	f7ff ff8e 	bl	8001168 <NVIC_EncodePriority>
 800124c:	4602      	mov	r2, r0
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff5d 	bl	8001114 <__NVIC_SetPriority>
}
 800125a:	bf00      	nop
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	4603      	mov	r3, r0
 800126a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800126c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ff31 	bl	80010d8 <__NVIC_EnableIRQ>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ffa2 	bl	80011d0 <SysTick_Config>
 800128c:	4603      	mov	r3, r0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b084      	sub	sp, #16
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012a2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80012a4:	f7ff feb6 	bl	8001014 <HAL_GetTick>
 80012a8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d008      	beq.n	80012c8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2280      	movs	r2, #128	; 0x80
 80012ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e052      	b.n	800136e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f022 0216 	bic.w	r2, r2, #22
 80012d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	695a      	ldr	r2, [r3, #20]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012e6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d103      	bne.n	80012f8 <HAL_DMA_Abort+0x62>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d007      	beq.n	8001308 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f022 0208 	bic.w	r2, r2, #8
 8001306:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001318:	e013      	b.n	8001342 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800131a:	f7ff fe7b 	bl	8001014 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b05      	cmp	r3, #5
 8001326:	d90c      	bls.n	8001342 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2220      	movs	r2, #32
 800132c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2203      	movs	r2, #3
 8001332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e015      	b.n	800136e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	2b00      	cmp	r3, #0
 800134e:	d1e4      	bne.n	800131a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001354:	223f      	movs	r2, #63	; 0x3f
 8001356:	409a      	lsls	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2201      	movs	r2, #1
 8001360:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d004      	beq.n	8001394 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2280      	movs	r2, #128	; 0x80
 800138e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e00c      	b.n	80013ae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2205      	movs	r2, #5
 8001398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f022 0201 	bic.w	r2, r2, #1
 80013aa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
	...

080013bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013bc:	b480      	push	{r7}
 80013be:	b089      	sub	sp, #36	; 0x24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
 80013d6:	e16b      	b.n	80016b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013d8:	2201      	movs	r2, #1
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	f040 815a 	bne.w	80016aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 0303 	and.w	r3, r3, #3
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d005      	beq.n	800140e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800140a:	2b02      	cmp	r3, #2
 800140c:	d130      	bne.n	8001470 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	2203      	movs	r2, #3
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43db      	mvns	r3, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4013      	ands	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	68da      	ldr	r2, [r3, #12]
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001444:	2201      	movs	r2, #1
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	091b      	lsrs	r3, r3, #4
 800145a:	f003 0201 	and.w	r2, r3, #1
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f003 0303 	and.w	r3, r3, #3
 8001478:	2b03      	cmp	r3, #3
 800147a:	d017      	beq.n	80014ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	2203      	movs	r2, #3
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	689a      	ldr	r2, [r3, #8]
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d123      	bne.n	8001500 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	08da      	lsrs	r2, r3, #3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3208      	adds	r2, #8
 80014c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	220f      	movs	r2, #15
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	691a      	ldr	r2, [r3, #16]
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	08da      	lsrs	r2, r3, #3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	3208      	adds	r2, #8
 80014fa:	69b9      	ldr	r1, [r7, #24]
 80014fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	2203      	movs	r2, #3
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	43db      	mvns	r3, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4013      	ands	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f003 0203 	and.w	r2, r3, #3
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	4313      	orrs	r3, r2
 800152c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800153c:	2b00      	cmp	r3, #0
 800153e:	f000 80b4 	beq.w	80016aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	4b60      	ldr	r3, [pc, #384]	; (80016c8 <HAL_GPIO_Init+0x30c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	4a5f      	ldr	r2, [pc, #380]	; (80016c8 <HAL_GPIO_Init+0x30c>)
 800154c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001550:	6453      	str	r3, [r2, #68]	; 0x44
 8001552:	4b5d      	ldr	r3, [pc, #372]	; (80016c8 <HAL_GPIO_Init+0x30c>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800155e:	4a5b      	ldr	r2, [pc, #364]	; (80016cc <HAL_GPIO_Init+0x310>)
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	089b      	lsrs	r3, r3, #2
 8001564:	3302      	adds	r3, #2
 8001566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	220f      	movs	r2, #15
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4013      	ands	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a52      	ldr	r2, [pc, #328]	; (80016d0 <HAL_GPIO_Init+0x314>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d02b      	beq.n	80015e2 <HAL_GPIO_Init+0x226>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a51      	ldr	r2, [pc, #324]	; (80016d4 <HAL_GPIO_Init+0x318>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d025      	beq.n	80015de <HAL_GPIO_Init+0x222>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a50      	ldr	r2, [pc, #320]	; (80016d8 <HAL_GPIO_Init+0x31c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d01f      	beq.n	80015da <HAL_GPIO_Init+0x21e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a4f      	ldr	r2, [pc, #316]	; (80016dc <HAL_GPIO_Init+0x320>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d019      	beq.n	80015d6 <HAL_GPIO_Init+0x21a>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a4e      	ldr	r2, [pc, #312]	; (80016e0 <HAL_GPIO_Init+0x324>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d013      	beq.n	80015d2 <HAL_GPIO_Init+0x216>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a4d      	ldr	r2, [pc, #308]	; (80016e4 <HAL_GPIO_Init+0x328>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d00d      	beq.n	80015ce <HAL_GPIO_Init+0x212>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a4c      	ldr	r2, [pc, #304]	; (80016e8 <HAL_GPIO_Init+0x32c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d007      	beq.n	80015ca <HAL_GPIO_Init+0x20e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a4b      	ldr	r2, [pc, #300]	; (80016ec <HAL_GPIO_Init+0x330>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d101      	bne.n	80015c6 <HAL_GPIO_Init+0x20a>
 80015c2:	2307      	movs	r3, #7
 80015c4:	e00e      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015c6:	2308      	movs	r3, #8
 80015c8:	e00c      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015ca:	2306      	movs	r3, #6
 80015cc:	e00a      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015ce:	2305      	movs	r3, #5
 80015d0:	e008      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015d2:	2304      	movs	r3, #4
 80015d4:	e006      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015d6:	2303      	movs	r3, #3
 80015d8:	e004      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015da:	2302      	movs	r3, #2
 80015dc:	e002      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015de:	2301      	movs	r3, #1
 80015e0:	e000      	b.n	80015e4 <HAL_GPIO_Init+0x228>
 80015e2:	2300      	movs	r3, #0
 80015e4:	69fa      	ldr	r2, [r7, #28]
 80015e6:	f002 0203 	and.w	r2, r2, #3
 80015ea:	0092      	lsls	r2, r2, #2
 80015ec:	4093      	lsls	r3, r2
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015f4:	4935      	ldr	r1, [pc, #212]	; (80016cc <HAL_GPIO_Init+0x310>)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	089b      	lsrs	r3, r3, #2
 80015fa:	3302      	adds	r3, #2
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001602:	4b3b      	ldr	r3, [pc, #236]	; (80016f0 <HAL_GPIO_Init+0x334>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	43db      	mvns	r3, r3
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4013      	ands	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	4313      	orrs	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001626:	4a32      	ldr	r2, [pc, #200]	; (80016f0 <HAL_GPIO_Init+0x334>)
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800162c:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <HAL_GPIO_Init+0x334>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	43db      	mvns	r3, r3
 8001636:	69ba      	ldr	r2, [r7, #24]
 8001638:	4013      	ands	r3, r2
 800163a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d003      	beq.n	8001650 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001650:	4a27      	ldr	r2, [pc, #156]	; (80016f0 <HAL_GPIO_Init+0x334>)
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001656:	4b26      	ldr	r3, [pc, #152]	; (80016f0 <HAL_GPIO_Init+0x334>)
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	43db      	mvns	r3, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4013      	ands	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800167a:	4a1d      	ldr	r2, [pc, #116]	; (80016f0 <HAL_GPIO_Init+0x334>)
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001680:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <HAL_GPIO_Init+0x334>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	43db      	mvns	r3, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016a4:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <HAL_GPIO_Init+0x334>)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	3301      	adds	r3, #1
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	2b0f      	cmp	r3, #15
 80016b4:	f67f ae90 	bls.w	80013d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	3724      	adds	r7, #36	; 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40013800 	.word	0x40013800
 80016d0:	40020000 	.word	0x40020000
 80016d4:	40020400 	.word	0x40020400
 80016d8:	40020800 	.word	0x40020800
 80016dc:	40020c00 	.word	0x40020c00
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40021400 	.word	0x40021400
 80016e8:	40021800 	.word	0x40021800
 80016ec:	40021c00 	.word	0x40021c00
 80016f0:	40013c00 	.word	0x40013c00

080016f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e267      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	d075      	beq.n	80017fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001712:	4b88      	ldr	r3, [pc, #544]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 030c 	and.w	r3, r3, #12
 800171a:	2b04      	cmp	r3, #4
 800171c:	d00c      	beq.n	8001738 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800171e:	4b85      	ldr	r3, [pc, #532]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001726:	2b08      	cmp	r3, #8
 8001728:	d112      	bne.n	8001750 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800172a:	4b82      	ldr	r3, [pc, #520]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001732:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001736:	d10b      	bne.n	8001750 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001738:	4b7e      	ldr	r3, [pc, #504]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d05b      	beq.n	80017fc <HAL_RCC_OscConfig+0x108>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d157      	bne.n	80017fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e242      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001758:	d106      	bne.n	8001768 <HAL_RCC_OscConfig+0x74>
 800175a:	4b76      	ldr	r3, [pc, #472]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a75      	ldr	r2, [pc, #468]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e01d      	b.n	80017a4 <HAL_RCC_OscConfig+0xb0>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001770:	d10c      	bne.n	800178c <HAL_RCC_OscConfig+0x98>
 8001772:	4b70      	ldr	r3, [pc, #448]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a6f      	ldr	r2, [pc, #444]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001778:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	4b6d      	ldr	r3, [pc, #436]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a6c      	ldr	r2, [pc, #432]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e00b      	b.n	80017a4 <HAL_RCC_OscConfig+0xb0>
 800178c:	4b69      	ldr	r3, [pc, #420]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a68      	ldr	r2, [pc, #416]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001792:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001796:	6013      	str	r3, [r2, #0]
 8001798:	4b66      	ldr	r3, [pc, #408]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a65      	ldr	r2, [pc, #404]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800179e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d013      	beq.n	80017d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ac:	f7ff fc32 	bl	8001014 <HAL_GetTick>
 80017b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017b4:	f7ff fc2e 	bl	8001014 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b64      	cmp	r3, #100	; 0x64
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e207      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017c6:	4b5b      	ldr	r3, [pc, #364]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0f0      	beq.n	80017b4 <HAL_RCC_OscConfig+0xc0>
 80017d2:	e014      	b.n	80017fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d4:	f7ff fc1e 	bl	8001014 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017dc:	f7ff fc1a 	bl	8001014 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b64      	cmp	r3, #100	; 0x64
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e1f3      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ee:	4b51      	ldr	r3, [pc, #324]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f0      	bne.n	80017dc <HAL_RCC_OscConfig+0xe8>
 80017fa:	e000      	b.n	80017fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d063      	beq.n	80018d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800180a:	4b4a      	ldr	r3, [pc, #296]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	2b00      	cmp	r3, #0
 8001814:	d00b      	beq.n	800182e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001816:	4b47      	ldr	r3, [pc, #284]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800181e:	2b08      	cmp	r3, #8
 8001820:	d11c      	bne.n	800185c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001822:	4b44      	ldr	r3, [pc, #272]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d116      	bne.n	800185c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800182e:	4b41      	ldr	r3, [pc, #260]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d005      	beq.n	8001846 <HAL_RCC_OscConfig+0x152>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d001      	beq.n	8001846 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e1c7      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001846:	4b3b      	ldr	r3, [pc, #236]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	4937      	ldr	r1, [pc, #220]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001856:	4313      	orrs	r3, r2
 8001858:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800185a:	e03a      	b.n	80018d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d020      	beq.n	80018a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001864:	4b34      	ldr	r3, [pc, #208]	; (8001938 <HAL_RCC_OscConfig+0x244>)
 8001866:	2201      	movs	r2, #1
 8001868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186a:	f7ff fbd3 	bl	8001014 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001872:	f7ff fbcf 	bl	8001014 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e1a8      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001884:	4b2b      	ldr	r3, [pc, #172]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001890:	4b28      	ldr	r3, [pc, #160]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	4925      	ldr	r1, [pc, #148]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 80018a0:	4313      	orrs	r3, r2
 80018a2:	600b      	str	r3, [r1, #0]
 80018a4:	e015      	b.n	80018d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018a6:	4b24      	ldr	r3, [pc, #144]	; (8001938 <HAL_RCC_OscConfig+0x244>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ac:	f7ff fbb2 	bl	8001014 <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018b4:	f7ff fbae 	bl	8001014 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e187      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018c6:	4b1b      	ldr	r3, [pc, #108]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f0      	bne.n	80018b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d036      	beq.n	800194c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d016      	beq.n	8001914 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018e6:	4b15      	ldr	r3, [pc, #84]	; (800193c <HAL_RCC_OscConfig+0x248>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ec:	f7ff fb92 	bl	8001014 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018f4:	f7ff fb8e 	bl	8001014 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e167      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <HAL_RCC_OscConfig+0x240>)
 8001908:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0f0      	beq.n	80018f4 <HAL_RCC_OscConfig+0x200>
 8001912:	e01b      	b.n	800194c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <HAL_RCC_OscConfig+0x248>)
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191a:	f7ff fb7b 	bl	8001014 <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001920:	e00e      	b.n	8001940 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001922:	f7ff fb77 	bl	8001014 <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d907      	bls.n	8001940 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e150      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
 8001934:	40023800 	.word	0x40023800
 8001938:	42470000 	.word	0x42470000
 800193c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001940:	4b88      	ldr	r3, [pc, #544]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001942:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001944:	f003 0302 	and.w	r3, r3, #2
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1ea      	bne.n	8001922 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0304 	and.w	r3, r3, #4
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 8097 	beq.w	8001a88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800195a:	2300      	movs	r3, #0
 800195c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800195e:	4b81      	ldr	r3, [pc, #516]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d10f      	bne.n	800198a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60bb      	str	r3, [r7, #8]
 800196e:	4b7d      	ldr	r3, [pc, #500]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001972:	4a7c      	ldr	r2, [pc, #496]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001978:	6413      	str	r3, [r2, #64]	; 0x40
 800197a:	4b7a      	ldr	r3, [pc, #488]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001986:	2301      	movs	r3, #1
 8001988:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800198a:	4b77      	ldr	r3, [pc, #476]	; (8001b68 <HAL_RCC_OscConfig+0x474>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001992:	2b00      	cmp	r3, #0
 8001994:	d118      	bne.n	80019c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001996:	4b74      	ldr	r3, [pc, #464]	; (8001b68 <HAL_RCC_OscConfig+0x474>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a73      	ldr	r2, [pc, #460]	; (8001b68 <HAL_RCC_OscConfig+0x474>)
 800199c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019a2:	f7ff fb37 	bl	8001014 <HAL_GetTick>
 80019a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019aa:	f7ff fb33 	bl	8001014 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e10c      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019bc:	4b6a      	ldr	r3, [pc, #424]	; (8001b68 <HAL_RCC_OscConfig+0x474>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0f0      	beq.n	80019aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d106      	bne.n	80019de <HAL_RCC_OscConfig+0x2ea>
 80019d0:	4b64      	ldr	r3, [pc, #400]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 80019d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d4:	4a63      	ldr	r2, [pc, #396]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	6713      	str	r3, [r2, #112]	; 0x70
 80019dc:	e01c      	b.n	8001a18 <HAL_RCC_OscConfig+0x324>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	2b05      	cmp	r3, #5
 80019e4:	d10c      	bne.n	8001a00 <HAL_RCC_OscConfig+0x30c>
 80019e6:	4b5f      	ldr	r3, [pc, #380]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 80019e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ea:	4a5e      	ldr	r2, [pc, #376]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 80019ec:	f043 0304 	orr.w	r3, r3, #4
 80019f0:	6713      	str	r3, [r2, #112]	; 0x70
 80019f2:	4b5c      	ldr	r3, [pc, #368]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 80019f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019f6:	4a5b      	ldr	r2, [pc, #364]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6713      	str	r3, [r2, #112]	; 0x70
 80019fe:	e00b      	b.n	8001a18 <HAL_RCC_OscConfig+0x324>
 8001a00:	4b58      	ldr	r3, [pc, #352]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a04:	4a57      	ldr	r2, [pc, #348]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001a0c:	4b55      	ldr	r3, [pc, #340]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a10:	4a54      	ldr	r2, [pc, #336]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a12:	f023 0304 	bic.w	r3, r3, #4
 8001a16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d015      	beq.n	8001a4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a20:	f7ff faf8 	bl	8001014 <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a26:	e00a      	b.n	8001a3e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a28:	f7ff faf4 	bl	8001014 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e0cb      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a3e:	4b49      	ldr	r3, [pc, #292]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0ee      	beq.n	8001a28 <HAL_RCC_OscConfig+0x334>
 8001a4a:	e014      	b.n	8001a76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4c:	f7ff fae2 	bl	8001014 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a52:	e00a      	b.n	8001a6a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a54:	f7ff fade 	bl	8001014 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e0b5      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a6a:	4b3e      	ldr	r3, [pc, #248]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1ee      	bne.n	8001a54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a76:	7dfb      	ldrb	r3, [r7, #23]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d105      	bne.n	8001a88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a7c:	4b39      	ldr	r3, [pc, #228]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a80:	4a38      	ldr	r2, [pc, #224]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f000 80a1 	beq.w	8001bd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a92:	4b34      	ldr	r3, [pc, #208]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b08      	cmp	r3, #8
 8001a9c:	d05c      	beq.n	8001b58 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d141      	bne.n	8001b2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aa6:	4b31      	ldr	r3, [pc, #196]	; (8001b6c <HAL_RCC_OscConfig+0x478>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aac:	f7ff fab2 	bl	8001014 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab4:	f7ff faae 	bl	8001014 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e087      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ac6:	4b27      	ldr	r3, [pc, #156]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1f0      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	69da      	ldr	r2, [r3, #28]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae0:	019b      	lsls	r3, r3, #6
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae8:	085b      	lsrs	r3, r3, #1
 8001aea:	3b01      	subs	r3, #1
 8001aec:	041b      	lsls	r3, r3, #16
 8001aee:	431a      	orrs	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001af4:	061b      	lsls	r3, r3, #24
 8001af6:	491b      	ldr	r1, [pc, #108]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001af8:	4313      	orrs	r3, r2
 8001afa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001afc:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <HAL_RCC_OscConfig+0x478>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b02:	f7ff fa87 	bl	8001014 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b08:	e008      	b.n	8001b1c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b0a:	f7ff fa83 	bl	8001014 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e05c      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d0f0      	beq.n	8001b0a <HAL_RCC_OscConfig+0x416>
 8001b28:	e054      	b.n	8001bd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b2a:	4b10      	ldr	r3, [pc, #64]	; (8001b6c <HAL_RCC_OscConfig+0x478>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b30:	f7ff fa70 	bl	8001014 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b38:	f7ff fa6c 	bl	8001014 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e045      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_RCC_OscConfig+0x470>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0x444>
 8001b56:	e03d      	b.n	8001bd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d107      	bne.n	8001b70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e038      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40007000 	.word	0x40007000
 8001b6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b70:	4b1b      	ldr	r3, [pc, #108]	; (8001be0 <HAL_RCC_OscConfig+0x4ec>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d028      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d121      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d11a      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ba6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d111      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb6:	085b      	lsrs	r3, r3, #1
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d107      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d001      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e000      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40023800 	.word	0x40023800

08001be4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e0cc      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bf8:	4b68      	ldr	r3, [pc, #416]	; (8001d9c <HAL_RCC_ClockConfig+0x1b8>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d90c      	bls.n	8001c20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c06:	4b65      	ldr	r3, [pc, #404]	; (8001d9c <HAL_RCC_ClockConfig+0x1b8>)
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0e:	4b63      	ldr	r3, [pc, #396]	; (8001d9c <HAL_RCC_ClockConfig+0x1b8>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	683a      	ldr	r2, [r7, #0]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d001      	beq.n	8001c20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e0b8      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d020      	beq.n	8001c6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c38:	4b59      	ldr	r3, [pc, #356]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4a58      	ldr	r2, [pc, #352]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d005      	beq.n	8001c5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c50:	4b53      	ldr	r3, [pc, #332]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	4a52      	ldr	r2, [pc, #328]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c5c:	4b50      	ldr	r3, [pc, #320]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	494d      	ldr	r1, [pc, #308]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d044      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d107      	bne.n	8001c92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c82:	4b47      	ldr	r3, [pc, #284]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d119      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e07f      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d003      	beq.n	8001ca2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	d107      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca2:	4b3f      	ldr	r3, [pc, #252]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d109      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e06f      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb2:	4b3b      	ldr	r3, [pc, #236]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e067      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cc2:	4b37      	ldr	r3, [pc, #220]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f023 0203 	bic.w	r2, r3, #3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4934      	ldr	r1, [pc, #208]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd4:	f7ff f99e 	bl	8001014 <HAL_GetTick>
 8001cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cdc:	f7ff f99a 	bl	8001014 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e04f      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cf2:	4b2b      	ldr	r3, [pc, #172]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	f003 020c 	and.w	r2, r3, #12
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d1eb      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d04:	4b25      	ldr	r3, [pc, #148]	; (8001d9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d20c      	bcs.n	8001d2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d12:	4b22      	ldr	r3, [pc, #136]	; (8001d9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1a:	4b20      	ldr	r3, [pc, #128]	; (8001d9c <HAL_RCC_ClockConfig+0x1b8>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d001      	beq.n	8001d2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e032      	b.n	8001d92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d008      	beq.n	8001d4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d38:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	4916      	ldr	r1, [pc, #88]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d009      	beq.n	8001d6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d56:	4b12      	ldr	r3, [pc, #72]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	490e      	ldr	r1, [pc, #56]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d6a:	f000 f821 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	091b      	lsrs	r3, r3, #4
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	490a      	ldr	r1, [pc, #40]	; (8001da4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d7c:	5ccb      	ldrb	r3, [r1, r3]
 8001d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d82:	4a09      	ldr	r2, [pc, #36]	; (8001da8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <HAL_RCC_ClockConfig+0x1c8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff f8fe 	bl	8000f8c <HAL_InitTick>

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023c00 	.word	0x40023c00
 8001da0:	40023800 	.word	0x40023800
 8001da4:	0800586c 	.word	0x0800586c
 8001da8:	20000000 	.word	0x20000000
 8001dac:	20000004 	.word	0x20000004

08001db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001db4:	b094      	sub	sp, #80	; 0x50
 8001db6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	647b      	str	r3, [r7, #68]	; 0x44
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dc8:	4b79      	ldr	r3, [pc, #484]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 030c 	and.w	r3, r3, #12
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d00d      	beq.n	8001df0 <HAL_RCC_GetSysClockFreq+0x40>
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	f200 80e1 	bhi.w	8001f9c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d002      	beq.n	8001de4 <HAL_RCC_GetSysClockFreq+0x34>
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	d003      	beq.n	8001dea <HAL_RCC_GetSysClockFreq+0x3a>
 8001de2:	e0db      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001de4:	4b73      	ldr	r3, [pc, #460]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001de6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001de8:	e0db      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001dea:	4b73      	ldr	r3, [pc, #460]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x208>)
 8001dec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dee:	e0d8      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001df0:	4b6f      	ldr	r3, [pc, #444]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001df8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dfa:	4b6d      	ldr	r3, [pc, #436]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d063      	beq.n	8001ece <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e06:	4b6a      	ldr	r3, [pc, #424]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	099b      	lsrs	r3, r3, #6
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e10:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e18:	633b      	str	r3, [r7, #48]	; 0x30
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	637b      	str	r3, [r7, #52]	; 0x34
 8001e1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001e22:	4622      	mov	r2, r4
 8001e24:	462b      	mov	r3, r5
 8001e26:	f04f 0000 	mov.w	r0, #0
 8001e2a:	f04f 0100 	mov.w	r1, #0
 8001e2e:	0159      	lsls	r1, r3, #5
 8001e30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e34:	0150      	lsls	r0, r2, #5
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	4621      	mov	r1, r4
 8001e3c:	1a51      	subs	r1, r2, r1
 8001e3e:	6139      	str	r1, [r7, #16]
 8001e40:	4629      	mov	r1, r5
 8001e42:	eb63 0301 	sbc.w	r3, r3, r1
 8001e46:	617b      	str	r3, [r7, #20]
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e54:	4659      	mov	r1, fp
 8001e56:	018b      	lsls	r3, r1, #6
 8001e58:	4651      	mov	r1, sl
 8001e5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e5e:	4651      	mov	r1, sl
 8001e60:	018a      	lsls	r2, r1, #6
 8001e62:	4651      	mov	r1, sl
 8001e64:	ebb2 0801 	subs.w	r8, r2, r1
 8001e68:	4659      	mov	r1, fp
 8001e6a:	eb63 0901 	sbc.w	r9, r3, r1
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	f04f 0300 	mov.w	r3, #0
 8001e76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e82:	4690      	mov	r8, r2
 8001e84:	4699      	mov	r9, r3
 8001e86:	4623      	mov	r3, r4
 8001e88:	eb18 0303 	adds.w	r3, r8, r3
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	462b      	mov	r3, r5
 8001e90:	eb49 0303 	adc.w	r3, r9, r3
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ea2:	4629      	mov	r1, r5
 8001ea4:	024b      	lsls	r3, r1, #9
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001eac:	4621      	mov	r1, r4
 8001eae:	024a      	lsls	r2, r1, #9
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001eba:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ebc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ec0:	f7fe f9ee 	bl	80002a0 <__aeabi_uldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4613      	mov	r3, r2
 8001eca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ecc:	e058      	b.n	8001f80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ece:	4b38      	ldr	r3, [pc, #224]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	099b      	lsrs	r3, r3, #6
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	4611      	mov	r1, r2
 8001eda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ede:	623b      	str	r3, [r7, #32]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ee8:	4642      	mov	r2, r8
 8001eea:	464b      	mov	r3, r9
 8001eec:	f04f 0000 	mov.w	r0, #0
 8001ef0:	f04f 0100 	mov.w	r1, #0
 8001ef4:	0159      	lsls	r1, r3, #5
 8001ef6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001efa:	0150      	lsls	r0, r2, #5
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4641      	mov	r1, r8
 8001f02:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f06:	4649      	mov	r1, r9
 8001f08:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f20:	ebb2 040a 	subs.w	r4, r2, sl
 8001f24:	eb63 050b 	sbc.w	r5, r3, fp
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	f04f 0300 	mov.w	r3, #0
 8001f30:	00eb      	lsls	r3, r5, #3
 8001f32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f36:	00e2      	lsls	r2, r4, #3
 8001f38:	4614      	mov	r4, r2
 8001f3a:	461d      	mov	r5, r3
 8001f3c:	4643      	mov	r3, r8
 8001f3e:	18e3      	adds	r3, r4, r3
 8001f40:	603b      	str	r3, [r7, #0]
 8001f42:	464b      	mov	r3, r9
 8001f44:	eb45 0303 	adc.w	r3, r5, r3
 8001f48:	607b      	str	r3, [r7, #4]
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	f04f 0300 	mov.w	r3, #0
 8001f52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f56:	4629      	mov	r1, r5
 8001f58:	028b      	lsls	r3, r1, #10
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f60:	4621      	mov	r1, r4
 8001f62:	028a      	lsls	r2, r1, #10
 8001f64:	4610      	mov	r0, r2
 8001f66:	4619      	mov	r1, r3
 8001f68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	61bb      	str	r3, [r7, #24]
 8001f6e:	61fa      	str	r2, [r7, #28]
 8001f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f74:	f7fe f994 	bl	80002a0 <__aeabi_uldivmod>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f80:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	0c1b      	lsrs	r3, r3, #16
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001f90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f9a:	e002      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f9e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3750      	adds	r7, #80	; 0x50
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	00f42400 	.word	0x00f42400
 8001fb8:	007a1200 	.word	0x007a1200

08001fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000000 	.word	0x20000000

08001fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fd8:	f7ff fff0 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	0a9b      	lsrs	r3, r3, #10
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	4903      	ldr	r1, [pc, #12]	; (8001ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	0800587c 	.word	0x0800587c

08001ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002000:	f7ff ffdc 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8002004:	4602      	mov	r2, r0
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	0b5b      	lsrs	r3, r3, #13
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	4903      	ldr	r1, [pc, #12]	; (8002020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002012:	5ccb      	ldrb	r3, [r1, r3]
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002018:	4618      	mov	r0, r3
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40023800 	.word	0x40023800
 8002020:	0800587c 	.word	0x0800587c

08002024 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e041      	b.n	80020ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d106      	bne.n	8002050 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7fe fd46 	bl	8000adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2202      	movs	r2, #2
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3304      	adds	r3, #4
 8002060:	4619      	mov	r1, r3
 8002062:	4610      	mov	r0, r2
 8002064:	f000 fc12 	bl	800288c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e041      	b.n	8002158 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d106      	bne.n	80020ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f839 	bl	8002160 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2202      	movs	r2, #2
 80020f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3304      	adds	r3, #4
 80020fe:	4619      	mov	r1, r3
 8002100:	4610      	mov	r0, r2
 8002102:	f000 fbc3 	bl	800288c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2201      	movs	r2, #1
 8002112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2201      	movs	r2, #1
 8002142:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2201      	movs	r2, #1
 8002152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d109      	bne.n	8002198 <HAL_TIM_PWM_Start+0x24>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b01      	cmp	r3, #1
 800218e:	bf14      	ite	ne
 8002190:	2301      	movne	r3, #1
 8002192:	2300      	moveq	r3, #0
 8002194:	b2db      	uxtb	r3, r3
 8002196:	e022      	b.n	80021de <HAL_TIM_PWM_Start+0x6a>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	2b04      	cmp	r3, #4
 800219c:	d109      	bne.n	80021b2 <HAL_TIM_PWM_Start+0x3e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	bf14      	ite	ne
 80021aa:	2301      	movne	r3, #1
 80021ac:	2300      	moveq	r3, #0
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	e015      	b.n	80021de <HAL_TIM_PWM_Start+0x6a>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d109      	bne.n	80021cc <HAL_TIM_PWM_Start+0x58>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	bf14      	ite	ne
 80021c4:	2301      	movne	r3, #1
 80021c6:	2300      	moveq	r3, #0
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	e008      	b.n	80021de <HAL_TIM_PWM_Start+0x6a>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	bf14      	ite	ne
 80021d8:	2301      	movne	r3, #1
 80021da:	2300      	moveq	r3, #0
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e07c      	b.n	80022e0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d104      	bne.n	80021f6 <HAL_TIM_PWM_Start+0x82>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021f4:	e013      	b.n	800221e <HAL_TIM_PWM_Start+0xaa>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2b04      	cmp	r3, #4
 80021fa:	d104      	bne.n	8002206 <HAL_TIM_PWM_Start+0x92>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002204:	e00b      	b.n	800221e <HAL_TIM_PWM_Start+0xaa>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	2b08      	cmp	r3, #8
 800220a:	d104      	bne.n	8002216 <HAL_TIM_PWM_Start+0xa2>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2202      	movs	r2, #2
 8002210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002214:	e003      	b.n	800221e <HAL_TIM_PWM_Start+0xaa>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2202      	movs	r2, #2
 800221a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2201      	movs	r2, #1
 8002224:	6839      	ldr	r1, [r7, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f000 fe1a 	bl	8002e60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a2d      	ldr	r2, [pc, #180]	; (80022e8 <HAL_TIM_PWM_Start+0x174>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d004      	beq.n	8002240 <HAL_TIM_PWM_Start+0xcc>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a2c      	ldr	r2, [pc, #176]	; (80022ec <HAL_TIM_PWM_Start+0x178>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d101      	bne.n	8002244 <HAL_TIM_PWM_Start+0xd0>
 8002240:	2301      	movs	r3, #1
 8002242:	e000      	b.n	8002246 <HAL_TIM_PWM_Start+0xd2>
 8002244:	2300      	movs	r3, #0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d007      	beq.n	800225a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002258:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a22      	ldr	r2, [pc, #136]	; (80022e8 <HAL_TIM_PWM_Start+0x174>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d022      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800226c:	d01d      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a1f      	ldr	r2, [pc, #124]	; (80022f0 <HAL_TIM_PWM_Start+0x17c>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d018      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a1d      	ldr	r2, [pc, #116]	; (80022f4 <HAL_TIM_PWM_Start+0x180>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d013      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a1c      	ldr	r2, [pc, #112]	; (80022f8 <HAL_TIM_PWM_Start+0x184>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d00e      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a16      	ldr	r2, [pc, #88]	; (80022ec <HAL_TIM_PWM_Start+0x178>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d009      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a18      	ldr	r2, [pc, #96]	; (80022fc <HAL_TIM_PWM_Start+0x188>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d004      	beq.n	80022aa <HAL_TIM_PWM_Start+0x136>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a16      	ldr	r2, [pc, #88]	; (8002300 <HAL_TIM_PWM_Start+0x18c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d111      	bne.n	80022ce <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2b06      	cmp	r3, #6
 80022ba:	d010      	beq.n	80022de <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 0201 	orr.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022cc:	e007      	b.n	80022de <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f042 0201 	orr.w	r2, r2, #1
 80022dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40010000 	.word	0x40010000
 80022ec:	40010400 	.word	0x40010400
 80022f0:	40000400 	.word	0x40000400
 80022f4:	40000800 	.word	0x40000800
 80022f8:	40000c00 	.word	0x40000c00
 80022fc:	40014000 	.word	0x40014000
 8002300:	40001800 	.word	0x40001800

08002304 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b02      	cmp	r3, #2
 8002318:	d122      	bne.n	8002360 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b02      	cmp	r3, #2
 8002326:	d11b      	bne.n	8002360 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f06f 0202 	mvn.w	r2, #2
 8002330:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 fa81 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 800234c:	e005      	b.n	800235a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 fa73 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f000 fa84 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	f003 0304 	and.w	r3, r3, #4
 800236a:	2b04      	cmp	r3, #4
 800236c:	d122      	bne.n	80023b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	f003 0304 	and.w	r3, r3, #4
 8002378:	2b04      	cmp	r3, #4
 800237a:	d11b      	bne.n	80023b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f06f 0204 	mvn.w	r2, #4
 8002384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2202      	movs	r2, #2
 800238a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 fa57 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 80023a0:	e005      	b.n	80023ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 fa49 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 fa5a 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d122      	bne.n	8002408 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b08      	cmp	r3, #8
 80023ce:	d11b      	bne.n	8002408 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f06f 0208 	mvn.w	r2, #8
 80023d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2204      	movs	r2, #4
 80023de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f000 fa2d 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 80023f4:	e005      	b.n	8002402 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 fa1f 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f000 fa30 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	f003 0310 	and.w	r3, r3, #16
 8002412:	2b10      	cmp	r3, #16
 8002414:	d122      	bne.n	800245c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f003 0310 	and.w	r3, r3, #16
 8002420:	2b10      	cmp	r3, #16
 8002422:	d11b      	bne.n	800245c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f06f 0210 	mvn.w	r2, #16
 800242c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2208      	movs	r2, #8
 8002432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 fa03 	bl	800284e <HAL_TIM_IC_CaptureCallback>
 8002448:	e005      	b.n	8002456 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f9f5 	bl	800283a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f000 fa06 	bl	8002862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b01      	cmp	r3, #1
 8002468:	d10e      	bne.n	8002488 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b01      	cmp	r3, #1
 8002476:	d107      	bne.n	8002488 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0201 	mvn.w	r2, #1
 8002480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 f9cf 	bl	8002826 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002492:	2b80      	cmp	r3, #128	; 0x80
 8002494:	d10e      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a0:	2b80      	cmp	r3, #128	; 0x80
 80024a2:	d107      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 fd82 	bl	8002fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024be:	2b40      	cmp	r3, #64	; 0x40
 80024c0:	d10e      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024cc:	2b40      	cmp	r3, #64	; 0x40
 80024ce:	d107      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f9cb 	bl	8002876 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	f003 0320 	and.w	r3, r3, #32
 80024ea:	2b20      	cmp	r3, #32
 80024ec:	d10e      	bne.n	800250c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 0320 	and.w	r3, r3, #32
 80024f8:	2b20      	cmp	r3, #32
 80024fa:	d107      	bne.n	800250c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 0220 	mvn.w	r2, #32
 8002504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 fd4c 	bl	8002fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002520:	2300      	movs	r3, #0
 8002522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800252a:	2b01      	cmp	r3, #1
 800252c:	d101      	bne.n	8002532 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800252e:	2302      	movs	r3, #2
 8002530:	e0ae      	b.n	8002690 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2201      	movs	r2, #1
 8002536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b0c      	cmp	r3, #12
 800253e:	f200 809f 	bhi.w	8002680 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002542:	a201      	add	r2, pc, #4	; (adr r2, 8002548 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002548:	0800257d 	.word	0x0800257d
 800254c:	08002681 	.word	0x08002681
 8002550:	08002681 	.word	0x08002681
 8002554:	08002681 	.word	0x08002681
 8002558:	080025bd 	.word	0x080025bd
 800255c:	08002681 	.word	0x08002681
 8002560:	08002681 	.word	0x08002681
 8002564:	08002681 	.word	0x08002681
 8002568:	080025ff 	.word	0x080025ff
 800256c:	08002681 	.word	0x08002681
 8002570:	08002681 	.word	0x08002681
 8002574:	08002681 	.word	0x08002681
 8002578:	0800263f 	.word	0x0800263f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	68b9      	ldr	r1, [r7, #8]
 8002582:	4618      	mov	r0, r3
 8002584:	f000 fa22 	bl	80029cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699a      	ldr	r2, [r3, #24]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0208 	orr.w	r2, r2, #8
 8002596:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699a      	ldr	r2, [r3, #24]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0204 	bic.w	r2, r2, #4
 80025a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6999      	ldr	r1, [r3, #24]
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	619a      	str	r2, [r3, #24]
      break;
 80025ba:	e064      	b.n	8002686 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68b9      	ldr	r1, [r7, #8]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 fa72 	bl	8002aac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	699a      	ldr	r2, [r3, #24]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6999      	ldr	r1, [r3, #24]
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	021a      	lsls	r2, r3, #8
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	619a      	str	r2, [r3, #24]
      break;
 80025fc:	e043      	b.n	8002686 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	4618      	mov	r0, r3
 8002606:	f000 fac7 	bl	8002b98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	69da      	ldr	r2, [r3, #28]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f042 0208 	orr.w	r2, r2, #8
 8002618:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	69da      	ldr	r2, [r3, #28]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0204 	bic.w	r2, r2, #4
 8002628:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	69d9      	ldr	r1, [r3, #28]
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	691a      	ldr	r2, [r3, #16]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	61da      	str	r2, [r3, #28]
      break;
 800263c:	e023      	b.n	8002686 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68b9      	ldr	r1, [r7, #8]
 8002644:	4618      	mov	r0, r3
 8002646:	f000 fb1b 	bl	8002c80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	69da      	ldr	r2, [r3, #28]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002658:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	69da      	ldr	r2, [r3, #28]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002668:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	69d9      	ldr	r1, [r3, #28]
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	021a      	lsls	r2, r3, #8
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	61da      	str	r2, [r3, #28]
      break;
 800267e:	e002      	b.n	8002686 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	75fb      	strb	r3, [r7, #23]
      break;
 8002684:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800268e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_TIM_ConfigClockSource+0x1c>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e0b4      	b.n	800281e <HAL_TIM_ConfigClockSource+0x186>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2202      	movs	r2, #2
 80026c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68ba      	ldr	r2, [r7, #8]
 80026e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ec:	d03e      	beq.n	800276c <HAL_TIM_ConfigClockSource+0xd4>
 80026ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026f2:	f200 8087 	bhi.w	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 80026f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026fa:	f000 8086 	beq.w	800280a <HAL_TIM_ConfigClockSource+0x172>
 80026fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002702:	d87f      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 8002704:	2b70      	cmp	r3, #112	; 0x70
 8002706:	d01a      	beq.n	800273e <HAL_TIM_ConfigClockSource+0xa6>
 8002708:	2b70      	cmp	r3, #112	; 0x70
 800270a:	d87b      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 800270c:	2b60      	cmp	r3, #96	; 0x60
 800270e:	d050      	beq.n	80027b2 <HAL_TIM_ConfigClockSource+0x11a>
 8002710:	2b60      	cmp	r3, #96	; 0x60
 8002712:	d877      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 8002714:	2b50      	cmp	r3, #80	; 0x50
 8002716:	d03c      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0xfa>
 8002718:	2b50      	cmp	r3, #80	; 0x50
 800271a:	d873      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 800271c:	2b40      	cmp	r3, #64	; 0x40
 800271e:	d058      	beq.n	80027d2 <HAL_TIM_ConfigClockSource+0x13a>
 8002720:	2b40      	cmp	r3, #64	; 0x40
 8002722:	d86f      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 8002724:	2b30      	cmp	r3, #48	; 0x30
 8002726:	d064      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002728:	2b30      	cmp	r3, #48	; 0x30
 800272a:	d86b      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 800272c:	2b20      	cmp	r3, #32
 800272e:	d060      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002730:	2b20      	cmp	r3, #32
 8002732:	d867      	bhi.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
 8002734:	2b00      	cmp	r3, #0
 8002736:	d05c      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x15a>
 8002738:	2b10      	cmp	r3, #16
 800273a:	d05a      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x15a>
 800273c:	e062      	b.n	8002804 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	6899      	ldr	r1, [r3, #8]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	f000 fb67 	bl	8002e20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002760:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	609a      	str	r2, [r3, #8]
      break;
 800276a:	e04f      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	6899      	ldr	r1, [r3, #8]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f000 fb50 	bl	8002e20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800278e:	609a      	str	r2, [r3, #8]
      break;
 8002790:	e03c      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6818      	ldr	r0, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	6859      	ldr	r1, [r3, #4]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	461a      	mov	r2, r3
 80027a0:	f000 fac4 	bl	8002d2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2150      	movs	r1, #80	; 0x50
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 fb1d 	bl	8002dea <TIM_ITRx_SetConfig>
      break;
 80027b0:	e02c      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6818      	ldr	r0, [r3, #0]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	6859      	ldr	r1, [r3, #4]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	461a      	mov	r2, r3
 80027c0:	f000 fae3 	bl	8002d8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2160      	movs	r1, #96	; 0x60
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 fb0d 	bl	8002dea <TIM_ITRx_SetConfig>
      break;
 80027d0:	e01c      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6818      	ldr	r0, [r3, #0]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	6859      	ldr	r1, [r3, #4]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	461a      	mov	r2, r3
 80027e0:	f000 faa4 	bl	8002d2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2140      	movs	r1, #64	; 0x40
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 fafd 	bl	8002dea <TIM_ITRx_SetConfig>
      break;
 80027f0:	e00c      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4619      	mov	r1, r3
 80027fc:	4610      	mov	r0, r2
 80027fe:	f000 faf4 	bl	8002dea <TIM_ITRx_SetConfig>
      break;
 8002802:	e003      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
      break;
 8002808:	e000      	b.n	800280c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800280a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800281c:	7bfb      	ldrb	r3, [r7, #15]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr

0800283a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a40      	ldr	r2, [pc, #256]	; (80029a0 <TIM_Base_SetConfig+0x114>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d013      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028aa:	d00f      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a3d      	ldr	r2, [pc, #244]	; (80029a4 <TIM_Base_SetConfig+0x118>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d00b      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a3c      	ldr	r2, [pc, #240]	; (80029a8 <TIM_Base_SetConfig+0x11c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d007      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a3b      	ldr	r2, [pc, #236]	; (80029ac <TIM_Base_SetConfig+0x120>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d003      	beq.n	80028cc <TIM_Base_SetConfig+0x40>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a3a      	ldr	r2, [pc, #232]	; (80029b0 <TIM_Base_SetConfig+0x124>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d108      	bne.n	80028de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a2f      	ldr	r2, [pc, #188]	; (80029a0 <TIM_Base_SetConfig+0x114>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d02b      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ec:	d027      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a2c      	ldr	r2, [pc, #176]	; (80029a4 <TIM_Base_SetConfig+0x118>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d023      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a2b      	ldr	r2, [pc, #172]	; (80029a8 <TIM_Base_SetConfig+0x11c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d01f      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a2a      	ldr	r2, [pc, #168]	; (80029ac <TIM_Base_SetConfig+0x120>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d01b      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a29      	ldr	r2, [pc, #164]	; (80029b0 <TIM_Base_SetConfig+0x124>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d017      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a28      	ldr	r2, [pc, #160]	; (80029b4 <TIM_Base_SetConfig+0x128>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d013      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a27      	ldr	r2, [pc, #156]	; (80029b8 <TIM_Base_SetConfig+0x12c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d00f      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a26      	ldr	r2, [pc, #152]	; (80029bc <TIM_Base_SetConfig+0x130>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d00b      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a25      	ldr	r2, [pc, #148]	; (80029c0 <TIM_Base_SetConfig+0x134>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d007      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a24      	ldr	r2, [pc, #144]	; (80029c4 <TIM_Base_SetConfig+0x138>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d003      	beq.n	800293e <TIM_Base_SetConfig+0xb2>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a23      	ldr	r2, [pc, #140]	; (80029c8 <TIM_Base_SetConfig+0x13c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d108      	bne.n	8002950 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	4313      	orrs	r3, r2
 800294e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	4313      	orrs	r3, r2
 800295c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <TIM_Base_SetConfig+0x114>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d003      	beq.n	8002984 <TIM_Base_SetConfig+0xf8>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a0c      	ldr	r2, [pc, #48]	; (80029b0 <TIM_Base_SetConfig+0x124>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d103      	bne.n	800298c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	691a      	ldr	r2, [r3, #16]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	615a      	str	r2, [r3, #20]
}
 8002992:	bf00      	nop
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	40010000 	.word	0x40010000
 80029a4:	40000400 	.word	0x40000400
 80029a8:	40000800 	.word	0x40000800
 80029ac:	40000c00 	.word	0x40000c00
 80029b0:	40010400 	.word	0x40010400
 80029b4:	40014000 	.word	0x40014000
 80029b8:	40014400 	.word	0x40014400
 80029bc:	40014800 	.word	0x40014800
 80029c0:	40001800 	.word	0x40001800
 80029c4:	40001c00 	.word	0x40001c00
 80029c8:	40002000 	.word	0x40002000

080029cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	f023 0201 	bic.w	r2, r3, #1
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f023 0303 	bic.w	r3, r3, #3
 8002a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	f023 0302 	bic.w	r3, r3, #2
 8002a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a20      	ldr	r2, [pc, #128]	; (8002aa4 <TIM_OC1_SetConfig+0xd8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d003      	beq.n	8002a30 <TIM_OC1_SetConfig+0x64>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a1f      	ldr	r2, [pc, #124]	; (8002aa8 <TIM_OC1_SetConfig+0xdc>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d10c      	bne.n	8002a4a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	f023 0308 	bic.w	r3, r3, #8
 8002a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f023 0304 	bic.w	r3, r3, #4
 8002a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <TIM_OC1_SetConfig+0xd8>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d003      	beq.n	8002a5a <TIM_OC1_SetConfig+0x8e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a14      	ldr	r2, [pc, #80]	; (8002aa8 <TIM_OC1_SetConfig+0xdc>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d111      	bne.n	8002a7e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	621a      	str	r2, [r3, #32]
}
 8002a98:	bf00      	nop
 8002a9a:	371c      	adds	r7, #28
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	40010000 	.word	0x40010000
 8002aa8:	40010400 	.word	0x40010400

08002aac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b087      	sub	sp, #28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	f023 0210 	bic.w	r2, r3, #16
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	021b      	lsls	r3, r3, #8
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	f023 0320 	bic.w	r3, r3, #32
 8002af6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a22      	ldr	r2, [pc, #136]	; (8002b90 <TIM_OC2_SetConfig+0xe4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d003      	beq.n	8002b14 <TIM_OC2_SetConfig+0x68>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a21      	ldr	r2, [pc, #132]	; (8002b94 <TIM_OC2_SetConfig+0xe8>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d10d      	bne.n	8002b30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a17      	ldr	r2, [pc, #92]	; (8002b90 <TIM_OC2_SetConfig+0xe4>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d003      	beq.n	8002b40 <TIM_OC2_SetConfig+0x94>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a16      	ldr	r2, [pc, #88]	; (8002b94 <TIM_OC2_SetConfig+0xe8>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d113      	bne.n	8002b68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	621a      	str	r2, [r3, #32]
}
 8002b82:	bf00      	nop
 8002b84:	371c      	adds	r7, #28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	40010000 	.word	0x40010000
 8002b94:	40010400 	.word	0x40010400

08002b98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
 8002ba6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f023 0303 	bic.w	r3, r3, #3
 8002bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002be0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	021b      	lsls	r3, r3, #8
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a21      	ldr	r2, [pc, #132]	; (8002c78 <TIM_OC3_SetConfig+0xe0>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d003      	beq.n	8002bfe <TIM_OC3_SetConfig+0x66>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a20      	ldr	r2, [pc, #128]	; (8002c7c <TIM_OC3_SetConfig+0xe4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d10d      	bne.n	8002c1a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a16      	ldr	r2, [pc, #88]	; (8002c78 <TIM_OC3_SetConfig+0xe0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d003      	beq.n	8002c2a <TIM_OC3_SetConfig+0x92>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a15      	ldr	r2, [pc, #84]	; (8002c7c <TIM_OC3_SetConfig+0xe4>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d113      	bne.n	8002c52 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	621a      	str	r2, [r3, #32]
}
 8002c6c:	bf00      	nop
 8002c6e:	371c      	adds	r7, #28
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	40010000 	.word	0x40010000
 8002c7c:	40010400 	.word	0x40010400

08002c80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	021b      	lsls	r3, r3, #8
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	031b      	lsls	r3, r3, #12
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a12      	ldr	r2, [pc, #72]	; (8002d24 <TIM_OC4_SetConfig+0xa4>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d003      	beq.n	8002ce8 <TIM_OC4_SetConfig+0x68>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a11      	ldr	r2, [pc, #68]	; (8002d28 <TIM_OC4_SetConfig+0xa8>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d109      	bne.n	8002cfc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	019b      	lsls	r3, r3, #6
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	697a      	ldr	r2, [r7, #20]
 8002d00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	621a      	str	r2, [r3, #32]
}
 8002d16:	bf00      	nop
 8002d18:	371c      	adds	r7, #28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	40010000 	.word	0x40010000
 8002d28:	40010400 	.word	0x40010400

08002d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	f023 0201 	bic.w	r2, r3, #1
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	f023 030a 	bic.w	r3, r3, #10
 8002d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	621a      	str	r2, [r3, #32]
}
 8002d7e:	bf00      	nop
 8002d80:	371c      	adds	r7, #28
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b087      	sub	sp, #28
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	60f8      	str	r0, [r7, #12]
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	f023 0210 	bic.w	r2, r3, #16
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002db4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	031b      	lsls	r3, r3, #12
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002dc6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	621a      	str	r2, [r3, #32]
}
 8002dde:	bf00      	nop
 8002de0:	371c      	adds	r7, #28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b085      	sub	sp, #20
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
 8002df2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f043 0307 	orr.w	r3, r3, #7
 8002e0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	609a      	str	r2, [r3, #8]
}
 8002e14:	bf00      	nop
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
 8002e2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	021a      	lsls	r2, r3, #8
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	431a      	orrs	r2, r3
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	609a      	str	r2, [r3, #8]
}
 8002e54:	bf00      	nop
 8002e56:	371c      	adds	r7, #28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	f003 031f 	and.w	r3, r3, #31
 8002e72:	2201      	movs	r2, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6a1a      	ldr	r2, [r3, #32]
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	43db      	mvns	r3, r3
 8002e82:	401a      	ands	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a1a      	ldr	r2, [r3, #32]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f003 031f 	and.w	r3, r3, #31
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	fa01 f303 	lsl.w	r3, r1, r3
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	621a      	str	r2, [r3, #32]
}
 8002e9e:	bf00      	nop
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
	...

08002eac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e05a      	b.n	8002f7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a21      	ldr	r2, [pc, #132]	; (8002f88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d022      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f10:	d01d      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a1d      	ldr	r2, [pc, #116]	; (8002f8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d018      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a1b      	ldr	r2, [pc, #108]	; (8002f90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a1a      	ldr	r2, [pc, #104]	; (8002f94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d00e      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a18      	ldr	r2, [pc, #96]	; (8002f98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d009      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a17      	ldr	r2, [pc, #92]	; (8002f9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d004      	beq.n	8002f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a15      	ldr	r2, [pc, #84]	; (8002fa0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d10c      	bne.n	8002f68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	40010000 	.word	0x40010000
 8002f8c:	40000400 	.word	0x40000400
 8002f90:	40000800 	.word	0x40000800
 8002f94:	40000c00 	.word	0x40000c00
 8002f98:	40010400 	.word	0x40010400
 8002f9c:	40014000 	.word	0x40014000
 8002fa0:	40001800 	.word	0x40001800

08002fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e03f      	b.n	800305e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7fd fdf0 	bl	8000bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2224      	movs	r2, #36	; 0x24
 8002ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68da      	ldr	r2, [r3, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800300e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fe1d 	bl	8003c50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	691a      	ldr	r2, [r3, #16]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003024:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695a      	ldr	r2, [r3, #20]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003034:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003044:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2220      	movs	r2, #32
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b08a      	sub	sp, #40	; 0x28
 800306a:	af02      	add	r7, sp, #8
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	603b      	str	r3, [r7, #0]
 8003072:	4613      	mov	r3, r2
 8003074:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b20      	cmp	r3, #32
 8003084:	d17c      	bne.n	8003180 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <HAL_UART_Transmit+0x2c>
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e075      	b.n	8003182 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_UART_Transmit+0x3e>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e06e      	b.n	8003182 <HAL_UART_Transmit+0x11c>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2221      	movs	r2, #33	; 0x21
 80030b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ba:	f7fd ffab 	bl	8001014 <HAL_GetTick>
 80030be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	88fa      	ldrh	r2, [r7, #6]
 80030c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	88fa      	ldrh	r2, [r7, #6]
 80030ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d4:	d108      	bne.n	80030e8 <HAL_UART_Transmit+0x82>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d104      	bne.n	80030e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	e003      	b.n	80030f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80030f8:	e02a      	b.n	8003150 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2200      	movs	r2, #0
 8003102:	2180      	movs	r1, #128	; 0x80
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fb9b 	bl	8003840 <UART_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e036      	b.n	8003182 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10b      	bne.n	8003132 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003128:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	3302      	adds	r3, #2
 800312e:	61bb      	str	r3, [r7, #24]
 8003130:	e007      	b.n	8003142 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	781a      	ldrb	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	3301      	adds	r3, #1
 8003140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003146:	b29b      	uxth	r3, r3
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1cf      	bne.n	80030fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2200      	movs	r2, #0
 8003162:	2140      	movs	r1, #64	; 0x40
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 fb6b 	bl	8003840 <UART_WaitOnFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e006      	b.n	8003182 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2220      	movs	r2, #32
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	e000      	b.n	8003182 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003180:	2302      	movs	r3, #2
  }
}
 8003182:	4618      	mov	r0, r3
 8003184:	3720      	adds	r7, #32
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b08a      	sub	sp, #40	; 0x28
 800318e:	af02      	add	r7, sp, #8
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	603b      	str	r3, [r7, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b20      	cmp	r3, #32
 80031a8:	f040 808c 	bne.w	80032c4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <HAL_UART_Receive+0x2e>
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e084      	b.n	80032c6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_UART_Receive+0x40>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e07d      	b.n	80032c6 <HAL_UART_Receive+0x13c>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2222      	movs	r2, #34	; 0x22
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031e6:	f7fd ff15 	bl	8001014 <HAL_GetTick>
 80031ea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	88fa      	ldrh	r2, [r7, #6]
 80031f0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	88fa      	ldrh	r2, [r7, #6]
 80031f6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003200:	d108      	bne.n	8003214 <HAL_UART_Receive+0x8a>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d104      	bne.n	8003214 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	61bb      	str	r3, [r7, #24]
 8003212:	e003      	b.n	800321c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003218:	2300      	movs	r3, #0
 800321a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003224:	e043      	b.n	80032ae <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	9300      	str	r3, [sp, #0]
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	2200      	movs	r2, #0
 800322e:	2120      	movs	r1, #32
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 fb05 	bl	8003840 <UART_WaitOnFlagUntilTimeout>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e042      	b.n	80032c6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10c      	bne.n	8003260 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	b29b      	uxth	r3, r3
 800324e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003252:	b29a      	uxth	r2, r3
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	3302      	adds	r3, #2
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	e01f      	b.n	80032a0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003268:	d007      	beq.n	800327a <HAL_UART_Receive+0xf0>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10a      	bne.n	8003288 <HAL_UART_Receive+0xfe>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d106      	bne.n	8003288 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	b2da      	uxtb	r2, r3
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	701a      	strb	r2, [r3, #0]
 8003286:	e008      	b.n	800329a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	b2db      	uxtb	r3, r3
 8003290:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003294:	b2da      	uxtb	r2, r3
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	3301      	adds	r3, #1
 800329e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1b6      	bne.n	8003226 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80032c0:	2300      	movs	r3, #0
 80032c2:	e000      	b.n	80032c6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80032c4:	2302      	movs	r3, #2
  }
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3720      	adds	r7, #32
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
	...

080032d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b0ba      	sub	sp, #232	; 0xe8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
 80032f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003306:	f003 030f 	and.w	r3, r3, #15
 800330a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800330e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10f      	bne.n	8003336 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800331a:	f003 0320 	and.w	r3, r3, #32
 800331e:	2b00      	cmp	r3, #0
 8003320:	d009      	beq.n	8003336 <HAL_UART_IRQHandler+0x66>
 8003322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003326:	f003 0320 	and.w	r3, r3, #32
 800332a:	2b00      	cmp	r3, #0
 800332c:	d003      	beq.n	8003336 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 fbd3 	bl	8003ada <UART_Receive_IT>
      return;
 8003334:	e256      	b.n	80037e4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003336:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 80de 	beq.w	80034fc <HAL_UART_IRQHandler+0x22c>
 8003340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b00      	cmp	r3, #0
 800334a:	d106      	bne.n	800335a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800334c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003350:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 80d1 	beq.w	80034fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800335a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00b      	beq.n	800337e <HAL_UART_IRQHandler+0xae>
 8003366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800336a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800336e:	2b00      	cmp	r3, #0
 8003370:	d005      	beq.n	800337e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003376:	f043 0201 	orr.w	r2, r3, #1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800337e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003382:	f003 0304 	and.w	r3, r3, #4
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00b      	beq.n	80033a2 <HAL_UART_IRQHandler+0xd2>
 800338a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d005      	beq.n	80033a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f043 0202 	orr.w	r2, r3, #2
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00b      	beq.n	80033c6 <HAL_UART_IRQHandler+0xf6>
 80033ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d005      	beq.n	80033c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033be:	f043 0204 	orr.w	r2, r3, #4
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80033c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ca:	f003 0308 	and.w	r3, r3, #8
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d011      	beq.n	80033f6 <HAL_UART_IRQHandler+0x126>
 80033d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d105      	bne.n	80033ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80033de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d005      	beq.n	80033f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f043 0208 	orr.w	r2, r3, #8
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f000 81ed 	beq.w	80037da <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003404:	f003 0320 	and.w	r3, r3, #32
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <HAL_UART_IRQHandler+0x14e>
 800340c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003410:	f003 0320 	and.w	r3, r3, #32
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 fb5e 	bl	8003ada <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003428:	2b40      	cmp	r3, #64	; 0x40
 800342a:	bf0c      	ite	eq
 800342c:	2301      	moveq	r3, #1
 800342e:	2300      	movne	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	f003 0308 	and.w	r3, r3, #8
 800343e:	2b00      	cmp	r3, #0
 8003440:	d103      	bne.n	800344a <HAL_UART_IRQHandler+0x17a>
 8003442:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003446:	2b00      	cmp	r3, #0
 8003448:	d04f      	beq.n	80034ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 fa66 	bl	800391c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b40      	cmp	r3, #64	; 0x40
 800345c:	d141      	bne.n	80034e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	3314      	adds	r3, #20
 8003464:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003468:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800346c:	e853 3f00 	ldrex	r3, [r3]
 8003470:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003474:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003478:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800347c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3314      	adds	r3, #20
 8003486:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800348a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800348e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003492:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003496:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800349a:	e841 2300 	strex	r3, r2, [r1]
 800349e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80034a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1d9      	bne.n	800345e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d013      	beq.n	80034da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b6:	4a7d      	ldr	r2, [pc, #500]	; (80036ac <HAL_UART_IRQHandler+0x3dc>)
 80034b8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd ff59 	bl	8001376 <HAL_DMA_Abort_IT>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d016      	beq.n	80034f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034d4:	4610      	mov	r0, r2
 80034d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d8:	e00e      	b.n	80034f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f99a 	bl	8003814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e0:	e00a      	b.n	80034f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f996 	bl	8003814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e8:	e006      	b.n	80034f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f992 	bl	8003814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80034f6:	e170      	b.n	80037da <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034f8:	bf00      	nop
    return;
 80034fa:	e16e      	b.n	80037da <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003500:	2b01      	cmp	r3, #1
 8003502:	f040 814a 	bne.w	800379a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800350a:	f003 0310 	and.w	r3, r3, #16
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 8143 	beq.w	800379a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003514:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003518:	f003 0310 	and.w	r3, r3, #16
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 813c 	beq.w	800379a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003522:	2300      	movs	r3, #0
 8003524:	60bb      	str	r3, [r7, #8]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	60bb      	str	r3, [r7, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003542:	2b40      	cmp	r3, #64	; 0x40
 8003544:	f040 80b4 	bne.w	80036b0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003554:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 8140 	beq.w	80037de <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003566:	429a      	cmp	r2, r3
 8003568:	f080 8139 	bcs.w	80037de <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003572:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800357e:	f000 8088 	beq.w	8003692 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	330c      	adds	r3, #12
 8003588:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800358c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003590:	e853 3f00 	ldrex	r3, [r3]
 8003594:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003598:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800359c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	330c      	adds	r3, #12
 80035aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80035ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80035b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80035ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80035be:	e841 2300 	strex	r3, r2, [r1]
 80035c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80035c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1d9      	bne.n	8003582 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3314      	adds	r3, #20
 80035d4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035d8:	e853 3f00 	ldrex	r3, [r3]
 80035dc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80035de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80035e0:	f023 0301 	bic.w	r3, r3, #1
 80035e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	3314      	adds	r3, #20
 80035ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80035f2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80035f6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80035fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80035fe:	e841 2300 	strex	r3, r2, [r1]
 8003602:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003604:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1e1      	bne.n	80035ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	3314      	adds	r3, #20
 8003610:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003612:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003614:	e853 3f00 	ldrex	r3, [r3]
 8003618:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800361a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800361c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003620:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	3314      	adds	r3, #20
 800362a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800362e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003630:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003632:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003634:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003636:	e841 2300 	strex	r3, r2, [r1]
 800363a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800363c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1e3      	bne.n	800360a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2220      	movs	r2, #32
 8003646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	330c      	adds	r3, #12
 8003656:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800365a:	e853 3f00 	ldrex	r3, [r3]
 800365e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003660:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003662:	f023 0310 	bic.w	r3, r3, #16
 8003666:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	330c      	adds	r3, #12
 8003670:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003674:	65ba      	str	r2, [r7, #88]	; 0x58
 8003676:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003678:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800367a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800367c:	e841 2300 	strex	r3, r2, [r1]
 8003680:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1e3      	bne.n	8003650 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368c:	4618      	mov	r0, r3
 800368e:	f7fd fe02 	bl	8001296 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800369a:	b29b      	uxth	r3, r3
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	b29b      	uxth	r3, r3
 80036a0:	4619      	mov	r1, r3
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f8c0 	bl	8003828 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80036a8:	e099      	b.n	80037de <HAL_UART_IRQHandler+0x50e>
 80036aa:	bf00      	nop
 80036ac:	080039e3 	.word	0x080039e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f000 808b 	beq.w	80037e2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80036cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8086 	beq.w	80037e2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	330c      	adds	r3, #12
 80036dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e0:	e853 3f00 	ldrex	r3, [r3]
 80036e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80036e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80036ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	330c      	adds	r3, #12
 80036f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80036fa:	647a      	str	r2, [r7, #68]	; 0x44
 80036fc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036fe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003700:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003702:	e841 2300 	strex	r3, r2, [r1]
 8003706:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1e3      	bne.n	80036d6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	3314      	adds	r3, #20
 8003714:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	e853 3f00 	ldrex	r3, [r3]
 800371c:	623b      	str	r3, [r7, #32]
   return(result);
 800371e:	6a3b      	ldr	r3, [r7, #32]
 8003720:	f023 0301 	bic.w	r3, r3, #1
 8003724:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	3314      	adds	r3, #20
 800372e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003732:	633a      	str	r2, [r7, #48]	; 0x30
 8003734:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003736:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003738:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800373a:	e841 2300 	strex	r3, r2, [r1]
 800373e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1e3      	bne.n	800370e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	330c      	adds	r3, #12
 800375a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	e853 3f00 	ldrex	r3, [r3]
 8003762:	60fb      	str	r3, [r7, #12]
   return(result);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f023 0310 	bic.w	r3, r3, #16
 800376a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	330c      	adds	r3, #12
 8003774:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003778:	61fa      	str	r2, [r7, #28]
 800377a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377c:	69b9      	ldr	r1, [r7, #24]
 800377e:	69fa      	ldr	r2, [r7, #28]
 8003780:	e841 2300 	strex	r3, r2, [r1]
 8003784:	617b      	str	r3, [r7, #20]
   return(result);
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1e3      	bne.n	8003754 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800378c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003790:	4619      	mov	r1, r3
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 f848 	bl	8003828 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003798:	e023      	b.n	80037e2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800379a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800379e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <HAL_UART_IRQHandler+0x4ea>
 80037a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f929 	bl	8003a0a <UART_Transmit_IT>
    return;
 80037b8:	e014      	b.n	80037e4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80037ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00e      	beq.n	80037e4 <HAL_UART_IRQHandler+0x514>
 80037c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d008      	beq.n	80037e4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f969 	bl	8003aaa <UART_EndTransmit_IT>
    return;
 80037d8:	e004      	b.n	80037e4 <HAL_UART_IRQHandler+0x514>
    return;
 80037da:	bf00      	nop
 80037dc:	e002      	b.n	80037e4 <HAL_UART_IRQHandler+0x514>
      return;
 80037de:	bf00      	nop
 80037e0:	e000      	b.n	80037e4 <HAL_UART_IRQHandler+0x514>
      return;
 80037e2:	bf00      	nop
  }
}
 80037e4:	37e8      	adds	r7, #232	; 0xe8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop

080037ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b090      	sub	sp, #64	; 0x40
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	603b      	str	r3, [r7, #0]
 800384c:	4613      	mov	r3, r2
 800384e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003850:	e050      	b.n	80038f4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003852:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003858:	d04c      	beq.n	80038f4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800385a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800385c:	2b00      	cmp	r3, #0
 800385e:	d007      	beq.n	8003870 <UART_WaitOnFlagUntilTimeout+0x30>
 8003860:	f7fd fbd8 	bl	8001014 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800386c:	429a      	cmp	r2, r3
 800386e:	d241      	bcs.n	80038f4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	330c      	adds	r3, #12
 8003876:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800387a:	e853 3f00 	ldrex	r3, [r3]
 800387e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003882:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	330c      	adds	r3, #12
 800388e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003890:	637a      	str	r2, [r7, #52]	; 0x34
 8003892:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003894:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003896:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003898:	e841 2300 	strex	r3, r2, [r1]
 800389c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800389e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e5      	bne.n	8003870 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	3314      	adds	r3, #20
 80038aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	e853 3f00 	ldrex	r3, [r3]
 80038b2:	613b      	str	r3, [r7, #16]
   return(result);
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	f023 0301 	bic.w	r3, r3, #1
 80038ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	3314      	adds	r3, #20
 80038c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038c4:	623a      	str	r2, [r7, #32]
 80038c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c8:	69f9      	ldr	r1, [r7, #28]
 80038ca:	6a3a      	ldr	r2, [r7, #32]
 80038cc:	e841 2300 	strex	r3, r2, [r1]
 80038d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1e5      	bne.n	80038a4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e00f      	b.n	8003914 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	429a      	cmp	r2, r3
 8003902:	bf0c      	ite	eq
 8003904:	2301      	moveq	r3, #1
 8003906:	2300      	movne	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	429a      	cmp	r2, r3
 8003910:	d09f      	beq.n	8003852 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3740      	adds	r7, #64	; 0x40
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800391c:	b480      	push	{r7}
 800391e:	b095      	sub	sp, #84	; 0x54
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	330c      	adds	r3, #12
 800392a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800392e:	e853 3f00 	ldrex	r3, [r3]
 8003932:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003936:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800393a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	330c      	adds	r3, #12
 8003942:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003944:	643a      	str	r2, [r7, #64]	; 0x40
 8003946:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003948:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800394a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800394c:	e841 2300 	strex	r3, r2, [r1]
 8003950:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1e5      	bne.n	8003924 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3314      	adds	r3, #20
 800395e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	e853 3f00 	ldrex	r3, [r3]
 8003966:	61fb      	str	r3, [r7, #28]
   return(result);
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f023 0301 	bic.w	r3, r3, #1
 800396e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	3314      	adds	r3, #20
 8003976:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003978:	62fa      	str	r2, [r7, #44]	; 0x2c
 800397a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800397e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003980:	e841 2300 	strex	r3, r2, [r1]
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1e5      	bne.n	8003958 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003990:	2b01      	cmp	r3, #1
 8003992:	d119      	bne.n	80039c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	330c      	adds	r3, #12
 800399a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	e853 3f00 	ldrex	r3, [r3]
 80039a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f023 0310 	bic.w	r3, r3, #16
 80039aa:	647b      	str	r3, [r7, #68]	; 0x44
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	330c      	adds	r3, #12
 80039b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039b4:	61ba      	str	r2, [r7, #24]
 80039b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b8:	6979      	ldr	r1, [r7, #20]
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	e841 2300 	strex	r3, r2, [r1]
 80039c0:	613b      	str	r3, [r7, #16]
   return(result);
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1e5      	bne.n	8003994 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80039d6:	bf00      	nop
 80039d8:	3754      	adds	r7, #84	; 0x54
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b084      	sub	sp, #16
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f7ff ff09 	bl	8003814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a02:	bf00      	nop
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b085      	sub	sp, #20
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b21      	cmp	r3, #33	; 0x21
 8003a1c:	d13e      	bne.n	8003a9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a26:	d114      	bne.n	8003a52 <UART_Transmit_IT+0x48>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d110      	bne.n	8003a52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	1c9a      	adds	r2, r3, #2
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	621a      	str	r2, [r3, #32]
 8003a50:	e008      	b.n	8003a64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	1c59      	adds	r1, r3, #1
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6211      	str	r1, [r2, #32]
 8003a5c:	781a      	ldrb	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	4619      	mov	r1, r3
 8003a72:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10f      	bne.n	8003a98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68da      	ldr	r2, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e000      	b.n	8003a9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003a9c:	2302      	movs	r3, #2
  }
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b082      	sub	sp, #8
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ac0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7ff fe8e 	bl	80037ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3708      	adds	r7, #8
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b08c      	sub	sp, #48	; 0x30
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b22      	cmp	r3, #34	; 0x22
 8003aec:	f040 80ab 	bne.w	8003c46 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003af8:	d117      	bne.n	8003b2a <UART_Receive_IT+0x50>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d113      	bne.n	8003b2a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b1c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b22:	1c9a      	adds	r2, r3, #2
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	629a      	str	r2, [r3, #40]	; 0x28
 8003b28:	e026      	b.n	8003b78 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003b30:	2300      	movs	r3, #0
 8003b32:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b3c:	d007      	beq.n	8003b4e <UART_Receive_IT+0x74>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10a      	bne.n	8003b5c <UART_Receive_IT+0x82>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b58:	701a      	strb	r2, [r3, #0]
 8003b5a:	e008      	b.n	8003b6e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b6c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b72:	1c5a      	adds	r2, r3, #1
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	4619      	mov	r1, r3
 8003b86:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d15a      	bne.n	8003c42 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68da      	ldr	r2, [r3, #12]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0220 	bic.w	r2, r2, #32
 8003b9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003baa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	695a      	ldr	r2, [r3, #20]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0201 	bic.w	r2, r2, #1
 8003bba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d135      	bne.n	8003c38 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	330c      	adds	r3, #12
 8003bd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	e853 3f00 	ldrex	r3, [r3]
 8003be0:	613b      	str	r3, [r7, #16]
   return(result);
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	f023 0310 	bic.w	r3, r3, #16
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	330c      	adds	r3, #12
 8003bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf2:	623a      	str	r2, [r7, #32]
 8003bf4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf6:	69f9      	ldr	r1, [r7, #28]
 8003bf8:	6a3a      	ldr	r2, [r7, #32]
 8003bfa:	e841 2300 	strex	r3, r2, [r1]
 8003bfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1e5      	bne.n	8003bd2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0310 	and.w	r3, r3, #16
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d10a      	bne.n	8003c2a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	60fb      	str	r3, [r7, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c2e:	4619      	mov	r1, r3
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff fdf9 	bl	8003828 <HAL_UARTEx_RxEventCallback>
 8003c36:	e002      	b.n	8003c3e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7ff fde1 	bl	8003800 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e002      	b.n	8003c48 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	e000      	b.n	8003c48 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003c46:	2302      	movs	r3, #2
  }
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3730      	adds	r7, #48	; 0x30
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c54:	b0c0      	sub	sp, #256	; 0x100
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c6c:	68d9      	ldr	r1, [r3, #12]
 8003c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	ea40 0301 	orr.w	r3, r0, r1
 8003c78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003ca8:	f021 010c 	bic.w	r1, r1, #12
 8003cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003cb6:	430b      	orrs	r3, r1
 8003cb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cca:	6999      	ldr	r1, [r3, #24]
 8003ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	ea40 0301 	orr.w	r3, r0, r1
 8003cd6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	4b8f      	ldr	r3, [pc, #572]	; (8003f1c <UART_SetConfig+0x2cc>)
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d005      	beq.n	8003cf0 <UART_SetConfig+0xa0>
 8003ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	4b8d      	ldr	r3, [pc, #564]	; (8003f20 <UART_SetConfig+0x2d0>)
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d104      	bne.n	8003cfa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003cf0:	f7fe f984 	bl	8001ffc <HAL_RCC_GetPCLK2Freq>
 8003cf4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003cf8:	e003      	b.n	8003d02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003cfa:	f7fe f96b 	bl	8001fd4 <HAL_RCC_GetPCLK1Freq>
 8003cfe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d06:	69db      	ldr	r3, [r3, #28]
 8003d08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d0c:	f040 810c 	bne.w	8003f28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d14:	2200      	movs	r2, #0
 8003d16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003d1a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003d1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003d22:	4622      	mov	r2, r4
 8003d24:	462b      	mov	r3, r5
 8003d26:	1891      	adds	r1, r2, r2
 8003d28:	65b9      	str	r1, [r7, #88]	; 0x58
 8003d2a:	415b      	adcs	r3, r3
 8003d2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d32:	4621      	mov	r1, r4
 8003d34:	eb12 0801 	adds.w	r8, r2, r1
 8003d38:	4629      	mov	r1, r5
 8003d3a:	eb43 0901 	adc.w	r9, r3, r1
 8003d3e:	f04f 0200 	mov.w	r2, #0
 8003d42:	f04f 0300 	mov.w	r3, #0
 8003d46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d52:	4690      	mov	r8, r2
 8003d54:	4699      	mov	r9, r3
 8003d56:	4623      	mov	r3, r4
 8003d58:	eb18 0303 	adds.w	r3, r8, r3
 8003d5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d60:	462b      	mov	r3, r5
 8003d62:	eb49 0303 	adc.w	r3, r9, r3
 8003d66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003d76:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003d7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003d7e:	460b      	mov	r3, r1
 8003d80:	18db      	adds	r3, r3, r3
 8003d82:	653b      	str	r3, [r7, #80]	; 0x50
 8003d84:	4613      	mov	r3, r2
 8003d86:	eb42 0303 	adc.w	r3, r2, r3
 8003d8a:	657b      	str	r3, [r7, #84]	; 0x54
 8003d8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003d94:	f7fc fa84 	bl	80002a0 <__aeabi_uldivmod>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4b61      	ldr	r3, [pc, #388]	; (8003f24 <UART_SetConfig+0x2d4>)
 8003d9e:	fba3 2302 	umull	r2, r3, r3, r2
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	011c      	lsls	r4, r3, #4
 8003da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003daa:	2200      	movs	r2, #0
 8003dac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003db0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003db4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003db8:	4642      	mov	r2, r8
 8003dba:	464b      	mov	r3, r9
 8003dbc:	1891      	adds	r1, r2, r2
 8003dbe:	64b9      	str	r1, [r7, #72]	; 0x48
 8003dc0:	415b      	adcs	r3, r3
 8003dc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dc4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003dc8:	4641      	mov	r1, r8
 8003dca:	eb12 0a01 	adds.w	sl, r2, r1
 8003dce:	4649      	mov	r1, r9
 8003dd0:	eb43 0b01 	adc.w	fp, r3, r1
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	f04f 0300 	mov.w	r3, #0
 8003ddc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003de0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003de4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003de8:	4692      	mov	sl, r2
 8003dea:	469b      	mov	fp, r3
 8003dec:	4643      	mov	r3, r8
 8003dee:	eb1a 0303 	adds.w	r3, sl, r3
 8003df2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003df6:	464b      	mov	r3, r9
 8003df8:	eb4b 0303 	adc.w	r3, fp, r3
 8003dfc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e0c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003e10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003e14:	460b      	mov	r3, r1
 8003e16:	18db      	adds	r3, r3, r3
 8003e18:	643b      	str	r3, [r7, #64]	; 0x40
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	eb42 0303 	adc.w	r3, r2, r3
 8003e20:	647b      	str	r3, [r7, #68]	; 0x44
 8003e22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003e26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003e2a:	f7fc fa39 	bl	80002a0 <__aeabi_uldivmod>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4611      	mov	r1, r2
 8003e34:	4b3b      	ldr	r3, [pc, #236]	; (8003f24 <UART_SetConfig+0x2d4>)
 8003e36:	fba3 2301 	umull	r2, r3, r3, r1
 8003e3a:	095b      	lsrs	r3, r3, #5
 8003e3c:	2264      	movs	r2, #100	; 0x64
 8003e3e:	fb02 f303 	mul.w	r3, r2, r3
 8003e42:	1acb      	subs	r3, r1, r3
 8003e44:	00db      	lsls	r3, r3, #3
 8003e46:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003e4a:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <UART_SetConfig+0x2d4>)
 8003e4c:	fba3 2302 	umull	r2, r3, r3, r2
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e58:	441c      	add	r4, r3
 8003e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e64:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003e68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003e6c:	4642      	mov	r2, r8
 8003e6e:	464b      	mov	r3, r9
 8003e70:	1891      	adds	r1, r2, r2
 8003e72:	63b9      	str	r1, [r7, #56]	; 0x38
 8003e74:	415b      	adcs	r3, r3
 8003e76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e7c:	4641      	mov	r1, r8
 8003e7e:	1851      	adds	r1, r2, r1
 8003e80:	6339      	str	r1, [r7, #48]	; 0x30
 8003e82:	4649      	mov	r1, r9
 8003e84:	414b      	adcs	r3, r1
 8003e86:	637b      	str	r3, [r7, #52]	; 0x34
 8003e88:	f04f 0200 	mov.w	r2, #0
 8003e8c:	f04f 0300 	mov.w	r3, #0
 8003e90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003e94:	4659      	mov	r1, fp
 8003e96:	00cb      	lsls	r3, r1, #3
 8003e98:	4651      	mov	r1, sl
 8003e9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e9e:	4651      	mov	r1, sl
 8003ea0:	00ca      	lsls	r2, r1, #3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	4642      	mov	r2, r8
 8003eaa:	189b      	adds	r3, r3, r2
 8003eac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003eb0:	464b      	mov	r3, r9
 8003eb2:	460a      	mov	r2, r1
 8003eb4:	eb42 0303 	adc.w	r3, r2, r3
 8003eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003ec8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ecc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	18db      	adds	r3, r3, r3
 8003ed4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	eb42 0303 	adc.w	r3, r2, r3
 8003edc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ede:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ee2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003ee6:	f7fc f9db 	bl	80002a0 <__aeabi_uldivmod>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <UART_SetConfig+0x2d4>)
 8003ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ef4:	095b      	lsrs	r3, r3, #5
 8003ef6:	2164      	movs	r1, #100	; 0x64
 8003ef8:	fb01 f303 	mul.w	r3, r1, r3
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	00db      	lsls	r3, r3, #3
 8003f00:	3332      	adds	r3, #50	; 0x32
 8003f02:	4a08      	ldr	r2, [pc, #32]	; (8003f24 <UART_SetConfig+0x2d4>)
 8003f04:	fba2 2303 	umull	r2, r3, r2, r3
 8003f08:	095b      	lsrs	r3, r3, #5
 8003f0a:	f003 0207 	and.w	r2, r3, #7
 8003f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4422      	add	r2, r4
 8003f16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f18:	e105      	b.n	8004126 <UART_SetConfig+0x4d6>
 8003f1a:	bf00      	nop
 8003f1c:	40011000 	.word	0x40011000
 8003f20:	40011400 	.word	0x40011400
 8003f24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003f32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003f36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003f3a:	4642      	mov	r2, r8
 8003f3c:	464b      	mov	r3, r9
 8003f3e:	1891      	adds	r1, r2, r2
 8003f40:	6239      	str	r1, [r7, #32]
 8003f42:	415b      	adcs	r3, r3
 8003f44:	627b      	str	r3, [r7, #36]	; 0x24
 8003f46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f4a:	4641      	mov	r1, r8
 8003f4c:	1854      	adds	r4, r2, r1
 8003f4e:	4649      	mov	r1, r9
 8003f50:	eb43 0501 	adc.w	r5, r3, r1
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	00eb      	lsls	r3, r5, #3
 8003f5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f62:	00e2      	lsls	r2, r4, #3
 8003f64:	4614      	mov	r4, r2
 8003f66:	461d      	mov	r5, r3
 8003f68:	4643      	mov	r3, r8
 8003f6a:	18e3      	adds	r3, r4, r3
 8003f6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f70:	464b      	mov	r3, r9
 8003f72:	eb45 0303 	adc.w	r3, r5, r3
 8003f76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003f86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f8a:	f04f 0200 	mov.w	r2, #0
 8003f8e:	f04f 0300 	mov.w	r3, #0
 8003f92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003f96:	4629      	mov	r1, r5
 8003f98:	008b      	lsls	r3, r1, #2
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fa0:	4621      	mov	r1, r4
 8003fa2:	008a      	lsls	r2, r1, #2
 8003fa4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003fa8:	f7fc f97a 	bl	80002a0 <__aeabi_uldivmod>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4b60      	ldr	r3, [pc, #384]	; (8004134 <UART_SetConfig+0x4e4>)
 8003fb2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fb6:	095b      	lsrs	r3, r3, #5
 8003fb8:	011c      	lsls	r4, r3, #4
 8003fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003fc4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003fc8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003fcc:	4642      	mov	r2, r8
 8003fce:	464b      	mov	r3, r9
 8003fd0:	1891      	adds	r1, r2, r2
 8003fd2:	61b9      	str	r1, [r7, #24]
 8003fd4:	415b      	adcs	r3, r3
 8003fd6:	61fb      	str	r3, [r7, #28]
 8003fd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fdc:	4641      	mov	r1, r8
 8003fde:	1851      	adds	r1, r2, r1
 8003fe0:	6139      	str	r1, [r7, #16]
 8003fe2:	4649      	mov	r1, r9
 8003fe4:	414b      	adcs	r3, r1
 8003fe6:	617b      	str	r3, [r7, #20]
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ff4:	4659      	mov	r1, fp
 8003ff6:	00cb      	lsls	r3, r1, #3
 8003ff8:	4651      	mov	r1, sl
 8003ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ffe:	4651      	mov	r1, sl
 8004000:	00ca      	lsls	r2, r1, #3
 8004002:	4610      	mov	r0, r2
 8004004:	4619      	mov	r1, r3
 8004006:	4603      	mov	r3, r0
 8004008:	4642      	mov	r2, r8
 800400a:	189b      	adds	r3, r3, r2
 800400c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004010:	464b      	mov	r3, r9
 8004012:	460a      	mov	r2, r1
 8004014:	eb42 0303 	adc.w	r3, r2, r3
 8004018:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800401c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	67bb      	str	r3, [r7, #120]	; 0x78
 8004026:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004034:	4649      	mov	r1, r9
 8004036:	008b      	lsls	r3, r1, #2
 8004038:	4641      	mov	r1, r8
 800403a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800403e:	4641      	mov	r1, r8
 8004040:	008a      	lsls	r2, r1, #2
 8004042:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004046:	f7fc f92b 	bl	80002a0 <__aeabi_uldivmod>
 800404a:	4602      	mov	r2, r0
 800404c:	460b      	mov	r3, r1
 800404e:	4b39      	ldr	r3, [pc, #228]	; (8004134 <UART_SetConfig+0x4e4>)
 8004050:	fba3 1302 	umull	r1, r3, r3, r2
 8004054:	095b      	lsrs	r3, r3, #5
 8004056:	2164      	movs	r1, #100	; 0x64
 8004058:	fb01 f303 	mul.w	r3, r1, r3
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	3332      	adds	r3, #50	; 0x32
 8004062:	4a34      	ldr	r2, [pc, #208]	; (8004134 <UART_SetConfig+0x4e4>)
 8004064:	fba2 2303 	umull	r2, r3, r2, r3
 8004068:	095b      	lsrs	r3, r3, #5
 800406a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800406e:	441c      	add	r4, r3
 8004070:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004074:	2200      	movs	r2, #0
 8004076:	673b      	str	r3, [r7, #112]	; 0x70
 8004078:	677a      	str	r2, [r7, #116]	; 0x74
 800407a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800407e:	4642      	mov	r2, r8
 8004080:	464b      	mov	r3, r9
 8004082:	1891      	adds	r1, r2, r2
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	415b      	adcs	r3, r3
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800408e:	4641      	mov	r1, r8
 8004090:	1851      	adds	r1, r2, r1
 8004092:	6039      	str	r1, [r7, #0]
 8004094:	4649      	mov	r1, r9
 8004096:	414b      	adcs	r3, r1
 8004098:	607b      	str	r3, [r7, #4]
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	f04f 0300 	mov.w	r3, #0
 80040a2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040a6:	4659      	mov	r1, fp
 80040a8:	00cb      	lsls	r3, r1, #3
 80040aa:	4651      	mov	r1, sl
 80040ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040b0:	4651      	mov	r1, sl
 80040b2:	00ca      	lsls	r2, r1, #3
 80040b4:	4610      	mov	r0, r2
 80040b6:	4619      	mov	r1, r3
 80040b8:	4603      	mov	r3, r0
 80040ba:	4642      	mov	r2, r8
 80040bc:	189b      	adds	r3, r3, r2
 80040be:	66bb      	str	r3, [r7, #104]	; 0x68
 80040c0:	464b      	mov	r3, r9
 80040c2:	460a      	mov	r2, r1
 80040c4:	eb42 0303 	adc.w	r3, r2, r3
 80040c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80040ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	663b      	str	r3, [r7, #96]	; 0x60
 80040d4:	667a      	str	r2, [r7, #100]	; 0x64
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80040e2:	4649      	mov	r1, r9
 80040e4:	008b      	lsls	r3, r1, #2
 80040e6:	4641      	mov	r1, r8
 80040e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040ec:	4641      	mov	r1, r8
 80040ee:	008a      	lsls	r2, r1, #2
 80040f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80040f4:	f7fc f8d4 	bl	80002a0 <__aeabi_uldivmod>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	4b0d      	ldr	r3, [pc, #52]	; (8004134 <UART_SetConfig+0x4e4>)
 80040fe:	fba3 1302 	umull	r1, r3, r3, r2
 8004102:	095b      	lsrs	r3, r3, #5
 8004104:	2164      	movs	r1, #100	; 0x64
 8004106:	fb01 f303 	mul.w	r3, r1, r3
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	3332      	adds	r3, #50	; 0x32
 8004110:	4a08      	ldr	r2, [pc, #32]	; (8004134 <UART_SetConfig+0x4e4>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	f003 020f 	and.w	r2, r3, #15
 800411c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4422      	add	r2, r4
 8004124:	609a      	str	r2, [r3, #8]
}
 8004126:	bf00      	nop
 8004128:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800412c:	46bd      	mov	sp, r7
 800412e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004132:	bf00      	nop
 8004134:	51eb851f 	.word	0x51eb851f

08004138 <atoi>:
 8004138:	220a      	movs	r2, #10
 800413a:	2100      	movs	r1, #0
 800413c:	f000 b9ae 	b.w	800449c <strtol>

08004140 <__errno>:
 8004140:	4b01      	ldr	r3, [pc, #4]	; (8004148 <__errno+0x8>)
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	2000000c 	.word	0x2000000c

0800414c <__libc_init_array>:
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	4d0d      	ldr	r5, [pc, #52]	; (8004184 <__libc_init_array+0x38>)
 8004150:	4c0d      	ldr	r4, [pc, #52]	; (8004188 <__libc_init_array+0x3c>)
 8004152:	1b64      	subs	r4, r4, r5
 8004154:	10a4      	asrs	r4, r4, #2
 8004156:	2600      	movs	r6, #0
 8004158:	42a6      	cmp	r6, r4
 800415a:	d109      	bne.n	8004170 <__libc_init_array+0x24>
 800415c:	4d0b      	ldr	r5, [pc, #44]	; (800418c <__libc_init_array+0x40>)
 800415e:	4c0c      	ldr	r4, [pc, #48]	; (8004190 <__libc_init_array+0x44>)
 8004160:	f001 fb5c 	bl	800581c <_init>
 8004164:	1b64      	subs	r4, r4, r5
 8004166:	10a4      	asrs	r4, r4, #2
 8004168:	2600      	movs	r6, #0
 800416a:	42a6      	cmp	r6, r4
 800416c:	d105      	bne.n	800417a <__libc_init_array+0x2e>
 800416e:	bd70      	pop	{r4, r5, r6, pc}
 8004170:	f855 3b04 	ldr.w	r3, [r5], #4
 8004174:	4798      	blx	r3
 8004176:	3601      	adds	r6, #1
 8004178:	e7ee      	b.n	8004158 <__libc_init_array+0xc>
 800417a:	f855 3b04 	ldr.w	r3, [r5], #4
 800417e:	4798      	blx	r3
 8004180:	3601      	adds	r6, #1
 8004182:	e7f2      	b.n	800416a <__libc_init_array+0x1e>
 8004184:	08005ad8 	.word	0x08005ad8
 8004188:	08005ad8 	.word	0x08005ad8
 800418c:	08005ad8 	.word	0x08005ad8
 8004190:	08005adc 	.word	0x08005adc

08004194 <memset>:
 8004194:	4402      	add	r2, r0
 8004196:	4603      	mov	r3, r0
 8004198:	4293      	cmp	r3, r2
 800419a:	d100      	bne.n	800419e <memset+0xa>
 800419c:	4770      	bx	lr
 800419e:	f803 1b01 	strb.w	r1, [r3], #1
 80041a2:	e7f9      	b.n	8004198 <memset+0x4>

080041a4 <_puts_r>:
 80041a4:	b570      	push	{r4, r5, r6, lr}
 80041a6:	460e      	mov	r6, r1
 80041a8:	4605      	mov	r5, r0
 80041aa:	b118      	cbz	r0, 80041b4 <_puts_r+0x10>
 80041ac:	6983      	ldr	r3, [r0, #24]
 80041ae:	b90b      	cbnz	r3, 80041b4 <_puts_r+0x10>
 80041b0:	f000 fb76 	bl	80048a0 <__sinit>
 80041b4:	69ab      	ldr	r3, [r5, #24]
 80041b6:	68ac      	ldr	r4, [r5, #8]
 80041b8:	b913      	cbnz	r3, 80041c0 <_puts_r+0x1c>
 80041ba:	4628      	mov	r0, r5
 80041bc:	f000 fb70 	bl	80048a0 <__sinit>
 80041c0:	4b2c      	ldr	r3, [pc, #176]	; (8004274 <_puts_r+0xd0>)
 80041c2:	429c      	cmp	r4, r3
 80041c4:	d120      	bne.n	8004208 <_puts_r+0x64>
 80041c6:	686c      	ldr	r4, [r5, #4]
 80041c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041ca:	07db      	lsls	r3, r3, #31
 80041cc:	d405      	bmi.n	80041da <_puts_r+0x36>
 80041ce:	89a3      	ldrh	r3, [r4, #12]
 80041d0:	0598      	lsls	r0, r3, #22
 80041d2:	d402      	bmi.n	80041da <_puts_r+0x36>
 80041d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041d6:	f000 fc13 	bl	8004a00 <__retarget_lock_acquire_recursive>
 80041da:	89a3      	ldrh	r3, [r4, #12]
 80041dc:	0719      	lsls	r1, r3, #28
 80041de:	d51d      	bpl.n	800421c <_puts_r+0x78>
 80041e0:	6923      	ldr	r3, [r4, #16]
 80041e2:	b1db      	cbz	r3, 800421c <_puts_r+0x78>
 80041e4:	3e01      	subs	r6, #1
 80041e6:	68a3      	ldr	r3, [r4, #8]
 80041e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80041ec:	3b01      	subs	r3, #1
 80041ee:	60a3      	str	r3, [r4, #8]
 80041f0:	bb39      	cbnz	r1, 8004242 <_puts_r+0x9e>
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	da38      	bge.n	8004268 <_puts_r+0xc4>
 80041f6:	4622      	mov	r2, r4
 80041f8:	210a      	movs	r1, #10
 80041fa:	4628      	mov	r0, r5
 80041fc:	f000 f958 	bl	80044b0 <__swbuf_r>
 8004200:	3001      	adds	r0, #1
 8004202:	d011      	beq.n	8004228 <_puts_r+0x84>
 8004204:	250a      	movs	r5, #10
 8004206:	e011      	b.n	800422c <_puts_r+0x88>
 8004208:	4b1b      	ldr	r3, [pc, #108]	; (8004278 <_puts_r+0xd4>)
 800420a:	429c      	cmp	r4, r3
 800420c:	d101      	bne.n	8004212 <_puts_r+0x6e>
 800420e:	68ac      	ldr	r4, [r5, #8]
 8004210:	e7da      	b.n	80041c8 <_puts_r+0x24>
 8004212:	4b1a      	ldr	r3, [pc, #104]	; (800427c <_puts_r+0xd8>)
 8004214:	429c      	cmp	r4, r3
 8004216:	bf08      	it	eq
 8004218:	68ec      	ldreq	r4, [r5, #12]
 800421a:	e7d5      	b.n	80041c8 <_puts_r+0x24>
 800421c:	4621      	mov	r1, r4
 800421e:	4628      	mov	r0, r5
 8004220:	f000 f998 	bl	8004554 <__swsetup_r>
 8004224:	2800      	cmp	r0, #0
 8004226:	d0dd      	beq.n	80041e4 <_puts_r+0x40>
 8004228:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800422c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800422e:	07da      	lsls	r2, r3, #31
 8004230:	d405      	bmi.n	800423e <_puts_r+0x9a>
 8004232:	89a3      	ldrh	r3, [r4, #12]
 8004234:	059b      	lsls	r3, r3, #22
 8004236:	d402      	bmi.n	800423e <_puts_r+0x9a>
 8004238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800423a:	f000 fbe2 	bl	8004a02 <__retarget_lock_release_recursive>
 800423e:	4628      	mov	r0, r5
 8004240:	bd70      	pop	{r4, r5, r6, pc}
 8004242:	2b00      	cmp	r3, #0
 8004244:	da04      	bge.n	8004250 <_puts_r+0xac>
 8004246:	69a2      	ldr	r2, [r4, #24]
 8004248:	429a      	cmp	r2, r3
 800424a:	dc06      	bgt.n	800425a <_puts_r+0xb6>
 800424c:	290a      	cmp	r1, #10
 800424e:	d004      	beq.n	800425a <_puts_r+0xb6>
 8004250:	6823      	ldr	r3, [r4, #0]
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	6022      	str	r2, [r4, #0]
 8004256:	7019      	strb	r1, [r3, #0]
 8004258:	e7c5      	b.n	80041e6 <_puts_r+0x42>
 800425a:	4622      	mov	r2, r4
 800425c:	4628      	mov	r0, r5
 800425e:	f000 f927 	bl	80044b0 <__swbuf_r>
 8004262:	3001      	adds	r0, #1
 8004264:	d1bf      	bne.n	80041e6 <_puts_r+0x42>
 8004266:	e7df      	b.n	8004228 <_puts_r+0x84>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	250a      	movs	r5, #10
 800426c:	1c5a      	adds	r2, r3, #1
 800426e:	6022      	str	r2, [r4, #0]
 8004270:	701d      	strb	r5, [r3, #0]
 8004272:	e7db      	b.n	800422c <_puts_r+0x88>
 8004274:	08005a5c 	.word	0x08005a5c
 8004278:	08005a7c 	.word	0x08005a7c
 800427c:	08005a3c 	.word	0x08005a3c

08004280 <puts>:
 8004280:	4b02      	ldr	r3, [pc, #8]	; (800428c <puts+0xc>)
 8004282:	4601      	mov	r1, r0
 8004284:	6818      	ldr	r0, [r3, #0]
 8004286:	f7ff bf8d 	b.w	80041a4 <_puts_r>
 800428a:	bf00      	nop
 800428c:	2000000c 	.word	0x2000000c

08004290 <siprintf>:
 8004290:	b40e      	push	{r1, r2, r3}
 8004292:	b500      	push	{lr}
 8004294:	b09c      	sub	sp, #112	; 0x70
 8004296:	ab1d      	add	r3, sp, #116	; 0x74
 8004298:	9002      	str	r0, [sp, #8]
 800429a:	9006      	str	r0, [sp, #24]
 800429c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042a0:	4809      	ldr	r0, [pc, #36]	; (80042c8 <siprintf+0x38>)
 80042a2:	9107      	str	r1, [sp, #28]
 80042a4:	9104      	str	r1, [sp, #16]
 80042a6:	4909      	ldr	r1, [pc, #36]	; (80042cc <siprintf+0x3c>)
 80042a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80042ac:	9105      	str	r1, [sp, #20]
 80042ae:	6800      	ldr	r0, [r0, #0]
 80042b0:	9301      	str	r3, [sp, #4]
 80042b2:	a902      	add	r1, sp, #8
 80042b4:	f000 fd50 	bl	8004d58 <_svfiprintf_r>
 80042b8:	9b02      	ldr	r3, [sp, #8]
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	b01c      	add	sp, #112	; 0x70
 80042c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042c4:	b003      	add	sp, #12
 80042c6:	4770      	bx	lr
 80042c8:	2000000c 	.word	0x2000000c
 80042cc:	ffff0208 	.word	0xffff0208

080042d0 <strcpy>:
 80042d0:	4603      	mov	r3, r0
 80042d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042d6:	f803 2b01 	strb.w	r2, [r3], #1
 80042da:	2a00      	cmp	r2, #0
 80042dc:	d1f9      	bne.n	80042d2 <strcpy+0x2>
 80042de:	4770      	bx	lr

080042e0 <strtok>:
 80042e0:	4b16      	ldr	r3, [pc, #88]	; (800433c <strtok+0x5c>)
 80042e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80042e4:	681e      	ldr	r6, [r3, #0]
 80042e6:	6db4      	ldr	r4, [r6, #88]	; 0x58
 80042e8:	4605      	mov	r5, r0
 80042ea:	b9fc      	cbnz	r4, 800432c <strtok+0x4c>
 80042ec:	2050      	movs	r0, #80	; 0x50
 80042ee:	9101      	str	r1, [sp, #4]
 80042f0:	f000 fbee 	bl	8004ad0 <malloc>
 80042f4:	9901      	ldr	r1, [sp, #4]
 80042f6:	65b0      	str	r0, [r6, #88]	; 0x58
 80042f8:	4602      	mov	r2, r0
 80042fa:	b920      	cbnz	r0, 8004306 <strtok+0x26>
 80042fc:	4b10      	ldr	r3, [pc, #64]	; (8004340 <strtok+0x60>)
 80042fe:	4811      	ldr	r0, [pc, #68]	; (8004344 <strtok+0x64>)
 8004300:	2157      	movs	r1, #87	; 0x57
 8004302:	f000 f995 	bl	8004630 <__assert_func>
 8004306:	e9c0 4400 	strd	r4, r4, [r0]
 800430a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800430e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004312:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004316:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800431a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800431e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004322:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004326:	6184      	str	r4, [r0, #24]
 8004328:	7704      	strb	r4, [r0, #28]
 800432a:	6244      	str	r4, [r0, #36]	; 0x24
 800432c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800432e:	2301      	movs	r3, #1
 8004330:	4628      	mov	r0, r5
 8004332:	b002      	add	sp, #8
 8004334:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004338:	f000 b806 	b.w	8004348 <__strtok_r>
 800433c:	2000000c 	.word	0x2000000c
 8004340:	08005888 	.word	0x08005888
 8004344:	0800589f 	.word	0x0800589f

08004348 <__strtok_r>:
 8004348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800434a:	b908      	cbnz	r0, 8004350 <__strtok_r+0x8>
 800434c:	6810      	ldr	r0, [r2, #0]
 800434e:	b188      	cbz	r0, 8004374 <__strtok_r+0x2c>
 8004350:	4604      	mov	r4, r0
 8004352:	4620      	mov	r0, r4
 8004354:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004358:	460f      	mov	r7, r1
 800435a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800435e:	b91e      	cbnz	r6, 8004368 <__strtok_r+0x20>
 8004360:	b965      	cbnz	r5, 800437c <__strtok_r+0x34>
 8004362:	6015      	str	r5, [r2, #0]
 8004364:	4628      	mov	r0, r5
 8004366:	e005      	b.n	8004374 <__strtok_r+0x2c>
 8004368:	42b5      	cmp	r5, r6
 800436a:	d1f6      	bne.n	800435a <__strtok_r+0x12>
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1f0      	bne.n	8004352 <__strtok_r+0xa>
 8004370:	6014      	str	r4, [r2, #0]
 8004372:	7003      	strb	r3, [r0, #0]
 8004374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004376:	461c      	mov	r4, r3
 8004378:	e00c      	b.n	8004394 <__strtok_r+0x4c>
 800437a:	b915      	cbnz	r5, 8004382 <__strtok_r+0x3a>
 800437c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004380:	460e      	mov	r6, r1
 8004382:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004386:	42ab      	cmp	r3, r5
 8004388:	d1f7      	bne.n	800437a <__strtok_r+0x32>
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0f3      	beq.n	8004376 <__strtok_r+0x2e>
 800438e:	2300      	movs	r3, #0
 8004390:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004394:	6014      	str	r4, [r2, #0]
 8004396:	e7ed      	b.n	8004374 <__strtok_r+0x2c>

08004398 <_strtol_l.constprop.0>:
 8004398:	2b01      	cmp	r3, #1
 800439a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800439e:	d001      	beq.n	80043a4 <_strtol_l.constprop.0+0xc>
 80043a0:	2b24      	cmp	r3, #36	; 0x24
 80043a2:	d906      	bls.n	80043b2 <_strtol_l.constprop.0+0x1a>
 80043a4:	f7ff fecc 	bl	8004140 <__errno>
 80043a8:	2316      	movs	r3, #22
 80043aa:	6003      	str	r3, [r0, #0]
 80043ac:	2000      	movs	r0, #0
 80043ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004498 <_strtol_l.constprop.0+0x100>
 80043b6:	460d      	mov	r5, r1
 80043b8:	462e      	mov	r6, r5
 80043ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80043be:	f814 700c 	ldrb.w	r7, [r4, ip]
 80043c2:	f017 0708 	ands.w	r7, r7, #8
 80043c6:	d1f7      	bne.n	80043b8 <_strtol_l.constprop.0+0x20>
 80043c8:	2c2d      	cmp	r4, #45	; 0x2d
 80043ca:	d132      	bne.n	8004432 <_strtol_l.constprop.0+0x9a>
 80043cc:	782c      	ldrb	r4, [r5, #0]
 80043ce:	2701      	movs	r7, #1
 80043d0:	1cb5      	adds	r5, r6, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d05b      	beq.n	800448e <_strtol_l.constprop.0+0xf6>
 80043d6:	2b10      	cmp	r3, #16
 80043d8:	d109      	bne.n	80043ee <_strtol_l.constprop.0+0x56>
 80043da:	2c30      	cmp	r4, #48	; 0x30
 80043dc:	d107      	bne.n	80043ee <_strtol_l.constprop.0+0x56>
 80043de:	782c      	ldrb	r4, [r5, #0]
 80043e0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80043e4:	2c58      	cmp	r4, #88	; 0x58
 80043e6:	d14d      	bne.n	8004484 <_strtol_l.constprop.0+0xec>
 80043e8:	786c      	ldrb	r4, [r5, #1]
 80043ea:	2310      	movs	r3, #16
 80043ec:	3502      	adds	r5, #2
 80043ee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80043f2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80043f6:	f04f 0c00 	mov.w	ip, #0
 80043fa:	fbb8 f9f3 	udiv	r9, r8, r3
 80043fe:	4666      	mov	r6, ip
 8004400:	fb03 8a19 	mls	sl, r3, r9, r8
 8004404:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004408:	f1be 0f09 	cmp.w	lr, #9
 800440c:	d816      	bhi.n	800443c <_strtol_l.constprop.0+0xa4>
 800440e:	4674      	mov	r4, lr
 8004410:	42a3      	cmp	r3, r4
 8004412:	dd24      	ble.n	800445e <_strtol_l.constprop.0+0xc6>
 8004414:	f1bc 0f00 	cmp.w	ip, #0
 8004418:	db1e      	blt.n	8004458 <_strtol_l.constprop.0+0xc0>
 800441a:	45b1      	cmp	r9, r6
 800441c:	d31c      	bcc.n	8004458 <_strtol_l.constprop.0+0xc0>
 800441e:	d101      	bne.n	8004424 <_strtol_l.constprop.0+0x8c>
 8004420:	45a2      	cmp	sl, r4
 8004422:	db19      	blt.n	8004458 <_strtol_l.constprop.0+0xc0>
 8004424:	fb06 4603 	mla	r6, r6, r3, r4
 8004428:	f04f 0c01 	mov.w	ip, #1
 800442c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004430:	e7e8      	b.n	8004404 <_strtol_l.constprop.0+0x6c>
 8004432:	2c2b      	cmp	r4, #43	; 0x2b
 8004434:	bf04      	itt	eq
 8004436:	782c      	ldrbeq	r4, [r5, #0]
 8004438:	1cb5      	addeq	r5, r6, #2
 800443a:	e7ca      	b.n	80043d2 <_strtol_l.constprop.0+0x3a>
 800443c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004440:	f1be 0f19 	cmp.w	lr, #25
 8004444:	d801      	bhi.n	800444a <_strtol_l.constprop.0+0xb2>
 8004446:	3c37      	subs	r4, #55	; 0x37
 8004448:	e7e2      	b.n	8004410 <_strtol_l.constprop.0+0x78>
 800444a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800444e:	f1be 0f19 	cmp.w	lr, #25
 8004452:	d804      	bhi.n	800445e <_strtol_l.constprop.0+0xc6>
 8004454:	3c57      	subs	r4, #87	; 0x57
 8004456:	e7db      	b.n	8004410 <_strtol_l.constprop.0+0x78>
 8004458:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800445c:	e7e6      	b.n	800442c <_strtol_l.constprop.0+0x94>
 800445e:	f1bc 0f00 	cmp.w	ip, #0
 8004462:	da05      	bge.n	8004470 <_strtol_l.constprop.0+0xd8>
 8004464:	2322      	movs	r3, #34	; 0x22
 8004466:	6003      	str	r3, [r0, #0]
 8004468:	4646      	mov	r6, r8
 800446a:	b942      	cbnz	r2, 800447e <_strtol_l.constprop.0+0xe6>
 800446c:	4630      	mov	r0, r6
 800446e:	e79e      	b.n	80043ae <_strtol_l.constprop.0+0x16>
 8004470:	b107      	cbz	r7, 8004474 <_strtol_l.constprop.0+0xdc>
 8004472:	4276      	negs	r6, r6
 8004474:	2a00      	cmp	r2, #0
 8004476:	d0f9      	beq.n	800446c <_strtol_l.constprop.0+0xd4>
 8004478:	f1bc 0f00 	cmp.w	ip, #0
 800447c:	d000      	beq.n	8004480 <_strtol_l.constprop.0+0xe8>
 800447e:	1e69      	subs	r1, r5, #1
 8004480:	6011      	str	r1, [r2, #0]
 8004482:	e7f3      	b.n	800446c <_strtol_l.constprop.0+0xd4>
 8004484:	2430      	movs	r4, #48	; 0x30
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1b1      	bne.n	80043ee <_strtol_l.constprop.0+0x56>
 800448a:	2308      	movs	r3, #8
 800448c:	e7af      	b.n	80043ee <_strtol_l.constprop.0+0x56>
 800448e:	2c30      	cmp	r4, #48	; 0x30
 8004490:	d0a5      	beq.n	80043de <_strtol_l.constprop.0+0x46>
 8004492:	230a      	movs	r3, #10
 8004494:	e7ab      	b.n	80043ee <_strtol_l.constprop.0+0x56>
 8004496:	bf00      	nop
 8004498:	08005939 	.word	0x08005939

0800449c <strtol>:
 800449c:	4613      	mov	r3, r2
 800449e:	460a      	mov	r2, r1
 80044a0:	4601      	mov	r1, r0
 80044a2:	4802      	ldr	r0, [pc, #8]	; (80044ac <strtol+0x10>)
 80044a4:	6800      	ldr	r0, [r0, #0]
 80044a6:	f7ff bf77 	b.w	8004398 <_strtol_l.constprop.0>
 80044aa:	bf00      	nop
 80044ac:	2000000c 	.word	0x2000000c

080044b0 <__swbuf_r>:
 80044b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b2:	460e      	mov	r6, r1
 80044b4:	4614      	mov	r4, r2
 80044b6:	4605      	mov	r5, r0
 80044b8:	b118      	cbz	r0, 80044c2 <__swbuf_r+0x12>
 80044ba:	6983      	ldr	r3, [r0, #24]
 80044bc:	b90b      	cbnz	r3, 80044c2 <__swbuf_r+0x12>
 80044be:	f000 f9ef 	bl	80048a0 <__sinit>
 80044c2:	4b21      	ldr	r3, [pc, #132]	; (8004548 <__swbuf_r+0x98>)
 80044c4:	429c      	cmp	r4, r3
 80044c6:	d12b      	bne.n	8004520 <__swbuf_r+0x70>
 80044c8:	686c      	ldr	r4, [r5, #4]
 80044ca:	69a3      	ldr	r3, [r4, #24]
 80044cc:	60a3      	str	r3, [r4, #8]
 80044ce:	89a3      	ldrh	r3, [r4, #12]
 80044d0:	071a      	lsls	r2, r3, #28
 80044d2:	d52f      	bpl.n	8004534 <__swbuf_r+0x84>
 80044d4:	6923      	ldr	r3, [r4, #16]
 80044d6:	b36b      	cbz	r3, 8004534 <__swbuf_r+0x84>
 80044d8:	6923      	ldr	r3, [r4, #16]
 80044da:	6820      	ldr	r0, [r4, #0]
 80044dc:	1ac0      	subs	r0, r0, r3
 80044de:	6963      	ldr	r3, [r4, #20]
 80044e0:	b2f6      	uxtb	r6, r6
 80044e2:	4283      	cmp	r3, r0
 80044e4:	4637      	mov	r7, r6
 80044e6:	dc04      	bgt.n	80044f2 <__swbuf_r+0x42>
 80044e8:	4621      	mov	r1, r4
 80044ea:	4628      	mov	r0, r5
 80044ec:	f000 f944 	bl	8004778 <_fflush_r>
 80044f0:	bb30      	cbnz	r0, 8004540 <__swbuf_r+0x90>
 80044f2:	68a3      	ldr	r3, [r4, #8]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	60a3      	str	r3, [r4, #8]
 80044f8:	6823      	ldr	r3, [r4, #0]
 80044fa:	1c5a      	adds	r2, r3, #1
 80044fc:	6022      	str	r2, [r4, #0]
 80044fe:	701e      	strb	r6, [r3, #0]
 8004500:	6963      	ldr	r3, [r4, #20]
 8004502:	3001      	adds	r0, #1
 8004504:	4283      	cmp	r3, r0
 8004506:	d004      	beq.n	8004512 <__swbuf_r+0x62>
 8004508:	89a3      	ldrh	r3, [r4, #12]
 800450a:	07db      	lsls	r3, r3, #31
 800450c:	d506      	bpl.n	800451c <__swbuf_r+0x6c>
 800450e:	2e0a      	cmp	r6, #10
 8004510:	d104      	bne.n	800451c <__swbuf_r+0x6c>
 8004512:	4621      	mov	r1, r4
 8004514:	4628      	mov	r0, r5
 8004516:	f000 f92f 	bl	8004778 <_fflush_r>
 800451a:	b988      	cbnz	r0, 8004540 <__swbuf_r+0x90>
 800451c:	4638      	mov	r0, r7
 800451e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004520:	4b0a      	ldr	r3, [pc, #40]	; (800454c <__swbuf_r+0x9c>)
 8004522:	429c      	cmp	r4, r3
 8004524:	d101      	bne.n	800452a <__swbuf_r+0x7a>
 8004526:	68ac      	ldr	r4, [r5, #8]
 8004528:	e7cf      	b.n	80044ca <__swbuf_r+0x1a>
 800452a:	4b09      	ldr	r3, [pc, #36]	; (8004550 <__swbuf_r+0xa0>)
 800452c:	429c      	cmp	r4, r3
 800452e:	bf08      	it	eq
 8004530:	68ec      	ldreq	r4, [r5, #12]
 8004532:	e7ca      	b.n	80044ca <__swbuf_r+0x1a>
 8004534:	4621      	mov	r1, r4
 8004536:	4628      	mov	r0, r5
 8004538:	f000 f80c 	bl	8004554 <__swsetup_r>
 800453c:	2800      	cmp	r0, #0
 800453e:	d0cb      	beq.n	80044d8 <__swbuf_r+0x28>
 8004540:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004544:	e7ea      	b.n	800451c <__swbuf_r+0x6c>
 8004546:	bf00      	nop
 8004548:	08005a5c 	.word	0x08005a5c
 800454c:	08005a7c 	.word	0x08005a7c
 8004550:	08005a3c 	.word	0x08005a3c

08004554 <__swsetup_r>:
 8004554:	4b32      	ldr	r3, [pc, #200]	; (8004620 <__swsetup_r+0xcc>)
 8004556:	b570      	push	{r4, r5, r6, lr}
 8004558:	681d      	ldr	r5, [r3, #0]
 800455a:	4606      	mov	r6, r0
 800455c:	460c      	mov	r4, r1
 800455e:	b125      	cbz	r5, 800456a <__swsetup_r+0x16>
 8004560:	69ab      	ldr	r3, [r5, #24]
 8004562:	b913      	cbnz	r3, 800456a <__swsetup_r+0x16>
 8004564:	4628      	mov	r0, r5
 8004566:	f000 f99b 	bl	80048a0 <__sinit>
 800456a:	4b2e      	ldr	r3, [pc, #184]	; (8004624 <__swsetup_r+0xd0>)
 800456c:	429c      	cmp	r4, r3
 800456e:	d10f      	bne.n	8004590 <__swsetup_r+0x3c>
 8004570:	686c      	ldr	r4, [r5, #4]
 8004572:	89a3      	ldrh	r3, [r4, #12]
 8004574:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004578:	0719      	lsls	r1, r3, #28
 800457a:	d42c      	bmi.n	80045d6 <__swsetup_r+0x82>
 800457c:	06dd      	lsls	r5, r3, #27
 800457e:	d411      	bmi.n	80045a4 <__swsetup_r+0x50>
 8004580:	2309      	movs	r3, #9
 8004582:	6033      	str	r3, [r6, #0]
 8004584:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004588:	81a3      	strh	r3, [r4, #12]
 800458a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800458e:	e03e      	b.n	800460e <__swsetup_r+0xba>
 8004590:	4b25      	ldr	r3, [pc, #148]	; (8004628 <__swsetup_r+0xd4>)
 8004592:	429c      	cmp	r4, r3
 8004594:	d101      	bne.n	800459a <__swsetup_r+0x46>
 8004596:	68ac      	ldr	r4, [r5, #8]
 8004598:	e7eb      	b.n	8004572 <__swsetup_r+0x1e>
 800459a:	4b24      	ldr	r3, [pc, #144]	; (800462c <__swsetup_r+0xd8>)
 800459c:	429c      	cmp	r4, r3
 800459e:	bf08      	it	eq
 80045a0:	68ec      	ldreq	r4, [r5, #12]
 80045a2:	e7e6      	b.n	8004572 <__swsetup_r+0x1e>
 80045a4:	0758      	lsls	r0, r3, #29
 80045a6:	d512      	bpl.n	80045ce <__swsetup_r+0x7a>
 80045a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045aa:	b141      	cbz	r1, 80045be <__swsetup_r+0x6a>
 80045ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045b0:	4299      	cmp	r1, r3
 80045b2:	d002      	beq.n	80045ba <__swsetup_r+0x66>
 80045b4:	4630      	mov	r0, r6
 80045b6:	f000 fa93 	bl	8004ae0 <_free_r>
 80045ba:	2300      	movs	r3, #0
 80045bc:	6363      	str	r3, [r4, #52]	; 0x34
 80045be:	89a3      	ldrh	r3, [r4, #12]
 80045c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80045c4:	81a3      	strh	r3, [r4, #12]
 80045c6:	2300      	movs	r3, #0
 80045c8:	6063      	str	r3, [r4, #4]
 80045ca:	6923      	ldr	r3, [r4, #16]
 80045cc:	6023      	str	r3, [r4, #0]
 80045ce:	89a3      	ldrh	r3, [r4, #12]
 80045d0:	f043 0308 	orr.w	r3, r3, #8
 80045d4:	81a3      	strh	r3, [r4, #12]
 80045d6:	6923      	ldr	r3, [r4, #16]
 80045d8:	b94b      	cbnz	r3, 80045ee <__swsetup_r+0x9a>
 80045da:	89a3      	ldrh	r3, [r4, #12]
 80045dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80045e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045e4:	d003      	beq.n	80045ee <__swsetup_r+0x9a>
 80045e6:	4621      	mov	r1, r4
 80045e8:	4630      	mov	r0, r6
 80045ea:	f000 fa31 	bl	8004a50 <__smakebuf_r>
 80045ee:	89a0      	ldrh	r0, [r4, #12]
 80045f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80045f4:	f010 0301 	ands.w	r3, r0, #1
 80045f8:	d00a      	beq.n	8004610 <__swsetup_r+0xbc>
 80045fa:	2300      	movs	r3, #0
 80045fc:	60a3      	str	r3, [r4, #8]
 80045fe:	6963      	ldr	r3, [r4, #20]
 8004600:	425b      	negs	r3, r3
 8004602:	61a3      	str	r3, [r4, #24]
 8004604:	6923      	ldr	r3, [r4, #16]
 8004606:	b943      	cbnz	r3, 800461a <__swsetup_r+0xc6>
 8004608:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800460c:	d1ba      	bne.n	8004584 <__swsetup_r+0x30>
 800460e:	bd70      	pop	{r4, r5, r6, pc}
 8004610:	0781      	lsls	r1, r0, #30
 8004612:	bf58      	it	pl
 8004614:	6963      	ldrpl	r3, [r4, #20]
 8004616:	60a3      	str	r3, [r4, #8]
 8004618:	e7f4      	b.n	8004604 <__swsetup_r+0xb0>
 800461a:	2000      	movs	r0, #0
 800461c:	e7f7      	b.n	800460e <__swsetup_r+0xba>
 800461e:	bf00      	nop
 8004620:	2000000c 	.word	0x2000000c
 8004624:	08005a5c 	.word	0x08005a5c
 8004628:	08005a7c 	.word	0x08005a7c
 800462c:	08005a3c 	.word	0x08005a3c

08004630 <__assert_func>:
 8004630:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004632:	4614      	mov	r4, r2
 8004634:	461a      	mov	r2, r3
 8004636:	4b09      	ldr	r3, [pc, #36]	; (800465c <__assert_func+0x2c>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4605      	mov	r5, r0
 800463c:	68d8      	ldr	r0, [r3, #12]
 800463e:	b14c      	cbz	r4, 8004654 <__assert_func+0x24>
 8004640:	4b07      	ldr	r3, [pc, #28]	; (8004660 <__assert_func+0x30>)
 8004642:	9100      	str	r1, [sp, #0]
 8004644:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004648:	4906      	ldr	r1, [pc, #24]	; (8004664 <__assert_func+0x34>)
 800464a:	462b      	mov	r3, r5
 800464c:	f000 f9a6 	bl	800499c <fiprintf>
 8004650:	f000 ffd6 	bl	8005600 <abort>
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <__assert_func+0x38>)
 8004656:	461c      	mov	r4, r3
 8004658:	e7f3      	b.n	8004642 <__assert_func+0x12>
 800465a:	bf00      	nop
 800465c:	2000000c 	.word	0x2000000c
 8004660:	080058fc 	.word	0x080058fc
 8004664:	08005909 	.word	0x08005909
 8004668:	08005937 	.word	0x08005937

0800466c <__sflush_r>:
 800466c:	898a      	ldrh	r2, [r1, #12]
 800466e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004672:	4605      	mov	r5, r0
 8004674:	0710      	lsls	r0, r2, #28
 8004676:	460c      	mov	r4, r1
 8004678:	d458      	bmi.n	800472c <__sflush_r+0xc0>
 800467a:	684b      	ldr	r3, [r1, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	dc05      	bgt.n	800468c <__sflush_r+0x20>
 8004680:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004682:	2b00      	cmp	r3, #0
 8004684:	dc02      	bgt.n	800468c <__sflush_r+0x20>
 8004686:	2000      	movs	r0, #0
 8004688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800468c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800468e:	2e00      	cmp	r6, #0
 8004690:	d0f9      	beq.n	8004686 <__sflush_r+0x1a>
 8004692:	2300      	movs	r3, #0
 8004694:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004698:	682f      	ldr	r7, [r5, #0]
 800469a:	602b      	str	r3, [r5, #0]
 800469c:	d032      	beq.n	8004704 <__sflush_r+0x98>
 800469e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046a0:	89a3      	ldrh	r3, [r4, #12]
 80046a2:	075a      	lsls	r2, r3, #29
 80046a4:	d505      	bpl.n	80046b2 <__sflush_r+0x46>
 80046a6:	6863      	ldr	r3, [r4, #4]
 80046a8:	1ac0      	subs	r0, r0, r3
 80046aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046ac:	b10b      	cbz	r3, 80046b2 <__sflush_r+0x46>
 80046ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046b0:	1ac0      	subs	r0, r0, r3
 80046b2:	2300      	movs	r3, #0
 80046b4:	4602      	mov	r2, r0
 80046b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046b8:	6a21      	ldr	r1, [r4, #32]
 80046ba:	4628      	mov	r0, r5
 80046bc:	47b0      	blx	r6
 80046be:	1c43      	adds	r3, r0, #1
 80046c0:	89a3      	ldrh	r3, [r4, #12]
 80046c2:	d106      	bne.n	80046d2 <__sflush_r+0x66>
 80046c4:	6829      	ldr	r1, [r5, #0]
 80046c6:	291d      	cmp	r1, #29
 80046c8:	d82c      	bhi.n	8004724 <__sflush_r+0xb8>
 80046ca:	4a2a      	ldr	r2, [pc, #168]	; (8004774 <__sflush_r+0x108>)
 80046cc:	40ca      	lsrs	r2, r1
 80046ce:	07d6      	lsls	r6, r2, #31
 80046d0:	d528      	bpl.n	8004724 <__sflush_r+0xb8>
 80046d2:	2200      	movs	r2, #0
 80046d4:	6062      	str	r2, [r4, #4]
 80046d6:	04d9      	lsls	r1, r3, #19
 80046d8:	6922      	ldr	r2, [r4, #16]
 80046da:	6022      	str	r2, [r4, #0]
 80046dc:	d504      	bpl.n	80046e8 <__sflush_r+0x7c>
 80046de:	1c42      	adds	r2, r0, #1
 80046e0:	d101      	bne.n	80046e6 <__sflush_r+0x7a>
 80046e2:	682b      	ldr	r3, [r5, #0]
 80046e4:	b903      	cbnz	r3, 80046e8 <__sflush_r+0x7c>
 80046e6:	6560      	str	r0, [r4, #84]	; 0x54
 80046e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046ea:	602f      	str	r7, [r5, #0]
 80046ec:	2900      	cmp	r1, #0
 80046ee:	d0ca      	beq.n	8004686 <__sflush_r+0x1a>
 80046f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046f4:	4299      	cmp	r1, r3
 80046f6:	d002      	beq.n	80046fe <__sflush_r+0x92>
 80046f8:	4628      	mov	r0, r5
 80046fa:	f000 f9f1 	bl	8004ae0 <_free_r>
 80046fe:	2000      	movs	r0, #0
 8004700:	6360      	str	r0, [r4, #52]	; 0x34
 8004702:	e7c1      	b.n	8004688 <__sflush_r+0x1c>
 8004704:	6a21      	ldr	r1, [r4, #32]
 8004706:	2301      	movs	r3, #1
 8004708:	4628      	mov	r0, r5
 800470a:	47b0      	blx	r6
 800470c:	1c41      	adds	r1, r0, #1
 800470e:	d1c7      	bne.n	80046a0 <__sflush_r+0x34>
 8004710:	682b      	ldr	r3, [r5, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0c4      	beq.n	80046a0 <__sflush_r+0x34>
 8004716:	2b1d      	cmp	r3, #29
 8004718:	d001      	beq.n	800471e <__sflush_r+0xb2>
 800471a:	2b16      	cmp	r3, #22
 800471c:	d101      	bne.n	8004722 <__sflush_r+0xb6>
 800471e:	602f      	str	r7, [r5, #0]
 8004720:	e7b1      	b.n	8004686 <__sflush_r+0x1a>
 8004722:	89a3      	ldrh	r3, [r4, #12]
 8004724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004728:	81a3      	strh	r3, [r4, #12]
 800472a:	e7ad      	b.n	8004688 <__sflush_r+0x1c>
 800472c:	690f      	ldr	r7, [r1, #16]
 800472e:	2f00      	cmp	r7, #0
 8004730:	d0a9      	beq.n	8004686 <__sflush_r+0x1a>
 8004732:	0793      	lsls	r3, r2, #30
 8004734:	680e      	ldr	r6, [r1, #0]
 8004736:	bf08      	it	eq
 8004738:	694b      	ldreq	r3, [r1, #20]
 800473a:	600f      	str	r7, [r1, #0]
 800473c:	bf18      	it	ne
 800473e:	2300      	movne	r3, #0
 8004740:	eba6 0807 	sub.w	r8, r6, r7
 8004744:	608b      	str	r3, [r1, #8]
 8004746:	f1b8 0f00 	cmp.w	r8, #0
 800474a:	dd9c      	ble.n	8004686 <__sflush_r+0x1a>
 800474c:	6a21      	ldr	r1, [r4, #32]
 800474e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004750:	4643      	mov	r3, r8
 8004752:	463a      	mov	r2, r7
 8004754:	4628      	mov	r0, r5
 8004756:	47b0      	blx	r6
 8004758:	2800      	cmp	r0, #0
 800475a:	dc06      	bgt.n	800476a <__sflush_r+0xfe>
 800475c:	89a3      	ldrh	r3, [r4, #12]
 800475e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004762:	81a3      	strh	r3, [r4, #12]
 8004764:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004768:	e78e      	b.n	8004688 <__sflush_r+0x1c>
 800476a:	4407      	add	r7, r0
 800476c:	eba8 0800 	sub.w	r8, r8, r0
 8004770:	e7e9      	b.n	8004746 <__sflush_r+0xda>
 8004772:	bf00      	nop
 8004774:	20400001 	.word	0x20400001

08004778 <_fflush_r>:
 8004778:	b538      	push	{r3, r4, r5, lr}
 800477a:	690b      	ldr	r3, [r1, #16]
 800477c:	4605      	mov	r5, r0
 800477e:	460c      	mov	r4, r1
 8004780:	b913      	cbnz	r3, 8004788 <_fflush_r+0x10>
 8004782:	2500      	movs	r5, #0
 8004784:	4628      	mov	r0, r5
 8004786:	bd38      	pop	{r3, r4, r5, pc}
 8004788:	b118      	cbz	r0, 8004792 <_fflush_r+0x1a>
 800478a:	6983      	ldr	r3, [r0, #24]
 800478c:	b90b      	cbnz	r3, 8004792 <_fflush_r+0x1a>
 800478e:	f000 f887 	bl	80048a0 <__sinit>
 8004792:	4b14      	ldr	r3, [pc, #80]	; (80047e4 <_fflush_r+0x6c>)
 8004794:	429c      	cmp	r4, r3
 8004796:	d11b      	bne.n	80047d0 <_fflush_r+0x58>
 8004798:	686c      	ldr	r4, [r5, #4]
 800479a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d0ef      	beq.n	8004782 <_fflush_r+0xa>
 80047a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80047a4:	07d0      	lsls	r0, r2, #31
 80047a6:	d404      	bmi.n	80047b2 <_fflush_r+0x3a>
 80047a8:	0599      	lsls	r1, r3, #22
 80047aa:	d402      	bmi.n	80047b2 <_fflush_r+0x3a>
 80047ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ae:	f000 f927 	bl	8004a00 <__retarget_lock_acquire_recursive>
 80047b2:	4628      	mov	r0, r5
 80047b4:	4621      	mov	r1, r4
 80047b6:	f7ff ff59 	bl	800466c <__sflush_r>
 80047ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047bc:	07da      	lsls	r2, r3, #31
 80047be:	4605      	mov	r5, r0
 80047c0:	d4e0      	bmi.n	8004784 <_fflush_r+0xc>
 80047c2:	89a3      	ldrh	r3, [r4, #12]
 80047c4:	059b      	lsls	r3, r3, #22
 80047c6:	d4dd      	bmi.n	8004784 <_fflush_r+0xc>
 80047c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ca:	f000 f91a 	bl	8004a02 <__retarget_lock_release_recursive>
 80047ce:	e7d9      	b.n	8004784 <_fflush_r+0xc>
 80047d0:	4b05      	ldr	r3, [pc, #20]	; (80047e8 <_fflush_r+0x70>)
 80047d2:	429c      	cmp	r4, r3
 80047d4:	d101      	bne.n	80047da <_fflush_r+0x62>
 80047d6:	68ac      	ldr	r4, [r5, #8]
 80047d8:	e7df      	b.n	800479a <_fflush_r+0x22>
 80047da:	4b04      	ldr	r3, [pc, #16]	; (80047ec <_fflush_r+0x74>)
 80047dc:	429c      	cmp	r4, r3
 80047de:	bf08      	it	eq
 80047e0:	68ec      	ldreq	r4, [r5, #12]
 80047e2:	e7da      	b.n	800479a <_fflush_r+0x22>
 80047e4:	08005a5c 	.word	0x08005a5c
 80047e8:	08005a7c 	.word	0x08005a7c
 80047ec:	08005a3c 	.word	0x08005a3c

080047f0 <std>:
 80047f0:	2300      	movs	r3, #0
 80047f2:	b510      	push	{r4, lr}
 80047f4:	4604      	mov	r4, r0
 80047f6:	e9c0 3300 	strd	r3, r3, [r0]
 80047fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80047fe:	6083      	str	r3, [r0, #8]
 8004800:	8181      	strh	r1, [r0, #12]
 8004802:	6643      	str	r3, [r0, #100]	; 0x64
 8004804:	81c2      	strh	r2, [r0, #14]
 8004806:	6183      	str	r3, [r0, #24]
 8004808:	4619      	mov	r1, r3
 800480a:	2208      	movs	r2, #8
 800480c:	305c      	adds	r0, #92	; 0x5c
 800480e:	f7ff fcc1 	bl	8004194 <memset>
 8004812:	4b05      	ldr	r3, [pc, #20]	; (8004828 <std+0x38>)
 8004814:	6263      	str	r3, [r4, #36]	; 0x24
 8004816:	4b05      	ldr	r3, [pc, #20]	; (800482c <std+0x3c>)
 8004818:	62a3      	str	r3, [r4, #40]	; 0x28
 800481a:	4b05      	ldr	r3, [pc, #20]	; (8004830 <std+0x40>)
 800481c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800481e:	4b05      	ldr	r3, [pc, #20]	; (8004834 <std+0x44>)
 8004820:	6224      	str	r4, [r4, #32]
 8004822:	6323      	str	r3, [r4, #48]	; 0x30
 8004824:	bd10      	pop	{r4, pc}
 8004826:	bf00      	nop
 8004828:	08005555 	.word	0x08005555
 800482c:	08005577 	.word	0x08005577
 8004830:	080055af 	.word	0x080055af
 8004834:	080055d3 	.word	0x080055d3

08004838 <_cleanup_r>:
 8004838:	4901      	ldr	r1, [pc, #4]	; (8004840 <_cleanup_r+0x8>)
 800483a:	f000 b8c1 	b.w	80049c0 <_fwalk_reent>
 800483e:	bf00      	nop
 8004840:	08004779 	.word	0x08004779

08004844 <__sfmoreglue>:
 8004844:	b570      	push	{r4, r5, r6, lr}
 8004846:	2268      	movs	r2, #104	; 0x68
 8004848:	1e4d      	subs	r5, r1, #1
 800484a:	4355      	muls	r5, r2
 800484c:	460e      	mov	r6, r1
 800484e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004852:	f000 f9b1 	bl	8004bb8 <_malloc_r>
 8004856:	4604      	mov	r4, r0
 8004858:	b140      	cbz	r0, 800486c <__sfmoreglue+0x28>
 800485a:	2100      	movs	r1, #0
 800485c:	e9c0 1600 	strd	r1, r6, [r0]
 8004860:	300c      	adds	r0, #12
 8004862:	60a0      	str	r0, [r4, #8]
 8004864:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004868:	f7ff fc94 	bl	8004194 <memset>
 800486c:	4620      	mov	r0, r4
 800486e:	bd70      	pop	{r4, r5, r6, pc}

08004870 <__sfp_lock_acquire>:
 8004870:	4801      	ldr	r0, [pc, #4]	; (8004878 <__sfp_lock_acquire+0x8>)
 8004872:	f000 b8c5 	b.w	8004a00 <__retarget_lock_acquire_recursive>
 8004876:	bf00      	nop
 8004878:	20000121 	.word	0x20000121

0800487c <__sfp_lock_release>:
 800487c:	4801      	ldr	r0, [pc, #4]	; (8004884 <__sfp_lock_release+0x8>)
 800487e:	f000 b8c0 	b.w	8004a02 <__retarget_lock_release_recursive>
 8004882:	bf00      	nop
 8004884:	20000121 	.word	0x20000121

08004888 <__sinit_lock_acquire>:
 8004888:	4801      	ldr	r0, [pc, #4]	; (8004890 <__sinit_lock_acquire+0x8>)
 800488a:	f000 b8b9 	b.w	8004a00 <__retarget_lock_acquire_recursive>
 800488e:	bf00      	nop
 8004890:	20000122 	.word	0x20000122

08004894 <__sinit_lock_release>:
 8004894:	4801      	ldr	r0, [pc, #4]	; (800489c <__sinit_lock_release+0x8>)
 8004896:	f000 b8b4 	b.w	8004a02 <__retarget_lock_release_recursive>
 800489a:	bf00      	nop
 800489c:	20000122 	.word	0x20000122

080048a0 <__sinit>:
 80048a0:	b510      	push	{r4, lr}
 80048a2:	4604      	mov	r4, r0
 80048a4:	f7ff fff0 	bl	8004888 <__sinit_lock_acquire>
 80048a8:	69a3      	ldr	r3, [r4, #24]
 80048aa:	b11b      	cbz	r3, 80048b4 <__sinit+0x14>
 80048ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048b0:	f7ff bff0 	b.w	8004894 <__sinit_lock_release>
 80048b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80048b8:	6523      	str	r3, [r4, #80]	; 0x50
 80048ba:	4b13      	ldr	r3, [pc, #76]	; (8004908 <__sinit+0x68>)
 80048bc:	4a13      	ldr	r2, [pc, #76]	; (800490c <__sinit+0x6c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80048c2:	42a3      	cmp	r3, r4
 80048c4:	bf04      	itt	eq
 80048c6:	2301      	moveq	r3, #1
 80048c8:	61a3      	streq	r3, [r4, #24]
 80048ca:	4620      	mov	r0, r4
 80048cc:	f000 f820 	bl	8004910 <__sfp>
 80048d0:	6060      	str	r0, [r4, #4]
 80048d2:	4620      	mov	r0, r4
 80048d4:	f000 f81c 	bl	8004910 <__sfp>
 80048d8:	60a0      	str	r0, [r4, #8]
 80048da:	4620      	mov	r0, r4
 80048dc:	f000 f818 	bl	8004910 <__sfp>
 80048e0:	2200      	movs	r2, #0
 80048e2:	60e0      	str	r0, [r4, #12]
 80048e4:	2104      	movs	r1, #4
 80048e6:	6860      	ldr	r0, [r4, #4]
 80048e8:	f7ff ff82 	bl	80047f0 <std>
 80048ec:	68a0      	ldr	r0, [r4, #8]
 80048ee:	2201      	movs	r2, #1
 80048f0:	2109      	movs	r1, #9
 80048f2:	f7ff ff7d 	bl	80047f0 <std>
 80048f6:	68e0      	ldr	r0, [r4, #12]
 80048f8:	2202      	movs	r2, #2
 80048fa:	2112      	movs	r1, #18
 80048fc:	f7ff ff78 	bl	80047f0 <std>
 8004900:	2301      	movs	r3, #1
 8004902:	61a3      	str	r3, [r4, #24]
 8004904:	e7d2      	b.n	80048ac <__sinit+0xc>
 8004906:	bf00      	nop
 8004908:	08005884 	.word	0x08005884
 800490c:	08004839 	.word	0x08004839

08004910 <__sfp>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	4607      	mov	r7, r0
 8004914:	f7ff ffac 	bl	8004870 <__sfp_lock_acquire>
 8004918:	4b1e      	ldr	r3, [pc, #120]	; (8004994 <__sfp+0x84>)
 800491a:	681e      	ldr	r6, [r3, #0]
 800491c:	69b3      	ldr	r3, [r6, #24]
 800491e:	b913      	cbnz	r3, 8004926 <__sfp+0x16>
 8004920:	4630      	mov	r0, r6
 8004922:	f7ff ffbd 	bl	80048a0 <__sinit>
 8004926:	3648      	adds	r6, #72	; 0x48
 8004928:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800492c:	3b01      	subs	r3, #1
 800492e:	d503      	bpl.n	8004938 <__sfp+0x28>
 8004930:	6833      	ldr	r3, [r6, #0]
 8004932:	b30b      	cbz	r3, 8004978 <__sfp+0x68>
 8004934:	6836      	ldr	r6, [r6, #0]
 8004936:	e7f7      	b.n	8004928 <__sfp+0x18>
 8004938:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800493c:	b9d5      	cbnz	r5, 8004974 <__sfp+0x64>
 800493e:	4b16      	ldr	r3, [pc, #88]	; (8004998 <__sfp+0x88>)
 8004940:	60e3      	str	r3, [r4, #12]
 8004942:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004946:	6665      	str	r5, [r4, #100]	; 0x64
 8004948:	f000 f859 	bl	80049fe <__retarget_lock_init_recursive>
 800494c:	f7ff ff96 	bl	800487c <__sfp_lock_release>
 8004950:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004954:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004958:	6025      	str	r5, [r4, #0]
 800495a:	61a5      	str	r5, [r4, #24]
 800495c:	2208      	movs	r2, #8
 800495e:	4629      	mov	r1, r5
 8004960:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004964:	f7ff fc16 	bl	8004194 <memset>
 8004968:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800496c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004970:	4620      	mov	r0, r4
 8004972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004974:	3468      	adds	r4, #104	; 0x68
 8004976:	e7d9      	b.n	800492c <__sfp+0x1c>
 8004978:	2104      	movs	r1, #4
 800497a:	4638      	mov	r0, r7
 800497c:	f7ff ff62 	bl	8004844 <__sfmoreglue>
 8004980:	4604      	mov	r4, r0
 8004982:	6030      	str	r0, [r6, #0]
 8004984:	2800      	cmp	r0, #0
 8004986:	d1d5      	bne.n	8004934 <__sfp+0x24>
 8004988:	f7ff ff78 	bl	800487c <__sfp_lock_release>
 800498c:	230c      	movs	r3, #12
 800498e:	603b      	str	r3, [r7, #0]
 8004990:	e7ee      	b.n	8004970 <__sfp+0x60>
 8004992:	bf00      	nop
 8004994:	08005884 	.word	0x08005884
 8004998:	ffff0001 	.word	0xffff0001

0800499c <fiprintf>:
 800499c:	b40e      	push	{r1, r2, r3}
 800499e:	b503      	push	{r0, r1, lr}
 80049a0:	4601      	mov	r1, r0
 80049a2:	ab03      	add	r3, sp, #12
 80049a4:	4805      	ldr	r0, [pc, #20]	; (80049bc <fiprintf+0x20>)
 80049a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80049aa:	6800      	ldr	r0, [r0, #0]
 80049ac:	9301      	str	r3, [sp, #4]
 80049ae:	f000 fafd 	bl	8004fac <_vfiprintf_r>
 80049b2:	b002      	add	sp, #8
 80049b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80049b8:	b003      	add	sp, #12
 80049ba:	4770      	bx	lr
 80049bc:	2000000c 	.word	0x2000000c

080049c0 <_fwalk_reent>:
 80049c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049c4:	4606      	mov	r6, r0
 80049c6:	4688      	mov	r8, r1
 80049c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80049cc:	2700      	movs	r7, #0
 80049ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80049d2:	f1b9 0901 	subs.w	r9, r9, #1
 80049d6:	d505      	bpl.n	80049e4 <_fwalk_reent+0x24>
 80049d8:	6824      	ldr	r4, [r4, #0]
 80049da:	2c00      	cmp	r4, #0
 80049dc:	d1f7      	bne.n	80049ce <_fwalk_reent+0xe>
 80049de:	4638      	mov	r0, r7
 80049e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049e4:	89ab      	ldrh	r3, [r5, #12]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d907      	bls.n	80049fa <_fwalk_reent+0x3a>
 80049ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049ee:	3301      	adds	r3, #1
 80049f0:	d003      	beq.n	80049fa <_fwalk_reent+0x3a>
 80049f2:	4629      	mov	r1, r5
 80049f4:	4630      	mov	r0, r6
 80049f6:	47c0      	blx	r8
 80049f8:	4307      	orrs	r7, r0
 80049fa:	3568      	adds	r5, #104	; 0x68
 80049fc:	e7e9      	b.n	80049d2 <_fwalk_reent+0x12>

080049fe <__retarget_lock_init_recursive>:
 80049fe:	4770      	bx	lr

08004a00 <__retarget_lock_acquire_recursive>:
 8004a00:	4770      	bx	lr

08004a02 <__retarget_lock_release_recursive>:
 8004a02:	4770      	bx	lr

08004a04 <__swhatbuf_r>:
 8004a04:	b570      	push	{r4, r5, r6, lr}
 8004a06:	460e      	mov	r6, r1
 8004a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a0c:	2900      	cmp	r1, #0
 8004a0e:	b096      	sub	sp, #88	; 0x58
 8004a10:	4614      	mov	r4, r2
 8004a12:	461d      	mov	r5, r3
 8004a14:	da08      	bge.n	8004a28 <__swhatbuf_r+0x24>
 8004a16:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	602a      	str	r2, [r5, #0]
 8004a1e:	061a      	lsls	r2, r3, #24
 8004a20:	d410      	bmi.n	8004a44 <__swhatbuf_r+0x40>
 8004a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a26:	e00e      	b.n	8004a46 <__swhatbuf_r+0x42>
 8004a28:	466a      	mov	r2, sp
 8004a2a:	f000 fe01 	bl	8005630 <_fstat_r>
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	dbf1      	blt.n	8004a16 <__swhatbuf_r+0x12>
 8004a32:	9a01      	ldr	r2, [sp, #4]
 8004a34:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004a38:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004a3c:	425a      	negs	r2, r3
 8004a3e:	415a      	adcs	r2, r3
 8004a40:	602a      	str	r2, [r5, #0]
 8004a42:	e7ee      	b.n	8004a22 <__swhatbuf_r+0x1e>
 8004a44:	2340      	movs	r3, #64	; 0x40
 8004a46:	2000      	movs	r0, #0
 8004a48:	6023      	str	r3, [r4, #0]
 8004a4a:	b016      	add	sp, #88	; 0x58
 8004a4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08004a50 <__smakebuf_r>:
 8004a50:	898b      	ldrh	r3, [r1, #12]
 8004a52:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a54:	079d      	lsls	r5, r3, #30
 8004a56:	4606      	mov	r6, r0
 8004a58:	460c      	mov	r4, r1
 8004a5a:	d507      	bpl.n	8004a6c <__smakebuf_r+0x1c>
 8004a5c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004a60:	6023      	str	r3, [r4, #0]
 8004a62:	6123      	str	r3, [r4, #16]
 8004a64:	2301      	movs	r3, #1
 8004a66:	6163      	str	r3, [r4, #20]
 8004a68:	b002      	add	sp, #8
 8004a6a:	bd70      	pop	{r4, r5, r6, pc}
 8004a6c:	ab01      	add	r3, sp, #4
 8004a6e:	466a      	mov	r2, sp
 8004a70:	f7ff ffc8 	bl	8004a04 <__swhatbuf_r>
 8004a74:	9900      	ldr	r1, [sp, #0]
 8004a76:	4605      	mov	r5, r0
 8004a78:	4630      	mov	r0, r6
 8004a7a:	f000 f89d 	bl	8004bb8 <_malloc_r>
 8004a7e:	b948      	cbnz	r0, 8004a94 <__smakebuf_r+0x44>
 8004a80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a84:	059a      	lsls	r2, r3, #22
 8004a86:	d4ef      	bmi.n	8004a68 <__smakebuf_r+0x18>
 8004a88:	f023 0303 	bic.w	r3, r3, #3
 8004a8c:	f043 0302 	orr.w	r3, r3, #2
 8004a90:	81a3      	strh	r3, [r4, #12]
 8004a92:	e7e3      	b.n	8004a5c <__smakebuf_r+0xc>
 8004a94:	4b0d      	ldr	r3, [pc, #52]	; (8004acc <__smakebuf_r+0x7c>)
 8004a96:	62b3      	str	r3, [r6, #40]	; 0x28
 8004a98:	89a3      	ldrh	r3, [r4, #12]
 8004a9a:	6020      	str	r0, [r4, #0]
 8004a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004aa0:	81a3      	strh	r3, [r4, #12]
 8004aa2:	9b00      	ldr	r3, [sp, #0]
 8004aa4:	6163      	str	r3, [r4, #20]
 8004aa6:	9b01      	ldr	r3, [sp, #4]
 8004aa8:	6120      	str	r0, [r4, #16]
 8004aaa:	b15b      	cbz	r3, 8004ac4 <__smakebuf_r+0x74>
 8004aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	f000 fdcf 	bl	8005654 <_isatty_r>
 8004ab6:	b128      	cbz	r0, 8004ac4 <__smakebuf_r+0x74>
 8004ab8:	89a3      	ldrh	r3, [r4, #12]
 8004aba:	f023 0303 	bic.w	r3, r3, #3
 8004abe:	f043 0301 	orr.w	r3, r3, #1
 8004ac2:	81a3      	strh	r3, [r4, #12]
 8004ac4:	89a0      	ldrh	r0, [r4, #12]
 8004ac6:	4305      	orrs	r5, r0
 8004ac8:	81a5      	strh	r5, [r4, #12]
 8004aca:	e7cd      	b.n	8004a68 <__smakebuf_r+0x18>
 8004acc:	08004839 	.word	0x08004839

08004ad0 <malloc>:
 8004ad0:	4b02      	ldr	r3, [pc, #8]	; (8004adc <malloc+0xc>)
 8004ad2:	4601      	mov	r1, r0
 8004ad4:	6818      	ldr	r0, [r3, #0]
 8004ad6:	f000 b86f 	b.w	8004bb8 <_malloc_r>
 8004ada:	bf00      	nop
 8004adc:	2000000c 	.word	0x2000000c

08004ae0 <_free_r>:
 8004ae0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004ae2:	2900      	cmp	r1, #0
 8004ae4:	d044      	beq.n	8004b70 <_free_r+0x90>
 8004ae6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aea:	9001      	str	r0, [sp, #4]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f1a1 0404 	sub.w	r4, r1, #4
 8004af2:	bfb8      	it	lt
 8004af4:	18e4      	addlt	r4, r4, r3
 8004af6:	f000 fdf7 	bl	80056e8 <__malloc_lock>
 8004afa:	4a1e      	ldr	r2, [pc, #120]	; (8004b74 <_free_r+0x94>)
 8004afc:	9801      	ldr	r0, [sp, #4]
 8004afe:	6813      	ldr	r3, [r2, #0]
 8004b00:	b933      	cbnz	r3, 8004b10 <_free_r+0x30>
 8004b02:	6063      	str	r3, [r4, #4]
 8004b04:	6014      	str	r4, [r2, #0]
 8004b06:	b003      	add	sp, #12
 8004b08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b0c:	f000 bdf2 	b.w	80056f4 <__malloc_unlock>
 8004b10:	42a3      	cmp	r3, r4
 8004b12:	d908      	bls.n	8004b26 <_free_r+0x46>
 8004b14:	6825      	ldr	r5, [r4, #0]
 8004b16:	1961      	adds	r1, r4, r5
 8004b18:	428b      	cmp	r3, r1
 8004b1a:	bf01      	itttt	eq
 8004b1c:	6819      	ldreq	r1, [r3, #0]
 8004b1e:	685b      	ldreq	r3, [r3, #4]
 8004b20:	1949      	addeq	r1, r1, r5
 8004b22:	6021      	streq	r1, [r4, #0]
 8004b24:	e7ed      	b.n	8004b02 <_free_r+0x22>
 8004b26:	461a      	mov	r2, r3
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	b10b      	cbz	r3, 8004b30 <_free_r+0x50>
 8004b2c:	42a3      	cmp	r3, r4
 8004b2e:	d9fa      	bls.n	8004b26 <_free_r+0x46>
 8004b30:	6811      	ldr	r1, [r2, #0]
 8004b32:	1855      	adds	r5, r2, r1
 8004b34:	42a5      	cmp	r5, r4
 8004b36:	d10b      	bne.n	8004b50 <_free_r+0x70>
 8004b38:	6824      	ldr	r4, [r4, #0]
 8004b3a:	4421      	add	r1, r4
 8004b3c:	1854      	adds	r4, r2, r1
 8004b3e:	42a3      	cmp	r3, r4
 8004b40:	6011      	str	r1, [r2, #0]
 8004b42:	d1e0      	bne.n	8004b06 <_free_r+0x26>
 8004b44:	681c      	ldr	r4, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	6053      	str	r3, [r2, #4]
 8004b4a:	4421      	add	r1, r4
 8004b4c:	6011      	str	r1, [r2, #0]
 8004b4e:	e7da      	b.n	8004b06 <_free_r+0x26>
 8004b50:	d902      	bls.n	8004b58 <_free_r+0x78>
 8004b52:	230c      	movs	r3, #12
 8004b54:	6003      	str	r3, [r0, #0]
 8004b56:	e7d6      	b.n	8004b06 <_free_r+0x26>
 8004b58:	6825      	ldr	r5, [r4, #0]
 8004b5a:	1961      	adds	r1, r4, r5
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	bf04      	itt	eq
 8004b60:	6819      	ldreq	r1, [r3, #0]
 8004b62:	685b      	ldreq	r3, [r3, #4]
 8004b64:	6063      	str	r3, [r4, #4]
 8004b66:	bf04      	itt	eq
 8004b68:	1949      	addeq	r1, r1, r5
 8004b6a:	6021      	streq	r1, [r4, #0]
 8004b6c:	6054      	str	r4, [r2, #4]
 8004b6e:	e7ca      	b.n	8004b06 <_free_r+0x26>
 8004b70:	b003      	add	sp, #12
 8004b72:	bd30      	pop	{r4, r5, pc}
 8004b74:	20000124 	.word	0x20000124

08004b78 <sbrk_aligned>:
 8004b78:	b570      	push	{r4, r5, r6, lr}
 8004b7a:	4e0e      	ldr	r6, [pc, #56]	; (8004bb4 <sbrk_aligned+0x3c>)
 8004b7c:	460c      	mov	r4, r1
 8004b7e:	6831      	ldr	r1, [r6, #0]
 8004b80:	4605      	mov	r5, r0
 8004b82:	b911      	cbnz	r1, 8004b8a <sbrk_aligned+0x12>
 8004b84:	f000 fcd6 	bl	8005534 <_sbrk_r>
 8004b88:	6030      	str	r0, [r6, #0]
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	f000 fcd1 	bl	8005534 <_sbrk_r>
 8004b92:	1c43      	adds	r3, r0, #1
 8004b94:	d00a      	beq.n	8004bac <sbrk_aligned+0x34>
 8004b96:	1cc4      	adds	r4, r0, #3
 8004b98:	f024 0403 	bic.w	r4, r4, #3
 8004b9c:	42a0      	cmp	r0, r4
 8004b9e:	d007      	beq.n	8004bb0 <sbrk_aligned+0x38>
 8004ba0:	1a21      	subs	r1, r4, r0
 8004ba2:	4628      	mov	r0, r5
 8004ba4:	f000 fcc6 	bl	8005534 <_sbrk_r>
 8004ba8:	3001      	adds	r0, #1
 8004baa:	d101      	bne.n	8004bb0 <sbrk_aligned+0x38>
 8004bac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004bb0:	4620      	mov	r0, r4
 8004bb2:	bd70      	pop	{r4, r5, r6, pc}
 8004bb4:	20000128 	.word	0x20000128

08004bb8 <_malloc_r>:
 8004bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bbc:	1ccd      	adds	r5, r1, #3
 8004bbe:	f025 0503 	bic.w	r5, r5, #3
 8004bc2:	3508      	adds	r5, #8
 8004bc4:	2d0c      	cmp	r5, #12
 8004bc6:	bf38      	it	cc
 8004bc8:	250c      	movcc	r5, #12
 8004bca:	2d00      	cmp	r5, #0
 8004bcc:	4607      	mov	r7, r0
 8004bce:	db01      	blt.n	8004bd4 <_malloc_r+0x1c>
 8004bd0:	42a9      	cmp	r1, r5
 8004bd2:	d905      	bls.n	8004be0 <_malloc_r+0x28>
 8004bd4:	230c      	movs	r3, #12
 8004bd6:	603b      	str	r3, [r7, #0]
 8004bd8:	2600      	movs	r6, #0
 8004bda:	4630      	mov	r0, r6
 8004bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004be0:	4e2e      	ldr	r6, [pc, #184]	; (8004c9c <_malloc_r+0xe4>)
 8004be2:	f000 fd81 	bl	80056e8 <__malloc_lock>
 8004be6:	6833      	ldr	r3, [r6, #0]
 8004be8:	461c      	mov	r4, r3
 8004bea:	bb34      	cbnz	r4, 8004c3a <_malloc_r+0x82>
 8004bec:	4629      	mov	r1, r5
 8004bee:	4638      	mov	r0, r7
 8004bf0:	f7ff ffc2 	bl	8004b78 <sbrk_aligned>
 8004bf4:	1c43      	adds	r3, r0, #1
 8004bf6:	4604      	mov	r4, r0
 8004bf8:	d14d      	bne.n	8004c96 <_malloc_r+0xde>
 8004bfa:	6834      	ldr	r4, [r6, #0]
 8004bfc:	4626      	mov	r6, r4
 8004bfe:	2e00      	cmp	r6, #0
 8004c00:	d140      	bne.n	8004c84 <_malloc_r+0xcc>
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	4631      	mov	r1, r6
 8004c06:	4638      	mov	r0, r7
 8004c08:	eb04 0803 	add.w	r8, r4, r3
 8004c0c:	f000 fc92 	bl	8005534 <_sbrk_r>
 8004c10:	4580      	cmp	r8, r0
 8004c12:	d13a      	bne.n	8004c8a <_malloc_r+0xd2>
 8004c14:	6821      	ldr	r1, [r4, #0]
 8004c16:	3503      	adds	r5, #3
 8004c18:	1a6d      	subs	r5, r5, r1
 8004c1a:	f025 0503 	bic.w	r5, r5, #3
 8004c1e:	3508      	adds	r5, #8
 8004c20:	2d0c      	cmp	r5, #12
 8004c22:	bf38      	it	cc
 8004c24:	250c      	movcc	r5, #12
 8004c26:	4629      	mov	r1, r5
 8004c28:	4638      	mov	r0, r7
 8004c2a:	f7ff ffa5 	bl	8004b78 <sbrk_aligned>
 8004c2e:	3001      	adds	r0, #1
 8004c30:	d02b      	beq.n	8004c8a <_malloc_r+0xd2>
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	442b      	add	r3, r5
 8004c36:	6023      	str	r3, [r4, #0]
 8004c38:	e00e      	b.n	8004c58 <_malloc_r+0xa0>
 8004c3a:	6822      	ldr	r2, [r4, #0]
 8004c3c:	1b52      	subs	r2, r2, r5
 8004c3e:	d41e      	bmi.n	8004c7e <_malloc_r+0xc6>
 8004c40:	2a0b      	cmp	r2, #11
 8004c42:	d916      	bls.n	8004c72 <_malloc_r+0xba>
 8004c44:	1961      	adds	r1, r4, r5
 8004c46:	42a3      	cmp	r3, r4
 8004c48:	6025      	str	r5, [r4, #0]
 8004c4a:	bf18      	it	ne
 8004c4c:	6059      	strne	r1, [r3, #4]
 8004c4e:	6863      	ldr	r3, [r4, #4]
 8004c50:	bf08      	it	eq
 8004c52:	6031      	streq	r1, [r6, #0]
 8004c54:	5162      	str	r2, [r4, r5]
 8004c56:	604b      	str	r3, [r1, #4]
 8004c58:	4638      	mov	r0, r7
 8004c5a:	f104 060b 	add.w	r6, r4, #11
 8004c5e:	f000 fd49 	bl	80056f4 <__malloc_unlock>
 8004c62:	f026 0607 	bic.w	r6, r6, #7
 8004c66:	1d23      	adds	r3, r4, #4
 8004c68:	1af2      	subs	r2, r6, r3
 8004c6a:	d0b6      	beq.n	8004bda <_malloc_r+0x22>
 8004c6c:	1b9b      	subs	r3, r3, r6
 8004c6e:	50a3      	str	r3, [r4, r2]
 8004c70:	e7b3      	b.n	8004bda <_malloc_r+0x22>
 8004c72:	6862      	ldr	r2, [r4, #4]
 8004c74:	42a3      	cmp	r3, r4
 8004c76:	bf0c      	ite	eq
 8004c78:	6032      	streq	r2, [r6, #0]
 8004c7a:	605a      	strne	r2, [r3, #4]
 8004c7c:	e7ec      	b.n	8004c58 <_malloc_r+0xa0>
 8004c7e:	4623      	mov	r3, r4
 8004c80:	6864      	ldr	r4, [r4, #4]
 8004c82:	e7b2      	b.n	8004bea <_malloc_r+0x32>
 8004c84:	4634      	mov	r4, r6
 8004c86:	6876      	ldr	r6, [r6, #4]
 8004c88:	e7b9      	b.n	8004bfe <_malloc_r+0x46>
 8004c8a:	230c      	movs	r3, #12
 8004c8c:	603b      	str	r3, [r7, #0]
 8004c8e:	4638      	mov	r0, r7
 8004c90:	f000 fd30 	bl	80056f4 <__malloc_unlock>
 8004c94:	e7a1      	b.n	8004bda <_malloc_r+0x22>
 8004c96:	6025      	str	r5, [r4, #0]
 8004c98:	e7de      	b.n	8004c58 <_malloc_r+0xa0>
 8004c9a:	bf00      	nop
 8004c9c:	20000124 	.word	0x20000124

08004ca0 <__ssputs_r>:
 8004ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca4:	688e      	ldr	r6, [r1, #8]
 8004ca6:	429e      	cmp	r6, r3
 8004ca8:	4682      	mov	sl, r0
 8004caa:	460c      	mov	r4, r1
 8004cac:	4690      	mov	r8, r2
 8004cae:	461f      	mov	r7, r3
 8004cb0:	d838      	bhi.n	8004d24 <__ssputs_r+0x84>
 8004cb2:	898a      	ldrh	r2, [r1, #12]
 8004cb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004cb8:	d032      	beq.n	8004d20 <__ssputs_r+0x80>
 8004cba:	6825      	ldr	r5, [r4, #0]
 8004cbc:	6909      	ldr	r1, [r1, #16]
 8004cbe:	eba5 0901 	sub.w	r9, r5, r1
 8004cc2:	6965      	ldr	r5, [r4, #20]
 8004cc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ccc:	3301      	adds	r3, #1
 8004cce:	444b      	add	r3, r9
 8004cd0:	106d      	asrs	r5, r5, #1
 8004cd2:	429d      	cmp	r5, r3
 8004cd4:	bf38      	it	cc
 8004cd6:	461d      	movcc	r5, r3
 8004cd8:	0553      	lsls	r3, r2, #21
 8004cda:	d531      	bpl.n	8004d40 <__ssputs_r+0xa0>
 8004cdc:	4629      	mov	r1, r5
 8004cde:	f7ff ff6b 	bl	8004bb8 <_malloc_r>
 8004ce2:	4606      	mov	r6, r0
 8004ce4:	b950      	cbnz	r0, 8004cfc <__ssputs_r+0x5c>
 8004ce6:	230c      	movs	r3, #12
 8004ce8:	f8ca 3000 	str.w	r3, [sl]
 8004cec:	89a3      	ldrh	r3, [r4, #12]
 8004cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cf2:	81a3      	strh	r3, [r4, #12]
 8004cf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cfc:	6921      	ldr	r1, [r4, #16]
 8004cfe:	464a      	mov	r2, r9
 8004d00:	f000 fcca 	bl	8005698 <memcpy>
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d0e:	81a3      	strh	r3, [r4, #12]
 8004d10:	6126      	str	r6, [r4, #16]
 8004d12:	6165      	str	r5, [r4, #20]
 8004d14:	444e      	add	r6, r9
 8004d16:	eba5 0509 	sub.w	r5, r5, r9
 8004d1a:	6026      	str	r6, [r4, #0]
 8004d1c:	60a5      	str	r5, [r4, #8]
 8004d1e:	463e      	mov	r6, r7
 8004d20:	42be      	cmp	r6, r7
 8004d22:	d900      	bls.n	8004d26 <__ssputs_r+0x86>
 8004d24:	463e      	mov	r6, r7
 8004d26:	6820      	ldr	r0, [r4, #0]
 8004d28:	4632      	mov	r2, r6
 8004d2a:	4641      	mov	r1, r8
 8004d2c:	f000 fcc2 	bl	80056b4 <memmove>
 8004d30:	68a3      	ldr	r3, [r4, #8]
 8004d32:	1b9b      	subs	r3, r3, r6
 8004d34:	60a3      	str	r3, [r4, #8]
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	4433      	add	r3, r6
 8004d3a:	6023      	str	r3, [r4, #0]
 8004d3c:	2000      	movs	r0, #0
 8004d3e:	e7db      	b.n	8004cf8 <__ssputs_r+0x58>
 8004d40:	462a      	mov	r2, r5
 8004d42:	f000 fcdd 	bl	8005700 <_realloc_r>
 8004d46:	4606      	mov	r6, r0
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	d1e1      	bne.n	8004d10 <__ssputs_r+0x70>
 8004d4c:	6921      	ldr	r1, [r4, #16]
 8004d4e:	4650      	mov	r0, sl
 8004d50:	f7ff fec6 	bl	8004ae0 <_free_r>
 8004d54:	e7c7      	b.n	8004ce6 <__ssputs_r+0x46>
	...

08004d58 <_svfiprintf_r>:
 8004d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d5c:	4698      	mov	r8, r3
 8004d5e:	898b      	ldrh	r3, [r1, #12]
 8004d60:	061b      	lsls	r3, r3, #24
 8004d62:	b09d      	sub	sp, #116	; 0x74
 8004d64:	4607      	mov	r7, r0
 8004d66:	460d      	mov	r5, r1
 8004d68:	4614      	mov	r4, r2
 8004d6a:	d50e      	bpl.n	8004d8a <_svfiprintf_r+0x32>
 8004d6c:	690b      	ldr	r3, [r1, #16]
 8004d6e:	b963      	cbnz	r3, 8004d8a <_svfiprintf_r+0x32>
 8004d70:	2140      	movs	r1, #64	; 0x40
 8004d72:	f7ff ff21 	bl	8004bb8 <_malloc_r>
 8004d76:	6028      	str	r0, [r5, #0]
 8004d78:	6128      	str	r0, [r5, #16]
 8004d7a:	b920      	cbnz	r0, 8004d86 <_svfiprintf_r+0x2e>
 8004d7c:	230c      	movs	r3, #12
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d84:	e0d1      	b.n	8004f2a <_svfiprintf_r+0x1d2>
 8004d86:	2340      	movs	r3, #64	; 0x40
 8004d88:	616b      	str	r3, [r5, #20]
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	9309      	str	r3, [sp, #36]	; 0x24
 8004d8e:	2320      	movs	r3, #32
 8004d90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d94:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d98:	2330      	movs	r3, #48	; 0x30
 8004d9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004f44 <_svfiprintf_r+0x1ec>
 8004d9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004da2:	f04f 0901 	mov.w	r9, #1
 8004da6:	4623      	mov	r3, r4
 8004da8:	469a      	mov	sl, r3
 8004daa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dae:	b10a      	cbz	r2, 8004db4 <_svfiprintf_r+0x5c>
 8004db0:	2a25      	cmp	r2, #37	; 0x25
 8004db2:	d1f9      	bne.n	8004da8 <_svfiprintf_r+0x50>
 8004db4:	ebba 0b04 	subs.w	fp, sl, r4
 8004db8:	d00b      	beq.n	8004dd2 <_svfiprintf_r+0x7a>
 8004dba:	465b      	mov	r3, fp
 8004dbc:	4622      	mov	r2, r4
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	4638      	mov	r0, r7
 8004dc2:	f7ff ff6d 	bl	8004ca0 <__ssputs_r>
 8004dc6:	3001      	adds	r0, #1
 8004dc8:	f000 80aa 	beq.w	8004f20 <_svfiprintf_r+0x1c8>
 8004dcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dce:	445a      	add	r2, fp
 8004dd0:	9209      	str	r2, [sp, #36]	; 0x24
 8004dd2:	f89a 3000 	ldrb.w	r3, [sl]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 80a2 	beq.w	8004f20 <_svfiprintf_r+0x1c8>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004de2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004de6:	f10a 0a01 	add.w	sl, sl, #1
 8004dea:	9304      	str	r3, [sp, #16]
 8004dec:	9307      	str	r3, [sp, #28]
 8004dee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004df2:	931a      	str	r3, [sp, #104]	; 0x68
 8004df4:	4654      	mov	r4, sl
 8004df6:	2205      	movs	r2, #5
 8004df8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dfc:	4851      	ldr	r0, [pc, #324]	; (8004f44 <_svfiprintf_r+0x1ec>)
 8004dfe:	f7fb f9ff 	bl	8000200 <memchr>
 8004e02:	9a04      	ldr	r2, [sp, #16]
 8004e04:	b9d8      	cbnz	r0, 8004e3e <_svfiprintf_r+0xe6>
 8004e06:	06d0      	lsls	r0, r2, #27
 8004e08:	bf44      	itt	mi
 8004e0a:	2320      	movmi	r3, #32
 8004e0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e10:	0711      	lsls	r1, r2, #28
 8004e12:	bf44      	itt	mi
 8004e14:	232b      	movmi	r3, #43	; 0x2b
 8004e16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8004e1e:	2b2a      	cmp	r3, #42	; 0x2a
 8004e20:	d015      	beq.n	8004e4e <_svfiprintf_r+0xf6>
 8004e22:	9a07      	ldr	r2, [sp, #28]
 8004e24:	4654      	mov	r4, sl
 8004e26:	2000      	movs	r0, #0
 8004e28:	f04f 0c0a 	mov.w	ip, #10
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e32:	3b30      	subs	r3, #48	; 0x30
 8004e34:	2b09      	cmp	r3, #9
 8004e36:	d94e      	bls.n	8004ed6 <_svfiprintf_r+0x17e>
 8004e38:	b1b0      	cbz	r0, 8004e68 <_svfiprintf_r+0x110>
 8004e3a:	9207      	str	r2, [sp, #28]
 8004e3c:	e014      	b.n	8004e68 <_svfiprintf_r+0x110>
 8004e3e:	eba0 0308 	sub.w	r3, r0, r8
 8004e42:	fa09 f303 	lsl.w	r3, r9, r3
 8004e46:	4313      	orrs	r3, r2
 8004e48:	9304      	str	r3, [sp, #16]
 8004e4a:	46a2      	mov	sl, r4
 8004e4c:	e7d2      	b.n	8004df4 <_svfiprintf_r+0x9c>
 8004e4e:	9b03      	ldr	r3, [sp, #12]
 8004e50:	1d19      	adds	r1, r3, #4
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	9103      	str	r1, [sp, #12]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	bfbb      	ittet	lt
 8004e5a:	425b      	neglt	r3, r3
 8004e5c:	f042 0202 	orrlt.w	r2, r2, #2
 8004e60:	9307      	strge	r3, [sp, #28]
 8004e62:	9307      	strlt	r3, [sp, #28]
 8004e64:	bfb8      	it	lt
 8004e66:	9204      	strlt	r2, [sp, #16]
 8004e68:	7823      	ldrb	r3, [r4, #0]
 8004e6a:	2b2e      	cmp	r3, #46	; 0x2e
 8004e6c:	d10c      	bne.n	8004e88 <_svfiprintf_r+0x130>
 8004e6e:	7863      	ldrb	r3, [r4, #1]
 8004e70:	2b2a      	cmp	r3, #42	; 0x2a
 8004e72:	d135      	bne.n	8004ee0 <_svfiprintf_r+0x188>
 8004e74:	9b03      	ldr	r3, [sp, #12]
 8004e76:	1d1a      	adds	r2, r3, #4
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	9203      	str	r2, [sp, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bfb8      	it	lt
 8004e80:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004e84:	3402      	adds	r4, #2
 8004e86:	9305      	str	r3, [sp, #20]
 8004e88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004f54 <_svfiprintf_r+0x1fc>
 8004e8c:	7821      	ldrb	r1, [r4, #0]
 8004e8e:	2203      	movs	r2, #3
 8004e90:	4650      	mov	r0, sl
 8004e92:	f7fb f9b5 	bl	8000200 <memchr>
 8004e96:	b140      	cbz	r0, 8004eaa <_svfiprintf_r+0x152>
 8004e98:	2340      	movs	r3, #64	; 0x40
 8004e9a:	eba0 000a 	sub.w	r0, r0, sl
 8004e9e:	fa03 f000 	lsl.w	r0, r3, r0
 8004ea2:	9b04      	ldr	r3, [sp, #16]
 8004ea4:	4303      	orrs	r3, r0
 8004ea6:	3401      	adds	r4, #1
 8004ea8:	9304      	str	r3, [sp, #16]
 8004eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004eae:	4826      	ldr	r0, [pc, #152]	; (8004f48 <_svfiprintf_r+0x1f0>)
 8004eb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004eb4:	2206      	movs	r2, #6
 8004eb6:	f7fb f9a3 	bl	8000200 <memchr>
 8004eba:	2800      	cmp	r0, #0
 8004ebc:	d038      	beq.n	8004f30 <_svfiprintf_r+0x1d8>
 8004ebe:	4b23      	ldr	r3, [pc, #140]	; (8004f4c <_svfiprintf_r+0x1f4>)
 8004ec0:	bb1b      	cbnz	r3, 8004f0a <_svfiprintf_r+0x1b2>
 8004ec2:	9b03      	ldr	r3, [sp, #12]
 8004ec4:	3307      	adds	r3, #7
 8004ec6:	f023 0307 	bic.w	r3, r3, #7
 8004eca:	3308      	adds	r3, #8
 8004ecc:	9303      	str	r3, [sp, #12]
 8004ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ed0:	4433      	add	r3, r6
 8004ed2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ed4:	e767      	b.n	8004da6 <_svfiprintf_r+0x4e>
 8004ed6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004eda:	460c      	mov	r4, r1
 8004edc:	2001      	movs	r0, #1
 8004ede:	e7a5      	b.n	8004e2c <_svfiprintf_r+0xd4>
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	3401      	adds	r4, #1
 8004ee4:	9305      	str	r3, [sp, #20]
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	f04f 0c0a 	mov.w	ip, #10
 8004eec:	4620      	mov	r0, r4
 8004eee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ef2:	3a30      	subs	r2, #48	; 0x30
 8004ef4:	2a09      	cmp	r2, #9
 8004ef6:	d903      	bls.n	8004f00 <_svfiprintf_r+0x1a8>
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0c5      	beq.n	8004e88 <_svfiprintf_r+0x130>
 8004efc:	9105      	str	r1, [sp, #20]
 8004efe:	e7c3      	b.n	8004e88 <_svfiprintf_r+0x130>
 8004f00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f04:	4604      	mov	r4, r0
 8004f06:	2301      	movs	r3, #1
 8004f08:	e7f0      	b.n	8004eec <_svfiprintf_r+0x194>
 8004f0a:	ab03      	add	r3, sp, #12
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	462a      	mov	r2, r5
 8004f10:	4b0f      	ldr	r3, [pc, #60]	; (8004f50 <_svfiprintf_r+0x1f8>)
 8004f12:	a904      	add	r1, sp, #16
 8004f14:	4638      	mov	r0, r7
 8004f16:	f3af 8000 	nop.w
 8004f1a:	1c42      	adds	r2, r0, #1
 8004f1c:	4606      	mov	r6, r0
 8004f1e:	d1d6      	bne.n	8004ece <_svfiprintf_r+0x176>
 8004f20:	89ab      	ldrh	r3, [r5, #12]
 8004f22:	065b      	lsls	r3, r3, #25
 8004f24:	f53f af2c 	bmi.w	8004d80 <_svfiprintf_r+0x28>
 8004f28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f2a:	b01d      	add	sp, #116	; 0x74
 8004f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f30:	ab03      	add	r3, sp, #12
 8004f32:	9300      	str	r3, [sp, #0]
 8004f34:	462a      	mov	r2, r5
 8004f36:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <_svfiprintf_r+0x1f8>)
 8004f38:	a904      	add	r1, sp, #16
 8004f3a:	4638      	mov	r0, r7
 8004f3c:	f000 f9d4 	bl	80052e8 <_printf_i>
 8004f40:	e7eb      	b.n	8004f1a <_svfiprintf_r+0x1c2>
 8004f42:	bf00      	nop
 8004f44:	08005a9c 	.word	0x08005a9c
 8004f48:	08005aa6 	.word	0x08005aa6
 8004f4c:	00000000 	.word	0x00000000
 8004f50:	08004ca1 	.word	0x08004ca1
 8004f54:	08005aa2 	.word	0x08005aa2

08004f58 <__sfputc_r>:
 8004f58:	6893      	ldr	r3, [r2, #8]
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	b410      	push	{r4}
 8004f60:	6093      	str	r3, [r2, #8]
 8004f62:	da08      	bge.n	8004f76 <__sfputc_r+0x1e>
 8004f64:	6994      	ldr	r4, [r2, #24]
 8004f66:	42a3      	cmp	r3, r4
 8004f68:	db01      	blt.n	8004f6e <__sfputc_r+0x16>
 8004f6a:	290a      	cmp	r1, #10
 8004f6c:	d103      	bne.n	8004f76 <__sfputc_r+0x1e>
 8004f6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f72:	f7ff ba9d 	b.w	80044b0 <__swbuf_r>
 8004f76:	6813      	ldr	r3, [r2, #0]
 8004f78:	1c58      	adds	r0, r3, #1
 8004f7a:	6010      	str	r0, [r2, #0]
 8004f7c:	7019      	strb	r1, [r3, #0]
 8004f7e:	4608      	mov	r0, r1
 8004f80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <__sfputs_r>:
 8004f86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f88:	4606      	mov	r6, r0
 8004f8a:	460f      	mov	r7, r1
 8004f8c:	4614      	mov	r4, r2
 8004f8e:	18d5      	adds	r5, r2, r3
 8004f90:	42ac      	cmp	r4, r5
 8004f92:	d101      	bne.n	8004f98 <__sfputs_r+0x12>
 8004f94:	2000      	movs	r0, #0
 8004f96:	e007      	b.n	8004fa8 <__sfputs_r+0x22>
 8004f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f9c:	463a      	mov	r2, r7
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f7ff ffda 	bl	8004f58 <__sfputc_r>
 8004fa4:	1c43      	adds	r3, r0, #1
 8004fa6:	d1f3      	bne.n	8004f90 <__sfputs_r+0xa>
 8004fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fac <_vfiprintf_r>:
 8004fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb0:	460d      	mov	r5, r1
 8004fb2:	b09d      	sub	sp, #116	; 0x74
 8004fb4:	4614      	mov	r4, r2
 8004fb6:	4698      	mov	r8, r3
 8004fb8:	4606      	mov	r6, r0
 8004fba:	b118      	cbz	r0, 8004fc4 <_vfiprintf_r+0x18>
 8004fbc:	6983      	ldr	r3, [r0, #24]
 8004fbe:	b90b      	cbnz	r3, 8004fc4 <_vfiprintf_r+0x18>
 8004fc0:	f7ff fc6e 	bl	80048a0 <__sinit>
 8004fc4:	4b89      	ldr	r3, [pc, #548]	; (80051ec <_vfiprintf_r+0x240>)
 8004fc6:	429d      	cmp	r5, r3
 8004fc8:	d11b      	bne.n	8005002 <_vfiprintf_r+0x56>
 8004fca:	6875      	ldr	r5, [r6, #4]
 8004fcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004fce:	07d9      	lsls	r1, r3, #31
 8004fd0:	d405      	bmi.n	8004fde <_vfiprintf_r+0x32>
 8004fd2:	89ab      	ldrh	r3, [r5, #12]
 8004fd4:	059a      	lsls	r2, r3, #22
 8004fd6:	d402      	bmi.n	8004fde <_vfiprintf_r+0x32>
 8004fd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004fda:	f7ff fd11 	bl	8004a00 <__retarget_lock_acquire_recursive>
 8004fde:	89ab      	ldrh	r3, [r5, #12]
 8004fe0:	071b      	lsls	r3, r3, #28
 8004fe2:	d501      	bpl.n	8004fe8 <_vfiprintf_r+0x3c>
 8004fe4:	692b      	ldr	r3, [r5, #16]
 8004fe6:	b9eb      	cbnz	r3, 8005024 <_vfiprintf_r+0x78>
 8004fe8:	4629      	mov	r1, r5
 8004fea:	4630      	mov	r0, r6
 8004fec:	f7ff fab2 	bl	8004554 <__swsetup_r>
 8004ff0:	b1c0      	cbz	r0, 8005024 <_vfiprintf_r+0x78>
 8004ff2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ff4:	07dc      	lsls	r4, r3, #31
 8004ff6:	d50e      	bpl.n	8005016 <_vfiprintf_r+0x6a>
 8004ff8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ffc:	b01d      	add	sp, #116	; 0x74
 8004ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005002:	4b7b      	ldr	r3, [pc, #492]	; (80051f0 <_vfiprintf_r+0x244>)
 8005004:	429d      	cmp	r5, r3
 8005006:	d101      	bne.n	800500c <_vfiprintf_r+0x60>
 8005008:	68b5      	ldr	r5, [r6, #8]
 800500a:	e7df      	b.n	8004fcc <_vfiprintf_r+0x20>
 800500c:	4b79      	ldr	r3, [pc, #484]	; (80051f4 <_vfiprintf_r+0x248>)
 800500e:	429d      	cmp	r5, r3
 8005010:	bf08      	it	eq
 8005012:	68f5      	ldreq	r5, [r6, #12]
 8005014:	e7da      	b.n	8004fcc <_vfiprintf_r+0x20>
 8005016:	89ab      	ldrh	r3, [r5, #12]
 8005018:	0598      	lsls	r0, r3, #22
 800501a:	d4ed      	bmi.n	8004ff8 <_vfiprintf_r+0x4c>
 800501c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800501e:	f7ff fcf0 	bl	8004a02 <__retarget_lock_release_recursive>
 8005022:	e7e9      	b.n	8004ff8 <_vfiprintf_r+0x4c>
 8005024:	2300      	movs	r3, #0
 8005026:	9309      	str	r3, [sp, #36]	; 0x24
 8005028:	2320      	movs	r3, #32
 800502a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800502e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005032:	2330      	movs	r3, #48	; 0x30
 8005034:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80051f8 <_vfiprintf_r+0x24c>
 8005038:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800503c:	f04f 0901 	mov.w	r9, #1
 8005040:	4623      	mov	r3, r4
 8005042:	469a      	mov	sl, r3
 8005044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005048:	b10a      	cbz	r2, 800504e <_vfiprintf_r+0xa2>
 800504a:	2a25      	cmp	r2, #37	; 0x25
 800504c:	d1f9      	bne.n	8005042 <_vfiprintf_r+0x96>
 800504e:	ebba 0b04 	subs.w	fp, sl, r4
 8005052:	d00b      	beq.n	800506c <_vfiprintf_r+0xc0>
 8005054:	465b      	mov	r3, fp
 8005056:	4622      	mov	r2, r4
 8005058:	4629      	mov	r1, r5
 800505a:	4630      	mov	r0, r6
 800505c:	f7ff ff93 	bl	8004f86 <__sfputs_r>
 8005060:	3001      	adds	r0, #1
 8005062:	f000 80aa 	beq.w	80051ba <_vfiprintf_r+0x20e>
 8005066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005068:	445a      	add	r2, fp
 800506a:	9209      	str	r2, [sp, #36]	; 0x24
 800506c:	f89a 3000 	ldrb.w	r3, [sl]
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 80a2 	beq.w	80051ba <_vfiprintf_r+0x20e>
 8005076:	2300      	movs	r3, #0
 8005078:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800507c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005080:	f10a 0a01 	add.w	sl, sl, #1
 8005084:	9304      	str	r3, [sp, #16]
 8005086:	9307      	str	r3, [sp, #28]
 8005088:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800508c:	931a      	str	r3, [sp, #104]	; 0x68
 800508e:	4654      	mov	r4, sl
 8005090:	2205      	movs	r2, #5
 8005092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005096:	4858      	ldr	r0, [pc, #352]	; (80051f8 <_vfiprintf_r+0x24c>)
 8005098:	f7fb f8b2 	bl	8000200 <memchr>
 800509c:	9a04      	ldr	r2, [sp, #16]
 800509e:	b9d8      	cbnz	r0, 80050d8 <_vfiprintf_r+0x12c>
 80050a0:	06d1      	lsls	r1, r2, #27
 80050a2:	bf44      	itt	mi
 80050a4:	2320      	movmi	r3, #32
 80050a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050aa:	0713      	lsls	r3, r2, #28
 80050ac:	bf44      	itt	mi
 80050ae:	232b      	movmi	r3, #43	; 0x2b
 80050b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050b4:	f89a 3000 	ldrb.w	r3, [sl]
 80050b8:	2b2a      	cmp	r3, #42	; 0x2a
 80050ba:	d015      	beq.n	80050e8 <_vfiprintf_r+0x13c>
 80050bc:	9a07      	ldr	r2, [sp, #28]
 80050be:	4654      	mov	r4, sl
 80050c0:	2000      	movs	r0, #0
 80050c2:	f04f 0c0a 	mov.w	ip, #10
 80050c6:	4621      	mov	r1, r4
 80050c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050cc:	3b30      	subs	r3, #48	; 0x30
 80050ce:	2b09      	cmp	r3, #9
 80050d0:	d94e      	bls.n	8005170 <_vfiprintf_r+0x1c4>
 80050d2:	b1b0      	cbz	r0, 8005102 <_vfiprintf_r+0x156>
 80050d4:	9207      	str	r2, [sp, #28]
 80050d6:	e014      	b.n	8005102 <_vfiprintf_r+0x156>
 80050d8:	eba0 0308 	sub.w	r3, r0, r8
 80050dc:	fa09 f303 	lsl.w	r3, r9, r3
 80050e0:	4313      	orrs	r3, r2
 80050e2:	9304      	str	r3, [sp, #16]
 80050e4:	46a2      	mov	sl, r4
 80050e6:	e7d2      	b.n	800508e <_vfiprintf_r+0xe2>
 80050e8:	9b03      	ldr	r3, [sp, #12]
 80050ea:	1d19      	adds	r1, r3, #4
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	9103      	str	r1, [sp, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	bfbb      	ittet	lt
 80050f4:	425b      	neglt	r3, r3
 80050f6:	f042 0202 	orrlt.w	r2, r2, #2
 80050fa:	9307      	strge	r3, [sp, #28]
 80050fc:	9307      	strlt	r3, [sp, #28]
 80050fe:	bfb8      	it	lt
 8005100:	9204      	strlt	r2, [sp, #16]
 8005102:	7823      	ldrb	r3, [r4, #0]
 8005104:	2b2e      	cmp	r3, #46	; 0x2e
 8005106:	d10c      	bne.n	8005122 <_vfiprintf_r+0x176>
 8005108:	7863      	ldrb	r3, [r4, #1]
 800510a:	2b2a      	cmp	r3, #42	; 0x2a
 800510c:	d135      	bne.n	800517a <_vfiprintf_r+0x1ce>
 800510e:	9b03      	ldr	r3, [sp, #12]
 8005110:	1d1a      	adds	r2, r3, #4
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	9203      	str	r2, [sp, #12]
 8005116:	2b00      	cmp	r3, #0
 8005118:	bfb8      	it	lt
 800511a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800511e:	3402      	adds	r4, #2
 8005120:	9305      	str	r3, [sp, #20]
 8005122:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005208 <_vfiprintf_r+0x25c>
 8005126:	7821      	ldrb	r1, [r4, #0]
 8005128:	2203      	movs	r2, #3
 800512a:	4650      	mov	r0, sl
 800512c:	f7fb f868 	bl	8000200 <memchr>
 8005130:	b140      	cbz	r0, 8005144 <_vfiprintf_r+0x198>
 8005132:	2340      	movs	r3, #64	; 0x40
 8005134:	eba0 000a 	sub.w	r0, r0, sl
 8005138:	fa03 f000 	lsl.w	r0, r3, r0
 800513c:	9b04      	ldr	r3, [sp, #16]
 800513e:	4303      	orrs	r3, r0
 8005140:	3401      	adds	r4, #1
 8005142:	9304      	str	r3, [sp, #16]
 8005144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005148:	482c      	ldr	r0, [pc, #176]	; (80051fc <_vfiprintf_r+0x250>)
 800514a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800514e:	2206      	movs	r2, #6
 8005150:	f7fb f856 	bl	8000200 <memchr>
 8005154:	2800      	cmp	r0, #0
 8005156:	d03f      	beq.n	80051d8 <_vfiprintf_r+0x22c>
 8005158:	4b29      	ldr	r3, [pc, #164]	; (8005200 <_vfiprintf_r+0x254>)
 800515a:	bb1b      	cbnz	r3, 80051a4 <_vfiprintf_r+0x1f8>
 800515c:	9b03      	ldr	r3, [sp, #12]
 800515e:	3307      	adds	r3, #7
 8005160:	f023 0307 	bic.w	r3, r3, #7
 8005164:	3308      	adds	r3, #8
 8005166:	9303      	str	r3, [sp, #12]
 8005168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800516a:	443b      	add	r3, r7
 800516c:	9309      	str	r3, [sp, #36]	; 0x24
 800516e:	e767      	b.n	8005040 <_vfiprintf_r+0x94>
 8005170:	fb0c 3202 	mla	r2, ip, r2, r3
 8005174:	460c      	mov	r4, r1
 8005176:	2001      	movs	r0, #1
 8005178:	e7a5      	b.n	80050c6 <_vfiprintf_r+0x11a>
 800517a:	2300      	movs	r3, #0
 800517c:	3401      	adds	r4, #1
 800517e:	9305      	str	r3, [sp, #20]
 8005180:	4619      	mov	r1, r3
 8005182:	f04f 0c0a 	mov.w	ip, #10
 8005186:	4620      	mov	r0, r4
 8005188:	f810 2b01 	ldrb.w	r2, [r0], #1
 800518c:	3a30      	subs	r2, #48	; 0x30
 800518e:	2a09      	cmp	r2, #9
 8005190:	d903      	bls.n	800519a <_vfiprintf_r+0x1ee>
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0c5      	beq.n	8005122 <_vfiprintf_r+0x176>
 8005196:	9105      	str	r1, [sp, #20]
 8005198:	e7c3      	b.n	8005122 <_vfiprintf_r+0x176>
 800519a:	fb0c 2101 	mla	r1, ip, r1, r2
 800519e:	4604      	mov	r4, r0
 80051a0:	2301      	movs	r3, #1
 80051a2:	e7f0      	b.n	8005186 <_vfiprintf_r+0x1da>
 80051a4:	ab03      	add	r3, sp, #12
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	462a      	mov	r2, r5
 80051aa:	4b16      	ldr	r3, [pc, #88]	; (8005204 <_vfiprintf_r+0x258>)
 80051ac:	a904      	add	r1, sp, #16
 80051ae:	4630      	mov	r0, r6
 80051b0:	f3af 8000 	nop.w
 80051b4:	4607      	mov	r7, r0
 80051b6:	1c78      	adds	r0, r7, #1
 80051b8:	d1d6      	bne.n	8005168 <_vfiprintf_r+0x1bc>
 80051ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051bc:	07d9      	lsls	r1, r3, #31
 80051be:	d405      	bmi.n	80051cc <_vfiprintf_r+0x220>
 80051c0:	89ab      	ldrh	r3, [r5, #12]
 80051c2:	059a      	lsls	r2, r3, #22
 80051c4:	d402      	bmi.n	80051cc <_vfiprintf_r+0x220>
 80051c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051c8:	f7ff fc1b 	bl	8004a02 <__retarget_lock_release_recursive>
 80051cc:	89ab      	ldrh	r3, [r5, #12]
 80051ce:	065b      	lsls	r3, r3, #25
 80051d0:	f53f af12 	bmi.w	8004ff8 <_vfiprintf_r+0x4c>
 80051d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051d6:	e711      	b.n	8004ffc <_vfiprintf_r+0x50>
 80051d8:	ab03      	add	r3, sp, #12
 80051da:	9300      	str	r3, [sp, #0]
 80051dc:	462a      	mov	r2, r5
 80051de:	4b09      	ldr	r3, [pc, #36]	; (8005204 <_vfiprintf_r+0x258>)
 80051e0:	a904      	add	r1, sp, #16
 80051e2:	4630      	mov	r0, r6
 80051e4:	f000 f880 	bl	80052e8 <_printf_i>
 80051e8:	e7e4      	b.n	80051b4 <_vfiprintf_r+0x208>
 80051ea:	bf00      	nop
 80051ec:	08005a5c 	.word	0x08005a5c
 80051f0:	08005a7c 	.word	0x08005a7c
 80051f4:	08005a3c 	.word	0x08005a3c
 80051f8:	08005a9c 	.word	0x08005a9c
 80051fc:	08005aa6 	.word	0x08005aa6
 8005200:	00000000 	.word	0x00000000
 8005204:	08004f87 	.word	0x08004f87
 8005208:	08005aa2 	.word	0x08005aa2

0800520c <_printf_common>:
 800520c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005210:	4616      	mov	r6, r2
 8005212:	4699      	mov	r9, r3
 8005214:	688a      	ldr	r2, [r1, #8]
 8005216:	690b      	ldr	r3, [r1, #16]
 8005218:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800521c:	4293      	cmp	r3, r2
 800521e:	bfb8      	it	lt
 8005220:	4613      	movlt	r3, r2
 8005222:	6033      	str	r3, [r6, #0]
 8005224:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005228:	4607      	mov	r7, r0
 800522a:	460c      	mov	r4, r1
 800522c:	b10a      	cbz	r2, 8005232 <_printf_common+0x26>
 800522e:	3301      	adds	r3, #1
 8005230:	6033      	str	r3, [r6, #0]
 8005232:	6823      	ldr	r3, [r4, #0]
 8005234:	0699      	lsls	r1, r3, #26
 8005236:	bf42      	ittt	mi
 8005238:	6833      	ldrmi	r3, [r6, #0]
 800523a:	3302      	addmi	r3, #2
 800523c:	6033      	strmi	r3, [r6, #0]
 800523e:	6825      	ldr	r5, [r4, #0]
 8005240:	f015 0506 	ands.w	r5, r5, #6
 8005244:	d106      	bne.n	8005254 <_printf_common+0x48>
 8005246:	f104 0a19 	add.w	sl, r4, #25
 800524a:	68e3      	ldr	r3, [r4, #12]
 800524c:	6832      	ldr	r2, [r6, #0]
 800524e:	1a9b      	subs	r3, r3, r2
 8005250:	42ab      	cmp	r3, r5
 8005252:	dc26      	bgt.n	80052a2 <_printf_common+0x96>
 8005254:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005258:	1e13      	subs	r3, r2, #0
 800525a:	6822      	ldr	r2, [r4, #0]
 800525c:	bf18      	it	ne
 800525e:	2301      	movne	r3, #1
 8005260:	0692      	lsls	r2, r2, #26
 8005262:	d42b      	bmi.n	80052bc <_printf_common+0xb0>
 8005264:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005268:	4649      	mov	r1, r9
 800526a:	4638      	mov	r0, r7
 800526c:	47c0      	blx	r8
 800526e:	3001      	adds	r0, #1
 8005270:	d01e      	beq.n	80052b0 <_printf_common+0xa4>
 8005272:	6823      	ldr	r3, [r4, #0]
 8005274:	68e5      	ldr	r5, [r4, #12]
 8005276:	6832      	ldr	r2, [r6, #0]
 8005278:	f003 0306 	and.w	r3, r3, #6
 800527c:	2b04      	cmp	r3, #4
 800527e:	bf08      	it	eq
 8005280:	1aad      	subeq	r5, r5, r2
 8005282:	68a3      	ldr	r3, [r4, #8]
 8005284:	6922      	ldr	r2, [r4, #16]
 8005286:	bf0c      	ite	eq
 8005288:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800528c:	2500      	movne	r5, #0
 800528e:	4293      	cmp	r3, r2
 8005290:	bfc4      	itt	gt
 8005292:	1a9b      	subgt	r3, r3, r2
 8005294:	18ed      	addgt	r5, r5, r3
 8005296:	2600      	movs	r6, #0
 8005298:	341a      	adds	r4, #26
 800529a:	42b5      	cmp	r5, r6
 800529c:	d11a      	bne.n	80052d4 <_printf_common+0xc8>
 800529e:	2000      	movs	r0, #0
 80052a0:	e008      	b.n	80052b4 <_printf_common+0xa8>
 80052a2:	2301      	movs	r3, #1
 80052a4:	4652      	mov	r2, sl
 80052a6:	4649      	mov	r1, r9
 80052a8:	4638      	mov	r0, r7
 80052aa:	47c0      	blx	r8
 80052ac:	3001      	adds	r0, #1
 80052ae:	d103      	bne.n	80052b8 <_printf_common+0xac>
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b8:	3501      	adds	r5, #1
 80052ba:	e7c6      	b.n	800524a <_printf_common+0x3e>
 80052bc:	18e1      	adds	r1, r4, r3
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	2030      	movs	r0, #48	; 0x30
 80052c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052c6:	4422      	add	r2, r4
 80052c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052d0:	3302      	adds	r3, #2
 80052d2:	e7c7      	b.n	8005264 <_printf_common+0x58>
 80052d4:	2301      	movs	r3, #1
 80052d6:	4622      	mov	r2, r4
 80052d8:	4649      	mov	r1, r9
 80052da:	4638      	mov	r0, r7
 80052dc:	47c0      	blx	r8
 80052de:	3001      	adds	r0, #1
 80052e0:	d0e6      	beq.n	80052b0 <_printf_common+0xa4>
 80052e2:	3601      	adds	r6, #1
 80052e4:	e7d9      	b.n	800529a <_printf_common+0x8e>
	...

080052e8 <_printf_i>:
 80052e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052ec:	7e0f      	ldrb	r7, [r1, #24]
 80052ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052f0:	2f78      	cmp	r7, #120	; 0x78
 80052f2:	4691      	mov	r9, r2
 80052f4:	4680      	mov	r8, r0
 80052f6:	460c      	mov	r4, r1
 80052f8:	469a      	mov	sl, r3
 80052fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052fe:	d807      	bhi.n	8005310 <_printf_i+0x28>
 8005300:	2f62      	cmp	r7, #98	; 0x62
 8005302:	d80a      	bhi.n	800531a <_printf_i+0x32>
 8005304:	2f00      	cmp	r7, #0
 8005306:	f000 80d8 	beq.w	80054ba <_printf_i+0x1d2>
 800530a:	2f58      	cmp	r7, #88	; 0x58
 800530c:	f000 80a3 	beq.w	8005456 <_printf_i+0x16e>
 8005310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005314:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005318:	e03a      	b.n	8005390 <_printf_i+0xa8>
 800531a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800531e:	2b15      	cmp	r3, #21
 8005320:	d8f6      	bhi.n	8005310 <_printf_i+0x28>
 8005322:	a101      	add	r1, pc, #4	; (adr r1, 8005328 <_printf_i+0x40>)
 8005324:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005328:	08005381 	.word	0x08005381
 800532c:	08005395 	.word	0x08005395
 8005330:	08005311 	.word	0x08005311
 8005334:	08005311 	.word	0x08005311
 8005338:	08005311 	.word	0x08005311
 800533c:	08005311 	.word	0x08005311
 8005340:	08005395 	.word	0x08005395
 8005344:	08005311 	.word	0x08005311
 8005348:	08005311 	.word	0x08005311
 800534c:	08005311 	.word	0x08005311
 8005350:	08005311 	.word	0x08005311
 8005354:	080054a1 	.word	0x080054a1
 8005358:	080053c5 	.word	0x080053c5
 800535c:	08005483 	.word	0x08005483
 8005360:	08005311 	.word	0x08005311
 8005364:	08005311 	.word	0x08005311
 8005368:	080054c3 	.word	0x080054c3
 800536c:	08005311 	.word	0x08005311
 8005370:	080053c5 	.word	0x080053c5
 8005374:	08005311 	.word	0x08005311
 8005378:	08005311 	.word	0x08005311
 800537c:	0800548b 	.word	0x0800548b
 8005380:	682b      	ldr	r3, [r5, #0]
 8005382:	1d1a      	adds	r2, r3, #4
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	602a      	str	r2, [r5, #0]
 8005388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800538c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005390:	2301      	movs	r3, #1
 8005392:	e0a3      	b.n	80054dc <_printf_i+0x1f4>
 8005394:	6820      	ldr	r0, [r4, #0]
 8005396:	6829      	ldr	r1, [r5, #0]
 8005398:	0606      	lsls	r6, r0, #24
 800539a:	f101 0304 	add.w	r3, r1, #4
 800539e:	d50a      	bpl.n	80053b6 <_printf_i+0xce>
 80053a0:	680e      	ldr	r6, [r1, #0]
 80053a2:	602b      	str	r3, [r5, #0]
 80053a4:	2e00      	cmp	r6, #0
 80053a6:	da03      	bge.n	80053b0 <_printf_i+0xc8>
 80053a8:	232d      	movs	r3, #45	; 0x2d
 80053aa:	4276      	negs	r6, r6
 80053ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053b0:	485e      	ldr	r0, [pc, #376]	; (800552c <_printf_i+0x244>)
 80053b2:	230a      	movs	r3, #10
 80053b4:	e019      	b.n	80053ea <_printf_i+0x102>
 80053b6:	680e      	ldr	r6, [r1, #0]
 80053b8:	602b      	str	r3, [r5, #0]
 80053ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80053be:	bf18      	it	ne
 80053c0:	b236      	sxthne	r6, r6
 80053c2:	e7ef      	b.n	80053a4 <_printf_i+0xbc>
 80053c4:	682b      	ldr	r3, [r5, #0]
 80053c6:	6820      	ldr	r0, [r4, #0]
 80053c8:	1d19      	adds	r1, r3, #4
 80053ca:	6029      	str	r1, [r5, #0]
 80053cc:	0601      	lsls	r1, r0, #24
 80053ce:	d501      	bpl.n	80053d4 <_printf_i+0xec>
 80053d0:	681e      	ldr	r6, [r3, #0]
 80053d2:	e002      	b.n	80053da <_printf_i+0xf2>
 80053d4:	0646      	lsls	r6, r0, #25
 80053d6:	d5fb      	bpl.n	80053d0 <_printf_i+0xe8>
 80053d8:	881e      	ldrh	r6, [r3, #0]
 80053da:	4854      	ldr	r0, [pc, #336]	; (800552c <_printf_i+0x244>)
 80053dc:	2f6f      	cmp	r7, #111	; 0x6f
 80053de:	bf0c      	ite	eq
 80053e0:	2308      	moveq	r3, #8
 80053e2:	230a      	movne	r3, #10
 80053e4:	2100      	movs	r1, #0
 80053e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053ea:	6865      	ldr	r5, [r4, #4]
 80053ec:	60a5      	str	r5, [r4, #8]
 80053ee:	2d00      	cmp	r5, #0
 80053f0:	bfa2      	ittt	ge
 80053f2:	6821      	ldrge	r1, [r4, #0]
 80053f4:	f021 0104 	bicge.w	r1, r1, #4
 80053f8:	6021      	strge	r1, [r4, #0]
 80053fa:	b90e      	cbnz	r6, 8005400 <_printf_i+0x118>
 80053fc:	2d00      	cmp	r5, #0
 80053fe:	d04d      	beq.n	800549c <_printf_i+0x1b4>
 8005400:	4615      	mov	r5, r2
 8005402:	fbb6 f1f3 	udiv	r1, r6, r3
 8005406:	fb03 6711 	mls	r7, r3, r1, r6
 800540a:	5dc7      	ldrb	r7, [r0, r7]
 800540c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005410:	4637      	mov	r7, r6
 8005412:	42bb      	cmp	r3, r7
 8005414:	460e      	mov	r6, r1
 8005416:	d9f4      	bls.n	8005402 <_printf_i+0x11a>
 8005418:	2b08      	cmp	r3, #8
 800541a:	d10b      	bne.n	8005434 <_printf_i+0x14c>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	07de      	lsls	r6, r3, #31
 8005420:	d508      	bpl.n	8005434 <_printf_i+0x14c>
 8005422:	6923      	ldr	r3, [r4, #16]
 8005424:	6861      	ldr	r1, [r4, #4]
 8005426:	4299      	cmp	r1, r3
 8005428:	bfde      	ittt	le
 800542a:	2330      	movle	r3, #48	; 0x30
 800542c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005430:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005434:	1b52      	subs	r2, r2, r5
 8005436:	6122      	str	r2, [r4, #16]
 8005438:	f8cd a000 	str.w	sl, [sp]
 800543c:	464b      	mov	r3, r9
 800543e:	aa03      	add	r2, sp, #12
 8005440:	4621      	mov	r1, r4
 8005442:	4640      	mov	r0, r8
 8005444:	f7ff fee2 	bl	800520c <_printf_common>
 8005448:	3001      	adds	r0, #1
 800544a:	d14c      	bne.n	80054e6 <_printf_i+0x1fe>
 800544c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005450:	b004      	add	sp, #16
 8005452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005456:	4835      	ldr	r0, [pc, #212]	; (800552c <_printf_i+0x244>)
 8005458:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800545c:	6829      	ldr	r1, [r5, #0]
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	f851 6b04 	ldr.w	r6, [r1], #4
 8005464:	6029      	str	r1, [r5, #0]
 8005466:	061d      	lsls	r5, r3, #24
 8005468:	d514      	bpl.n	8005494 <_printf_i+0x1ac>
 800546a:	07df      	lsls	r7, r3, #31
 800546c:	bf44      	itt	mi
 800546e:	f043 0320 	orrmi.w	r3, r3, #32
 8005472:	6023      	strmi	r3, [r4, #0]
 8005474:	b91e      	cbnz	r6, 800547e <_printf_i+0x196>
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	f023 0320 	bic.w	r3, r3, #32
 800547c:	6023      	str	r3, [r4, #0]
 800547e:	2310      	movs	r3, #16
 8005480:	e7b0      	b.n	80053e4 <_printf_i+0xfc>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	f043 0320 	orr.w	r3, r3, #32
 8005488:	6023      	str	r3, [r4, #0]
 800548a:	2378      	movs	r3, #120	; 0x78
 800548c:	4828      	ldr	r0, [pc, #160]	; (8005530 <_printf_i+0x248>)
 800548e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005492:	e7e3      	b.n	800545c <_printf_i+0x174>
 8005494:	0659      	lsls	r1, r3, #25
 8005496:	bf48      	it	mi
 8005498:	b2b6      	uxthmi	r6, r6
 800549a:	e7e6      	b.n	800546a <_printf_i+0x182>
 800549c:	4615      	mov	r5, r2
 800549e:	e7bb      	b.n	8005418 <_printf_i+0x130>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	6826      	ldr	r6, [r4, #0]
 80054a4:	6961      	ldr	r1, [r4, #20]
 80054a6:	1d18      	adds	r0, r3, #4
 80054a8:	6028      	str	r0, [r5, #0]
 80054aa:	0635      	lsls	r5, r6, #24
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	d501      	bpl.n	80054b4 <_printf_i+0x1cc>
 80054b0:	6019      	str	r1, [r3, #0]
 80054b2:	e002      	b.n	80054ba <_printf_i+0x1d2>
 80054b4:	0670      	lsls	r0, r6, #25
 80054b6:	d5fb      	bpl.n	80054b0 <_printf_i+0x1c8>
 80054b8:	8019      	strh	r1, [r3, #0]
 80054ba:	2300      	movs	r3, #0
 80054bc:	6123      	str	r3, [r4, #16]
 80054be:	4615      	mov	r5, r2
 80054c0:	e7ba      	b.n	8005438 <_printf_i+0x150>
 80054c2:	682b      	ldr	r3, [r5, #0]
 80054c4:	1d1a      	adds	r2, r3, #4
 80054c6:	602a      	str	r2, [r5, #0]
 80054c8:	681d      	ldr	r5, [r3, #0]
 80054ca:	6862      	ldr	r2, [r4, #4]
 80054cc:	2100      	movs	r1, #0
 80054ce:	4628      	mov	r0, r5
 80054d0:	f7fa fe96 	bl	8000200 <memchr>
 80054d4:	b108      	cbz	r0, 80054da <_printf_i+0x1f2>
 80054d6:	1b40      	subs	r0, r0, r5
 80054d8:	6060      	str	r0, [r4, #4]
 80054da:	6863      	ldr	r3, [r4, #4]
 80054dc:	6123      	str	r3, [r4, #16]
 80054de:	2300      	movs	r3, #0
 80054e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054e4:	e7a8      	b.n	8005438 <_printf_i+0x150>
 80054e6:	6923      	ldr	r3, [r4, #16]
 80054e8:	462a      	mov	r2, r5
 80054ea:	4649      	mov	r1, r9
 80054ec:	4640      	mov	r0, r8
 80054ee:	47d0      	blx	sl
 80054f0:	3001      	adds	r0, #1
 80054f2:	d0ab      	beq.n	800544c <_printf_i+0x164>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	079b      	lsls	r3, r3, #30
 80054f8:	d413      	bmi.n	8005522 <_printf_i+0x23a>
 80054fa:	68e0      	ldr	r0, [r4, #12]
 80054fc:	9b03      	ldr	r3, [sp, #12]
 80054fe:	4298      	cmp	r0, r3
 8005500:	bfb8      	it	lt
 8005502:	4618      	movlt	r0, r3
 8005504:	e7a4      	b.n	8005450 <_printf_i+0x168>
 8005506:	2301      	movs	r3, #1
 8005508:	4632      	mov	r2, r6
 800550a:	4649      	mov	r1, r9
 800550c:	4640      	mov	r0, r8
 800550e:	47d0      	blx	sl
 8005510:	3001      	adds	r0, #1
 8005512:	d09b      	beq.n	800544c <_printf_i+0x164>
 8005514:	3501      	adds	r5, #1
 8005516:	68e3      	ldr	r3, [r4, #12]
 8005518:	9903      	ldr	r1, [sp, #12]
 800551a:	1a5b      	subs	r3, r3, r1
 800551c:	42ab      	cmp	r3, r5
 800551e:	dcf2      	bgt.n	8005506 <_printf_i+0x21e>
 8005520:	e7eb      	b.n	80054fa <_printf_i+0x212>
 8005522:	2500      	movs	r5, #0
 8005524:	f104 0619 	add.w	r6, r4, #25
 8005528:	e7f5      	b.n	8005516 <_printf_i+0x22e>
 800552a:	bf00      	nop
 800552c:	08005aad 	.word	0x08005aad
 8005530:	08005abe 	.word	0x08005abe

08005534 <_sbrk_r>:
 8005534:	b538      	push	{r3, r4, r5, lr}
 8005536:	4d06      	ldr	r5, [pc, #24]	; (8005550 <_sbrk_r+0x1c>)
 8005538:	2300      	movs	r3, #0
 800553a:	4604      	mov	r4, r0
 800553c:	4608      	mov	r0, r1
 800553e:	602b      	str	r3, [r5, #0]
 8005540:	f7fb fc90 	bl	8000e64 <_sbrk>
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	d102      	bne.n	800554e <_sbrk_r+0x1a>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	b103      	cbz	r3, 800554e <_sbrk_r+0x1a>
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	bd38      	pop	{r3, r4, r5, pc}
 8005550:	2000012c 	.word	0x2000012c

08005554 <__sread>:
 8005554:	b510      	push	{r4, lr}
 8005556:	460c      	mov	r4, r1
 8005558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800555c:	f000 f900 	bl	8005760 <_read_r>
 8005560:	2800      	cmp	r0, #0
 8005562:	bfab      	itete	ge
 8005564:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005566:	89a3      	ldrhlt	r3, [r4, #12]
 8005568:	181b      	addge	r3, r3, r0
 800556a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800556e:	bfac      	ite	ge
 8005570:	6563      	strge	r3, [r4, #84]	; 0x54
 8005572:	81a3      	strhlt	r3, [r4, #12]
 8005574:	bd10      	pop	{r4, pc}

08005576 <__swrite>:
 8005576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800557a:	461f      	mov	r7, r3
 800557c:	898b      	ldrh	r3, [r1, #12]
 800557e:	05db      	lsls	r3, r3, #23
 8005580:	4605      	mov	r5, r0
 8005582:	460c      	mov	r4, r1
 8005584:	4616      	mov	r6, r2
 8005586:	d505      	bpl.n	8005594 <__swrite+0x1e>
 8005588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800558c:	2302      	movs	r3, #2
 800558e:	2200      	movs	r2, #0
 8005590:	f000 f870 	bl	8005674 <_lseek_r>
 8005594:	89a3      	ldrh	r3, [r4, #12]
 8005596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800559a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800559e:	81a3      	strh	r3, [r4, #12]
 80055a0:	4632      	mov	r2, r6
 80055a2:	463b      	mov	r3, r7
 80055a4:	4628      	mov	r0, r5
 80055a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055aa:	f000 b817 	b.w	80055dc <_write_r>

080055ae <__sseek>:
 80055ae:	b510      	push	{r4, lr}
 80055b0:	460c      	mov	r4, r1
 80055b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055b6:	f000 f85d 	bl	8005674 <_lseek_r>
 80055ba:	1c43      	adds	r3, r0, #1
 80055bc:	89a3      	ldrh	r3, [r4, #12]
 80055be:	bf15      	itete	ne
 80055c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80055c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80055c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80055ca:	81a3      	strheq	r3, [r4, #12]
 80055cc:	bf18      	it	ne
 80055ce:	81a3      	strhne	r3, [r4, #12]
 80055d0:	bd10      	pop	{r4, pc}

080055d2 <__sclose>:
 80055d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d6:	f000 b81b 	b.w	8005610 <_close_r>
	...

080055dc <_write_r>:
 80055dc:	b538      	push	{r3, r4, r5, lr}
 80055de:	4d07      	ldr	r5, [pc, #28]	; (80055fc <_write_r+0x20>)
 80055e0:	4604      	mov	r4, r0
 80055e2:	4608      	mov	r0, r1
 80055e4:	4611      	mov	r1, r2
 80055e6:	2200      	movs	r2, #0
 80055e8:	602a      	str	r2, [r5, #0]
 80055ea:	461a      	mov	r2, r3
 80055ec:	f7fb fbe9 	bl	8000dc2 <_write>
 80055f0:	1c43      	adds	r3, r0, #1
 80055f2:	d102      	bne.n	80055fa <_write_r+0x1e>
 80055f4:	682b      	ldr	r3, [r5, #0]
 80055f6:	b103      	cbz	r3, 80055fa <_write_r+0x1e>
 80055f8:	6023      	str	r3, [r4, #0]
 80055fa:	bd38      	pop	{r3, r4, r5, pc}
 80055fc:	2000012c 	.word	0x2000012c

08005600 <abort>:
 8005600:	b508      	push	{r3, lr}
 8005602:	2006      	movs	r0, #6
 8005604:	f000 f8e6 	bl	80057d4 <raise>
 8005608:	2001      	movs	r0, #1
 800560a:	f7fb fbb3 	bl	8000d74 <_exit>
	...

08005610 <_close_r>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	4d06      	ldr	r5, [pc, #24]	; (800562c <_close_r+0x1c>)
 8005614:	2300      	movs	r3, #0
 8005616:	4604      	mov	r4, r0
 8005618:	4608      	mov	r0, r1
 800561a:	602b      	str	r3, [r5, #0]
 800561c:	f7fb fbed 	bl	8000dfa <_close>
 8005620:	1c43      	adds	r3, r0, #1
 8005622:	d102      	bne.n	800562a <_close_r+0x1a>
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	b103      	cbz	r3, 800562a <_close_r+0x1a>
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	bd38      	pop	{r3, r4, r5, pc}
 800562c:	2000012c 	.word	0x2000012c

08005630 <_fstat_r>:
 8005630:	b538      	push	{r3, r4, r5, lr}
 8005632:	4d07      	ldr	r5, [pc, #28]	; (8005650 <_fstat_r+0x20>)
 8005634:	2300      	movs	r3, #0
 8005636:	4604      	mov	r4, r0
 8005638:	4608      	mov	r0, r1
 800563a:	4611      	mov	r1, r2
 800563c:	602b      	str	r3, [r5, #0]
 800563e:	f7fb fbe8 	bl	8000e12 <_fstat>
 8005642:	1c43      	adds	r3, r0, #1
 8005644:	d102      	bne.n	800564c <_fstat_r+0x1c>
 8005646:	682b      	ldr	r3, [r5, #0]
 8005648:	b103      	cbz	r3, 800564c <_fstat_r+0x1c>
 800564a:	6023      	str	r3, [r4, #0]
 800564c:	bd38      	pop	{r3, r4, r5, pc}
 800564e:	bf00      	nop
 8005650:	2000012c 	.word	0x2000012c

08005654 <_isatty_r>:
 8005654:	b538      	push	{r3, r4, r5, lr}
 8005656:	4d06      	ldr	r5, [pc, #24]	; (8005670 <_isatty_r+0x1c>)
 8005658:	2300      	movs	r3, #0
 800565a:	4604      	mov	r4, r0
 800565c:	4608      	mov	r0, r1
 800565e:	602b      	str	r3, [r5, #0]
 8005660:	f7fb fbe7 	bl	8000e32 <_isatty>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	d102      	bne.n	800566e <_isatty_r+0x1a>
 8005668:	682b      	ldr	r3, [r5, #0]
 800566a:	b103      	cbz	r3, 800566e <_isatty_r+0x1a>
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	bd38      	pop	{r3, r4, r5, pc}
 8005670:	2000012c 	.word	0x2000012c

08005674 <_lseek_r>:
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	4d07      	ldr	r5, [pc, #28]	; (8005694 <_lseek_r+0x20>)
 8005678:	4604      	mov	r4, r0
 800567a:	4608      	mov	r0, r1
 800567c:	4611      	mov	r1, r2
 800567e:	2200      	movs	r2, #0
 8005680:	602a      	str	r2, [r5, #0]
 8005682:	461a      	mov	r2, r3
 8005684:	f7fb fbe0 	bl	8000e48 <_lseek>
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	d102      	bne.n	8005692 <_lseek_r+0x1e>
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	b103      	cbz	r3, 8005692 <_lseek_r+0x1e>
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	2000012c 	.word	0x2000012c

08005698 <memcpy>:
 8005698:	440a      	add	r2, r1
 800569a:	4291      	cmp	r1, r2
 800569c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80056a0:	d100      	bne.n	80056a4 <memcpy+0xc>
 80056a2:	4770      	bx	lr
 80056a4:	b510      	push	{r4, lr}
 80056a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056ae:	4291      	cmp	r1, r2
 80056b0:	d1f9      	bne.n	80056a6 <memcpy+0xe>
 80056b2:	bd10      	pop	{r4, pc}

080056b4 <memmove>:
 80056b4:	4288      	cmp	r0, r1
 80056b6:	b510      	push	{r4, lr}
 80056b8:	eb01 0402 	add.w	r4, r1, r2
 80056bc:	d902      	bls.n	80056c4 <memmove+0x10>
 80056be:	4284      	cmp	r4, r0
 80056c0:	4623      	mov	r3, r4
 80056c2:	d807      	bhi.n	80056d4 <memmove+0x20>
 80056c4:	1e43      	subs	r3, r0, #1
 80056c6:	42a1      	cmp	r1, r4
 80056c8:	d008      	beq.n	80056dc <memmove+0x28>
 80056ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80056d2:	e7f8      	b.n	80056c6 <memmove+0x12>
 80056d4:	4402      	add	r2, r0
 80056d6:	4601      	mov	r1, r0
 80056d8:	428a      	cmp	r2, r1
 80056da:	d100      	bne.n	80056de <memmove+0x2a>
 80056dc:	bd10      	pop	{r4, pc}
 80056de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80056e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80056e6:	e7f7      	b.n	80056d8 <memmove+0x24>

080056e8 <__malloc_lock>:
 80056e8:	4801      	ldr	r0, [pc, #4]	; (80056f0 <__malloc_lock+0x8>)
 80056ea:	f7ff b989 	b.w	8004a00 <__retarget_lock_acquire_recursive>
 80056ee:	bf00      	nop
 80056f0:	20000120 	.word	0x20000120

080056f4 <__malloc_unlock>:
 80056f4:	4801      	ldr	r0, [pc, #4]	; (80056fc <__malloc_unlock+0x8>)
 80056f6:	f7ff b984 	b.w	8004a02 <__retarget_lock_release_recursive>
 80056fa:	bf00      	nop
 80056fc:	20000120 	.word	0x20000120

08005700 <_realloc_r>:
 8005700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005704:	4680      	mov	r8, r0
 8005706:	4614      	mov	r4, r2
 8005708:	460e      	mov	r6, r1
 800570a:	b921      	cbnz	r1, 8005716 <_realloc_r+0x16>
 800570c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005710:	4611      	mov	r1, r2
 8005712:	f7ff ba51 	b.w	8004bb8 <_malloc_r>
 8005716:	b92a      	cbnz	r2, 8005724 <_realloc_r+0x24>
 8005718:	f7ff f9e2 	bl	8004ae0 <_free_r>
 800571c:	4625      	mov	r5, r4
 800571e:	4628      	mov	r0, r5
 8005720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005724:	f000 f872 	bl	800580c <_malloc_usable_size_r>
 8005728:	4284      	cmp	r4, r0
 800572a:	4607      	mov	r7, r0
 800572c:	d802      	bhi.n	8005734 <_realloc_r+0x34>
 800572e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005732:	d812      	bhi.n	800575a <_realloc_r+0x5a>
 8005734:	4621      	mov	r1, r4
 8005736:	4640      	mov	r0, r8
 8005738:	f7ff fa3e 	bl	8004bb8 <_malloc_r>
 800573c:	4605      	mov	r5, r0
 800573e:	2800      	cmp	r0, #0
 8005740:	d0ed      	beq.n	800571e <_realloc_r+0x1e>
 8005742:	42bc      	cmp	r4, r7
 8005744:	4622      	mov	r2, r4
 8005746:	4631      	mov	r1, r6
 8005748:	bf28      	it	cs
 800574a:	463a      	movcs	r2, r7
 800574c:	f7ff ffa4 	bl	8005698 <memcpy>
 8005750:	4631      	mov	r1, r6
 8005752:	4640      	mov	r0, r8
 8005754:	f7ff f9c4 	bl	8004ae0 <_free_r>
 8005758:	e7e1      	b.n	800571e <_realloc_r+0x1e>
 800575a:	4635      	mov	r5, r6
 800575c:	e7df      	b.n	800571e <_realloc_r+0x1e>
	...

08005760 <_read_r>:
 8005760:	b538      	push	{r3, r4, r5, lr}
 8005762:	4d07      	ldr	r5, [pc, #28]	; (8005780 <_read_r+0x20>)
 8005764:	4604      	mov	r4, r0
 8005766:	4608      	mov	r0, r1
 8005768:	4611      	mov	r1, r2
 800576a:	2200      	movs	r2, #0
 800576c:	602a      	str	r2, [r5, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	f7fb fb0a 	bl	8000d88 <_read>
 8005774:	1c43      	adds	r3, r0, #1
 8005776:	d102      	bne.n	800577e <_read_r+0x1e>
 8005778:	682b      	ldr	r3, [r5, #0]
 800577a:	b103      	cbz	r3, 800577e <_read_r+0x1e>
 800577c:	6023      	str	r3, [r4, #0]
 800577e:	bd38      	pop	{r3, r4, r5, pc}
 8005780:	2000012c 	.word	0x2000012c

08005784 <_raise_r>:
 8005784:	291f      	cmp	r1, #31
 8005786:	b538      	push	{r3, r4, r5, lr}
 8005788:	4604      	mov	r4, r0
 800578a:	460d      	mov	r5, r1
 800578c:	d904      	bls.n	8005798 <_raise_r+0x14>
 800578e:	2316      	movs	r3, #22
 8005790:	6003      	str	r3, [r0, #0]
 8005792:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800579a:	b112      	cbz	r2, 80057a2 <_raise_r+0x1e>
 800579c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80057a0:	b94b      	cbnz	r3, 80057b6 <_raise_r+0x32>
 80057a2:	4620      	mov	r0, r4
 80057a4:	f000 f830 	bl	8005808 <_getpid_r>
 80057a8:	462a      	mov	r2, r5
 80057aa:	4601      	mov	r1, r0
 80057ac:	4620      	mov	r0, r4
 80057ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057b2:	f000 b817 	b.w	80057e4 <_kill_r>
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d00a      	beq.n	80057d0 <_raise_r+0x4c>
 80057ba:	1c59      	adds	r1, r3, #1
 80057bc:	d103      	bne.n	80057c6 <_raise_r+0x42>
 80057be:	2316      	movs	r3, #22
 80057c0:	6003      	str	r3, [r0, #0]
 80057c2:	2001      	movs	r0, #1
 80057c4:	e7e7      	b.n	8005796 <_raise_r+0x12>
 80057c6:	2400      	movs	r4, #0
 80057c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80057cc:	4628      	mov	r0, r5
 80057ce:	4798      	blx	r3
 80057d0:	2000      	movs	r0, #0
 80057d2:	e7e0      	b.n	8005796 <_raise_r+0x12>

080057d4 <raise>:
 80057d4:	4b02      	ldr	r3, [pc, #8]	; (80057e0 <raise+0xc>)
 80057d6:	4601      	mov	r1, r0
 80057d8:	6818      	ldr	r0, [r3, #0]
 80057da:	f7ff bfd3 	b.w	8005784 <_raise_r>
 80057de:	bf00      	nop
 80057e0:	2000000c 	.word	0x2000000c

080057e4 <_kill_r>:
 80057e4:	b538      	push	{r3, r4, r5, lr}
 80057e6:	4d07      	ldr	r5, [pc, #28]	; (8005804 <_kill_r+0x20>)
 80057e8:	2300      	movs	r3, #0
 80057ea:	4604      	mov	r4, r0
 80057ec:	4608      	mov	r0, r1
 80057ee:	4611      	mov	r1, r2
 80057f0:	602b      	str	r3, [r5, #0]
 80057f2:	f7fb faaf 	bl	8000d54 <_kill>
 80057f6:	1c43      	adds	r3, r0, #1
 80057f8:	d102      	bne.n	8005800 <_kill_r+0x1c>
 80057fa:	682b      	ldr	r3, [r5, #0]
 80057fc:	b103      	cbz	r3, 8005800 <_kill_r+0x1c>
 80057fe:	6023      	str	r3, [r4, #0]
 8005800:	bd38      	pop	{r3, r4, r5, pc}
 8005802:	bf00      	nop
 8005804:	2000012c 	.word	0x2000012c

08005808 <_getpid_r>:
 8005808:	f7fb ba9c 	b.w	8000d44 <_getpid>

0800580c <_malloc_usable_size_r>:
 800580c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005810:	1f18      	subs	r0, r3, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	bfbc      	itt	lt
 8005816:	580b      	ldrlt	r3, [r1, r0]
 8005818:	18c0      	addlt	r0, r0, r3
 800581a:	4770      	bx	lr

0800581c <_init>:
 800581c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581e:	bf00      	nop
 8005820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005822:	bc08      	pop	{r3}
 8005824:	469e      	mov	lr, r3
 8005826:	4770      	bx	lr

08005828 <_fini>:
 8005828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800582a:	bf00      	nop
 800582c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800582e:	bc08      	pop	{r3}
 8005830:	469e      	mov	lr, r3
 8005832:	4770      	bx	lr
