140 curren ave Basic Computer Organization and Design

Te: AR<PC
Ty IR@M[AR] PC<—PC +1
Tz Dy..., Dye Decode IR(I2-14), AR —IR(0-11), I< IR(5)

Since only AR is connected to the address inputs of memory, it is neces-
sary to transfer the address from PC to AR during the clock transition associ-
ated with timing signal To. The instruction read from memory is then placed
in the instruction register IR with the clock transition associated with timing

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Figure 5-8 Register transfersfor the fetch phase.
