# HW SYN LAB

[![GitHub license](https://img.shields.io/badge/license-MIT-blue.svg)](https://raw.githubusercontent.com/pepper99/competitive-programming/main/LICENSE)

Collection of Verilog codes for 6 lab assignments in 2021/1 2110363 Hardware Synthesis Laboratory Course.
Tested with Xilinx Vivado 2021.1 on [Basys 3 Artix-7 FPGA Board](https://www.xilinx.com/products/boards-and-kits/1-54wqge.html).
