

================================================================
== Vitis HLS Report for 'resizeNNBilinear_9_1080_1920_1_640_640_2_2_s'
================================================================
* Date:           Mon Nov 16 16:18:49 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.817 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2090405|  2090405| 20.904 ms | 20.904 ms |  2090405|  2090405|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_xfUDivResize_fu_560                     |xfUDivResize                     |        0|        0|   0 ns   |   0 ns   |    0|    0|   none   |
        |grp_scaleCompute_17_42_20_48_16_2_s_fu_581  |scaleCompute_17_42_20_48_16_2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_331_1_VITIS_LOOP_336_2  |     3840|     3840|         2|          1|          1|  3840|    yes   |
        |- VITIS_LOOP_381_4                   |  2086561|  2086561|      1932|          -|          -|  1080|    no    |
        | + VITIS_LOOP_388_5                  |     1927|     1927|         9|          1|          1|  1920|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    10|       -|       -|    -|
|Expression       |        -|     -|       0|    1769|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|       0|     161|    -|
|Memory           |        9|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     521|    -|
|Register         |        -|     -|    1125|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        9|    20|    1125|    2611|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |    ~0   |  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |grp_scaleCompute_17_42_20_48_16_2_s_fu_581  |scaleCompute_17_42_20_48_16_2_s  |        0|   4|  0|  145|    0|
    |grp_xfUDivResize_fu_560                     |xfUDivResize                     |        0|   6|  0|   16|    0|
    +--------------------------------------------+---------------------------------+---------+----+---+-----+-----+
    |Total                                       |                                 |        0|  10|  0|  161|    0|
    +--------------------------------------------+---------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_12ns_22s_23_4_1_U24  |mac_muladd_10s_12ns_22s_23_4_1  | i0 * i1 + i2 |
    |mac_muladd_10s_12ns_22s_23_4_1_U25  |mac_muladd_10s_12ns_22s_23_4_1  | i0 * i1 + i2 |
    |mac_muladd_10s_12ns_22s_23_4_1_U26  |mac_muladd_10s_12ns_22s_23_4_1  | i0 * i1 + i2 |
    |mac_muladd_9s_12ns_21s_22_4_1_U21   |mac_muladd_9s_12ns_21s_22_4_1   | i0 + i1 * i2 |
    |mac_muladd_9s_12ns_21s_22_4_1_U22   |mac_muladd_9s_12ns_21s_22_4_1   | i0 + i1 * i2 |
    |mac_muladd_9s_12ns_21s_22_4_1_U23   |mac_muladd_9s_12ns_21s_22_4_1   | i0 + i1 * i2 |
    |mul_mul_12ns_12ns_22_4_1_U17        |mul_mul_12ns_12ns_22_4_1        |    i0 * i1   |
    |mul_mul_9s_12ns_21_4_1_U18          |mul_mul_9s_12ns_21_4_1          |    i0 * i1   |
    |mul_mul_9s_12ns_21_4_1_U19          |mul_mul_9s_12ns_21_4_1          |    i0 * i1   |
    |mul_mul_9s_12ns_21_4_1_U20          |mul_mul_9s_12ns_21_4_1          |    i0 * i1   |
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------+----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                             Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_V_0_0_U  |resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0  |        3|  0|   0|    0|  1920|   24|     1|        46080|
    |line_buffer_V_1_0_U  |resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0  |        3|  0|   0|    0|  1920|   24|     1|        46080|
    |line_buffer_V_2_0_U  |resizeNNBilinear_9_1080_1920_1_640_640_2_2_s_line_buffer_V_0_0  |        3|  0|   0|    0|  1920|   24|     1|        46080|
    +---------------------+----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                |        9|  0|   0|    0|  5760|   72|     3|       138240|
    +---------------------+----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1192_2_fu_1464_p2            |     +    |   0|  0|  31|          24|          24|
    |add_ln1192_5_fu_1534_p2            |     +    |   0|  0|  31|          24|          24|
    |add_ln1192_8_fu_1604_p2            |     +    |   0|  0|  31|          24|          24|
    |add_ln1350_1_fu_1163_p2            |     +    |   0|  0|  16|           9|           9|
    |add_ln1350_2_fu_1250_p2            |     +    |   0|  0|  16|           9|           9|
    |add_ln1350_3_fu_1264_p2            |     +    |   0|  0|  16|           9|           9|
    |add_ln1350_4_fu_1348_p2            |     +    |   0|  0|  16|           9|           9|
    |add_ln1350_5_fu_1362_p2            |     +    |   0|  0|  16|           9|           9|
    |add_ln1350_fu_1149_p2              |     +    |   0|  0|  16|           9|           9|
    |add_ln331_1_fu_635_p2              |     +    |   0|  0|   9|           1|           2|
    |add_ln331_fu_615_p2                |     +    |   0|  0|  19|          12|           1|
    |add_ln336_fu_653_p2                |     +    |   0|  0|  18|          11|           1|
    |add_ln388_fu_817_p2                |     +    |   0|  0|  18|          11|           1|
    |add_ln510_fu_1702_p2               |     +    |   0|  0|  39|          32|           1|
    |add_ln695_1_fu_1568_p2             |     +    |   0|  0|  15|           1|           8|
    |add_ln695_2_fu_1638_p2             |     +    |   0|  0|  15|           1|           8|
    |add_ln695_3_fu_832_p2              |     +    |   0|  0|  24|           1|          17|
    |add_ln695_fu_1498_p2               |     +    |   0|  0|  15|           1|           8|
    |first_row_index_fu_1732_p2         |     +    |   0|  0|  39|          32|           1|
    |i_2_fu_704_p2                      |     +    |   0|  0|  18|          11|           1|
    |idx_nxt_fu_1057_p2                 |     +    |   0|  0|  18|          11|          11|
    |op2_assign_1_fu_778_p2             |     +    |   0|  0|  39|           3|          32|
    |op2_assign_fu_760_p2               |     +    |   0|  0|  39|           2|          32|
    |read_rows_count_1_fu_1752_p2       |     +    |   0|  0|  39|          32|           1|
    |ret_V_fu_727_p2                    |     +    |   0|  0|  50|          43|          43|
    |sub_ln1351_1_fu_1183_p2            |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_2_fu_1189_p2            |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_3_fu_1278_p2            |     -    |   0|  0|  17|          10|          10|
    |sub_ln1351_4_fu_1284_p2            |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_5_fu_1290_p2            |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_6_fu_1376_p2            |     -    |   0|  0|  17|          10|          10|
    |sub_ln1351_7_fu_1382_p2            |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_8_fu_1388_p2            |     -    |   0|  0|  16|           9|           9|
    |sub_ln1351_fu_1177_p2              |     -    |   0|  0|  17|          10|          10|
    |sub_ln397_fu_1041_p2               |     -    |   0|  0|  31|          24|          24|
    |sub_ln728_fu_960_p2                |     -    |   0|  0|  31|          24|          24|
    |sub_ln851_fu_784_p2                |     -    |   0|  0|  29|           1|          22|
    |and_ln486_1_fu_931_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln486_fu_909_p2                |    and   |   0|  0|   2|           1|           1|
    |and_ln508_fu_1686_p2               |    and   |   0|  0|   2|           1|           1|
    |and_ln886_fu_1765_p2               |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state17_pp1_stage0_iter8  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |   0|  0|   2|           1|           1|
    |ap_condition_168                   |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1691                  |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1698                  |    and   |   0|  0|   2|           1|           1|
    |ap_condition_91                    |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op364_write_state17   |    and   |   0|  0|   2|           1|           1|
    |cmp282_fu_766_p2                   |   icmp   |   0|  0|  20|          32|          10|
    |cmp286_fu_772_p2                   |   icmp   |   0|  0|  20|          32|          11|
    |cmp84_fu_754_p2                    |   icmp   |   0|  0|  20|          32|          11|
    |icmp_ln1494_1_fu_973_p2            |   icmp   |   0|  0|  24|          42|          33|
    |icmp_ln1494_fu_748_p2              |   icmp   |   0|  0|  24|          42|          33|
    |icmp_ln331_fu_609_p2               |   icmp   |   0|  0|  13|          12|          10|
    |icmp_ln336_fu_621_p2               |   icmp   |   0|  0|  13|          11|           9|
    |icmp_ln381_fu_698_p2               |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln388_fu_811_p2               |   icmp   |   0|  0|  13|          11|           9|
    |icmp_ln488_fu_925_p2               |   icmp   |   0|  0|  13|          11|          10|
    |icmp_ln521_fu_1738_p2              |   icmp   |   0|  0|  20|          32|           2|
    |icmp_ln851_1_fu_1562_p2            |   icmp   |   0|  0|  13|          10|           1|
    |icmp_ln851_2_fu_1632_p2            |   icmp   |   0|  0|  13|          10|           1|
    |icmp_ln851_3_fu_789_p2             |   icmp   |   0|  0|  20|          22|          22|
    |icmp_ln851_fu_1492_p2              |   icmp   |   0|  0|  13|          10|           1|
    |icmp_ln874_1_fu_1691_p2            |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln874_2_fu_904_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln874_3_fu_914_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln874_fu_1681_p2              |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln886_1_fu_1727_p2            |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln886_fu_856_p2               |   icmp   |   0|  0|  20|          32|          32|
    |not_cmp_i_i175_fu_1047_p2          |   icmp   |   0|  0|  13|          11|           9|
    |ap_block_pp1_stage0_01001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |or_ln255_fu_995_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln486_fu_919_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln508_fu_1696_p2                |    or    |   0|  0|   2|           1|           1|
    |first_row_index_2_fu_1744_p3       |  select  |   0|  0|  32|           1|           1|
    |first_row_index_3_fu_1778_p3       |  select  |   0|  0|  32|           1|          32|
    |first_row_index_4_fu_1785_p3       |  select  |   0|  0|  32|           1|          32|
    |nextYScale_V_fu_845_p3             |  select  |   0|  0|  17|           1|          17|
    |output_rows_count_1_fu_1716_p3     |  select  |   0|  0|  32|           1|          32|
    |p_Val2_2_fu_794_p3                 |  select  |   0|  0|  33|           1|          33|
    |p_Val2_3_fu_1001_p3                |  select  |   0|  0|  33|           1|          33|
    |p_Val2_4_fu_1111_p3                |  select  |   0|  0|  24|           1|          24|
    |p_Val2_s_fu_1118_p3                |  select  |   0|  0|  24|           1|          24|
    |read_rows_count_2_fu_1770_p3       |  select  |   0|  0|  32|           1|          32|
    |sel_tmp1_fu_1758_p3                |  select  |   0|  0|  32|           1|          32|
    |select_ln1495_fu_804_p3            |  select  |   0|  0|  24|           1|           1|
    |select_ln255_fu_987_p3             |  select  |   0|  0|  31|           1|           1|
    |select_ln331_1_fu_641_p3           |  select  |   0|  0|   2|           1|           2|
    |select_ln331_fu_627_p3             |  select  |   0|  0|  11|           1|           1|
    |select_ln508_fu_1708_p3            |  select  |   0|  0|  32|           1|          32|
    |select_ln850_1_fu_1574_p3          |  select  |   0|  0|   8|           1|           8|
    |select_ln850_2_fu_1644_p3          |  select  |   0|  0|   8|           1|           8|
    |select_ln850_3_fu_838_p3           |  select  |   0|  0|  17|           1|          17|
    |select_ln850_6_fu_1512_p3          |  select  |   0|  0|   8|           1|           8|
    |select_ln850_7_fu_1582_p3          |  select  |   0|  0|   8|           1|           8|
    |select_ln850_8_fu_1652_p3          |  select  |   0|  0|   8|           1|           8|
    |select_ln850_fu_1504_p3            |  select  |   0|  0|   8|           1|           8|
    |tmp_V_5_fu_880_p3                  |  select  |   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1769|        1035|        1242|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                             |  47|         10|    1|         10|
    |ap_done                                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                               |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter8                               |   9|          2|    1|          2|
    |ap_phi_mux_P0Buf_0_V_4_phi_fu_471_p12                 |  21|          4|   24|         96|
    |ap_phi_mux_P0Buf_1_V_4_phi_fu_540_p12                 |  21|          4|   24|         96|
    |ap_phi_mux_P0Buf_V_0_0_phi_fu_517_p12                 |  21|          4|   24|         96|
    |ap_phi_mux_P0Buf_V_1_0_phi_fu_494_p12                 |  21|          4|   24|         96|
    |ap_phi_mux_i_phi_fu_374_p4                            |   9|          2|    2|          4|
    |ap_phi_mux_j_1_phi_fu_443_p4                          |   9|          2|   11|         22|
    |ap_phi_reg_pp1_iter1_flag_write_reg_451               |   9|          2|    1|          2|
    |ap_phi_reg_pp1_iter2_flag_write_reg_451               |   9|          2|    1|          2|
    |first_row_index_5_reg_403                             |   9|          2|   32|         64|
    |grp_scaleCompute_17_42_20_48_16_2_s_fu_581_currindex  |  15|          3|   20|         60|
    |grp_scaleCompute_17_42_20_48_16_2_s_fu_581_inscale    |  15|          3|   34|        102|
    |grp_xfUDivResize_fu_560_in_n                          |  15|          3|   43|        129|
    |i_1_reg_392                                           |   9|          2|   11|         22|
    |i_reg_370                                             |   9|          2|    2|          4|
    |img_dst_4181_blk_n                                    |   9|          2|    1|          2|
    |img_src_4180_blk_n                                    |   9|          2|    1|          2|
    |indexy_V_0_fu_190                                     |   9|          2|   11|         22|
    |indvar_flatten_reg_359                                |   9|          2|   12|         24|
    |j_1_reg_439                                           |   9|          2|   11|         22|
    |j_reg_381                                             |   9|          2|   11|         22|
    |line_buffer_V_0_0_address0                            |  27|          5|   11|         55|
    |line_buffer_V_0_0_address1                            |  15|          3|   11|         33|
    |line_buffer_V_0_0_d0                                  |  15|          3|   24|         72|
    |line_buffer_V_1_0_address0                            |  27|          5|   11|         55|
    |line_buffer_V_1_0_address1                            |  15|          3|   11|         33|
    |line_buffer_V_1_0_d0                                  |  15|          3|   24|         72|
    |line_buffer_V_2_0_address0                            |  21|          4|   11|         44|
    |line_buffer_V_2_0_address1                            |  15|          3|   11|         33|
    |nextYScale_V_1_fu_194                                 |   9|          2|   17|         34|
    |output_rows_count_reg_415                             |   9|          2|   32|         64|
    |read_rows_count_reg_427                               |   9|          2|   32|         64|
    |real_start                                            |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 521|        107|  501|       1469|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |Xscale64_reg_571                         |  34|   0|   34|          0|
    |Yscale64_reg_577                         |  34|   0|   34|          0|
    |add_ln388_reg_2024                       |  11|   0|   11|          0|
    |and_ln486_1_reg_2044                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   9|   0|    9|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_flag_write_reg_451  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter2_flag_write_reg_451  |   1|   0|    1|          0|
    |cmp282_reg_1988                          |   1|   0|    1|          0|
    |cmp286_reg_1993                          |   1|   0|    1|          0|
    |cmp84_reg_1973                           |   1|   0|    1|          0|
    |first_row_index_5_reg_403                |  32|   0|   32|          0|
    |flag_write_reg_451                       |   1|   0|    1|          0|
    |i_1_reg_392                              |  11|   0|   11|          0|
    |i_2_reg_1937                             |  11|   0|   11|          0|
    |i_reg_370                                |   2|   0|    2|          0|
    |icmp_ln1494_reg_1968                     |   1|   0|    1|          0|
    |icmp_ln331_reg_1875                      |   1|   0|    1|          0|
    |icmp_ln381_reg_1933                      |   1|   0|    1|          0|
    |icmp_ln388_reg_2020                      |   1|   0|    1|          0|
    |icmp_ln851_3_reg_2005                    |   1|   0|    1|          0|
    |icmp_ln874_2_reg_2038                    |   1|   0|    1|          0|
    |icmp_ln874_2_reg_2038_pp1_iter2_reg      |   1|   0|    1|          0|
    |icmp_ln886_reg_2029                      |   1|   0|    1|          0|
    |indexx_pre_comp_V_reg_594                |  42|   0|   42|          0|
    |indexy_V_0_fu_190                        |  11|   0|   17|          6|
    |indvar_flatten_reg_359                   |  12|   0|   12|          0|
    |j_1_reg_439                              |  11|   0|   11|          0|
    |j_1_reg_439_pp1_iter1_reg                |  11|   0|   11|          0|
    |j_reg_381                                |  11|   0|   11|          0|
    |nextYScale_V_1_fu_194                    |  17|   0|   17|          0|
    |op2_assign_1_reg_1999                    |  32|   0|   32|          0|
    |op2_assign_reg_1980                      |  32|   0|   32|          0|
    |output_rows_count_reg_415                |  32|   0|   32|          0|
    |p_Result_1_reg_2155                      |   8|   0|    8|          0|
    |p_Result_9_reg_2175                      |   8|   0|    8|          0|
    |p_Result_s_reg_1957                      |   1|   0|    1|          0|
    |p_Val2_2_reg_2010                        |  33|   0|   33|          0|
    |read_rows_count_reg_427                  |  32|   0|   32|          0|
    |ret_V_reg_1952                           |  43|   0|   43|          0|
    |select_ln1495_reg_2015                   |  24|   0|   24|          0|
    |select_ln331_1_reg_1889                  |   2|   0|    2|          0|
    |select_ln331_reg_1884                    |  11|   0|   11|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |sub_ln1351_1_reg_2138                    |   9|   0|    9|          0|
    |sub_ln1351_3_reg_2160                    |  10|   0|   10|          0|
    |sub_ln1351_3_reg_2160_pp1_iter4_reg      |  10|   0|   10|          0|
    |sub_ln1351_4_reg_2165                    |   9|   0|    9|          0|
    |sub_ln1351_6_reg_2180                    |  10|   0|   10|          0|
    |sub_ln1351_6_reg_2180_pp1_iter4_reg      |  10|   0|   10|          0|
    |sub_ln1351_7_reg_2185                    |   9|   0|    9|          0|
    |sub_ln1351_reg_2133                      |  10|   0|   10|          0|
    |sub_ln1351_reg_2133_pp1_iter4_reg        |  10|   0|   10|          0|
    |tmp_4_reg_2118                           |  12|   0|   12|          0|
    |tmp_4_reg_2118_pp1_iter3_reg             |  12|   0|   12|          0|
    |tmp_5_reg_1962                           |   1|   0|    1|          0|
    |tmp_V_fu_186                             |  24|   0|   24|          0|
    |trunc_ln1_reg_1923                       |  22|   0|   22|          0|
    |trunc_ln230_1_reg_1947                   |  22|   0|   22|          0|
    |trunc_ln230_reg_1942                     |  33|   0|   33|          0|
    |trunc_ln331_reg_1894                     |   1|   0|    1|          0|
    |trunc_ln674_reg_2128                     |   8|   0|    8|          0|
    |trunc_ln6_reg_2108                       |  12|   0|   12|          0|
    |trunc_ln728_reg_2033                     |   2|   0|    2|          0|
    |zext_ln703_reg_1928                      |  24|   0|   43|         19|
    |and_ln486_1_reg_2044                     |  64|  32|    1|          0|
    |icmp_ln388_reg_2020                      |  64|  32|    1|          0|
    |p_Result_1_reg_2155                      |  64|  32|    8|          0|
    |p_Result_9_reg_2175                      |  64|  32|    8|          0|
    |trunc_ln674_reg_2128                     |  64|  32|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1125| 160|  856|         25|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|ap_done               | out |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|start_out             | out |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|start_write           | out |    1| ap_ctrl_hs | resizeNNBilinear<9, 1080, 1920, 1, 640, 640, 2, 2> | return value |
|img_src_4180_dout     |  in |   24|   ap_fifo  |                    img_src_4180                    |    pointer   |
|img_src_4180_empty_n  |  in |    1|   ap_fifo  |                    img_src_4180                    |    pointer   |
|img_src_4180_read     | out |    1|   ap_fifo  |                    img_src_4180                    |    pointer   |
|img_dst_4181_din      | out |   24|   ap_fifo  |                    img_dst_4181                    |    pointer   |
|img_dst_4181_full_n   |  in |    1|   ap_fifo  |                    img_dst_4181                    |    pointer   |
|img_dst_4181_write    | out |    1|   ap_fifo  |                    img_dst_4181                    |    pointer   |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+

