<?xml version="1.0" encoding="utf-8"?>
<catalog>
  <apps>
    <app>
      <revision>1.1</revision>
      <revision_history>consider system verilog files from IP</revision_history>
      <commit_id>10f42e8eae1ebbe5eb683c7ac3f8d6aa15d32c7a</commit_id>
      <name>xsim</name>
      <pkg_require>Vivado 2014.1</pkg_require>
      <company>xilinx</company>
      <company_display>Xilinx, Inc.</company_display>
      <summary>This is a Xilinx Vivado Simulator integration app that implements the simulation flow in Vivado IDE to allow users to compile, elaborate and simulate a design. To simulate a design using this app, set the target simulator in the simulation settings to &apos;Vivado Simulator&apos; and then click on the &apos;Run Simulation&apos; button in the IDE to launch the simulation. You can also generate simulation scripts for the design in the &apos;scripts only&apos; mode in which case these self-contained generated scripts can be executed in the simulation run directory. The simulation can also be launched from the Tcl console using the launch_simulation command. The list of target simulators can be obtained by running get_simulators Tcl command.</summary>
      <display>Vivado Simulator</display>
      <visible>project.enableUnifiedSimulation</visible>
      <procs>
        <proc>
          <name>register_options</name>
          <summary>define simulation fileset options</summary>
        </proc>
      </procs>
    </app>
  </apps>
</catalog>
