\section{Simulation}
\subsection{Tests}
The test bench verifies:
\begin{itemize}
  \item All configuration options for both RX and TX
    \begin{itemize}
      \item Parity generation and checking
      \item Data length
      \item Baud Rate Generation
      \item LSB or MSB first
    \end{itemize}

  \item Error detection
    \begin{itemize}
        \item FIFO overflow and Underflow
        \item Invalid Register Programming
        \item Invalid Stop Bit
        \item Invalid Parity Bit
      \end{itemize}
  \item Full-duplex operation
\end{itemize}

\subsection{Coverage}
The verification suite achieves:
\begin{itemize}
  \item 97.83\% toggle coverage
  \item 99.48\% code coverage
\end{itemize}

\subsection{Running Simulation}
\begin{verbatim}
$ sbt "testOnly tech.rocksavage.chiselware.uart.UartTest"
\end{verbatim}