{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573840641250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573840641251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 22:57:21 2019 " "Processing started: Fri Nov 15 22:57:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573840641251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573840641251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risac_soc -c risac_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off risac_soc -c risac_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573840641251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573840641528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/risac_soc.v 2 2 " "Found 2 design units, including 2 entities, in source file sources/risac_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc " "Found entity 1: risac_soc" {  } { { "sources/risac_soc.v" "" { Text "/home/saad/trashcan/velox/risac_soc/sources/risac_soc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641602 ""} { "Info" "ISGN_ENTITY_NAME" "2 risac_soc_tb " "Found entity 2: risac_soc_tb" {  } { { "sources/risac_soc.v" "" { Text "/home/saad/trashcan/velox/risac_soc/sources/risac_soc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/risac_soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/risac_soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system " "Found entity 1: risac_soc_system" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641607 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_rsp_xbar_mux_001 " "Found entity 1: risac_soc_system_rsp_xbar_mux_001" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_rsp_xbar_demux " "Found entity 1: risac_soc_system_rsp_xbar_demux" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_cmd_xbar_mux " "Found entity 1: risac_soc_system_cmd_xbar_mux" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_cmd_xbar_demux_001 " "Found entity 1: risac_soc_system_cmd_xbar_demux_001" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_cmd_xbar_demux " "Found entity 1: risac_soc_system_cmd_xbar_demux" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "risac_soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel risac_soc_system_id_router_001.sv(48) " "Verilog HDL Declaration information at risac_soc_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel risac_soc_system_id_router_001.sv(49) " "Verilog HDL Declaration information at risac_soc_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_id_router_001_default_decode " "Found entity 1: risac_soc_system_id_router_001_default_decode" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641615 ""} { "Info" "ISGN_ENTITY_NAME" "2 risac_soc_system_id_router_001 " "Found entity 2: risac_soc_system_id_router_001" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel risac_soc_system_id_router.sv(48) " "Verilog HDL Declaration information at risac_soc_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel risac_soc_system_id_router.sv(49) " "Verilog HDL Declaration information at risac_soc_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_id_router_default_decode " "Found entity 1: risac_soc_system_id_router_default_decode" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641616 ""} { "Info" "ISGN_ENTITY_NAME" "2 risac_soc_system_id_router " "Found entity 2: risac_soc_system_id_router" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel risac_soc_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at risac_soc_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel risac_soc_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at risac_soc_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_addr_router_001_default_decode " "Found entity 1: risac_soc_system_addr_router_001_default_decode" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641617 ""} { "Info" "ISGN_ENTITY_NAME" "2 risac_soc_system_addr_router_001 " "Found entity 2: risac_soc_system_addr_router_001" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel risac_soc_system_addr_router.sv(48) " "Verilog HDL Declaration information at risac_soc_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel risac_soc_system_addr_router.sv(49) " "Verilog HDL Declaration information at risac_soc_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_addr_router_default_decode " "Found entity 1: risac_soc_system_addr_router_default_decode" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641618 ""} { "Info" "ISGN_ENTITY_NAME" "2 risac_soc_system_addr_router " "Found entity 2: risac_soc_system_addr_router" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_uart_0_tx " "Found entity 1: risac_soc_system_uart_0_tx" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641628 ""} { "Info" "ISGN_ENTITY_NAME" "2 risac_soc_system_uart_0_rx_stimulus_source " "Found entity 2: risac_soc_system_uart_0_rx_stimulus_source" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641628 ""} { "Info" "ISGN_ENTITY_NAME" "3 risac_soc_system_uart_0_rx " "Found entity 3: risac_soc_system_uart_0_rx" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641628 ""} { "Info" "ISGN_ENTITY_NAME" "4 risac_soc_system_uart_0_regs " "Found entity 4: risac_soc_system_uart_0_regs" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641628 ""} { "Info" "ISGN_ENTITY_NAME" "5 risac_soc_system_uart_0 " "Found entity 5: risac_soc_system_uart_0" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_LEDR " "Found entity 1: risac_soc_system_LEDR" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_soc_system_Memory " "Found entity 1: risac_soc_system_Memory" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rat RAT risac.v(133) " "Verilog HDL Declaration information at risac.v(133): object \"rat\" differs only in case from object \"RAT\" in the same scope" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac " "Found entity 1: risac" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risac_soc_system/synthesis/submodules/risac_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file risac_soc_system/synthesis/submodules/risac_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_avalon " "Found entity 1: risac_avalon" {  } { { "risac_soc_system/synthesis/submodules/risac_avalon.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/velox/risac_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/velox/risac_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_avalon " "Found entity 1: risac_avalon" {  } { { "../risac_avalon.v" "" { Text "/home/saad/trashcan/velox/risac_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rat RAT risac.v(135) " "Verilog HDL Declaration information at risac.v(135): object \"rat\" differs only in case from object \"RAT\" in the same scope" {  } { { "../risac.v" "" { Text "/home/saad/trashcan/velox/risac.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1573840641635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/velox/risac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/velox/risac.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac " "Found entity 1: risac" {  } { { "../risac.v" "" { Text "/home/saad/trashcan/velox/risac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risac_soc " "Elaborating entity \"risac_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573840641703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system risac_soc_system:soc_system " "Elaborating entity \"risac_soc_system\" for hierarchy \"risac_soc_system:soc_system\"" {  } { { "sources/risac_soc.v" "soc_system" { Text "/home/saad/trashcan/velox/risac_soc/sources/risac_soc.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_avalon risac_soc_system:soc_system\|risac_avalon:rv32i_core " "Elaborating entity \"risac_avalon\" for hierarchy \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rv32i_core" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac " "Elaborating entity \"risac\" for hierarchy \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\"" {  } { { "risac_soc_system/synthesis/submodules/risac_avalon.v" "u_risac" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_avalon.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641726 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readIbus risac.v(24) " "Verilog HDL or VHDL warning at risac.v(24): object \"readIbus\" assigned a value but never read" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573840641731 "|risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalDec risac.v(59) " "Verilog HDL or VHDL warning at risac.v(59): object \"illegalDec\" assigned a value but never read" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573840641731 "|risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcEx risac.v(262) " "Verilog HDL or VHDL warning at risac.v(262): object \"pcEx\" assigned a value but never read" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1573840641731 "|risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc risac.v(32) " "Verilog HDL Always Construct warning at risac.v(32): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573840641731 "|risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] risac.v(32) " "Inferred latch for \"pc\[0\]\" at risac.v(32)" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573840641731 "|risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] risac.v(32) " "Inferred latch for \"pc\[1\]\" at risac.v(32)" {  } { { "risac_soc_system/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573840641731 "|risac_soc|risac_soc_system:soc_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_Memory risac_soc_system:soc_system\|risac_soc_system_Memory:memory " "Elaborating entity \"risac_soc_system_Memory\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_Memory:memory\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "memory" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" "the_altsyncram" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573840641808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.hex " "Parameter \"init_file\" = \"mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641809 ""}  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_Memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573840641809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kra1 " "Found entity 1: altsyncram_kra1" {  } { { "db/altsyncram_kra1.tdf" "" { Text "/home/saad/trashcan/velox/risac_soc/db/altsyncram_kra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840641846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840641846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kra1 risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram\|altsyncram_kra1:auto_generated " "Elaborating entity \"altsyncram_kra1\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_Memory:memory\|altsyncram:the_altsyncram\|altsyncram_kra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/saad/intelFPGA/13.0sub/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_LEDR risac_soc_system:soc_system\|risac_soc_system_LEDR:ledr " "Elaborating entity \"risac_soc_system_LEDR\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_LEDR:ledr\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "ledr" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_uart_0 risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0 " "Elaborating entity \"risac_soc_system_uart_0\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "uart_0" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_uart_0_tx risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx " "Elaborating entity \"risac_soc_system_uart_0_tx\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_tx:the_risac_soc_system_uart_0_tx\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "the_risac_soc_system_uart_0_tx" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_uart_0_rx risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx " "Elaborating entity \"risac_soc_system_uart_0_rx\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "the_risac_soc_system_uart_0_rx" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_uart_0_rx_stimulus_source risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|risac_soc_system_uart_0_rx_stimulus_source:the_risac_soc_system_uart_0_rx_stimulus_source " "Elaborating entity \"risac_soc_system_uart_0_rx_stimulus_source\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|risac_soc_system_uart_0_rx_stimulus_source:the_risac_soc_system_uart_0_rx_stimulus_source\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "the_risac_soc_system_uart_0_rx_stimulus_source" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "the_altera_std_synchronizer" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573840641868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_rx:the_risac_soc_system_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641868 ""}  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573840641868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_uart_0_regs risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs " "Elaborating entity \"risac_soc_system_uart_0_regs\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_uart_0:uart_0\|risac_soc_system_uart_0_regs:the_risac_soc_system_uart_0_regs\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "the_risac_soc_system_uart_0_regs" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator risac_soc_system:soc_system\|altera_merlin_master_translator:rv32i_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_master_translator:rv32i_core_instruction_master_translator\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rv32i_core_instruction_master_translator" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator risac_soc_system:soc_system\|altera_merlin_master_translator:rv32i_core_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_master_translator:rv32i_core_data_master_translator\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rv32i_core_data_master_translator" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator risac_soc_system:soc_system\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "memory_s1_translator" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator risac_soc_system:soc_system\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "ledr_s1_translator" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator risac_soc_system:soc_system\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "uart_0_s1_translator" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent risac_soc_system:soc_system\|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_master_agent:rv32i_core_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rv32i_core_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent risac_soc_system:soc_system\|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_master_agent:rv32i_core_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rv32i_core_data_master_translator_avalon_universal_master_0_agent" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent risac_soc_system:soc_system\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "memory_s1_translator_avalon_universal_slave_0_agent" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor risac_soc_system:soc_system\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"risac_soc_system:soc_system\|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo risac_soc_system:soc_system\|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"risac_soc_system:soc_system\|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_addr_router risac_soc_system:soc_system\|risac_soc_system_addr_router:addr_router " "Elaborating entity \"risac_soc_system_addr_router\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_addr_router:addr_router\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "addr_router" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_addr_router_default_decode risac_soc_system:soc_system\|risac_soc_system_addr_router:addr_router\|risac_soc_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"risac_soc_system_addr_router_default_decode\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_addr_router:addr_router\|risac_soc_system_addr_router_default_decode:the_default_decode\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" "the_default_decode" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_addr_router_001 risac_soc_system:soc_system\|risac_soc_system_addr_router_001:addr_router_001 " "Elaborating entity \"risac_soc_system_addr_router_001\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_addr_router_001:addr_router_001\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "addr_router_001" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_addr_router_001_default_decode risac_soc_system:soc_system\|risac_soc_system_addr_router_001:addr_router_001\|risac_soc_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"risac_soc_system_addr_router_001_default_decode\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_addr_router_001:addr_router_001\|risac_soc_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" "the_default_decode" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_addr_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_id_router risac_soc_system:soc_system\|risac_soc_system_id_router:id_router " "Elaborating entity \"risac_soc_system_id_router\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_id_router:id_router\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "id_router" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_id_router_default_decode risac_soc_system:soc_system\|risac_soc_system_id_router:id_router\|risac_soc_system_id_router_default_decode:the_default_decode " "Elaborating entity \"risac_soc_system_id_router_default_decode\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_id_router:id_router\|risac_soc_system_id_router_default_decode:the_default_decode\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" "the_default_decode" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_id_router_001 risac_soc_system:soc_system\|risac_soc_system_id_router_001:id_router_001 " "Elaborating entity \"risac_soc_system_id_router_001\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_id_router_001:id_router_001\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "id_router_001" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_id_router_001_default_decode risac_soc_system:soc_system\|risac_soc_system_id_router_001:id_router_001\|risac_soc_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"risac_soc_system_id_router_001_default_decode\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_id_router_001:id_router_001\|risac_soc_system_id_router_001_default_decode:the_default_decode\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" "the_default_decode" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller risac_soc_system:soc_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"risac_soc_system:soc_system\|altera_reset_controller:rst_controller\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rst_controller" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer risac_soc_system:soc_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"risac_soc_system:soc_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "risac_soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_cmd_xbar_demux risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"risac_soc_system_cmd_xbar_demux\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "cmd_xbar_demux" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_cmd_xbar_demux_001 risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"risac_soc_system_cmd_xbar_demux_001\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "cmd_xbar_demux_001" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_cmd_xbar_mux risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"risac_soc_system_cmd_xbar_mux\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "cmd_xbar_mux" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv" "arb" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_rsp_xbar_demux risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"risac_soc_system_rsp_xbar_demux\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rsp_xbar_demux" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_soc_system_rsp_xbar_mux_001 risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"risac_soc_system_rsp_xbar_mux_001\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "risac_soc_system/synthesis/risac_soc_system.v" "rsp_xbar_mux_001" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/risac_soc_system.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv" "arb" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"risac_soc_system:soc_system\|risac_soc_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840641944 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_0 " "Inferred RAM node \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1573840642566 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_1 " "Inferred RAM node \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1573840642568 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1573840643021 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1573840643021 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1573840643021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"risac_soc_system:soc_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573840643041 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573840643041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37i1 " "Found entity 1: altsyncram_37i1" {  } { { "db/altsyncram_37i1.tdf" "" { Text "/home/saad/trashcan/velox/risac_soc/db/altsyncram_37i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573840643077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573840643077 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1573840643337 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 43 -1 0 } } { "risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" "" { Text "/home/saad/trashcan/velox/risac_soc/risac_soc_system/synthesis/submodules/risac_soc_system_uart_0.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1573840643383 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1573840643383 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1573840645574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/saad/trashcan/velox/risac_soc/output_files/risac_soc.map.smsg " "Generated suppressed messages file /home/saad/trashcan/velox/risac_soc/output_files/risac_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1573840645661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573840645839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573840645839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1713 " "Implemented 1713 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573840645997 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573840645997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1605 " "Implemented 1605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573840645997 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573840645997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573840645997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573840646014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 22:57:26 2019 " "Processing ended: Fri Nov 15 22:57:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573840646014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573840646014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573840646014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573840646014 ""}
