#pragma once

#include "core/horizon/kernel/kernel.hpp"
#include "core/horizon/services/nvdrv/ioctl/fd_base.hpp"

namespace hydra::horizon::services::nvdrv::ioctl {

// From switchbrew
struct GpuCharacteristics {
    u32 arch;
    u32 impl;
    u32 rev;
    u32 num_gpc;
    u64 l2_cache_size;
    u64 on_board_video_memory_size;
    u32 num_tpc_per_gpc;
    u32 bus_type;
    u32 big_page_size;
    u32 compression_page_size;
    u32 pde_coverage_bit_count;
    u32 available_big_page_sizes;
    u32 gpc_mask;
    u32 sm_arch_sm_version;
    u32 sm_arch_spa_version;
    u32 sm_arch_warp_count;
    u32 gpu_va_bit_count;
    u32 reserved;
    u64 flags;
    u32 twod_class;
    u32 threed_class;
    u32 compute_class;
    u32 gpfifo_class;
    u32 inline_to_memory_class;
    u32 dma_copy_class;
    u32 max_fbps_count;
    u32 fbp_en_mask;
    u32 max_ltc_per_fbp;
    u32 max_lts_per_ltc;
    u32 max_tex_per_tpc;
    u32 max_gpc_count;
    u32 rop_l2_en_mask_0;
    u32 rop_l2_en_mask_1;
    u64 chipname;
    u64 gr_compbit_store_base_hw;
};

struct ZCullInfo {
    u32 width_align_pixels;
    u32 height_align_pixels;
    u32 pixel_squares_by_aliquots;
    u32 aliquot_total;
    u32 region_byte_multiplier;
    u32 region_header_size;
    u32 subregion_header_size;
    u32 subregion_width_align_pixels;
    u32 subregion_height_align_pixels;
    u32 subregion_count;
};

class NvHostCtrlGpu : public FdBase {
  public:
    NvHostCtrlGpu()
        : error_event{new kernel::Event(false, "NvHostCtrlGpu error event")},
          unknown_event{
              new kernel::Event(false, "NvHostCtrlGpu unknown event")} {}

    NvResult Ioctl(IoctlContext& context, u32 type, u32 nr) override;
    NvResult Ioctl3(IoctlContext& context, u32 type, u32 nr) override;
    NvResult QueryEvent(u32 event_id_u32, kernel::Event*& out_event) override;

  private:
    kernel::Event* error_event;
    kernel::Event* unknown_event;

    // Ioctls
    NvResult ZCullGetCtxSize(u32* out_size);
    NvResult ZCullGetInfo(ZCullInfo* out_info);
    NvResult ZbcSetTable(std::array<u32, 4> color_ds,
                         std::array<u32, 4> color_l2, u32 depth, u32 format,
                         u32 table);
    // TODO: is buffer_addr in Gpu virtual address space?
    NvResult GetCharacteristics(InOutSingle<u64> inout_buffer_size,
                                gpu_vaddr_t buffer_addr,
                                GpuCharacteristics* out_characteristics);
    NvResult GetTpcMasks(u32 mask_buffer_size, std::array<u32, 3> reserved,
                         u64* out_mask_buffer);
    NvResult ZbcGetActiveSlotMask(u32* out_slot, u32* out_mask);
    NvResult PmuGetGpuLoad(u32* out_load);
    NvResult GetGpuTime(u64* out_timestamp, u64* _out_reserved);

    NvResult GetCharacteristics3(IoctlContext* ctx,
                                 InOutSingle<u64> inout_buffer_size,
                                 gpu_vaddr_t buffer_addr) {
        GpuCharacteristics out_characteristics;
        const auto res = GetCharacteristics(inout_buffer_size, buffer_addr,
                                            &out_characteristics);
        ctx->buffer_writer->Write(out_characteristics);
        return res;
    }
    NvResult GetTpcMasks3(IoctlContext* ctx, u32 mask_buffer_size,
                          std::array<u32, 3> reserved) {
        u64 out_mask_buffer;
        const auto res =
            GetTpcMasks(mask_buffer_size, reserved, &out_mask_buffer);
        ctx->buffer_writer->Write(out_mask_buffer);
        return res;
    }
};

} // namespace hydra::horizon::services::nvdrv::ioctl
