
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/simproc_system/src/simproc_system.sv
Parsing SystemVerilog input from `/openlane/designs/simproc_system/src/simproc_system.sv' to AST representation.
Generating RTLIL representation for module `\simproc_system'.
Generating RTLIL representation for module `\simproc'.
Generating RTLIL representation for module `\register_file'.
Generating RTLIL representation for module `\program_counter'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\dp_ram'.
Generating RTLIL representation for module `\UART_wrapper'.
Generating RTLIL representation for module `\UART_RX'.
Generating RTLIL representation for module `\UART_TX'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/synthesis/hierarchy.dot'.
Dumping module simproc_system to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \simproc_system
Used module:     \UART_wrapper
Used module:         \UART_RX
Used module:         \UART_TX
Used module:     \simproc
Used module:         \program_counter
Used module:         \register_file
Used module:         \ALU
Used module:     \dp_ram
Parameter \CLK_BITS = 10
Parameter \DATA_WIDTH = 8
Parameter \PARITY_BITS = 0
Parameter \STOP_BITS = 1

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_wrapper'.
Parameter \CLK_BITS = 10
Parameter \DATA_WIDTH = 8
Parameter \PARITY_BITS = 0
Parameter \STOP_BITS = 1
Generating RTLIL representation for module `$paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper'.
Parameter \DATA_WIDTH = 8
Parameter \MEM_DEPTH = 24

3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dp_ram'.
Parameter \DATA_WIDTH = 8
Parameter \MEM_DEPTH = 24
Generating RTLIL representation for module `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram'.
Parameter \CLK_BITS = 8
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0

3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_RX'.
Parameter \CLK_BITS = 8
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0
Generating RTLIL representation for module `$paramod$453c9759648346c5f9bc588093a3d4da89f46190\UART_RX'.
Parameter \CLK_BITS = 8
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0

3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_TX'.
Parameter \CLK_BITS = 8
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0
Generating RTLIL representation for module `$paramod$453c9759648346c5f9bc588093a3d4da89f46190\UART_TX'.

3.6. Analyzing design hierarchy..
Top module:  \simproc_system
Used module:     $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper
Used module:         \UART_RX
Used module:         \UART_TX
Used module:     \simproc
Used module:         \program_counter
Used module:         \register_file
Used module:         \ALU
Used module:     $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram
Parameter \CLK_BITS = 10
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0

3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_RX'.
Parameter \CLK_BITS = 10
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0
Generating RTLIL representation for module `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX'.
Parameter \CLK_BITS = 10
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0

3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_TX'.
Parameter \CLK_BITS = 10
Parameter \DATA_WIDTH = 8
Parameter \STOP_BITS = 1
Parameter \PARITY_BITS = 0
Generating RTLIL representation for module `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX'.

3.9. Analyzing design hierarchy..
Top module:  \simproc_system
Used module:     $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX
Used module:     \simproc
Used module:         \program_counter
Used module:         \register_file
Used module:         \ALU
Used module:     $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram

3.10. Analyzing design hierarchy..
Top module:  \simproc_system
Used module:     $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX
Used module:     \simproc
Used module:         \program_counter
Used module:         \register_file
Used module:         \ALU
Used module:     $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram
Removing unused module `$paramod$453c9759648346c5f9bc588093a3d4da89f46190\UART_TX'.
Removing unused module `$paramod$453c9759648346c5f9bc588093a3d4da89f46190\UART_RX'.
Removing unused module `\UART_TX'.
Removing unused module `\UART_RX'.
Removing unused module `\UART_wrapper'.
Removing unused module `\dp_ram'.
Removed 6 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \simproc_system
Used module:     $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX
Used module:     \simproc
Used module:         \program_counter
Used module:         \register_file
Used module:         \ALU
Used module:     $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram

5.2. Analyzing design hierarchy..
Top module:  \simproc_system
Used module:     $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX
Used module:         $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX
Used module:     \simproc
Used module:         \program_counter
Used module:         \register_file
Used module:         \ALU
Used module:     $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
Found and cleaned up 1 empty switch in `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$295'.
Cleaned up 2 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298 in module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.
Removed 1 dead cases from process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249 in module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.
Marked 8 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249 in module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167 in module $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:808$74 in module ALU.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:780$73 in module program_counter.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52 in module register_file.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46 in module simproc.
Marked 22 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17 in module simproc.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3 in module simproc_system.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1 in module simproc_system.
Removed a total of 1 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 68 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~61 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
     1/7: $0\state[1:0]
     2/7: $0\packet[9:0]
     3/7: $0\clkCount[9:0]
     4/7: $0\index[3:0]
     5/7: $0\busy[0:0]
     6/7: $0\TXdone[0:0]
     7/7: $0\TXout[0:0]
Creating decoders for process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$296'.
Creating decoders for process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$295'.
Creating decoders for process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
     1/22: $4$lookahead\dataOut$248[7:0]$278
     2/22: $4$bitselwrite$data$/openlane/designs/simproc_system/src/simproc_system.sv:1022$245[7:0]$276
     3/22: $4$bitselwrite$mask$/openlane/designs/simproc_system/src/simproc_system.sv:1022$244[7:0]$275
     4/22: $4$bitselwrite$sel$/openlane/designs/simproc_system/src/simproc_system.sv:1022$246[3:0]$277
     5/22: $3$lookahead\dataOut$248[7:0]$272
     6/22: $3$bitselwrite$sel$/openlane/designs/simproc_system/src/simproc_system.sv:1022$246[3:0]$271
     7/22: $3$bitselwrite$data$/openlane/designs/simproc_system/src/simproc_system.sv:1022$245[7:0]$270
     8/22: $3$bitselwrite$mask$/openlane/designs/simproc_system/src/simproc_system.sv:1022$244[7:0]$269
     9/22: $2$lookahead\dataOut$248[7:0]$261
    10/22: $2$bitselwrite$sel$/openlane/designs/simproc_system/src/simproc_system.sv:1022$246[3:0]$260
    11/22: $2$bitselwrite$data$/openlane/designs/simproc_system/src/simproc_system.sv:1022$245[7:0]$259
    12/22: $2$bitselwrite$mask$/openlane/designs/simproc_system/src/simproc_system.sv:1022$244[7:0]$258
    13/22: $0\clkCount[9:0]
    14/22: $0\state[1:0]
    15/22: $1$lookahead\dataOut$248[7:0]$257
    16/22: $1$bitselwrite$sel$/openlane/designs/simproc_system/src/simproc_system.sv:1022$246[3:0]$256
    17/22: $1$bitselwrite$data$/openlane/designs/simproc_system/src/simproc_system.sv:1022$245[7:0]$255
    18/22: $1$bitselwrite$mask$/openlane/designs/simproc_system/src/simproc_system.sv:1022$244[7:0]$254
    19/22: $0\dataDone[0:0]
    20/22: $0\parity[0:0]
    21/22: $0\index[3:0]
    22/22: $0\RXout[7:0]
Creating decoders for process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:959$247'.
Creating decoders for process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$180'.
Creating decoders for process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
     1/6: $1$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$179
     2/6: $1$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_DATA[7:0]$178
     3/6: $1$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_ADDR[7:0]$177
     4/6: $1$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$176
     5/6: $1$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_DATA[7:0]$175
     6/6: $1$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_ADDR[7:0]$174
Creating decoders for process `\ALU.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:808$74'.
     1/1: $1\ALUout[7:0]
Creating decoders for process `\program_counter.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:780$73'.
     1/1: $0\pc_out[7:0]
Creating decoders for process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$70'.
Creating decoders for process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
     1/10: $2$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$69
     2/10: $2$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_DATA[7:0]$68
     3/10: $2$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_ADDR[1:0]$67
     4/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$63
     5/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$62
     6/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$61
     7/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$60
     8/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$66
     9/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_DATA[7:0]$65
    10/10: $1$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_ADDR[1:0]$64
Creating decoders for process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
     1/8: $0\curr_state[2:0]
     2/8: $0\z_flag_out[0:0]
     3/8: $0\n_flag_out[0:0]
     4/8: $0\alu_reg_out[7:0]
     5/8: $0\reg_b_out[7:0]
     6/8: $0\reg_a_out[7:0]
     7/8: $0\mdr_out[7:0]
     8/8: $0\instr_reg_out[7:0]
Creating decoders for process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
     1/126: $16\next_state[2:0]
     2/126: $15\next_state[2:0]
     3/126: $6\flag_wr[0:0]
     4/126: $6\alu_out_load[0:0]
     5/126: $11\alu_op[2:0]
     6/126: $9\alu_in_b[7:0]
     7/126: $9\alu_in_a[7:0]
     8/126: $14\next_state[2:0]
     9/126: $13\next_state[2:0]
    10/126: $8\done[0:0]
    11/126: $3\rf_write[0:0]
    12/126: $3\rf_data_w_in[7:0]
    13/126: $3\rf_reg_w_in[1:0]
    14/126: $5\flag_wr[0:0]
    15/126: $5\alu_out_load[0:0]
    16/126: $8\alu_in_b[7:0]
    17/126: $8\alu_in_a[7:0]
    18/126: $10\alu_op[2:0]
    19/126: $12\next_state[2:0]
    20/126: $11\next_state[2:0]
    21/126: $7\done[0:0]
    22/126: $2\rf_write[0:0]
    23/126: $2\rf_data_w_in[7:0]
    24/126: $2\rf_reg_w_in[1:0]
    25/126: $4\flag_wr[0:0]
    26/126: $4\alu_out_load[0:0]
    27/126: $7\alu_in_b[7:0]
    28/126: $7\alu_in_a[7:0]
    29/126: $9\alu_op[2:0]
    30/126: $10\next_state[2:0]
    31/126: $7\ab_load[0:0]
    32/126: $7\rf_reg_a_in[1:0]
    33/126: $9\next_state[2:0]
    34/126: $10\pc_wr[0:0]
    35/126: $9\pc_wr[0:0]
    36/126: $8\pc_wr[0:0]
    37/126: $7\pc_wr[0:0]
    38/126: $8\next_state[2:0]
    39/126: $6\done[0:0]
    40/126: $6\pc_in[7:0]
    41/126: $8\alu_op[2:0]
    42/126: $6\alu_in_b[7:0]
    43/126: $6\alu_in_a[7:0]
    44/126: $6\pc_wr[0:0]
    45/126: $6\ab_load[0:0]
    46/126: $6\rf_reg_a_in[1:0]
    47/126: $7\next_state[2:0]
    48/126: $6\next_state[2:0]
    49/126: $5\done[0:0]
    50/126: $5\mem_we[0:0]
    51/126: $5\mem_din[7:0]
    52/126: $5\mem_addr[7:0]
    53/126: $5\ab_load[0:0]
    54/126: $5\pc_wr[0:0]
    55/126: $5\pc_in[7:0]
    56/126: $5\rf_reg_a_in[1:0]
    57/126: $5\alu_in_b[7:0]
    58/126: $5\alu_in_a[7:0]
    59/126: $7\alu_op[2:0]
    60/126: $5\next_state[2:0]
    61/126: $4\mdr_load[0:0]
    62/126: $4\mem_addr[7:0]
    63/126: $4\ab_load[0:0]
    64/126: $4\pc_wr[0:0]
    65/126: $4\pc_in[7:0]
    66/126: $4\rf_reg_a_in[1:0]
    67/126: $4\alu_in_b[7:0]
    68/126: $4\alu_in_a[7:0]
    69/126: $6\alu_op[2:0]
    70/126: $4\mem_we[0:0]
    71/126: $4\mem_din[7:0]
    72/126: $4\done[0:0]
    73/126: $5\alu_op[2:0]
    74/126: $4\next_state[2:0]
    75/126: $3\flag_wr[0:0]
    76/126: $3\alu_out_load[0:0]
    77/126: $3\alu_in_b[7:0]
    78/126: $3\alu_in_a[7:0]
    79/126: $4\alu_op[2:0]
    80/126: $3\ab_load[0:0]
    81/126: $3\mdr_load[0:0]
    82/126: $3\pc_wr[0:0]
    83/126: $3\pc_in[7:0]
    84/126: $3\rf_reg_a_in[1:0]
    85/126: $3\mem_we[0:0]
    86/126: $3\mem_addr[7:0]
    87/126: $3\mem_din[7:0]
    88/126: $3\done[0:0]
    89/126: $3\alu_op[2:0]
    90/126: $3\next_state[2:0]
    91/126: $2\flag_wr[0:0]
    92/126: $2\alu_out_load[0:0]
    93/126: $2\alu_in_b[7:0]
    94/126: $2\alu_in_a[7:0]
    95/126: $2\alu_op[2:0]
    96/126: $2\ab_load[0:0]
    97/126: $2\mdr_load[0:0]
    98/126: $2\pc_wr[0:0]
    99/126: $2\pc_in[7:0]
   100/126: $2\rf_reg_a_in[1:0]
   101/126: $2\mem_we[0:0]
   102/126: $2\mem_addr[7:0]
   103/126: $2\mem_din[7:0]
   104/126: $2\done[0:0]
   105/126: $2\next_state[2:0]
   106/126: $1\next_state[2:0]
   107/126: $1\pc_wr[0:0]
   108/126: $1\pc_in[7:0]
   109/126: $1\halt[0:0]
   110/126: $1\flag_wr[0:0]
   111/126: $1\alu_out_load[0:0]
   112/126: $1\ab_load[0:0]
   113/126: $1\mdr_load[0:0]
   114/126: $1\ir_load[0:0]
   115/126: $1\rf_data_w_in[7:0]
   116/126: $1\rf_reg_w_in[1:0]
   117/126: $1\rf_reg_b_in[1:0]
   118/126: $1\rf_reg_a_in[1:0]
   119/126: $1\rf_write[0:0]
   120/126: $1\alu_in_b[7:0]
   121/126: $1\alu_in_a[7:0]
   122/126: $1\alu_op[2:0]
   123/126: $1\mem_we[0:0]
   124/126: $1\mem_addr[7:0]
   125/126: $1\mem_din[7:0]
   126/126: $1\done[0:0]
Creating decoders for process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
Creating decoders for process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
     1/7: $0\step_pulse[0:0]
     2/7: $0\uart_curr_state[2:0]
     3/7: $0\run_reg[0:0]
     4/7: $0\tx_reg[7:0]
     5/7: $0\data_byte[7:0]
     6/7: $0\addr_byte[7:0]
     7/7: $0\cmd_byte[7:0]
Creating decoders for process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
     1/20: $6\uart_next_state[2:0]
     2/20: $5\uart_next_state[2:0]
     3/20: $2\tx_buffer[7:0]
     4/20: $2\addr_b[7:0]
     5/20: $2\pc_set_wr[0:0]
     6/20: $2\pc_set_val[7:0]
     7/20: $2\we_b[0:0]
     8/20: $2\din_b[7:0]
     9/20: $4\uart_next_state[2:0]
    10/20: $3\uart_next_state[2:0]
    11/20: $2\uart_next_state[2:0]
    12/20: $1\uart_next_state[2:0]
    13/20: $1\tx_buffer[7:0]
    14/20: $1\pc_set_wr[0:0]
    15/20: $1\pc_set_val[7:0]
    16/20: $1\tx_en[0:0]
    17/20: $1\tx_data[7:0]
    18/20: $1\we_b[0:0]
    19/20: $1\addr_b[7:0]
    20/20: $1\din_b[7:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\parityBit' from process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$296'.
No latch inferred for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\RXdone' from process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$295'.
No latch inferred for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\parityError' from process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$295'.
No latch inferred for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.\dout_b' from process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$180'.
No latch inferred for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.\dout_a' from process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$180'.
No latch inferred for signal `\ALU.\ALUout' from process `\ALU.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:808$74'.
No latch inferred for signal `\register_file.\dataA' from process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$70'.
No latch inferred for signal `\register_file.\dataB' from process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$70'.
No latch inferred for signal `\simproc.\halt' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\done' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\mem_din' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\mem_addr' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\mem_we' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\alu_op' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\alu_in_a' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\alu_in_b' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\rf_write' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\rf_reg_a_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\rf_reg_b_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\rf_reg_w_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\rf_data_w_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\pc_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\pc_wr' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\ir_load' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\mdr_load' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\ab_load' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\alu_out_load' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\flag_wr' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\next_state' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
No latch inferred for signal `\simproc.\pc_val' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\instr_reg_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\mdr_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\reg_a_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\reg_b_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\alu_reg_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\n_flag_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc.\z_flag_in' from process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
No latch inferred for signal `\simproc_system.\din_b' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\addr_b' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\we_b' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\tx_data' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\tx_en' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\pc_set_val' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\pc_set_wr' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\run' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\uart_next_state' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
No latch inferred for signal `\simproc_system.\tx_buffer' from process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\TXout' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2424' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\TXdone' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\busy' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\index' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\clkCount' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\state' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.\packet' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\RXout' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\index' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\clkCount' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\parity' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\dataOut' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\dataDone' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\state' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$bitselwrite$mask$/openlane/designs/simproc_system/src/simproc_system.sv:1022$244' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$bitselwrite$data$/openlane/designs/simproc_system/src/simproc_system.sv:1022$245' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$bitselwrite$sel$/openlane/designs/simproc_system/src/simproc_system.sv:1022$246' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$lookahead\dataOut$248' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\regInMeta' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:959$247'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.\regIn' using process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:959$247'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_ADDR' using process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_DATA' using process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN' using process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_ADDR' using process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_DATA' using process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN' using process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
  created $dff cell `$procdff$2449' with positive edge clock.
Creating register for signal `\program_counter.\pc_out' using process `\program_counter.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:780$73'.
  created $dff cell `$procdff$2450' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_ADDR' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2455' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_DATA' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2456' with positive edge clock.
Creating register for signal `\register_file.$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN' using process `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\simproc.\instr_reg_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\simproc.\mdr_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\simproc.\reg_a_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\simproc.\reg_b_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\simproc.\alu_reg_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\simproc.\n_flag_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\simproc.\z_flag_out' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\simproc.\curr_state' using process `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\simproc_system.\cmd_byte' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\simproc_system.\addr_byte' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\simproc_system.\data_byte' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\simproc_system.\tx_reg' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\simproc_system.\uart_curr_state' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\simproc_system.\run_reg' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\simproc_system.\step_pulse' using process `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
  created $dff cell `$procdff$2472' with positive edge clock.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
Removing empty process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:1109$298'.
Removing empty process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$296'.
Removing empty process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$295'.
Found and cleaned up 8 empty switches in `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
Removing empty process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:976$249'.
Removing empty process `$paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:959$247'.
Removing empty process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$180'.
Found and cleaned up 2 empty switches in `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
Removing empty process `$paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:846$167'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:808$74'.
Removing empty process `ALU.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:808$74'.
Found and cleaned up 2 empty switches in `\program_counter.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:780$73'.
Removing empty process `program_counter.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:780$73'.
Removing empty process `register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$70'.
Found and cleaned up 2 empty switches in `\register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
Removing empty process `register_file.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:756$52'.
Found and cleaned up 6 empty switches in `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
Removing empty process `simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:705$46'.
Found and cleaned up 22 empty switches in `\simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
Removing empty process `simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$17'.
Removing empty process `simproc.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$16'.
Found and cleaned up 7 empty switches in `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
Removing empty process `simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:279$3'.
Found and cleaned up 6 empty switches in `\simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
Removing empty process `simproc_system.$proc$/openlane/designs/simproc_system/src/simproc_system.sv:0$1'.
Cleaned up 61 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX...
Checking module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX...
Checking module $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram...
Checking module $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper...
Checking module ALU...
Checking module program_counter...
Checking module register_file...
Checking module simproc...
Checking module simproc_system...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.
<suppressed ~7 debug messages>
Optimizing module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.
<suppressed ~20 debug messages>
Optimizing module $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.
Optimizing module $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper.
Optimizing module ALU.
<suppressed ~1 debug messages>
Optimizing module program_counter.
Optimizing module register_file.
Optimizing module simproc.
<suppressed ~10 debug messages>
Optimizing module simproc_system.
<suppressed ~1 debug messages>

19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_TX.
Deleting now unused module $paramod$a09743db7393d5db274ce6ffc6d8fc7da222a51c\UART_RX.
Deleting now unused module $paramod$9a25413581f96cb179314a31a613559adf1abf83\dp_ram.
Deleting now unused module $paramod$6fd4d90c15222a4113b3e06a910f671d328d4d49\UART_wrapper.
Deleting now unused module ALU.
Deleting now unused module program_counter.
Deleting now unused module register_file.
Deleting now unused module simproc.
<suppressed ~8 debug messages>

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 78 unused cells and 810 unused wires.
<suppressed ~87 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~681 debug messages>
Removed a total of 227 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1529.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1532.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1535.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1537.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1007.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1546.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1549.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1552.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1554.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1563.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1566.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1569.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1571.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1580.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1583.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1586.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1588.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1016.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1597.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1600.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1602.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1019.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1611.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1614.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1616.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1022.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1625.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1628.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1630.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1025.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1639.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1642.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1644.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1028.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1653.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1656.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1658.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1030.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1667.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1670.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1672.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1681.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1684.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1686.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1038.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1695.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1698.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1700.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1041.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1709.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1712.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1714.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1044.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1723.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1726.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1728.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1047.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1737.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1740.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1742.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1050.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1751.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1754.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1756.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1052.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1765.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1768.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1770.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1779.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1782.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1784.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1793.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1795.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1061.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1804.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1806.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1064.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1815.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1817.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1067.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1826.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1828.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1070.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1837.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1839.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1073.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1848.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1850.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1075.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1859.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1861.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1870.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1872.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1881.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1883.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1086.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1892.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1894.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1903.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1905.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1088.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1914.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1916.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1091.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1925.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1927.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1094.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1936.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1938.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1097.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1947.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1949.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1100.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1102.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1959.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1961.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1969.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1114.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1977.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1985.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1116.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1993.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1119.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2001.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1122.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2009.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1125.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2017.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1128.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2025.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1130.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2033.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2041.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2049.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1143.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2057.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2065.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1145.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2073.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1148.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2081.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1151.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$2092.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1154.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1157.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1159.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1171.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1174.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1177.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1180.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1183.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1185.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1194.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1197.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1200.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1203.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1205.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1214.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1217.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1220.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1223.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1225.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1234.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1237.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1240.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1243.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1245.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1253.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1256.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1259.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$713.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1262.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$721.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$724.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$726.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1264.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$734.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$737.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$739.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$747.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$750.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$752.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$760.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$763.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$765.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1273.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$773.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$776.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$778.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1276.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$786.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$789.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$791.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1279.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$799.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$802.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$804.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1282.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$812.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$814.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1284.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$822.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$824.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$832.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$834.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$842.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$844.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1293.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$852.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$854.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1296.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$862.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$864.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1299.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$872.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$874.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1302.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$882.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$884.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1304.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$892.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$894.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$902.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$904.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$912.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$914.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1313.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$921.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1316.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$928.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1319.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$935.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1322.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$942.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1324.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$949.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$956.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$963.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1333.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$970.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1336.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$977.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1339.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$984.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1342.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$993.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$996.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$999.
    dead port 1/2 on $mux $flatten\CPU1.\RF1.$procmux$636.
    dead port 1/2 on $mux $flatten\CPU1.\RF1.$procmux$642.
    dead port 1/2 on $mux $flatten\CPU1.\RF1.$procmux$648.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1344.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1005.
    dead port 1/2 on $mux $flatten\UART1.\UART_RX1.$procmux$388.
    dead port 2/2 on $mux $flatten\UART1.\UART_RX1.$procmux$390.
    dead port 1/2 on $mux $flatten\UART1.\UART_RX1.$procmux$393.
    dead port 2/2 on $mux $flatten\UART1.\UART_RX1.$procmux$435.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1353.
    dead port 1/2 on $mux $flatten\UART1.\UART_RX1.$procmux$438.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1356.
    dead port 1/2 on $mux $flatten\UART1.\UART_RX1.$procmux$473.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1359.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1362.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1364.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1373.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1376.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1379.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1382.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1384.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1393.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1396.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1399.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1401.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1410.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1413.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1416.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1418.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1427.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1430.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1433.
    dead port 2/2 on $mux $procmux$2264.
    dead port 2/2 on $mux $procmux$2274.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1435.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1444.
    dead port 2/2 on $mux $procmux$2284.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1447.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1450.
    dead port 2/2 on $mux $procmux$2299.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1452.
    dead port 2/2 on $mux $procmux$2308.
    dead port 2/2 on $mux $procmux$2317.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1461.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1464.
    dead port 2/2 on $mux $procmux$2331.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1467.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1469.
    dead port 2/2 on $mux $procmux$2345.
    dead port 2/2 on $mux $procmux$2354.
    dead port 2/2 on $mux $procmux$2364.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1478.
    dead port 2/2 on $mux $procmux$2375.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1481.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1484.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1486.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1495.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1498.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1501.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1503.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1002.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1512.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1515.
    dead port 1/2 on $mux $flatten\CPU1.$procmux$1518.
    dead port 2/2 on $mux $flatten\CPU1.$procmux$1520.
Removed 313 multiplexer ports.
<suppressed ~62 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
    Consolidated identical input bits for $mux cell $flatten\CPU1.\RF1.$procmux$633:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\CPU1.\RF1.$procmux$633_Y
      New ports: A=1'0, B=1'1, Y=$flatten\CPU1.\RF1.$procmux$633_Y [0]
      New connections: $flatten\CPU1.\RF1.$procmux$633_Y [7:1] = { $flatten\CPU1.\RF1.$procmux$633_Y [0] $flatten\CPU1.\RF1.$procmux$633_Y [0] $flatten\CPU1.\RF1.$procmux$633_Y [0] $flatten\CPU1.\RF1.$procmux$633_Y [0] $flatten\CPU1.\RF1.$procmux$633_Y [0] $flatten\CPU1.\RF1.$procmux$633_Y [0] $flatten\CPU1.\RF1.$procmux$633_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.\RF1.$procmux$651:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56
      New ports: A=1'0, B=1'1, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0]
      New connections: $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [7:1] = { $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:761$50_EN[7:0]$56 [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.\RF1.$procmux$654:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55
      New ports: A=1'0, B=1'1, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0]
      New connections: $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [7:1] = { $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:760$49_EN[7:0]$55 [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.\RF1.$procmux$657:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54
      New ports: A=1'0, B=1'1, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0]
      New connections: $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [7:1] = { $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:759$48_EN[7:0]$54 [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.\RF1.$procmux$660:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53
      New ports: A=1'0, B=1'1, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0]
      New connections: $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [7:1] = { $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:758$47_EN[7:0]$53 [0] }
    Consolidated identical input bits for $mux cell $flatten\RAM1.$procmux$602:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173
      New ports: A=1'0, B=1'1, Y=$flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0]
      New connections: $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [7:1] = { $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_EN[7:0]$173 [0] }
    Consolidated identical input bits for $mux cell $flatten\RAM1.$procmux$611:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170
      New ports: A=1'0, B=1'1, Y=$flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0]
      New connections: $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [7:1] = { $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] $flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_EN[7:0]$170 [0] }
    New ctrl vector for $pmux cell $flatten\UART1.\UART_RX1.$procmux$467: { $flatten\UART1.\UART_RX1.$procmux$471_CMP $flatten\UART1.\UART_RX1.$procmux$391_CMP $auto$opt_reduce.cc:134:opt_pmux$2481 }
    New ctrl vector for $pmux cell $flatten\UART1.\UART_TX1.$procmux$334: { $flatten\UART1.\UART_TX1.$procmux$314_CMP $auto$opt_reduce.cc:134:opt_pmux$2483 }
    New ctrl vector for $pmux cell $flatten\UART1.\UART_TX1.$procmux$345: { $flatten\UART1.\UART_TX1.$procmux$314_CMP $auto$opt_reduce.cc:134:opt_pmux$2485 }
    New ctrl vector for $pmux cell $procmux$2270: $auto$opt_reduce.cc:134:opt_pmux$2487
    New ctrl vector for $pmux cell $procmux$2296: $auto$opt_reduce.cc:134:opt_pmux$2489
    New ctrl vector for $pmux cell $procmux$2406: $auto$opt_reduce.cc:134:opt_pmux$2491
    New ctrl vector for $pmux cell $flatten\CPU1.$procmux$2169: $flatten\CPU1.$procmux$2099_CMP
  Optimizing cells in module \simproc_system.
    Consolidated identical input bits for $mux cell $flatten\CPU1.\RF1.$procmux$663:
      Old ports: A=$flatten\CPU1.\RF1.$2$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$69, B=8'00000000, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59
      New ports: A=$flatten\CPU1.\RF1.$procmux$633_Y [0], B=1'0, Y=$flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0]
      New connections: $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [7:1] = { $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] $flatten\CPU1.\RF1.$0$memwr$\rf$/openlane/designs/simproc_system/src/simproc_system.sv:764$51_EN[7:0]$59 [0] }
  Optimizing cells in module \simproc_system.
Performed a total of 22 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 0 unused cells and 566 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
    New ctrl vector for $pmux cell $flatten\CPU1.$procmux$2095: { $flatten\CPU1.$procmux$2100_CMP $flatten\CPU1.$procmux$2099_CMP $flatten\CPU1.$procmux$1008_CMP $flatten\CPU1.$procmux$2097_CMP $auto$opt_reduce.cc:134:opt_pmux$2493 }
    New ctrl vector for $pmux cell $flatten\UART1.\UART_RX1.$procmux$502: { $flatten\UART1.\UART_RX1.$procmux$471_CMP $flatten\UART1.\UART_RX1.$procmux$470_CMP $auto$opt_reduce.cc:134:opt_pmux$2495 }
  Optimizing cells in module \simproc_system.
Performed a total of 2 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

22.16. Rerunning OPT passes. (Maybe there is more to do..)

22.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

22.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

22.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

22.20. Executing OPT_DFF pass (perform DFF optimizations).

22.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

22.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

22.23. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register simproc_system.CPU1.curr_state.
Found FSM state register simproc_system.UART1.UART_RX1.state.
Found FSM state register simproc_system.UART1.UART_TX1.state.
Found FSM state register simproc_system.uart_curr_state.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\CPU1.curr_state' from module `\simproc_system'.
  found $dff cell for state register: $flatten\CPU1.$procdff$2465
  root of input selection tree: $flatten\CPU1.$0\curr_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2493
  found ctrl input: $flatten\CPU1.$procmux$2097_CMP
  found ctrl input: $flatten\CPU1.$procmux$1008_CMP
  found ctrl input: $flatten\CPU1.$procmux$2099_CMP
  found ctrl input: $flatten\CPU1.$procmux$2100_CMP
  found state code: 3'000
  found ctrl input: \CPU1.run
  found state code: 3'001
  found ctrl input: $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:644$43_Y
  found ctrl input: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:587$25_Y
  found ctrl input: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:633$36_Y
  found state code: 3'101
  found ctrl input: $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:552$22_Y
  found ctrl input: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:571$23_Y
  found ctrl input: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:595$26_Y
  found ctrl input: $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:610$33_Y
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $flatten\CPU1.$procmux$2100_CMP
  found ctrl output: $flatten\CPU1.$procmux$2099_CMP
  found ctrl output: $flatten\CPU1.$procmux$2097_CMP
  found ctrl output: $flatten\CPU1.$procmux$2096_CMP
  found ctrl output: $flatten\CPU1.$procmux$2093_CMP
  found ctrl output: $flatten\CPU1.$procmux$1008_CMP
  ctrl inputs: { \CPU1.run $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:552$22_Y $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:571$23_Y $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:587$25_Y $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:595$26_Y $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:610$33_Y $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:633$36_Y $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:644$43_Y $auto$opt_reduce.cc:134:opt_pmux$2493 \rst }
  ctrl outputs: { $flatten\CPU1.$0\curr_state[2:0] $flatten\CPU1.$procmux$1008_CMP $flatten\CPU1.$procmux$2093_CMP $flatten\CPU1.$procmux$2096_CMP $flatten\CPU1.$procmux$2097_CMP $flatten\CPU1.$procmux$2099_CMP $flatten\CPU1.$procmux$2100_CMP }
  transition:      3'000 10'0--------0 ->      3'000 9'000010000
  transition:      3'000 10'1--------0 ->      3'001 9'001010000
  transition:      3'000 10'---------1 ->      3'000 9'000010000
  transition:      3'100 10'---0--00-0 ->      3'000 9'000000100
  transition:      3'100 10'---0--10-0 ->      3'101 9'101000100
  transition:      3'100 10'0--1---0-0 ->      3'000 9'000000100
  transition:      3'100 10'1--1---0-0 ->      3'001 9'001000100
  transition:      3'100 10'0------1-0 ->      3'000 9'000000100
  transition:      3'100 10'1------1-0 ->      3'001 9'001000100
  transition:      3'100 10'---------1 ->      3'000 9'000000100
  transition:      3'010 10'---------0 ->      3'011 9'011000010
  transition:      3'010 10'---------1 ->      3'000 9'000000010
  transition:      3'001 10'---------0 ->      3'010 9'010000001
  transition:      3'001 10'---------1 ->      3'000 9'000000001
  transition:      3'101 10'0--------0 ->      3'000 9'000001000
  transition:      3'101 10'1--------0 ->      3'001 9'001001000
  transition:      3'101 10'---------1 ->      3'000 9'000001000
  transition:      3'011 10'-000000--0 ->      3'000 9'000100000
  transition:      3'011 10'-000001--0 ->      3'100 9'100100000
  transition:      3'011 10'000001---0 ->      3'000 9'000100000
  transition:      3'011 10'100001---0 ->      3'001 9'001100000
  transition:      3'011 10'00001----0 ->      3'000 9'000100000
  transition:      3'011 10'10001----0 ->      3'001 9'001100000
  transition:      3'011 10'-001-----0 ->      3'100 9'100100000
  transition:      3'011 10'-01------0 ->      3'100 9'100100000
  transition:      3'011 10'-1-------0 ->      3'100 9'100100000
  transition:      3'011 10'---------1 ->      3'000 9'000100000
Extracting FSM `\UART1.UART_RX1.state' from module `\simproc_system'.
  found $dff cell for state register: $flatten\UART1.\UART_RX1.$procdff$2437
  root of input selection tree: $flatten\UART1.\UART_RX1.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\UART1.\UART_RX1.$procmux$468_CMP
  found ctrl input: $flatten\UART1.\UART_RX1.$procmux$391_CMP
  found ctrl input: $flatten\UART1.\UART_RX1.$procmux$470_CMP
  found ctrl input: $flatten\UART1.\UART_RX1.$procmux$471_CMP
  found ctrl input: $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1014$268_Y
  found state code: 2'00
  found state code: 2'11
  found ctrl input: $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1021$274_Y
  found state code: 2'10
  found ctrl input: $flatten\UART1.\UART_RX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1001$265_Y
  found state code: 2'01
  found ctrl input: \UART1.UART_RX1.regIn
  found ctrl output: $flatten\UART1.\UART_RX1.$procmux$391_CMP
  found ctrl output: $flatten\UART1.\UART_RX1.$procmux$468_CMP
  found ctrl output: $flatten\UART1.\UART_RX1.$procmux$470_CMP
  found ctrl output: $flatten\UART1.\UART_RX1.$procmux$471_CMP
  ctrl inputs: { $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1021$274_Y $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1014$268_Y $flatten\UART1.\UART_RX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1001$265_Y \UART1.UART_RX1.regIn \rst }
  ctrl outputs: { $flatten\UART1.\UART_RX1.$procmux$471_CMP $flatten\UART1.\UART_RX1.$procmux$470_CMP $flatten\UART1.\UART_RX1.$procmux$468_CMP $flatten\UART1.\UART_RX1.$procmux$391_CMP $flatten\UART1.\UART_RX1.$0\state[1:0] }
  transition:       2'00 5'---00 ->       2'01 6'100001
  transition:       2'00 5'---10 ->       2'00 6'100000
  transition:       2'00 5'----1 ->       2'00 6'100000
  transition:       2'10 5'00--0 ->       2'11 6'000111
  transition:       2'10 5'10--0 ->       2'10 6'000110
  transition:       2'10 5'-1--0 ->       2'10 6'000110
  transition:       2'10 5'----1 ->       2'00 6'000100
  transition:       2'01 5'--0-0 ->       2'01 6'010001
  transition:       2'01 5'--1-0 ->       2'10 6'010010
  transition:       2'01 5'----1 ->       2'00 6'010000
  transition:       2'11 5'-0--0 ->       2'00 6'001000
  transition:       2'11 5'-1--0 ->       2'11 6'001011
  transition:       2'11 5'----1 ->       2'00 6'001000
Extracting FSM `\UART1.UART_TX1.state' from module `\simproc_system'.
  found $dff cell for state register: $flatten\UART1.\UART_TX1.$procdff$2429
  root of input selection tree: $flatten\UART1.\UART_TX1.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\UART1.\UART_TX1.$procmux$314_CMP
  found ctrl input: $flatten\UART1.\UART_TX1.$procmux$318_CMP
  found state code: 2'00
  found ctrl input: $flatten\UART1.\UART_TX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1147$301_Y
  found ctrl input: $flatten\UART1.\UART_TX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1154$303_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \UART1.TX_en
  found ctrl output: $flatten\UART1.\UART_TX1.$procmux$314_CMP
  found ctrl output: $flatten\UART1.\UART_TX1.$procmux$318_CMP
  found ctrl output: $flatten\UART1.\UART_TX1.$procmux$335_CMP
  ctrl inputs: { \UART1.TX_en $flatten\UART1.\UART_TX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1154$303_Y $flatten\UART1.\UART_TX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1147$301_Y \rst }
  ctrl outputs: { $flatten\UART1.\UART_TX1.$procmux$335_CMP $flatten\UART1.\UART_TX1.$procmux$318_CMP $flatten\UART1.\UART_TX1.$procmux$314_CMP $flatten\UART1.\UART_TX1.$0\state[1:0] }
  transition:       2'00 4'0--0 ->       2'00 5'01000
  transition:       2'00 4'1--0 ->       2'01 5'01001
  transition:       2'00 4'---1 ->       2'00 5'01000
  transition:       2'10 4'---0 ->       2'00 5'10000
  transition:       2'10 4'---1 ->       2'00 5'10000
  transition:       2'01 4'-000 ->       2'01 5'00101
  transition:       2'01 4'-100 ->       2'10 5'00110
  transition:       2'01 4'--10 ->       2'01 5'00101
  transition:       2'01 4'---1 ->       2'00 5'00100
Extracting FSM `\uart_curr_state' from module `\simproc_system'.
  found $dff cell for state register: $procdff$2470
  root of input selection tree: $0\uart_curr_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $procmux$2265_CMP
  found ctrl input: $procmux$2380_CMP
  found ctrl input: $eq$/openlane/designs/simproc_system/src/simproc_system.sv:304$4_Y
  found ctrl input: $procmux$2237_CMP
  found ctrl input: $procmux$2245_CMP
  found ctrl input: $procmux$2254_CMP
  found ctrl input: $procmux$2385_CMP
  found state code: 3'000
  found ctrl input: \UART1.UART_TX1.TXdone
  found state code: 3'110
  found state code: 3'001
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$2487
  found state code: 3'101
  found ctrl input: \UART1.UART_RX1.dataDone
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $eq$/openlane/designs/simproc_system/src/simproc_system.sv:304$4_Y
  found ctrl output: $procmux$2237_CMP
  found ctrl output: $procmux$2245_CMP
  found ctrl output: $procmux$2254_CMP
  found ctrl output: $procmux$2265_CMP
  found ctrl output: $procmux$2380_CMP
  found ctrl output: $procmux$2385_CMP
  ctrl inputs: { \UART1.UART_TX1.TXdone \UART1.UART_RX1.dataDone $auto$opt_reduce.cc:134:opt_pmux$2487 \rst }
  ctrl outputs: { $procmux$2385_CMP $procmux$2380_CMP $procmux$2265_CMP $procmux$2254_CMP $procmux$2245_CMP $procmux$2237_CMP $eq$/openlane/designs/simproc_system/src/simproc_system.sv:304$4_Y $0\uart_curr_state[2:0] }
  transition:      3'000 4'---0 ->      3'001 10'1000000001
  transition:      3'000 4'---1 ->      3'000 10'1000000000
  transition:      3'100 4'--00 ->      3'001 10'0000001001
  transition:      3'100 4'--10 ->      3'101 10'0000001101
  transition:      3'100 4'---1 ->      3'000 10'0000001000
  transition:      3'010 4'-0-0 ->      3'010 10'0000100010
  transition:      3'010 4'-1-0 ->      3'011 10'0000100011
  transition:      3'010 4'---1 ->      3'000 10'0000100000
  transition:      3'110 4'0--0 ->      3'110 10'0010000110
  transition:      3'110 4'1--0 ->      3'001 10'0010000001
  transition:      3'110 4'---1 ->      3'000 10'0010000000
  transition:      3'001 4'-0-0 ->      3'001 10'0001000001
  transition:      3'001 4'-1-0 ->      3'010 10'0001000010
  transition:      3'001 4'---1 ->      3'000 10'0001000000
  transition:      3'101 4'---0 ->      3'110 10'0100000110
  transition:      3'101 4'---1 ->      3'000 10'0100000000
  transition:      3'011 4'-0-0 ->      3'011 10'0000010011
  transition:      3'011 4'-1-0 ->      3'100 10'0000010100
  transition:      3'011 4'---1 ->      3'000 10'0000010000

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart_curr_state$2515' from module `\simproc_system'.
Optimizing FSM `$fsm$\UART1.UART_TX1.state$2510' from module `\simproc_system'.
  Merging pattern 4'---0 and 4'---1 from group (1 0 5'10000).
  Merging pattern 4'---1 and 4'---0 from group (1 0 5'10000).
Optimizing FSM `$fsm$\UART1.UART_RX1.state$2504' from module `\simproc_system'.
Optimizing FSM `$fsm$\CPU1.curr_state$2496' from module `\simproc_system'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$2493.

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 49 unused cells and 49 unused wires.
<suppressed ~51 debug messages>

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\CPU1.curr_state$2496' from module `\simproc_system'.
  Removing unused output signal $flatten\CPU1.$0\curr_state[2:0] [0].
  Removing unused output signal $flatten\CPU1.$0\curr_state[2:0] [1].
  Removing unused output signal $flatten\CPU1.$0\curr_state[2:0] [2].
Optimizing FSM `$fsm$\UART1.UART_RX1.state$2504' from module `\simproc_system'.
  Removing unused output signal $flatten\UART1.\UART_RX1.$0\state[1:0] [0].
  Removing unused output signal $flatten\UART1.\UART_RX1.$0\state[1:0] [1].
Optimizing FSM `$fsm$\UART1.UART_TX1.state$2510' from module `\simproc_system'.
  Removing unused output signal $flatten\UART1.\UART_TX1.$0\state[1:0] [0].
  Removing unused output signal $flatten\UART1.\UART_TX1.$0\state[1:0] [1].
Optimizing FSM `$fsm$\uart_curr_state$2515' from module `\simproc_system'.

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\CPU1.curr_state$2496' from module `\simproc_system' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\UART1.UART_RX1.state$2504' from module `\simproc_system' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\UART1.UART_TX1.state$2510' from module `\simproc_system' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\uart_curr_state$2515' from module `\simproc_system' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\CPU1.curr_state$2496' from module `simproc_system':
-------------------------------------

  Information on FSM $fsm$\CPU1.curr_state$2496 (\CPU1.curr_state):

  Number of input signals:    9
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:644$43_Y
    2: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:633$36_Y
    3: $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:610$33_Y
    4: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:595$26_Y
    5: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:587$25_Y
    6: $flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:571$23_Y
    7: $flatten\CPU1.$logic_or$/openlane/designs/simproc_system/src/simproc_system.sv:552$22_Y
    8: \CPU1.run

  Output signals:
    0: $flatten\CPU1.$procmux$2100_CMP
    1: $flatten\CPU1.$procmux$2099_CMP
    2: $flatten\CPU1.$procmux$2097_CMP
    3: $flatten\CPU1.$procmux$2096_CMP
    4: $flatten\CPU1.$procmux$2093_CMP
    5: $flatten\CPU1.$procmux$1008_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'0-------0   ->     0 6'010000
      1:     0 9'--------1   ->     0 6'010000
      2:     0 9'1-------0   ->     3 6'010000
      3:     1 9'---0--000   ->     0 6'000100
      4:     1 9'0--1---00   ->     0 6'000100
      5:     1 9'0------10   ->     0 6'000100
      6:     1 9'--------1   ->     0 6'000100
      7:     1 9'1--1---00   ->     3 6'000100
      8:     1 9'1------10   ->     3 6'000100
      9:     1 9'---0--100   ->     4 6'000100
     10:     2 9'--------1   ->     0 6'000010
     11:     2 9'--------0   ->     5 6'000010
     12:     3 9'--------1   ->     0 6'000001
     13:     3 9'--------0   ->     2 6'000001
     14:     4 9'0-------0   ->     0 6'001000
     15:     4 9'--------1   ->     0 6'001000
     16:     4 9'1-------0   ->     3 6'001000
     17:     5 9'-000000-0   ->     0 6'100000
     18:     5 9'000001--0   ->     0 6'100000
     19:     5 9'00001---0   ->     0 6'100000
     20:     5 9'--------1   ->     0 6'100000
     21:     5 9'-000001-0   ->     1 6'100000
     22:     5 9'-001----0   ->     1 6'100000
     23:     5 9'-01-----0   ->     1 6'100000
     24:     5 9'-1------0   ->     1 6'100000
     25:     5 9'100001--0   ->     3 6'100000
     26:     5 9'10001---0   ->     3 6'100000

-------------------------------------

FSM `$fsm$\UART1.UART_RX1.state$2504' from module `simproc_system':
-------------------------------------

  Information on FSM $fsm$\UART1.UART_RX1.state$2504 (\UART1.UART_RX1.state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \rst
    1: \UART1.UART_RX1.regIn
    2: $flatten\UART1.\UART_RX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1001$265_Y
    3: $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1014$268_Y
    4: $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1021$274_Y

  Output signals:
    0: $flatten\UART1.\UART_RX1.$procmux$391_CMP
    1: $flatten\UART1.\UART_RX1.$procmux$468_CMP
    2: $flatten\UART1.\UART_RX1.$procmux$470_CMP
    3: $flatten\UART1.\UART_RX1.$procmux$471_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---10   ->     0 4'1000
      1:     0 5'----1   ->     0 4'1000
      2:     0 5'---00   ->     2 4'1000
      3:     1 5'----1   ->     0 4'0001
      4:     1 5'10--0   ->     1 4'0001
      5:     1 5'-1--0   ->     1 4'0001
      6:     1 5'00--0   ->     3 4'0001
      7:     2 5'----1   ->     0 4'0100
      8:     2 5'--1-0   ->     1 4'0100
      9:     2 5'--0-0   ->     2 4'0100
     10:     3 5'-0--0   ->     0 4'0010
     11:     3 5'----1   ->     0 4'0010
     12:     3 5'-1--0   ->     3 4'0010

-------------------------------------

FSM `$fsm$\UART1.UART_TX1.state$2510' from module `simproc_system':
-------------------------------------

  Information on FSM $fsm$\UART1.UART_TX1.state$2510 (\UART1.UART_TX1.state):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst
    1: $flatten\UART1.\UART_TX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1147$301_Y
    2: $flatten\UART1.\UART_TX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1154$303_Y
    3: \UART1.TX_en

  Output signals:
    0: $flatten\UART1.\UART_TX1.$procmux$314_CMP
    1: $flatten\UART1.\UART_TX1.$procmux$318_CMP
    2: $flatten\UART1.\UART_TX1.$procmux$335_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0--0   ->     0 3'010
      1:     0 4'---1   ->     0 3'010
      2:     0 4'1--0   ->     2 3'010
      3:     1 4'----   ->     0 3'100
      4:     2 4'---1   ->     0 3'001
      5:     2 4'-100   ->     1 3'001
      6:     2 4'-000   ->     2 3'001
      7:     2 4'--10   ->     2 3'001

-------------------------------------

FSM `$fsm$\uart_curr_state$2515' from module `simproc_system':
-------------------------------------

  Information on FSM $fsm$\uart_curr_state$2515 (\uart_curr_state):

  Number of input signals:    4
  Number of output signals:  10
  Number of state bits:       7

  Input signals:
    0: \rst
    1: $auto$opt_reduce.cc:134:opt_pmux$2487
    2: \UART1.UART_RX1.dataDone
    3: \UART1.UART_TX1.TXdone

  Output signals:
    0: $0\uart_curr_state[2:0] [0]
    1: $0\uart_curr_state[2:0] [1]
    2: $0\uart_curr_state[2:0] [2]
    3: $eq$/openlane/designs/simproc_system/src/simproc_system.sv:304$4_Y
    4: $procmux$2237_CMP
    5: $procmux$2245_CMP
    6: $procmux$2254_CMP
    7: $procmux$2265_CMP
    8: $procmux$2380_CMP
    9: $procmux$2385_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---1   ->     0 10'1000000000
      1:     0 4'---0   ->     4 10'1000000001
      2:     1 4'---1   ->     0 10'0000001000
      3:     1 4'--00   ->     4 10'0000001001
      4:     1 4'--10   ->     5 10'0000001101
      5:     2 4'---1   ->     0 10'0000100000
      6:     2 4'-0-0   ->     2 10'0000100010
      7:     2 4'-1-0   ->     6 10'0000100011
      8:     3 4'---1   ->     0 10'0010000000
      9:     3 4'0--0   ->     3 10'0010000110
     10:     3 4'1--0   ->     4 10'0010000001
     11:     4 4'---1   ->     0 10'0001000000
     12:     4 4'-1-0   ->     2 10'0001000010
     13:     4 4'-0-0   ->     4 10'0001000001
     14:     5 4'---1   ->     0 10'0100000000
     15:     5 4'---0   ->     3 10'0100000110
     16:     6 4'---1   ->     0 10'0000010000
     17:     6 4'-1-0   ->     1 10'0000010100
     18:     6 4'-0-0   ->     6 10'0000010011

-------------------------------------

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\CPU1.curr_state$2496' from module `\simproc_system'.
Mapping FSM `$fsm$\UART1.UART_RX1.state$2504' from module `\simproc_system'.
Mapping FSM `$fsm$\UART1.UART_TX1.state$2510' from module `\simproc_system'.
Mapping FSM `$fsm$\uart_curr_state$2515' from module `\simproc_system'.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~30 debug messages>

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2472 ($dff) from module simproc_system (D = $procmux$2215_Y, Q = \step_pulse, rval = 1'0).
Adding SRST signal on $procdff$2471 ($dff) from module simproc_system (D = $procmux$2226_Y, Q = \run_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2811 ($sdff) from module simproc_system (D = $procmux$2226_Y, Q = \run_reg).
Adding SRST signal on $procdff$2469 ($dff) from module simproc_system (D = $procmux$2231_Y, Q = \tx_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2815 ($sdff) from module simproc_system (D = \tx_buffer, Q = \tx_reg).
Adding SRST signal on $procdff$2468 ($dff) from module simproc_system (D = $procmux$2238_Y, Q = \data_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2817 ($sdff) from module simproc_system (D = \UART1.UART_RX1.RXout, Q = \data_byte).
Adding SRST signal on $procdff$2467 ($dff) from module simproc_system (D = $procmux$2246_Y, Q = \addr_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2821 ($sdff) from module simproc_system (D = \UART1.UART_RX1.RXout, Q = \addr_byte).
Adding SRST signal on $procdff$2466 ($dff) from module simproc_system (D = $procmux$2255_Y, Q = \cmd_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2825 ($sdff) from module simproc_system (D = \UART1.UART_RX1.RXout, Q = \cmd_byte).
Adding EN signal on $flatten\UART1.\UART_TX1.$procdff$2430 ($dff) from module simproc_system (D = { 1'1 \UART1.UART_TX1.dataIn 1'0 }, Q = \UART1.UART_TX1.packet).
Adding SRST signal on $auto$ff.cc:266:slice$2829 ($dffe) from module simproc_system (D = \tx_reg, Q = \UART1.UART_TX1.packet [8:1], rval = 8'00000000).
Adding SRST signal on $flatten\UART1.\UART_TX1.$procdff$2428 ($dff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$334_Y, Q = \UART1.UART_TX1.clkCount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2836 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$334_Y, Q = \UART1.UART_TX1.clkCount).
Adding SRST signal on $flatten\UART1.\UART_TX1.$procdff$2427 ($dff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$345_Y, Q = \UART1.UART_TX1.index, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2840 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$345_Y, Q = \UART1.UART_TX1.index).
Adding SRST signal on $flatten\UART1.\UART_TX1.$procdff$2425 ($dff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$369_Y, Q = \UART1.UART_TX1.TXdone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2850 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$369_Y, Q = \UART1.UART_TX1.TXdone).
Adding SRST signal on $flatten\UART1.\UART_TX1.$procdff$2424 ($dff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$377_Y, Q = \UART1.UART_TX1.TXout, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2854 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_TX1.$procmux$377_Y, Q = \UART1.UART_TX1.TXout).
Adding SRST signal on $flatten\UART1.\UART_RX1.$procdff$2436 ($dff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$procmux$556_Y, Q = \UART1.UART_RX1.dataDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2858 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$procmux$556_Y, Q = \UART1.UART_RX1.dataDone).
Adding SRST signal on $flatten\UART1.\UART_RX1.$procdff$2435 ($dff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$2$lookahead\dataOut$248[7:0]$261, Q = \UART1.UART_RX1.dataOut, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2866 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$2$lookahead\dataOut$248[7:0]$261, Q = \UART1.UART_RX1.dataOut).
Adding SRST signal on $flatten\UART1.\UART_RX1.$procdff$2433 ($dff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$procmux$502_Y, Q = \UART1.UART_RX1.clkCount, rval = 10'0000000000).
Adding SRST signal on $flatten\UART1.\UART_RX1.$procdff$2432 ($dff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$procmux$580_Y, Q = \UART1.UART_RX1.index, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2877 ($sdff) from module simproc_system (D = $flatten\UART1.\UART_RX1.$procmux$580_Y, Q = \UART1.UART_RX1.index).
Adding EN signal on $flatten\UART1.\UART_RX1.$procdff$2431 ($dff) from module simproc_system (D = \UART1.UART_RX1.dataOut, Q = \UART1.UART_RX1.RXout).
Adding SRST signal on $flatten\CPU1.\PC1.$procdff$2450 ($dff) from module simproc_system (D = $flatten\CPU1.\PC1.$procmux$627_Y, Q = \CPU1.PC1.pc_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2896 ($sdff) from module simproc_system (D = \CPU1.PC1.pc_in, Q = \CPU1.PC1.pc_out).
Adding SRST signal on $flatten\CPU1.$procdff$2464 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$674_Y, Q = \CPU1.z_flag_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2898 ($sdff) from module simproc_system (D = \CPU1.z_flag_in, Q = \CPU1.z_flag_out).
Adding SRST signal on $flatten\CPU1.$procdff$2463 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$679_Y, Q = \CPU1.n_flag_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2900 ($sdff) from module simproc_system (D = \CPU1.ALU1.ALUout [7], Q = \CPU1.n_flag_out).
Adding SRST signal on $flatten\CPU1.$procdff$2462 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$684_Y, Q = \CPU1.alu_reg_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2902 ($sdff) from module simproc_system (D = \CPU1.ALU1.ALUout, Q = \CPU1.alu_reg_out).
Adding SRST signal on $flatten\CPU1.$procdff$2461 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$689_Y, Q = \CPU1.reg_b_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2904 ($sdff) from module simproc_system (D = \CPU1.reg_b_in, Q = \CPU1.reg_b_out).
Adding SRST signal on $flatten\CPU1.$procdff$2460 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$694_Y, Q = \CPU1.reg_a_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2906 ($sdff) from module simproc_system (D = \CPU1.reg_a_in, Q = \CPU1.reg_a_out).
Adding SRST signal on $flatten\CPU1.$procdff$2459 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$699_Y, Q = \CPU1.mdr_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2908 ($sdff) from module simproc_system (D = \CPU1.instr_reg_in, Q = \CPU1.mdr_out).
Adding SRST signal on $flatten\CPU1.$procdff$2458 ($dff) from module simproc_system (D = $flatten\CPU1.$procmux$704_Y, Q = \CPU1.instr_reg_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2910 ($sdff) from module simproc_system (D = \CPU1.instr_reg_in, Q = \CPU1.instr_reg_out).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2835 ($dffe) from module simproc_system.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$2835 ($dffe) from module simproc_system.

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 44 unused cells and 115 unused wires.
<suppressed ~48 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~8 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
    New ctrl vector for $pmux cell $flatten\UART1.\UART_RX1.$procmux$467: { \UART1.UART_RX1.state [0] \UART1.UART_RX1.state [1] }
  Optimizing cells in module \simproc_system.
Performed a total of 1 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port simproc_system.$flatten\CPU1.\RF1.$auto$proc_memwr.cc:45:proc_memwr$2475 (CPU1.RF1.rf).
Removed top 30 address bits (of 32) from memory init port simproc_system.$flatten\CPU1.\RF1.$auto$proc_memwr.cc:45:proc_memwr$2476 (CPU1.RF1.rf).
Removed top 30 address bits (of 32) from memory init port simproc_system.$flatten\CPU1.\RF1.$auto$proc_memwr.cc:45:proc_memwr$2477 (CPU1.RF1.rf).
Removed top 30 address bits (of 32) from memory init port simproc_system.$flatten\CPU1.\RF1.$auto$proc_memwr.cc:45:proc_memwr$2478 (CPU1.RF1.rf).
Removed top 3 address bits (of 8) from memory init port simproc_system.$flatten\RAM1.$auto$proc_memwr.cc:45:proc_memwr$2473 (RAM1.mem).
Removed top 3 address bits (of 8) from memory init port simproc_system.$flatten\RAM1.$auto$proc_memwr.cc:45:proc_memwr$2474 (RAM1.mem).
Removed top 3 address bits (of 8) from memory read port simproc_system.$flatten\RAM1.$memrd$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:856$181 (RAM1.mem).
Removed top 3 address bits (of 8) from memory read port simproc_system.$flatten\RAM1.$memrd$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:857$182 (RAM1.mem).
Removed top 2 bits (of 8) from port B of cell simproc_system.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:309$8 ($eq).
Removed top 1 bits (of 8) from port B of cell simproc_system.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:318$14 ($eq).
Removed top 1 bits (of 8) from port B of cell simproc_system.$procmux$2297_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\RAM1.$procmux$617 ($mux).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\RAM1.$procmux$608 ($mux).
Removed top 2 bits (of 3) from port B of cell simproc_system.$auto$opt_dff.cc:195:make_patterns_logic$2869 ($ne).
Removed top 1 bits (of 3) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2570 ($eq).
Removed top 1 bits (of 3) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2537 ($eq).
Removed top 4 bits (of 6) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2549 ($eq).
Removed top 5 bits (of 7) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2545 ($eq).
Removed top 1 bits (of 3) from port B of cell simproc_system.$flatten\CPU1.\ALU1.$procmux$623_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell simproc_system.$flatten\CPU1.\ALU1.$procmux$624_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell simproc_system.$flatten\CPU1.\ALU1.$procmux$625_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\CPU1.$procmux$2201 ($pmux).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\CPU1.$procmux$2063 ($mux).
Removed top 1 bits (of 4) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2606 ($eq).
Removed top 1 bits (of 3) from mux cell simproc_system.$flatten\CPU1.$procmux$1956 ($pmux).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\CPU1.$procmux$1922 ($mux).
Removed top 2 bits (of 3) from mux cell simproc_system.$flatten\CPU1.$procmux$1777 ($mux).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\CPU1.$procmux$1622 ($mux).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\CPU1.$procmux$1458 ($mux).
Removed top 3 bits (of 8) from mux cell simproc_system.$flatten\CPU1.$procmux$770 ($mux).
Removed top 1 bits (of 3) from mux cell simproc_system.$flatten\CPU1.$procmux$757 ($mux).
Removed top 3 bits (of 4) from port B of cell simproc_system.$flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:611$32 ($eq).
Removed top 1 bits (of 4) from port B of cell simproc_system.$flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:610$28 ($eq).
Removed top 2 bits (of 4) from port B of cell simproc_system.$flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:595$26 ($eq).
Removed top 1 bits (of 3) from port B of cell simproc_system.$flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:571$23 ($eq).
Removed top 1 bits (of 4) from port B of cell simproc_system.$flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:552$19 ($eq).
Removed top 1 bits (of 4) from port B of cell simproc_system.$flatten\CPU1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:552$18 ($eq).
Removed top 5 bits (of 7) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2562 ($eq).
Removed top 1 bits (of 4) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2533 ($eq).
Removed top 2 bits (of 4) from port B of cell simproc_system.$auto$fsm_map.cc:77:implement_pattern_cache$2566 ($eq).
Removed top 31 bits (of 32) from port B of cell simproc_system.$flatten\UART1.\UART_RX1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:1001$263 ($sub).
Removed top 21 bits (of 32) from port Y of cell simproc_system.$flatten\UART1.\UART_RX1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:1001$263 ($sub).
Removed top 21 bits (of 31) from port A of cell simproc_system.$flatten\UART1.\UART_RX1.$eq$/openlane/designs/simproc_system/src/simproc_system.sv:1001$265 ($eq).
Removed top 31 bits (of 32) from port B of cell simproc_system.$flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1006$266 ($add).
Removed top 22 bits (of 32) from port Y of cell simproc_system.$flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1006$266 ($add).
Removed top 28 bits (of 32) from port B of cell simproc_system.$flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1021$274 ($lt).
Removed top 27 bits (of 32) from port A of cell simproc_system.$flatten\UART1.\UART_RX1.$neg$/openlane/designs/simproc_system/src/simproc_system.sv:0$280 ($neg).
Converting cell simproc_system.$flatten\UART1.\UART_RX1.$neg$/openlane/designs/simproc_system/src/simproc_system.sv:0$280 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell simproc_system.$flatten\UART1.\UART_RX1.$neg$/openlane/designs/simproc_system/src/simproc_system.sv:0$280 ($neg).
Removed top 31 bits (of 32) from port B of cell simproc_system.$flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1023$289 ($add).
Removed top 28 bits (of 32) from port Y of cell simproc_system.$flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1023$289 ($add).
Removed top 31 bits (of 32) from port B of cell simproc_system.$flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1148$302 ($add).
Removed top 22 bits (of 32) from port Y of cell simproc_system.$flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1148$302 ($add).
Removed top 31 bits (of 32) from port B of cell simproc_system.$flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1158$304 ($add).
Removed top 28 bits (of 32) from port Y of cell simproc_system.$flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1158$304 ($add).
Removed top 3 bits (of 8) from mux cell simproc_system.$procmux$2417 ($mux).
Removed top 3 bits (of 8) from mux cell simproc_system.$procmux$2296 ($mux).
Removed top 3 bits (of 8) from wire simproc_system.$2\addr_b[7:0].
Removed top 1 bits (of 3) from wire simproc_system.$flatten\CPU1.$11\alu_op[2:0].
Removed top 3 bits (of 8) from wire simproc_system.$flatten\CPU1.$2\mem_addr[7:0].
Removed top 1 bits (of 3) from wire simproc_system.$flatten\CPU1.$3\alu_op[2:0].
Removed top 3 bits (of 8) from wire simproc_system.$flatten\CPU1.$3\mem_addr[7:0].
Removed top 3 bits (of 8) from wire simproc_system.$flatten\CPU1.$4\mem_addr[7:0].
Removed top 2 bits (of 3) from wire simproc_system.$flatten\CPU1.$5\alu_op[2:0].
Removed top 3 bits (of 8) from wire simproc_system.$flatten\CPU1.$5\mem_addr[7:0].
Removed top 3 bits (of 8) from wire simproc_system.$flatten\CPU1.$9\alu_in_b[7:0].
Removed top 3 bits (of 8) from wire simproc_system.$flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:848$165_ADDR[7:0]$168.
Removed top 3 bits (of 8) from wire simproc_system.$flatten\RAM1.$0$memwr$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:851$166_ADDR[7:0]$171.
Removed top 22 bits (of 32) from wire simproc_system.$flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1006$266_Y.
Removed top 28 bits (of 32) from wire simproc_system.$flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1023$289_Y.
Removed top 22 bits (of 32) from wire simproc_system.$flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1148$302_Y.
Removed top 28 bits (of 32) from wire simproc_system.$flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1158$304_Y.
Removed top 3 bits (of 8) from wire simproc_system.addr_b.
Removed top 3 bits (of 8) from wire simproc_system.mem_addr.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module simproc_system:
  creating $macc model for $flatten\CPU1.\ALU1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:810$75 ($add).
  creating $macc model for $flatten\CPU1.\ALU1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:811$76 ($sub).
  creating $macc model for $flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1006$266 ($add).
  creating $macc model for $flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1023$289 ($add).
  creating $macc model for $flatten\UART1.\UART_RX1.$neg$/openlane/designs/simproc_system/src/simproc_system.sv:0$280 ($neg).
  creating $macc model for $flatten\UART1.\UART_RX1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:1001$263 ($sub).
  creating $macc model for $flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1148$302 ($add).
  creating $macc model for $flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1158$304 ($add).
  creating $alu model for $macc $flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1158$304.
  creating $alu model for $macc $flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1148$302.
  creating $alu model for $macc $flatten\UART1.\UART_RX1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:1001$263.
  creating $alu model for $macc $flatten\UART1.\UART_RX1.$neg$/openlane/designs/simproc_system/src/simproc_system.sv:0$280.
  creating $alu model for $macc $flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1023$289.
  creating $alu model for $macc $flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1006$266.
  creating $alu model for $macc $flatten\CPU1.\ALU1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:811$76.
  creating $alu model for $macc $flatten\CPU1.\ALU1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:810$75.
  creating $alu model for $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1014$268 ($lt): new $alu
  creating $alu model for $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1021$274 ($lt): new $alu
  creating $alu model for $flatten\UART1.\UART_TX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1147$301 ($lt): new $alu
  creating $alu cell for $flatten\UART1.\UART_TX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1147$301: $auto$alumacc.cc:485:replace_alu$2932
  creating $alu cell for $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1021$274: $auto$alumacc.cc:485:replace_alu$2937
  creating $alu cell for $flatten\UART1.\UART_RX1.$lt$/openlane/designs/simproc_system/src/simproc_system.sv:1014$268: $auto$alumacc.cc:485:replace_alu$2942
  creating $alu cell for $flatten\CPU1.\ALU1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:810$75: $auto$alumacc.cc:485:replace_alu$2947
  creating $alu cell for $flatten\CPU1.\ALU1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:811$76: $auto$alumacc.cc:485:replace_alu$2950
  creating $alu cell for $flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1006$266: $auto$alumacc.cc:485:replace_alu$2953
  creating $alu cell for $flatten\UART1.\UART_RX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1023$289: $auto$alumacc.cc:485:replace_alu$2956
  creating $alu cell for $flatten\UART1.\UART_RX1.$neg$/openlane/designs/simproc_system/src/simproc_system.sv:0$280: $auto$alumacc.cc:485:replace_alu$2959
  creating $alu cell for $flatten\UART1.\UART_RX1.$sub$/openlane/designs/simproc_system/src/simproc_system.sv:1001$263: $auto$alumacc.cc:485:replace_alu$2962
  creating $alu cell for $flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1148$302: $auto$alumacc.cc:485:replace_alu$2965
  creating $alu cell for $flatten\UART1.\UART_TX1.$add$/openlane/designs/simproc_system/src/simproc_system.sv:1158$304: $auto$alumacc.cc:485:replace_alu$2968
  created 11 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module simproc_system that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\RAM1.$memrd$\mem$/openlane/designs/simproc_system/src/simproc_system.sv:857$182 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$2273_CMP \uart_curr_state [1] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\CPU1.\ALU1.$shr$/openlane/designs/simproc_system/src/simproc_system.sv:815$81 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\CPU1.\ALU1.$procmux$621_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\CPU1.\ALU1.$shl$/openlane/designs/simproc_system/src/simproc_system.sv:814$80 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\CPU1.\ALU1.$procmux$622_CMP.
    No candidates found.

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~10 debug messages>

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing simproc_system.CPU1.RF1.rf write port 0.
  Analyzing simproc_system.CPU1.RF1.rf write port 1.
  Analyzing simproc_system.CPU1.RF1.rf write port 2.
  Analyzing simproc_system.CPU1.RF1.rf write port 3.
  Analyzing simproc_system.CPU1.RF1.rf write port 4.
  Analyzing simproc_system.RAM1.mem write port 0.
  Analyzing simproc_system.RAM1.mem write port 1.

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\CPU1.RF1.rf'[0] in module `\simproc_system': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
Checking read port `\CPU1.RF1.rf'[1] in module `\simproc_system': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
Checking read port `\RAM1.mem'[0] in module `\simproc_system': no output FF found.
Checking read port `\RAM1.mem'[1] in module `\simproc_system': no output FF found.
Checking read port address `\RAM1.mem'[0] in module `\simproc_system': no address FF found.
Checking read port address `\RAM1.mem'[1] in module `\simproc_system': no address FF found.

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 2 unused cells and 22 unused wires.
<suppressed ~9 debug messages>

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory simproc_system.CPU1.RF1.rf by address:
Consolidating write ports of memory simproc_system.CPU1.RF1.rf by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
Consolidating write ports of memory simproc_system.CPU1.RF1.rf by address:
Consolidating read ports of memory simproc_system.RAM1.mem by address:
Consolidating write ports of memory simproc_system.RAM1.mem by address:
Consolidating write ports of memory simproc_system.CPU1.RF1.rf using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 1, 2.
  Common input cone for all EN signals: 14 cells.
  Size of unconstrained SAT problem: 109 variables, 301 clauses
  Merging port 2 into port 1.
Consolidating write ports of memory simproc_system.RAM1.mem using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 0, 1.
  Common input cone for all EN signals: 18 cells.
  Size of unconstrained SAT problem: 163 variables, 463 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~59 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 3 unused cells and 37 unused wires.
<suppressed ~4 debug messages>

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \CPU1.RF1.rf in module \simproc_system:
  created 4 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of simproc_system.CPU1.RF1.rf: $\CPU1.RF1.rf$rdreg[0]
Extracted data FF from read port 1 of simproc_system.CPU1.RF1.rf: $\CPU1.RF1.rf$rdreg[1]
  read interface: 2 $dff and 6 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \RAM1.mem in module \simproc_system:
  created 24 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 48 write mux blocks.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~82 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$3000: $auto$rtlil.cc:2403:ReduceOr$2994 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$1270:
      Old ports: A=8'00000000, B={ \CPU1.instr_reg_out [7] \CPU1.instr_reg_out [7] \CPU1.instr_reg_out [7] \CPU1.instr_reg_out [7] \CPU1.instr_reg_out [7:4] }, Y=$flatten\CPU1.$6\alu_in_b[7:0]
      New ports: A=4'0000, B=\CPU1.instr_reg_out [7:4], Y=$flatten\CPU1.$6\alu_in_b[7:0] [3:0]
      New connections: $flatten\CPU1.$6\alu_in_b[7:0] [7:4] = { $flatten\CPU1.$6\alu_in_b[7:0] [3] $flatten\CPU1.$6\alu_in_b[7:0] [3] $flatten\CPU1.$6\alu_in_b[7:0] [3] $flatten\CPU1.$6\alu_in_b[7:0] [3] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$1845:
      Old ports: A=3'000, B={ 2'10 $auto$wreduce.cc:455:run$2918 [0] }, Y=$flatten\CPU1.$4\alu_op[2:0]
      New ports: A=2'00, B={ 1'1 $auto$wreduce.cc:455:run$2918 [0] }, Y={ $flatten\CPU1.$4\alu_op[2:0] [2] $flatten\CPU1.$4\alu_op[2:0] [0] }
      New connections: $flatten\CPU1.$4\alu_op[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$757:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$2913 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$2913 [1]
      New connections: $auto$wreduce.cc:455:run$2913 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$879:
      Old ports: A={ 3'000 $auto$wreduce.cc:455:run$2920 [4:0] }, B=8'00000000, Y=$flatten\CPU1.$8\alu_in_b[7:0]
      New ports: A=$auto$wreduce.cc:455:run$2920 [4:0], B=5'00000, Y=$flatten\CPU1.$8\alu_in_b[7:0] [4:0]
      New connections: $flatten\CPU1.$8\alu_in_b[7:0] [7:5] = 3'000
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$899:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$2913 [1:0] }, B=3'000, Y=$flatten\CPU1.$10\alu_op[2:0]
      New ports: A=$auto$wreduce.cc:455:run$2913 [1:0], B=2'00, Y=$flatten\CPU1.$10\alu_op[2:0] [1:0]
      New connections: $flatten\CPU1.$10\alu_op[2:0] [2] = 1'0
    New ctrl vector for $pmux cell $flatten\UART1.\UART_RX1.$procmux$580: \UART1.UART_RX1.state [1]
    Consolidated identical input bits for $mux cell $procmux$2262:
      Old ports: A=3'110, B=3'001, Y=$6\uart_next_state[2:0]
      New ports: A=2'10, B=2'01, Y=$6\uart_next_state[2:0] [1:0]
      New connections: $6\uart_next_state[2:0] [2] = $6\uart_next_state[2:0] [1]
    Consolidated identical input bits for $mux cell $procmux$2270:
      Old ports: A=3'001, B=3'101, Y=$5\uart_next_state[2:0]
      New ports: A=1'0, B=1'1, Y=$5\uart_next_state[2:0] [2]
      New connections: $5\uart_next_state[2:0] [1:0] = 2'01
  Optimizing cells in module \simproc_system.
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$1543:
      Old ports: A=$flatten\CPU1.$6\alu_in_b[7:0], B=8'00000000, Y=$flatten\CPU1.$5\alu_in_b[7:0]
      New ports: A=$flatten\CPU1.$6\alu_in_b[7:0] [3:0], B=4'0000, Y=$flatten\CPU1.$5\alu_in_b[7:0] [3:0]
      New connections: $flatten\CPU1.$5\alu_in_b[7:0] [7:4] = { $flatten\CPU1.$5\alu_in_b[7:0] [3] $flatten\CPU1.$5\alu_in_b[7:0] [3] $flatten\CPU1.$5\alu_in_b[7:0] [3] $flatten\CPU1.$5\alu_in_b[7:0] [3] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$899:
      Old ports: A=$auto$wreduce.cc:455:run$2913 [1:0], B=2'00, Y=$flatten\CPU1.$10\alu_op[2:0] [1:0]
      New ports: A=$auto$wreduce.cc:455:run$2913 [1], B=1'0, Y=$flatten\CPU1.$10\alu_op[2:0] [1]
      New connections: $flatten\CPU1.$10\alu_op[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$968:
      Old ports: A=$flatten\CPU1.$8\alu_in_b[7:0], B=8'00000000, Y=$flatten\CPU1.$7\alu_in_b[7:0]
      New ports: A=$flatten\CPU1.$8\alu_in_b[7:0] [4:0], B=5'00000, Y=$flatten\CPU1.$7\alu_in_b[7:0] [4:0]
      New connections: $flatten\CPU1.$7\alu_in_b[7:0] [7:5] = 3'000
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$982:
      Old ports: A=$flatten\CPU1.$10\alu_op[2:0], B=3'000, Y=$flatten\CPU1.$9\alu_op[2:0]
      New ports: A=$flatten\CPU1.$10\alu_op[2:0] [1:0], B=2'00, Y=$flatten\CPU1.$9\alu_op[2:0] [1:0]
      New connections: $flatten\CPU1.$9\alu_op[2:0] [2] = 1'0
  Optimizing cells in module \simproc_system.
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$1692:
      Old ports: A=$flatten\CPU1.$5\alu_in_b[7:0], B=8'00000000, Y=$flatten\CPU1.$4\alu_in_b[7:0]
      New ports: A=$flatten\CPU1.$5\alu_in_b[7:0] [3:0], B=4'0000, Y=$flatten\CPU1.$4\alu_in_b[7:0] [3:0]
      New connections: $flatten\CPU1.$4\alu_in_b[7:0] [7:4] = { $flatten\CPU1.$4\alu_in_b[7:0] [3] $flatten\CPU1.$4\alu_in_b[7:0] [3] $flatten\CPU1.$4\alu_in_b[7:0] [3] $flatten\CPU1.$4\alu_in_b[7:0] [3] }
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$982:
      Old ports: A=$flatten\CPU1.$10\alu_op[2:0] [1:0], B=2'00, Y=$flatten\CPU1.$9\alu_op[2:0] [1:0]
      New ports: A=$flatten\CPU1.$10\alu_op[2:0] [1], B=1'0, Y=$flatten\CPU1.$9\alu_op[2:0] [1]
      New connections: $flatten\CPU1.$9\alu_op[2:0] [0] = 1'0
  Optimizing cells in module \simproc_system.
    Consolidated identical input bits for $mux cell $flatten\CPU1.$procmux$1823:
      Old ports: A=$flatten\CPU1.$4\alu_in_b[7:0], B={ 6'000000 \CPU1.instr_reg_out [4:3] }, Y=$flatten\CPU1.$3\alu_in_b[7:0]
      New ports: A=$flatten\CPU1.$4\alu_in_b[7:0] [3:0], B={ 2'00 \CPU1.instr_reg_out [4:3] }, Y=$flatten\CPU1.$3\alu_in_b[7:0] [3:0]
      New connections: $flatten\CPU1.$3\alu_in_b[7:0] [7:4] = { $flatten\CPU1.$3\alu_in_b[7:0] [3] $flatten\CPU1.$3\alu_in_b[7:0] [3] $flatten\CPU1.$3\alu_in_b[7:0] [3] $flatten\CPU1.$3\alu_in_b[7:0] [3] }
  Optimizing cells in module \simproc_system.
Performed a total of 15 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\CPU1.\ALU1.$procmux$620 in front of them:
        $auto$alumacc.cc:485:replace_alu$2950
        $auto$alumacc.cc:485:replace_alu$2947

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 18 unused cells and 167 unused wires.
<suppressed ~19 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~6 debug messages>

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
    New ctrl vector for $pmux cell $flatten\CPU1.\ALU1.$procmux$620: { $auto$opt_reduce.cc:134:opt_pmux$3735 $flatten\CPU1.\ALU1.$procmux$624_CMP $flatten\CPU1.\ALU1.$procmux$623_CMP $flatten\CPU1.\ALU1.$procmux$622_CMP $flatten\CPU1.\ALU1.$procmux$621_CMP }
  Optimizing cells in module \simproc_system.
Performed a total of 1 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\RAM1.mem[9]$3131 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[9][1][0]$y$3538, Q = \RAM1.mem[9]).
Adding EN signal on $memory\RAM1.mem[8]$3129 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[8][1][0]$y$3526, Q = \RAM1.mem[8]).
Adding EN signal on $memory\RAM1.mem[7]$3127 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[7][1][0]$y$3502, Q = \RAM1.mem[7]).
Adding EN signal on $memory\RAM1.mem[6]$3125 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[6][1][0]$y$3490, Q = \RAM1.mem[6]).
Adding EN signal on $memory\RAM1.mem[5]$3123 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[5][1][0]$y$3478, Q = \RAM1.mem[5]).
Adding EN signal on $memory\RAM1.mem[4]$3121 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[4][1][0]$y$3466, Q = \RAM1.mem[4]).
Adding EN signal on $memory\RAM1.mem[3]$3119 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[3][1][0]$y$3446, Q = \RAM1.mem[3]).
Adding EN signal on $memory\RAM1.mem[2]$3117 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[2][1][0]$y$3430, Q = \RAM1.mem[2]).
Adding EN signal on $memory\RAM1.mem[23]$3159 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[23][1][0]$y$3726, Q = \RAM1.mem[23]).
Adding EN signal on $memory\RAM1.mem[22]$3157 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[22][1][0]$y$3714, Q = \RAM1.mem[22]).
Adding EN signal on $memory\RAM1.mem[21]$3155 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[21][1][0]$y$3702, Q = \RAM1.mem[21]).
Adding EN signal on $memory\RAM1.mem[20]$3153 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[20][1][0]$y$3690, Q = \RAM1.mem[20]).
Adding EN signal on $memory\RAM1.mem[1]$3115 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[1][1][0]$y$3410, Q = \RAM1.mem[1]).
Adding EN signal on $memory\RAM1.mem[19]$3151 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[19][1][0]$y$3674, Q = \RAM1.mem[19]).
Adding EN signal on $memory\RAM1.mem[18]$3149 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[18][1][0]$y$3662, Q = \RAM1.mem[18]).
Adding EN signal on $memory\RAM1.mem[17]$3147 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[17][1][0]$y$3650, Q = \RAM1.mem[17]).
Adding EN signal on $memory\RAM1.mem[16]$3145 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[16][1][0]$y$3638, Q = \RAM1.mem[16]).
Adding EN signal on $memory\RAM1.mem[15]$3143 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[15][1][0]$y$3614, Q = \RAM1.mem[15]).
Adding EN signal on $memory\RAM1.mem[14]$3141 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[14][1][0]$y$3602, Q = \RAM1.mem[14]).
Adding EN signal on $memory\RAM1.mem[13]$3139 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[13][1][0]$y$3590, Q = \RAM1.mem[13]).
Adding EN signal on $memory\RAM1.mem[12]$3137 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[12][1][0]$y$3578, Q = \RAM1.mem[12]).
Adding EN signal on $memory\RAM1.mem[11]$3135 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[11][1][0]$y$3562, Q = \RAM1.mem[11]).
Adding EN signal on $memory\RAM1.mem[10]$3133 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[10][1][0]$y$3550, Q = \RAM1.mem[10]).
Adding EN signal on $memory\RAM1.mem[0]$3113 ($dff) from module simproc_system (D = $memory\RAM1.mem$wrmux[0][1][0]$y$3390, Q = \RAM1.mem[0]).
Adding EN signal on $memory\CPU1.RF1.rf[3]$3013 ($dff) from module simproc_system (D = $auto$rtlil.cc:2496:Mux$2998, Q = \CPU1.RF1.rf[3]).
Adding EN signal on $memory\CPU1.RF1.rf[2]$3011 ($dff) from module simproc_system (D = $memory\CPU1.RF1.rf$wrmux[2][1][0]$y$3102, Q = \CPU1.RF1.rf[2]).
Adding EN signal on $memory\CPU1.RF1.rf[1]$3009 ($dff) from module simproc_system (D = $memory\CPU1.RF1.rf$wrmux[1][1][0]$y$3090, Q = \CPU1.RF1.rf[1]).
Adding EN signal on $memory\CPU1.RF1.rf[0]$3007 ($dff) from module simproc_system (D = $memory\CPU1.RF1.rf$wrmux[0][1][0]$y$3078, Q = \CPU1.RF1.rf[0]).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~54 debug messages>

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3815 ($dffe) from module simproc_system (D = $auto$rtlil.cc:2496:Mux$2998, Q = \CPU1.RF1.rf[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$3812 ($dffe) from module simproc_system (D = $auto$rtlil.cc:2496:Mux$2998, Q = \CPU1.RF1.rf[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$3809 ($dffe) from module simproc_system (D = $auto$rtlil.cc:2496:Mux$2998, Q = \CPU1.RF1.rf[2], rval = 8'00000000).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 3 unused cells and 30 unused wires.
<suppressed ~4 debug messages>

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

35.26. Rerunning OPT passes. (Maybe there is more to do..)

35.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

35.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

35.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

35.30. Executing OPT_SHARE pass.

35.31. Executing OPT_DFF pass (perform DFF optimizations).

35.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

35.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

35.34. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$1e8c376286295ea5767a0416bc3548f868074797\_90_alu for cells of type $alu.
Using template $paramod$21b43a343f2bc4ba62df8a2c90631d371d8e7ce8\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$constmap:8c6522d07d3fb83b3c2d8b5b2a1430398b10794b$paramod$ab9801f02ff0313664b279423188a6a2216a91f4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:8c6522d07d3fb83b3c2d8b5b2a1430398b10794b$paramod$983e787cfb618316b2ac54b3bce993f1d2bed0cf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_90_alu for cells of type $alu.
Using template $paramod$constmap:53f81d327ce76cbf6a8a98434119a90a4847620f$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:104da9d1db7a1a3d3040fc47e9181bb90c2db772$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx'.

36.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:104da9d1db7a1a3d3040fc47e9181bb90c2db772$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6634.
    dead port 2/2 on $mux $procmux$6628.
    dead port 2/2 on $mux $procmux$6622.
    dead port 2/2 on $mux $procmux$6616.
Removed 4 multiplexer ports.
<suppressed ~1407 debug messages>

36.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:104da9d1db7a1a3d3040fc47e9181bb90c2db772$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx.
<suppressed ~29 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:104da9d1db7a1a3d3040fc47e9181bb90c2db772$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx for cells of type $shift.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:b8da9fee9fc2ef0c8ae5087617f6148706f58614$paramod$cd45c44bfe0636d171a7fa9db3f3386ff6b6e92b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1922 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~1617 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~951 debug messages>
Removed a total of 317 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 170 unused cells and 1556 unused wires.
<suppressed ~171 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\simproc_system' to `<abc-temp-dir>/input.blif'..
Extracted 2446 gates and 2829 wires to a netlist network with 380 inputs and 361 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      269
ABC RESULTS:               MUX cells:      692
ABC RESULTS:              XNOR cells:       19
ABC RESULTS:               AND cells:       46
ABC RESULTS:               XOR cells:       65
ABC RESULTS:               NOR cells:       75
ABC RESULTS:              NAND cells:       96
ABC RESULTS:             ORNOT cells:      114
ABC RESULTS:                OR cells:      569
ABC RESULTS:            ANDNOT cells:      540
ABC RESULTS:        internal signals:     2088
ABC RESULTS:           input signals:      380
ABC RESULTS:          output signals:      361
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.
<suppressed ~93 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 5 unused cells and 1394 unused wires.
<suppressed ~41 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \simproc_system

40.2. Analyzing design hierarchy..
Top module:  \simproc_system
Removed 0 unused modules.

41. Printing statistics.

=== simproc_system ===

   Number of wires:               2544
   Number of wire bits:           3077
   Number of public wires:         130
   Number of public wire bits:     636
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2863
     $_ANDNOT_                     540
     $_AND_                         46
     $_DFFE_PP_                    208
     $_DFF_P_                       25
     $_MUX_                        692
     $_NAND_                        96
     $_NOR_                         71
     $_NOT_                        264
     $_ORNOT_                      114
     $_OR_                         569
     $_SDFFCE_PN0P_                 32
     $_SDFFE_PP0N_                   1
     $_SDFFE_PP0P_                 109
     $_SDFFE_PP1P_                   1
     $_SDFF_PP0_                    11
     $_XNOR_                        19
     $_XOR_                         65

42. Executing CHECK pass (checking for obvious problems).
Checking module simproc_system...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/synthesis/post_techmap.dot'.
Dumping module simproc_system to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simproc_system..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simproc_system.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simproc_system'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module simproc_system.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 0 unused cells and 54 unused wires.
<suppressed ~54 debug messages>

47. Printing statistics.

=== simproc_system ===

   Number of wires:               2490
   Number of wire bits:           2883
   Number of public wires:          76
   Number of public wire bits:     442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2863
     $_ANDNOT_                     540
     $_AND_                         46
     $_DFFE_PP_                    208
     $_DFF_P_                       25
     $_MUX_                        692
     $_NAND_                        96
     $_NOR_                         71
     $_NOT_                        264
     $_ORNOT_                      114
     $_OR_                         569
     $_SDFFCE_PN0P_                 32
     $_SDFFE_PP0N_                   1
     $_SDFFE_PP0P_                 109
     $_SDFFE_PP1P_                   1
     $_SDFF_PP0_                    11
     $_XNOR_                        19
     $_XOR_                         65

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/zerotoasic/asic_tools/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/zerotoasic/asic_tools/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/zerotoasic/asic_tools/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/zerotoasic/asic_tools/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\simproc_system':
  mapped 387 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== simproc_system ===

   Number of wires:               2995
   Number of wire bits:           3388
   Number of public wires:          76
   Number of public wire bits:     442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3368
     $_ANDNOT_                     540
     $_AND_                         46
     $_MUX_                       1197
     $_NAND_                        96
     $_NOR_                         71
     $_NOT_                        264
     $_ORNOT_                      114
     $_OR_                         569
     $_XNOR_                        19
     $_XOR_                         65
     sky130_fd_sc_hd__dfxtp_2      387

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\simproc_system' to `/tmp/yosys-abc-lKTovf/input.blif'..
Extracted 2981 gates and 3380 wires to a netlist network with 397 inputs and 385 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-lKTovf/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-lKTovf/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-lKTovf/input.blif 
ABC: + read_lib -w /openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/simproc_system/runs/RUN_2025.11.10_00.32.29/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (4824.78 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   2109 ( 20.6 %)   Cap = 10.8 ff (  5.1 %)   Area =    17910.93 ( 79.2 %)   Delay =  5107.60 ps  (  1.9 %)               
ABC: Path  0 --      56 : 0    2 pi                       A =   0.00  Df =  13.7   -8.2 ps  S =  24.9 ps  Cin =  0.0 ff  Cout =   3.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     910 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 283.0 -110.7 ps  S = 329.0 ps  Cin =  2.1 ff  Cout =  27.6 ff  Cmax = 130.0 ff  G = 1238  
ABC: Path  2 --     921 : 4    5 sky130_fd_sc_hd__or4b_2  A =  10.01  Df = 874.3 -354.9 ps  S = 145.4 ps  Cin =  1.5 ff  Cout =  14.7 ff  Cmax = 265.5 ff  G =  959  
ABC: Path  3 --     932 : 2    9 sky130_fd_sc_hd__and2_2  A =   7.51  Df =1124.6 -395.5 ps  S = 117.5 ps  Cin =  1.5 ff  Cout =  20.0 ff  Cmax = 303.0 ff  G = 1294  
ABC: Path  4 --    1636 : 3    2 sky130_fd_sc_hd__o21a_2  A =   8.76  Df =1335.1 -461.3 ps  S =  57.8 ps  Cin =  2.4 ff  Cout =   7.6 ff  Cmax = 294.8 ff  G =  298  
ABC: Path  5 --    1639 : 5    9 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =1779.5 -384.0 ps  S = 180.8 ps  Cin =  2.3 ff  Cout =  33.0 ff  Cmax = 299.4 ff  G = 1360  
ABC: Path  6 --    1674 : 3    2 sky130_fd_sc_hd__and3_2  A =   7.51  Df =1993.7 -125.0 ps  S =  64.7 ps  Cin =  1.5 ff  Cout =   6.8 ff  Cmax = 309.5 ff  G =  434  
ABC: Path  7 --    1677 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =2470.5 -228.5 ps  S =  99.1 ps  Cin =  1.5 ff  Cout =   9.6 ff  Cmax = 310.4 ff  G =  605  
ABC: Path  8 --    1710 : 3    3 sky130_fd_sc_hd__a21bo_2 A =  10.01  Df =2715.0 -327.9 ps  S =  62.1 ps  Cin =  2.0 ff  Cout =   8.7 ff  Cmax = 288.4 ff  G =  405  
ABC: Path  9 --    1729 : 5    4 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =3127.3 -395.7 ps  S =  78.5 ps  Cin =  2.3 ff  Cout =  11.6 ff  Cmax = 299.4 ff  G =  475  
ABC: Path 10 --    1752 : 3    2 sky130_fd_sc_hd__and3_2  A =   7.51  Df =3343.0   -2.4 ps  S =  64.1 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  456  
ABC: Path 11 --    1777 : 3    2 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =3537.4  -94.8 ps  S =  52.0 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  290  
ABC: Path 12 --    1779 : 3    1 sky130_fd_sc_hd__o21a_2  A =   8.76  Df =3720.0 -173.2 ps  S =  32.2 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 294.8 ff  G =   99  
ABC: Path 13 --    1787 : 4    3 sky130_fd_sc_hd__a211o_2 A =  10.01  Df =4048.2 -336.5 ps  S =  55.7 ps  Cin =  2.4 ff  Cout =   5.8 ff  Cmax = 325.0 ff  G =  233  
ABC: Path 14 --    1834 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =4722.9 -752.1 ps  S = 109.4 ps  Cin =  1.5 ff  Cout =   5.1 ff  Cmax = 265.5 ff  G =  328  
ABC: Path 15 --    1835 : 3    1 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =5107.6-1012.9 ps  S = 417.6 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 128.2 ff  G =  733  
ABC: Start-point = pi55 (\CPU1.instr_reg_out [0]).  End-point = po147 ($auto$rtlil.cc:2607:MuxGate$13210).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  397/  385  lat =    0  nd =  2109  edge =   5734  area =17910.76  delay =17.00  lev = 17
ABC: + write_blif /tmp/yosys-abc-lKTovf/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      147
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      163
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      568
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      408
ABC RESULTS:        internal signals:     2598
ABC RESULTS:           input signals:      397
ABC RESULTS:          output signals:      385
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simproc_system..
Removed 2 unused cells and 3387 unused wires.
<suppressed ~47 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module simproc_system...
Warning: Wire simproc_system.\uart_tx is used but has no driver.
Warning: Wire simproc_system.\tx_reg [7] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [6] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [5] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [4] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [3] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [2] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [1] is used but has no driver.
Warning: Wire simproc_system.\tx_reg [0] is used but has no driver.
Warning: Wire simproc_system.\halt is used but has no driver.
Warning: Wire simproc_system.\done is used but has no driver.
Warning: Wire simproc_system.\data_byte [7] is used but has no driver.
Warning: Wire simproc_system.\data_byte [6] is used but has no driver.
Warning: Wire simproc_system.\data_byte [5] is used but has no driver.
Warning: Wire simproc_system.\data_byte [4] is used but has no driver.
Warning: Wire simproc_system.\data_byte [3] is used but has no driver.
Warning: Wire simproc_system.\data_byte [2] is used but has no driver.
Warning: Wire simproc_system.\data_byte [1] is used but has no driver.
Warning: Wire simproc_system.\data_byte [0] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [7] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [6] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [5] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [4] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [3] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [2] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [1] is used but has no driver.
Warning: Wire simproc_system.\cmd_byte [0] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [7] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [6] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [5] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [4] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [3] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [2] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [1] is used but has no driver.
Warning: Wire simproc_system.\addr_byte [0] is used but has no driver.
Found and reported 35 problems.

61. Printing statistics.

=== simproc_system ===

   Number of wires:               2472
   Number of wire bits:           2509
   Number of public wires:         361
   Number of public wire bits:     398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2496
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       40
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2       15
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        19
     sky130_fd_sc_hd__a21oi_2       24
     sky130_fd_sc_hd__a221o_2       54
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2        46
     sky130_fd_sc_hd__a22oi_2        7
     sky130_fd_sc_hd__a2bb2o_2       3
     sky130_fd_sc_hd__a311o_2       15
     sky130_fd_sc_hd__a31o_2        51
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2        22
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__and2_2        45
     sky130_fd_sc_hd__and2b_2        6
     sky130_fd_sc_hd__and3_2        52
     sky130_fd_sc_hd__and3b_2       12
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2       10
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1        408
     sky130_fd_sc_hd__dfxtp_2      387
     sky130_fd_sc_hd__inv_2         27
     sky130_fd_sc_hd__mux2_2       568
     sky130_fd_sc_hd__mux4_2         4
     sky130_fd_sc_hd__nand2_2       86
     sky130_fd_sc_hd__nand3_2        9
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        81
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o211a_2      163
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2        16
     sky130_fd_sc_hd__o21ai_2       18
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2       27
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2         7
     sky130_fd_sc_hd__o31ai_2        8
     sky130_fd_sc_hd__o32a_2        10
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2        147
     sky130_fd_sc_hd__or2b_2         4
     sky130_fd_sc_hd__or3_2         15
     sky130_fd_sc_hd__or3b_2         9
     sky130_fd_sc_hd__or4_2         11
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       15
     sky130_fd_sc_hd__xor2_2         6

   Chip area for module '\simproc_system': 26142.572800

62. Executing Verilog backend.
Dumping module `\simproc_system'.

Warnings: 35 unique messages, 35 total
End of script. Logfile hash: c7cff6906d, CPU: user 2.38s system 0.09s, MEM: 40.21 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 64% 2x abc (4 sec), 10% 44x opt_expr (0 sec), ...
