#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Dec  5 22:20:13 2025
# Process ID         : 96592
# Current directory  : D:/Desktop/riscv-pipeline-cpu/openriscv
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent101380 D:\Desktop\riscv-pipeline-cpu\openriscv\openriscv.xpr
# Log file           : D:/Desktop/riscv-pipeline-cpu/openriscv/vivado.log
# Journal file       : D:/Desktop/riscv-pipeline-cpu/openriscv\vivado.jou
# Running On         : DESKTOP-600MH23
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26220
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17032 MB
# Swap memory        : 20401 MB
# Total Virtual      : 37433 MB
# Available Virtual  : 9382 MB
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.xpr
INFO: [Project 1-313] Project file moved from 'D:/WorkSpace/HardwareDesign/openriscv' since last save.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [Project 1-230] Project 'openriscv.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'openriscv_min_sopc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'openriscv_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openriscv_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/new/display_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/openriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/openriscv_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openriscv_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/7-seg/x7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/7-seg/x7seg_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.srcs/sources_1/imports/code/openriscv_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openriscv_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openriscv_min_sopc_tb_behav xil_defaultlib.openriscv_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openriscv_min_sopc_tb_behav xil_defaultlib.openriscv_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.display_buffer
Compiling module xil_defaultlib.openriscv
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.x7seg_top
Compiling module xil_defaultlib.openriscv_min_sopc
Compiling module xil_defaultlib.openriscv_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openriscv_min_sopc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1096.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openriscv_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openriscv_min_sopc_tb} -tclbatch {openriscv_min_sopc_tb.tcl} -view {D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Desktop/riscv-pipeline-cpu/openriscv/openriscv_min_sopc_tb_behav.wcfg
source openriscv_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openriscv_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.379 ; gain = 40.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 22:51:45 2025...
