
Project_Sub.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  00000dc2  00000e56  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000dc2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012b  00800118  00800118  00000e6e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e6e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000ea0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  00000ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001086  00000000  00000000  00001050  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006f3  00000000  00000000  000020d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dde  00000000  00000000  000027c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000039c  00000000  00000000  000035a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004ca  00000000  00000000  00003944  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b33  00000000  00000000  00003e0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  00004941  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
   4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  34:	0c 94 da 04 	jmp	0x9b4	; 0x9b4 <__vector_13>
  38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  50:	0c 94 44 01 	jmp	0x288	; 0x288 <__vector_20>
  54:	0c 94 02 01 	jmp	0x204	; 0x204 <__vector_21>
  58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
  7c:	11 24       	eor	r1, r1
  7e:	1f be       	out	0x3f, r1	; 63
  80:	cf ef       	ldi	r28, 0xFF	; 255
  82:	d8 e0       	ldi	r29, 0x08	; 8
  84:	de bf       	out	0x3e, r29	; 62
  86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
  88:	11 e0       	ldi	r17, 0x01	; 1
  8a:	a0 e0       	ldi	r26, 0x00	; 0
  8c:	b1 e0       	ldi	r27, 0x01	; 1
  8e:	e2 ec       	ldi	r30, 0xC2	; 194
  90:	fd e0       	ldi	r31, 0x0D	; 13
  92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
  94:	05 90       	lpm	r0, Z+
  96:	0d 92       	st	X+, r0
  98:	a8 31       	cpi	r26, 0x18	; 24
  9a:	b1 07       	cpc	r27, r17
  9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
  9e:	22 e0       	ldi	r18, 0x02	; 2
  a0:	a8 e1       	ldi	r26, 0x18	; 24
  a2:	b1 e0       	ldi	r27, 0x01	; 1
  a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
  a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
  a8:	a3 34       	cpi	r26, 0x43	; 67
  aa:	b2 07       	cpc	r27, r18
  ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
  ae:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <main>
  b2:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <_exit>

000000b6 <__bad_interrupt>:
  b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <uart_put_char>:
}

void clear_serial_input_buffer(void) {
	/* Just adjust our buffer data so it looks empty */
	input_insert_pos = 0;
	bytes_in_input_buffer = 0;
  ba:	2f b7       	in	r18, 0x3f	; 63
  bc:	20 78       	andi	r18, 0x80	; 128
  be:	02 c0       	rjmp	.+4      	; 0xc4 <uart_put_char+0xa>
  c0:	22 23       	and	r18, r18
  c2:	29 f1       	breq	.+74     	; 0x10e <uart_put_char+0x54>
  c4:	90 91 1f 01 	lds	r25, 0x011F	; 0x80011f <bytes_in_out_buffer>
  c8:	9f 3f       	cpi	r25, 0xFF	; 255
  ca:	d1 f3       	breq	.-12     	; 0xc0 <uart_put_char+0x6>
  cc:	f8 94       	cli
  ce:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <out_insert_pos>
  d2:	91 e0       	ldi	r25, 0x01	; 1
  d4:	9e 0f       	add	r25, r30
  d6:	90 93 1e 01 	sts	0x011E, r25	; 0x80011e <out_insert_pos>
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	e0 5e       	subi	r30, 0xE0	; 224
  de:	fe 4f       	sbci	r31, 0xFE	; 254
  e0:	80 83       	st	Z, r24
  e2:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bytes_in_out_buffer>
  e6:	8f 5f       	subi	r24, 0xFF	; 255
  e8:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <bytes_in_out_buffer>
  ec:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <out_insert_pos>
  f0:	8f 3f       	cpi	r24, 0xFF	; 255
  f2:	11 f4       	brne	.+4      	; 0xf8 <uart_put_char+0x3e>
  f4:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <out_insert_pos>
  f8:	e1 ec       	ldi	r30, 0xC1	; 193
  fa:	f0 e0       	ldi	r31, 0x00	; 0
  fc:	80 81       	ld	r24, Z
  fe:	80 62       	ori	r24, 0x20	; 32
 100:	80 83       	st	Z, r24
 102:	22 23       	and	r18, r18
 104:	39 f0       	breq	.+14     	; 0x114 <uart_put_char+0x5a>
 106:	78 94       	sei
 108:	80 e0       	ldi	r24, 0x00	; 0
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	08 95       	ret
 10e:	81 e0       	ldi	r24, 0x01	; 1
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	08 95       	ret
 114:	80 e0       	ldi	r24, 0x00	; 0
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	08 95       	ret

0000011a <uart_get_char>:
 11a:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <bytes_in_input_buffer>
 11e:	88 23       	and	r24, r24
 120:	e1 f3       	breq	.-8      	; 0x11a <uart_get_char>
 122:	2f b7       	in	r18, 0x3f	; 63
 124:	20 78       	andi	r18, 0x80	; 128
 126:	f8 94       	cli
 128:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <input_insert_pos>
 12c:	30 91 31 02 	lds	r19, 0x0231	; 0x800231 <bytes_in_input_buffer>
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	83 1b       	sub	r24, r19
 134:	91 09       	sbc	r25, r1
 136:	5a f4       	brpl	.+22     	; 0x14e <uart_get_char+0x34>
 138:	e0 91 1f 02 	lds	r30, 0x021F	; 0x80021f <input_insert_pos>
 13c:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <bytes_in_input_buffer>
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	e8 1b       	sub	r30, r24
 144:	f1 09       	sbc	r31, r1
 146:	e0 5d       	subi	r30, 0xD0	; 208
 148:	fd 4f       	sbci	r31, 0xFD	; 253
 14a:	80 81       	ld	r24, Z
 14c:	0a c0       	rjmp	.+20     	; 0x162 <uart_get_char+0x48>
 14e:	e0 91 1f 02 	lds	r30, 0x021F	; 0x80021f <input_insert_pos>
 152:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <bytes_in_input_buffer>
 156:	f0 e0       	ldi	r31, 0x00	; 0
 158:	e8 1b       	sub	r30, r24
 15a:	f1 09       	sbc	r31, r1
 15c:	e0 5e       	subi	r30, 0xE0	; 224
 15e:	fd 4f       	sbci	r31, 0xFD	; 253
 160:	80 81       	ld	r24, Z
 162:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <bytes_in_input_buffer>
 166:	91 50       	subi	r25, 0x01	; 1
 168:	90 93 31 02 	sts	0x0231, r25	; 0x800231 <bytes_in_input_buffer>
 16c:	22 23       	and	r18, r18
 16e:	09 f0       	breq	.+2      	; 0x172 <uart_get_char+0x58>
 170:	78 94       	sei
 172:	90 e0       	ldi	r25, 0x00	; 0
 174:	08 95       	ret

00000176 <init_serial_stdio>:
 176:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <out_insert_pos>
 17a:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <bytes_in_out_buffer>
 17e:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <input_insert_pos>
 182:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <bytes_in_input_buffer>
 186:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <input_overrun>
 18a:	40 93 18 01 	sts	0x0118, r20	; 0x800118 <__data_end>
 18e:	dc 01       	movw	r26, r24
 190:	cb 01       	movw	r24, r22
 192:	88 0f       	add	r24, r24
 194:	99 1f       	adc	r25, r25
 196:	aa 1f       	adc	r26, r26
 198:	bb 1f       	adc	r27, r27
 19a:	88 0f       	add	r24, r24
 19c:	99 1f       	adc	r25, r25
 19e:	aa 1f       	adc	r26, r26
 1a0:	bb 1f       	adc	r27, r27
 1a2:	9c 01       	movw	r18, r24
 1a4:	ad 01       	movw	r20, r26
 1a6:	22 0f       	add	r18, r18
 1a8:	33 1f       	adc	r19, r19
 1aa:	44 1f       	adc	r20, r20
 1ac:	55 1f       	adc	r21, r21
 1ae:	60 e0       	ldi	r22, 0x00	; 0
 1b0:	72 e1       	ldi	r23, 0x12	; 18
 1b2:	8a e7       	ldi	r24, 0x7A	; 122
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__divmodsi4>
 1ba:	ba 01       	movw	r22, r20
 1bc:	a9 01       	movw	r20, r18
 1be:	4f 5f       	subi	r20, 0xFF	; 255
 1c0:	5f 4f       	sbci	r21, 0xFF	; 255
 1c2:	6f 4f       	sbci	r22, 0xFF	; 255
 1c4:	7f 4f       	sbci	r23, 0xFF	; 255
 1c6:	db 01       	movw	r26, r22
 1c8:	ca 01       	movw	r24, r20
 1ca:	1a f4       	brpl	.+6      	; 0x1d2 <init_serial_stdio+0x5c>
 1cc:	01 96       	adiw	r24, 0x01	; 1
 1ce:	a1 1d       	adc	r26, r1
 1d0:	b1 1d       	adc	r27, r1
 1d2:	b5 95       	asr	r27
 1d4:	a7 95       	ror	r26
 1d6:	97 95       	ror	r25
 1d8:	87 95       	ror	r24
 1da:	01 97       	sbiw	r24, 0x01	; 1
 1dc:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
 1e0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
 1e4:	e1 ec       	ldi	r30, 0xC1	; 193
 1e6:	f0 e0       	ldi	r31, 0x00	; 0
 1e8:	88 e1       	ldi	r24, 0x18	; 24
 1ea:	80 83       	st	Z, r24
 1ec:	80 81       	ld	r24, Z
 1ee:	80 68       	ori	r24, 0x80	; 128
 1f0:	80 83       	st	Z, r24
 1f2:	ed e3       	ldi	r30, 0x3D	; 61
 1f4:	f2 e0       	ldi	r31, 0x02	; 2
 1f6:	8a e0       	ldi	r24, 0x0A	; 10
 1f8:	91 e0       	ldi	r25, 0x01	; 1
 1fa:	93 83       	std	Z+3, r25	; 0x03
 1fc:	82 83       	std	Z+2, r24	; 0x02
 1fe:	91 83       	std	Z+1, r25	; 0x01
 200:	80 83       	st	Z, r24
 202:	08 95       	ret

00000204 <__vector_21>:
/*
 * Define the interrupt handler for UART Data Register Empty (i.e. 
 * another character can be taken from our buffer and written out)
 */
ISR(USART0_UDRE_vect) 
{
 204:	1f 92       	push	r1
 206:	0f 92       	push	r0
 208:	0f b6       	in	r0, 0x3f	; 63
 20a:	0f 92       	push	r0
 20c:	11 24       	eor	r1, r1
 20e:	2f 93       	push	r18
 210:	8f 93       	push	r24
 212:	9f 93       	push	r25
 214:	ef 93       	push	r30
 216:	ff 93       	push	r31
	/* Check if we have data in our buffer */
	if(bytes_in_out_buffer > 0) {
 218:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bytes_in_out_buffer>
 21c:	88 23       	and	r24, r24
 21e:	29 f1       	breq	.+74     	; 0x26a <__vector_21+0x66>
		 * one which is "bytes_in_buffer" characters before the 
		 * insert_pos (taking into account that we may 
		 * need to wrap around to the end of the buffer).
		 */
		char c;
		if(out_insert_pos - bytes_in_out_buffer < 0) {
 220:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <out_insert_pos>
 224:	20 91 1f 01 	lds	r18, 0x011F	; 0x80011f <bytes_in_out_buffer>
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	82 1b       	sub	r24, r18
 22c:	91 09       	sbc	r25, r1
 22e:	5a f4       	brpl	.+22     	; 0x246 <__vector_21+0x42>
			/* Need to wrap around */
			c = out_buffer[out_insert_pos - bytes_in_out_buffer
 230:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <out_insert_pos>
 234:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bytes_in_out_buffer>
				+ OUTPUT_BUFFER_SIZE];
 238:	f0 e0       	ldi	r31, 0x00	; 0
 23a:	e8 1b       	sub	r30, r24
 23c:	f1 09       	sbc	r31, r1
		 * need to wrap around to the end of the buffer).
		 */
		char c;
		if(out_insert_pos - bytes_in_out_buffer < 0) {
			/* Need to wrap around */
			c = out_buffer[out_insert_pos - bytes_in_out_buffer
 23e:	e1 5e       	subi	r30, 0xE1	; 225
 240:	fd 4f       	sbci	r31, 0xFD	; 253
 242:	90 81       	ld	r25, Z
 244:	0a c0       	rjmp	.+20     	; 0x25a <__vector_21+0x56>
				+ OUTPUT_BUFFER_SIZE];
		} else {
			c = out_buffer[out_insert_pos - bytes_in_out_buffer];
 246:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <out_insert_pos>
 24a:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bytes_in_out_buffer>
 24e:	f0 e0       	ldi	r31, 0x00	; 0
 250:	e8 1b       	sub	r30, r24
 252:	f1 09       	sbc	r31, r1
 254:	e0 5e       	subi	r30, 0xE0	; 224
 256:	fe 4f       	sbci	r31, 0xFE	; 254
 258:	90 81       	ld	r25, Z
		}
		/* Decrement our count of the number of bytes in the 
		 * buffer 
		 */
		bytes_in_out_buffer--;
 25a:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bytes_in_out_buffer>
 25e:	81 50       	subi	r24, 0x01	; 1
 260:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <bytes_in_out_buffer>
		
		/* Output the character via the UART */
		UDR0 = c;
 264:	90 93 c6 00 	sts	0x00C6, r25	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 268:	05 c0       	rjmp	.+10     	; 0x274 <__vector_21+0x70>
		 * Register Empty interrupt because otherwise it 
		 * will trigger again immediately this ISR exits. 
		 * The interrupt is reenabled when a character is
		 * placed in the buffer.
		 */
		UCSR0B &= ~(1<<UDRIE0);
 26a:	e1 ec       	ldi	r30, 0xC1	; 193
 26c:	f0 e0       	ldi	r31, 0x00	; 0
 26e:	80 81       	ld	r24, Z
 270:	8f 7d       	andi	r24, 0xDF	; 223
 272:	80 83       	st	Z, r24
	}
}
 274:	ff 91       	pop	r31
 276:	ef 91       	pop	r30
 278:	9f 91       	pop	r25
 27a:	8f 91       	pop	r24
 27c:	2f 91       	pop	r18
 27e:	0f 90       	pop	r0
 280:	0f be       	out	0x3f, r0	; 63
 282:	0f 90       	pop	r0
 284:	1f 90       	pop	r1
 286:	18 95       	reti

00000288 <__vector_20>:
 * we can read a character. The character is read and placed in
 * the input buffer.
 */

ISR(USART0_RX_vect) 
{
 288:	1f 92       	push	r1
 28a:	0f 92       	push	r0
 28c:	0f b6       	in	r0, 0x3f	; 63
 28e:	0f 92       	push	r0
 290:	11 24       	eor	r1, r1
 292:	2f 93       	push	r18
 294:	3f 93       	push	r19
 296:	4f 93       	push	r20
 298:	5f 93       	push	r21
 29a:	6f 93       	push	r22
 29c:	7f 93       	push	r23
 29e:	8f 93       	push	r24
 2a0:	9f 93       	push	r25
 2a2:	af 93       	push	r26
 2a4:	bf 93       	push	r27
 2a6:	cf 93       	push	r28
 2a8:	ef 93       	push	r30
 2aa:	ff 93       	push	r31
	/* Read the character - we ignore the possibility of overrun. */
	char c;
	c = UDR0;
 2ac:	c0 91 c6 00 	lds	r28, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
		
	if(do_echo && bytes_in_out_buffer < OUTPUT_BUFFER_SIZE) {
 2b0:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 2b4:	88 23       	and	r24, r24
 2b6:	49 f0       	breq	.+18     	; 0x2ca <__vector_20+0x42>
 2b8:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <bytes_in_out_buffer>
 2bc:	8f 3f       	cpi	r24, 0xFF	; 255
 2be:	29 f0       	breq	.+10     	; 0x2ca <__vector_20+0x42>
		/* If echoing is enabled and there is output buffer
		 * space, echo the received character back to the UART.
		 * (If there is no output buffer space, characters
		 * will be lost.)
		 */
		uart_put_char(c, 0);
 2c0:	60 e0       	ldi	r22, 0x00	; 0
 2c2:	70 e0       	ldi	r23, 0x00	; 0
 2c4:	8c 2f       	mov	r24, r28
 2c6:	0e 94 5d 00 	call	0xba	; 0xba <uart_put_char>
	 * Check if we have space in our buffer. If not, set the overrun
	 * flag and throw away the character. (We never clear the 
	 * overrun flag - it's up to the programmer to check/clear
	 * this flag if desired.)
	 */
	if(bytes_in_input_buffer >= INPUT_BUFFER_SIZE) {
 2ca:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <bytes_in_input_buffer>
 2ce:	80 31       	cpi	r24, 0x10	; 16
 2d0:	20 f0       	brcs	.+8      	; 0x2da <__vector_20+0x52>
		input_overrun = 1;
 2d2:	81 e0       	ldi	r24, 0x01	; 1
 2d4:	80 93 30 02 	sts	0x0230, r24	; 0x800230 <input_overrun>
 2d8:	18 c0       	rjmp	.+48     	; 0x30a <__vector_20+0x82>
	} else {
		/* If the character is a carriage return, turn it into a
		 * linefeed 
		*/
		if (c == '\r') {
 2da:	cd 30       	cpi	r28, 0x0D	; 13
 2dc:	09 f4       	brne	.+2      	; 0x2e0 <__vector_20+0x58>
			c = '\n';
 2de:	ca e0       	ldi	r28, 0x0A	; 10
		}
		
		/* 
		 * There is room in the input buffer 
		 */
		input_buffer[input_insert_pos++] = c;
 2e0:	e0 91 1f 02 	lds	r30, 0x021F	; 0x80021f <input_insert_pos>
 2e4:	81 e0       	ldi	r24, 0x01	; 1
 2e6:	8e 0f       	add	r24, r30
 2e8:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <input_insert_pos>
 2ec:	f0 e0       	ldi	r31, 0x00	; 0
 2ee:	e0 5e       	subi	r30, 0xE0	; 224
 2f0:	fd 4f       	sbci	r31, 0xFD	; 253
 2f2:	c0 83       	st	Z, r28
		bytes_in_input_buffer++;
 2f4:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <bytes_in_input_buffer>
 2f8:	8f 5f       	subi	r24, 0xFF	; 255
 2fa:	80 93 31 02 	sts	0x0231, r24	; 0x800231 <bytes_in_input_buffer>
		if(input_insert_pos == INPUT_BUFFER_SIZE) {
 2fe:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <input_insert_pos>
 302:	80 31       	cpi	r24, 0x10	; 16
 304:	11 f4       	brne	.+4      	; 0x30a <__vector_20+0x82>
			/* Wrap around buffer pointer if necessary */
			input_insert_pos = 0;
 306:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <input_insert_pos>
		}
	}
}
 30a:	ff 91       	pop	r31
 30c:	ef 91       	pop	r30
 30e:	cf 91       	pop	r28
 310:	bf 91       	pop	r27
 312:	af 91       	pop	r26
 314:	9f 91       	pop	r25
 316:	8f 91       	pop	r24
 318:	7f 91       	pop	r23
 31a:	6f 91       	pop	r22
 31c:	5f 91       	pop	r21
 31e:	4f 91       	pop	r20
 320:	3f 91       	pop	r19
 322:	2f 91       	pop	r18
 324:	0f 90       	pop	r0
 326:	0f be       	out	0x3f, r0	; 63
 328:	0f 90       	pop	r0
 32a:	1f 90       	pop	r1
 32c:	18 95       	reti

0000032e <init_tcnt0>:
   PWM Output  = Non Inverted

   */
	// set timer / counter
	
	TCNT0 = 0;
 32e:	16 bc       	out	0x26, r1	; 38
	OCR0A = 0;
 330:	17 bc       	out	0x27, r1	; 39
	//OCR0B = 124;
	

	TCCR0A |= (1<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | _BV(WGM00) | _BV(WGM01);
 332:	84 b5       	in	r24, 0x24	; 36
 334:	83 68       	ori	r24, 0x83	; 131
 336:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1<<CS10);
 338:	85 b5       	in	r24, 0x25	; 37
 33a:	81 60       	ori	r24, 0x01	; 1
 33c:	85 bd       	out	0x25, r24	; 37
 33e:	08 95       	ret

00000340 <init_tcnt2>:
   PWM Output  = Non Inverted

   */
	// set timer / counter
	
	TCNT2 = 0;
 340:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	OCR2A = 124;
 344:	8c e7       	ldi	r24, 0x7C	; 124
 346:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	OCR2B = 124;
 34a:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7e00b4>
	

	
	//TCCR2A |= (1<<COM2A1) | (1<<WGM20);
	//TCCR2B |= (1<<CS20) | (1<<WGM22);
	TCCR2A |= _BV(COM2A1) | _BV(COM2B1) | _BV(WGM20) | _BV(WGM21);
 34e:	e0 eb       	ldi	r30, 0xB0	; 176
 350:	f0 e0       	ldi	r31, 0x00	; 0
 352:	80 81       	ld	r24, Z
 354:	83 6a       	ori	r24, 0xA3	; 163
 356:	80 83       	st	Z, r24
	TCCR2B |= _BV(CS20);
 358:	e1 eb       	ldi	r30, 0xB1	; 177
 35a:	f0 e0       	ldi	r31, 0x00	; 0
 35c:	80 81       	ld	r24, Z
 35e:	81 60       	ori	r24, 0x01	; 1
 360:	80 83       	st	Z, r24
 362:	08 95       	ret

00000364 <makeInfo>:
	}
}

info* makeInfo(void) {
	/* initialize the game's information struct */
	info* info_ptr = malloc(sizeof(info));
 364:	8a e0       	ldi	r24, 0x0A	; 10
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	0e 94 40 05 	call	0xa80	; 0xa80 <malloc>
	return info_ptr;
}
 36c:	08 95       	ret

0000036e <initialise>:
	
}



void initialise(info* info_ptr){
 36e:	ec 01       	movw	r28, r24

	DDRA = (1<<PORTA0)|(1<<PORTA1);
 370:	83 e0       	ldi	r24, 0x03	; 3
 372:	81 b9       	out	0x01, r24	; 1
	DDRB = (1<<PORTB3);			/*	PWM camera	*/
 374:	88 e0       	ldi	r24, 0x08	; 8
 376:	84 b9       	out	0x04, r24	; 4
	DDRC = (1<<PORTC2)|(1<<PORTC3)|(1<<PORTC4)|(1<<PORTC5)|(1<<PORTC6)|(1<<PORTC7);
 378:	8c ef       	ldi	r24, 0xFC	; 252
 37a:	87 b9       	out	0x07, r24	; 7
	DDRD = (1<<PORTD1)|(1<<PORTD4)|(1<<PORTD3)|(1<<PORTD2)|(1<<PORTD5)|(1<<PORTD6)|(1<<PORTD7);
 37c:	8e ef       	ldi	r24, 0xFE	; 254
 37e:	8a b9       	out	0x0a, r24	; 10
	DDRD &= ~(1<<PIND0);
 380:	50 98       	cbi	0x0a, 0	; 10
	init_serial_stdio(9600,0);											//////////////////////////////////////////////////////////////////////////////////////////
 382:	40 e0       	ldi	r20, 0x00	; 0
 384:	60 e8       	ldi	r22, 0x80	; 128
 386:	75 e2       	ldi	r23, 0x25	; 37
 388:	80 e0       	ldi	r24, 0x00	; 0
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	0e 94 bb 00 	call	0x176	; 0x176 <init_serial_stdio>

	init_tcnt0();				/*	Camera PWM	*/
 390:	0e 94 97 01 	call	0x32e	; 0x32e <init_tcnt0>
	init_tcnt1();				/*	Timer		*/
 394:	0e 94 a9 04 	call	0x952	; 0x952 <init_tcnt1>
	init_tcnt2();				/*	Motor PWM	*/
 398:	0e 94 a0 01 	call	0x340	; 0x340 <init_tcnt2>
	init_step();
 39c:	0e 94 e7 01 	call	0x3ce	; 0x3ce <init_step>
	srand(get_tcnt1_ticks());
 3a0:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 3a4:	cb 01       	movw	r24, r22
 3a6:	0e 94 b2 06 	call	0xd64	; 0xd64 <srand>
	sei();
 3aa:	78 94       	sei
	
	/****************************************************************************************************************************************************************/
	info_ptr->stepSpeed = 95;
 3ac:	8f e5       	ldi	r24, 0x5F	; 95
 3ae:	89 83       	std	Y+1, r24	; 0x01
	info_ptr->maxStep = 5000;
 3b0:	88 e8       	ldi	r24, 0x88	; 136
 3b2:	93 e1       	ldi	r25, 0x13	; 19
 3b4:	9b 83       	std	Y+3, r25	; 0x03
 3b6:	8a 83       	std	Y+2, r24	; 0x02
	
	PORTD |= (1<<PORTD6)|(1<<PORTD7);	//enable stepper
 3b8:	8b b1       	in	r24, 0x0b	; 11
 3ba:	80 6c       	ori	r24, 0xC0	; 192
 3bc:	8b b9       	out	0x0b, r24	; 11
	while(1){
		
		step(info_ptr);
 3be:	ce 01       	movw	r24, r28
 3c0:	0e 94 55 04 	call	0x8aa	; 0x8aa <step>
 3c4:	fc cf       	rjmp	.-8      	; 0x3be <initialise+0x50>

000003c6 <main>:


/* functional code	*/
int main(void) {
	
	info* info_ptr = makeInfo();
 3c6:	0e 94 b2 01 	call	0x364	; 0x364 <makeInfo>
	initialise(info_ptr);
 3ca:	0e 94 b7 01 	call	0x36e	; 0x36e <initialise>

000003ce <init_step>:
	
}

void release_step(void){
	
	PORTC &= ~((1<<BLU)|(1<<GRE)|(1<<YEL)|(1<<RED));
 3ce:	10 92 33 02 	sts	0x0233, r1	; 0x800233 <steps+0x1>
 3d2:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <steps>
 3d6:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <phase>
 3da:	84 e0       	ldi	r24, 0x04	; 4
 3dc:	80 93 37 02 	sts	0x0237, r24	; 0x800237 <BLU>
 3e0:	85 e0       	ldi	r24, 0x05	; 5
 3e2:	80 93 36 02 	sts	0x0236, r24	; 0x800236 <GRE>
 3e6:	82 e0       	ldi	r24, 0x02	; 2
 3e8:	80 93 35 02 	sts	0x0235, r24	; 0x800235 <YEL>
 3ec:	83 e0       	ldi	r24, 0x03	; 3
 3ee:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <RED>
 3f2:	87 b1       	in	r24, 0x07	; 7
 3f4:	8c 63       	ori	r24, 0x3C	; 60
 3f6:	87 b9       	out	0x07, r24	; 7
 3f8:	08 95       	ret

000003fa <increment_step>:
 }

/**************************************************************************************swapped increment and decrement so start with claw closed ****************/
 void increment_step(void){
	/* the motor has turned one step, increase the count */
	++steps;
 3fa:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <steps>
 3fe:	90 91 33 02 	lds	r25, 0x0233	; 0x800233 <steps+0x1>
 402:	01 96       	adiw	r24, 0x01	; 1
 404:	90 93 33 02 	sts	0x0233, r25	; 0x800233 <steps+0x1>
 408:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <steps>
 40c:	08 95       	ret

0000040e <decrement_step>:
 }

 void decrement_step(void){
	/* the motor has turned back one step, decrease the count */
	--steps;
 40e:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <steps>
 412:	90 91 33 02 	lds	r25, 0x0233	; 0x800233 <steps+0x1>
 416:	01 97       	sbiw	r24, 0x01	; 1
 418:	90 93 33 02 	sts	0x0233, r25	; 0x800233 <steps+0x1>
 41c:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <steps>
 420:	08 95       	ret

00000422 <step_clockwise>:
 }
/**************************************************************************************************************************************************************/


 void step_clockwise(uint8_t time_on){
 422:	4f 92       	push	r4
 424:	5f 92       	push	r5
 426:	6f 92       	push	r6
 428:	7f 92       	push	r7
 42a:	8f 92       	push	r8
 42c:	9f 92       	push	r9
 42e:	af 92       	push	r10
 430:	bf 92       	push	r11
 432:	cf 92       	push	r12
 434:	df 92       	push	r13
 436:	ef 92       	push	r14
 438:	ff 92       	push	r15
 43a:	cf 93       	push	r28
 43c:	df 93       	push	r29
 43e:	88 2e       	mov	r8, r24
	/* turns stepper motor clockwise */

	 uint32_t current_time;
	 
	// if(phase == 0){
		 current_time = get_tcnt1_ticks();
 440:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 444:	91 2c       	mov	r9, r1
 446:	a1 2c       	mov	r10, r1
 448:	b1 2c       	mov	r11, r1
 44a:	2b 01       	movw	r4, r22
 44c:	3c 01       	movw	r6, r24
 44e:	48 0c       	add	r4, r8
 450:	59 1c       	adc	r5, r9
 452:	6a 1c       	adc	r6, r10
 454:	7b 1c       	adc	r7, r11
			 PORTC |= (1<<GRE)|(1<<YEL);
 456:	c1 e0       	ldi	r28, 0x01	; 1
 458:	d0 e0       	ldi	r29, 0x00	; 0

	 uint32_t current_time;
	 
	// if(phase == 0){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 45a:	2a c0       	rjmp	.+84     	; 0x4b0 <step_clockwise+0x8e>
			 PORTC |= (1<<GRE)|(1<<YEL);
 45c:	98 b1       	in	r25, 0x08	; 8
 45e:	ae 01       	movw	r20, r28
 460:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 464:	02 c0       	rjmp	.+4      	; 0x46a <step_clockwise+0x48>
 466:	44 0f       	add	r20, r20
 468:	55 1f       	adc	r21, r21
 46a:	0a 94       	dec	r0
 46c:	e2 f7       	brpl	.-8      	; 0x466 <step_clockwise+0x44>
 46e:	9e 01       	movw	r18, r28
 470:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 474:	02 c0       	rjmp	.+4      	; 0x47a <step_clockwise+0x58>
 476:	22 0f       	add	r18, r18
 478:	33 1f       	adc	r19, r19
 47a:	0a 94       	dec	r0
 47c:	e2 f7       	brpl	.-8      	; 0x476 <step_clockwise+0x54>
 47e:	84 2f       	mov	r24, r20
 480:	82 2b       	or	r24, r18
 482:	89 2b       	or	r24, r25
 484:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<BLU)|(1<<RED));
 486:	28 b1       	in	r18, 0x08	; 8
 488:	ae 01       	movw	r20, r28
 48a:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 48e:	02 c0       	rjmp	.+4      	; 0x494 <step_clockwise+0x72>
 490:	44 0f       	add	r20, r20
 492:	55 1f       	adc	r21, r21
 494:	0a 94       	dec	r0
 496:	e2 f7       	brpl	.-8      	; 0x490 <step_clockwise+0x6e>
 498:	ce 01       	movw	r24, r28
 49a:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 49e:	02 c0       	rjmp	.+4      	; 0x4a4 <step_clockwise+0x82>
 4a0:	88 0f       	add	r24, r24
 4a2:	99 1f       	adc	r25, r25
 4a4:	0a 94       	dec	r0
 4a6:	e2 f7       	brpl	.-8      	; 0x4a0 <step_clockwise+0x7e>
 4a8:	84 2b       	or	r24, r20
 4aa:	80 95       	com	r24
 4ac:	82 23       	and	r24, r18
 4ae:	88 b9       	out	0x08, r24	; 8

	 uint32_t current_time;
	 
	// if(phase == 0){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 4b0:	75 01       	movw	r14, r10
 4b2:	64 01       	movw	r12, r8
 4b4:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 4b8:	64 15       	cp	r22, r4
 4ba:	75 05       	cpc	r23, r5
 4bc:	86 05       	cpc	r24, r6
 4be:	97 05       	cpc	r25, r7
 4c0:	68 f2       	brcs	.-102    	; 0x45c <step_clockwise+0x3a>
			 PORTC |= (1<<GRE)|(1<<YEL);
			 PORTC &= ~((1<<BLU)|(1<<RED));
		 }
		 ++phase;
 4c2:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <phase>
 4c6:	8f 5f       	subi	r24, 0xFF	; 255
 4c8:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <phase>
	 //}
	// else if(phase == 1){
		 current_time = get_tcnt1_ticks();
 4cc:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 4d0:	86 0e       	add	r8, r22
 4d2:	97 1e       	adc	r9, r23
 4d4:	a8 1e       	adc	r10, r24
 4d6:	b9 1e       	adc	r11, r25
			 PORTC |= (1<<GRE)|(1<<RED);
 4d8:	c1 e0       	ldi	r28, 0x01	; 1
 4da:	d0 e0       	ldi	r29, 0x00	; 0
		 }
		 ++phase;
	 //}
	// else if(phase == 1){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 4dc:	2a c0       	rjmp	.+84     	; 0x532 <step_clockwise+0x110>
			 PORTC |= (1<<GRE)|(1<<RED);
 4de:	98 b1       	in	r25, 0x08	; 8
 4e0:	ae 01       	movw	r20, r28
 4e2:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 4e6:	02 c0       	rjmp	.+4      	; 0x4ec <step_clockwise+0xca>
 4e8:	44 0f       	add	r20, r20
 4ea:	55 1f       	adc	r21, r21
 4ec:	0a 94       	dec	r0
 4ee:	e2 f7       	brpl	.-8      	; 0x4e8 <step_clockwise+0xc6>
 4f0:	9e 01       	movw	r18, r28
 4f2:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 4f6:	02 c0       	rjmp	.+4      	; 0x4fc <step_clockwise+0xda>
 4f8:	22 0f       	add	r18, r18
 4fa:	33 1f       	adc	r19, r19
 4fc:	0a 94       	dec	r0
 4fe:	e2 f7       	brpl	.-8      	; 0x4f8 <step_clockwise+0xd6>
 500:	84 2f       	mov	r24, r20
 502:	82 2b       	or	r24, r18
 504:	89 2b       	or	r24, r25
 506:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<BLU)|(1<<YEL));
 508:	28 b1       	in	r18, 0x08	; 8
 50a:	ae 01       	movw	r20, r28
 50c:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 510:	02 c0       	rjmp	.+4      	; 0x516 <step_clockwise+0xf4>
 512:	44 0f       	add	r20, r20
 514:	55 1f       	adc	r21, r21
 516:	0a 94       	dec	r0
 518:	e2 f7       	brpl	.-8      	; 0x512 <step_clockwise+0xf0>
 51a:	ce 01       	movw	r24, r28
 51c:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 520:	02 c0       	rjmp	.+4      	; 0x526 <step_clockwise+0x104>
 522:	88 0f       	add	r24, r24
 524:	99 1f       	adc	r25, r25
 526:	0a 94       	dec	r0
 528:	e2 f7       	brpl	.-8      	; 0x522 <step_clockwise+0x100>
 52a:	84 2b       	or	r24, r20
 52c:	80 95       	com	r24
 52e:	82 23       	and	r24, r18
 530:	88 b9       	out	0x08, r24	; 8
		 }
		 ++phase;
	 //}
	// else if(phase == 1){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 532:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 536:	68 15       	cp	r22, r8
 538:	79 05       	cpc	r23, r9
 53a:	8a 05       	cpc	r24, r10
 53c:	9b 05       	cpc	r25, r11
 53e:	78 f2       	brcs	.-98     	; 0x4de <step_clockwise+0xbc>
			 PORTC |= (1<<GRE)|(1<<RED);
			 PORTC &= ~((1<<BLU)|(1<<YEL));
		 }
		 ++phase;
 540:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <phase>
 544:	8f 5f       	subi	r24, 0xFF	; 255
 546:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <phase>
	// }
	// else if(phase == 2){
		 current_time = get_tcnt1_ticks();
 54a:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 54e:	46 01       	movw	r8, r12
 550:	57 01       	movw	r10, r14
 552:	86 0e       	add	r8, r22
 554:	97 1e       	adc	r9, r23
 556:	a8 1e       	adc	r10, r24
 558:	b9 1e       	adc	r11, r25
			 PORTC |= (1<<BLU)|(1<<RED);
 55a:	c1 e0       	ldi	r28, 0x01	; 1
 55c:	d0 e0       	ldi	r29, 0x00	; 0
		 }
		 ++phase;
	// }
	// else if(phase == 2){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 55e:	2a c0       	rjmp	.+84     	; 0x5b4 <step_clockwise+0x192>
			 PORTC |= (1<<BLU)|(1<<RED);
 560:	98 b1       	in	r25, 0x08	; 8
 562:	ae 01       	movw	r20, r28
 564:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 568:	02 c0       	rjmp	.+4      	; 0x56e <step_clockwise+0x14c>
 56a:	44 0f       	add	r20, r20
 56c:	55 1f       	adc	r21, r21
 56e:	0a 94       	dec	r0
 570:	e2 f7       	brpl	.-8      	; 0x56a <step_clockwise+0x148>
 572:	9e 01       	movw	r18, r28
 574:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 578:	02 c0       	rjmp	.+4      	; 0x57e <step_clockwise+0x15c>
 57a:	22 0f       	add	r18, r18
 57c:	33 1f       	adc	r19, r19
 57e:	0a 94       	dec	r0
 580:	e2 f7       	brpl	.-8      	; 0x57a <step_clockwise+0x158>
 582:	84 2f       	mov	r24, r20
 584:	82 2b       	or	r24, r18
 586:	89 2b       	or	r24, r25
 588:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<GRE)|(1<<YEL));
 58a:	28 b1       	in	r18, 0x08	; 8
 58c:	ae 01       	movw	r20, r28
 58e:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 592:	02 c0       	rjmp	.+4      	; 0x598 <step_clockwise+0x176>
 594:	44 0f       	add	r20, r20
 596:	55 1f       	adc	r21, r21
 598:	0a 94       	dec	r0
 59a:	e2 f7       	brpl	.-8      	; 0x594 <step_clockwise+0x172>
 59c:	ce 01       	movw	r24, r28
 59e:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 5a2:	02 c0       	rjmp	.+4      	; 0x5a8 <step_clockwise+0x186>
 5a4:	88 0f       	add	r24, r24
 5a6:	99 1f       	adc	r25, r25
 5a8:	0a 94       	dec	r0
 5aa:	e2 f7       	brpl	.-8      	; 0x5a4 <step_clockwise+0x182>
 5ac:	84 2b       	or	r24, r20
 5ae:	80 95       	com	r24
 5b0:	82 23       	and	r24, r18
 5b2:	88 b9       	out	0x08, r24	; 8
		 }
		 ++phase;
	// }
	// else if(phase == 2){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 5b4:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 5b8:	68 15       	cp	r22, r8
 5ba:	79 05       	cpc	r23, r9
 5bc:	8a 05       	cpc	r24, r10
 5be:	9b 05       	cpc	r25, r11
 5c0:	78 f2       	brcs	.-98     	; 0x560 <step_clockwise+0x13e>
			 PORTC |= (1<<BLU)|(1<<RED);
			 PORTC &= ~((1<<GRE)|(1<<YEL));
		 }
		 ++phase;
 5c2:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <phase>
 5c6:	8f 5f       	subi	r24, 0xFF	; 255
 5c8:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <phase>
	// }
	// else if(phase == 3){
		 current_time = get_tcnt1_ticks();
 5cc:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 5d0:	c6 0e       	add	r12, r22
 5d2:	d7 1e       	adc	r13, r23
 5d4:	e8 1e       	adc	r14, r24
 5d6:	f9 1e       	adc	r15, r25
			 PORTC |= (1<<BLU)|(1<<YEL);
 5d8:	c1 e0       	ldi	r28, 0x01	; 1
 5da:	d0 e0       	ldi	r29, 0x00	; 0
		 }
		 ++phase;
	// }
	// else if(phase == 3){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 5dc:	2a c0       	rjmp	.+84     	; 0x632 <step_clockwise+0x210>
			 PORTC |= (1<<BLU)|(1<<YEL);
 5de:	98 b1       	in	r25, 0x08	; 8
 5e0:	ae 01       	movw	r20, r28
 5e2:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 5e6:	02 c0       	rjmp	.+4      	; 0x5ec <step_clockwise+0x1ca>
 5e8:	44 0f       	add	r20, r20
 5ea:	55 1f       	adc	r21, r21
 5ec:	0a 94       	dec	r0
 5ee:	e2 f7       	brpl	.-8      	; 0x5e8 <step_clockwise+0x1c6>
 5f0:	9e 01       	movw	r18, r28
 5f2:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 5f6:	02 c0       	rjmp	.+4      	; 0x5fc <step_clockwise+0x1da>
 5f8:	22 0f       	add	r18, r18
 5fa:	33 1f       	adc	r19, r19
 5fc:	0a 94       	dec	r0
 5fe:	e2 f7       	brpl	.-8      	; 0x5f8 <step_clockwise+0x1d6>
 600:	84 2f       	mov	r24, r20
 602:	82 2b       	or	r24, r18
 604:	89 2b       	or	r24, r25
 606:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<GRE)|(1<<RED));
 608:	28 b1       	in	r18, 0x08	; 8
 60a:	ae 01       	movw	r20, r28
 60c:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 610:	02 c0       	rjmp	.+4      	; 0x616 <step_clockwise+0x1f4>
 612:	44 0f       	add	r20, r20
 614:	55 1f       	adc	r21, r21
 616:	0a 94       	dec	r0
 618:	e2 f7       	brpl	.-8      	; 0x612 <step_clockwise+0x1f0>
 61a:	ce 01       	movw	r24, r28
 61c:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 620:	02 c0       	rjmp	.+4      	; 0x626 <step_clockwise+0x204>
 622:	88 0f       	add	r24, r24
 624:	99 1f       	adc	r25, r25
 626:	0a 94       	dec	r0
 628:	e2 f7       	brpl	.-8      	; 0x622 <step_clockwise+0x200>
 62a:	84 2b       	or	r24, r20
 62c:	80 95       	com	r24
 62e:	82 23       	and	r24, r18
 630:	88 b9       	out	0x08, r24	; 8
		 }
		 ++phase;
	// }
	// else if(phase == 3){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 632:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 636:	6c 15       	cp	r22, r12
 638:	7d 05       	cpc	r23, r13
 63a:	8e 05       	cpc	r24, r14
 63c:	9f 05       	cpc	r25, r15
 63e:	78 f2       	brcs	.-98     	; 0x5de <step_clockwise+0x1bc>
			 PORTC |= (1<<BLU)|(1<<YEL);
			 PORTC &= ~((1<<GRE)|(1<<RED));
		 }
		 phase = 0;
 640:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <phase>
	// }
	 increment_step();
 644:	0e 94 fd 01 	call	0x3fa	; 0x3fa <increment_step>
	 //char buffer[6];
	// sprintf(buffer, "C %d\n", phase);
	// fputs(buffer, stdout);
 }
 648:	df 91       	pop	r29
 64a:	cf 91       	pop	r28
 64c:	ff 90       	pop	r15
 64e:	ef 90       	pop	r14
 650:	df 90       	pop	r13
 652:	cf 90       	pop	r12
 654:	bf 90       	pop	r11
 656:	af 90       	pop	r10
 658:	9f 90       	pop	r9
 65a:	8f 90       	pop	r8
 65c:	7f 90       	pop	r7
 65e:	6f 90       	pop	r6
 660:	5f 90       	pop	r5
 662:	4f 90       	pop	r4
 664:	08 95       	ret

00000666 <step_anticlockwise>:


 void step_anticlockwise(uint8_t time_on){
 666:	4f 92       	push	r4
 668:	5f 92       	push	r5
 66a:	6f 92       	push	r6
 66c:	7f 92       	push	r7
 66e:	8f 92       	push	r8
 670:	9f 92       	push	r9
 672:	af 92       	push	r10
 674:	bf 92       	push	r11
 676:	cf 92       	push	r12
 678:	df 92       	push	r13
 67a:	ef 92       	push	r14
 67c:	ff 92       	push	r15
 67e:	cf 93       	push	r28
 680:	df 93       	push	r29
 682:	88 2e       	mov	r8, r24
	/* turns stepper motor clockwise */
	
	 uint32_t current_time;

	// if(phase == 0){
		 current_time = get_tcnt1_ticks();
 684:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 688:	91 2c       	mov	r9, r1
 68a:	a1 2c       	mov	r10, r1
 68c:	b1 2c       	mov	r11, r1
 68e:	2b 01       	movw	r4, r22
 690:	3c 01       	movw	r6, r24
 692:	48 0c       	add	r4, r8
 694:	59 1c       	adc	r5, r9
 696:	6a 1c       	adc	r6, r10
 698:	7b 1c       	adc	r7, r11
			 PORTC |= (1<<BLU)|(1<<YEL);
 69a:	c1 e0       	ldi	r28, 0x01	; 1
 69c:	d0 e0       	ldi	r29, 0x00	; 0
	
	 uint32_t current_time;

	// if(phase == 0){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 69e:	2a c0       	rjmp	.+84     	; 0x6f4 <step_anticlockwise+0x8e>
			 PORTC |= (1<<BLU)|(1<<YEL);
 6a0:	98 b1       	in	r25, 0x08	; 8
 6a2:	ae 01       	movw	r20, r28
 6a4:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 6a8:	02 c0       	rjmp	.+4      	; 0x6ae <step_anticlockwise+0x48>
 6aa:	44 0f       	add	r20, r20
 6ac:	55 1f       	adc	r21, r21
 6ae:	0a 94       	dec	r0
 6b0:	e2 f7       	brpl	.-8      	; 0x6aa <step_anticlockwise+0x44>
 6b2:	9e 01       	movw	r18, r28
 6b4:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 6b8:	02 c0       	rjmp	.+4      	; 0x6be <step_anticlockwise+0x58>
 6ba:	22 0f       	add	r18, r18
 6bc:	33 1f       	adc	r19, r19
 6be:	0a 94       	dec	r0
 6c0:	e2 f7       	brpl	.-8      	; 0x6ba <step_anticlockwise+0x54>
 6c2:	84 2f       	mov	r24, r20
 6c4:	82 2b       	or	r24, r18
 6c6:	89 2b       	or	r24, r25
 6c8:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<GRE)|(1<<RED));
 6ca:	28 b1       	in	r18, 0x08	; 8
 6cc:	ae 01       	movw	r20, r28
 6ce:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 6d2:	02 c0       	rjmp	.+4      	; 0x6d8 <step_anticlockwise+0x72>
 6d4:	44 0f       	add	r20, r20
 6d6:	55 1f       	adc	r21, r21
 6d8:	0a 94       	dec	r0
 6da:	e2 f7       	brpl	.-8      	; 0x6d4 <step_anticlockwise+0x6e>
 6dc:	ce 01       	movw	r24, r28
 6de:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 6e2:	02 c0       	rjmp	.+4      	; 0x6e8 <step_anticlockwise+0x82>
 6e4:	88 0f       	add	r24, r24
 6e6:	99 1f       	adc	r25, r25
 6e8:	0a 94       	dec	r0
 6ea:	e2 f7       	brpl	.-8      	; 0x6e4 <step_anticlockwise+0x7e>
 6ec:	84 2b       	or	r24, r20
 6ee:	80 95       	com	r24
 6f0:	82 23       	and	r24, r18
 6f2:	88 b9       	out	0x08, r24	; 8
	
	 uint32_t current_time;

	// if(phase == 0){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 6f4:	75 01       	movw	r14, r10
 6f6:	64 01       	movw	r12, r8
 6f8:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 6fc:	64 15       	cp	r22, r4
 6fe:	75 05       	cpc	r23, r5
 700:	86 05       	cpc	r24, r6
 702:	97 05       	cpc	r25, r7
 704:	68 f2       	brcs	.-102    	; 0x6a0 <step_anticlockwise+0x3a>
			 PORTC |= (1<<BLU)|(1<<YEL);
			 PORTC &= ~((1<<GRE)|(1<<RED));
		 }
		 ++phase;
 706:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <phase>
 70a:	8f 5f       	subi	r24, 0xFF	; 255
 70c:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <phase>
	// }
	// else if(phase == 1){
		 current_time = get_tcnt1_ticks();
 710:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 714:	86 0e       	add	r8, r22
 716:	97 1e       	adc	r9, r23
 718:	a8 1e       	adc	r10, r24
 71a:	b9 1e       	adc	r11, r25
			 PORTC |= (1<<BLU)|(1<<RED);
 71c:	c1 e0       	ldi	r28, 0x01	; 1
 71e:	d0 e0       	ldi	r29, 0x00	; 0
		 }
		 ++phase;
	// }
	// else if(phase == 1){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 720:	2a c0       	rjmp	.+84     	; 0x776 <step_anticlockwise+0x110>
			 PORTC |= (1<<BLU)|(1<<RED);
 722:	98 b1       	in	r25, 0x08	; 8
 724:	ae 01       	movw	r20, r28
 726:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 72a:	02 c0       	rjmp	.+4      	; 0x730 <step_anticlockwise+0xca>
 72c:	44 0f       	add	r20, r20
 72e:	55 1f       	adc	r21, r21
 730:	0a 94       	dec	r0
 732:	e2 f7       	brpl	.-8      	; 0x72c <step_anticlockwise+0xc6>
 734:	9e 01       	movw	r18, r28
 736:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 73a:	02 c0       	rjmp	.+4      	; 0x740 <step_anticlockwise+0xda>
 73c:	22 0f       	add	r18, r18
 73e:	33 1f       	adc	r19, r19
 740:	0a 94       	dec	r0
 742:	e2 f7       	brpl	.-8      	; 0x73c <step_anticlockwise+0xd6>
 744:	84 2f       	mov	r24, r20
 746:	82 2b       	or	r24, r18
 748:	89 2b       	or	r24, r25
 74a:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<GRE)|(1<<YEL));
 74c:	28 b1       	in	r18, 0x08	; 8
 74e:	ae 01       	movw	r20, r28
 750:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 754:	02 c0       	rjmp	.+4      	; 0x75a <step_anticlockwise+0xf4>
 756:	44 0f       	add	r20, r20
 758:	55 1f       	adc	r21, r21
 75a:	0a 94       	dec	r0
 75c:	e2 f7       	brpl	.-8      	; 0x756 <step_anticlockwise+0xf0>
 75e:	ce 01       	movw	r24, r28
 760:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 764:	02 c0       	rjmp	.+4      	; 0x76a <step_anticlockwise+0x104>
 766:	88 0f       	add	r24, r24
 768:	99 1f       	adc	r25, r25
 76a:	0a 94       	dec	r0
 76c:	e2 f7       	brpl	.-8      	; 0x766 <step_anticlockwise+0x100>
 76e:	84 2b       	or	r24, r20
 770:	80 95       	com	r24
 772:	82 23       	and	r24, r18
 774:	88 b9       	out	0x08, r24	; 8
		 }
		 ++phase;
	// }
	// else if(phase == 1){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 776:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 77a:	68 15       	cp	r22, r8
 77c:	79 05       	cpc	r23, r9
 77e:	8a 05       	cpc	r24, r10
 780:	9b 05       	cpc	r25, r11
 782:	78 f2       	brcs	.-98     	; 0x722 <step_anticlockwise+0xbc>
			 PORTC |= (1<<BLU)|(1<<RED);
			 PORTC &= ~((1<<GRE)|(1<<YEL));
		 }
		 ++phase;
 784:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <phase>
 788:	8f 5f       	subi	r24, 0xFF	; 255
 78a:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <phase>
	// }
	// else if(phase == 2){
		 current_time = get_tcnt1_ticks();
 78e:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 792:	46 01       	movw	r8, r12
 794:	57 01       	movw	r10, r14
 796:	86 0e       	add	r8, r22
 798:	97 1e       	adc	r9, r23
 79a:	a8 1e       	adc	r10, r24
 79c:	b9 1e       	adc	r11, r25
			 PORTC |= (1<<GRE)|(1<<RED);
 79e:	c1 e0       	ldi	r28, 0x01	; 1
 7a0:	d0 e0       	ldi	r29, 0x00	; 0
		 }
		 ++phase;
	// }
	// else if(phase == 2){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 7a2:	2a c0       	rjmp	.+84     	; 0x7f8 <step_anticlockwise+0x192>
			 PORTC |= (1<<GRE)|(1<<RED);
 7a4:	98 b1       	in	r25, 0x08	; 8
 7a6:	ae 01       	movw	r20, r28
 7a8:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 7ac:	02 c0       	rjmp	.+4      	; 0x7b2 <step_anticlockwise+0x14c>
 7ae:	44 0f       	add	r20, r20
 7b0:	55 1f       	adc	r21, r21
 7b2:	0a 94       	dec	r0
 7b4:	e2 f7       	brpl	.-8      	; 0x7ae <step_anticlockwise+0x148>
 7b6:	9e 01       	movw	r18, r28
 7b8:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 7bc:	02 c0       	rjmp	.+4      	; 0x7c2 <step_anticlockwise+0x15c>
 7be:	22 0f       	add	r18, r18
 7c0:	33 1f       	adc	r19, r19
 7c2:	0a 94       	dec	r0
 7c4:	e2 f7       	brpl	.-8      	; 0x7be <step_anticlockwise+0x158>
 7c6:	84 2f       	mov	r24, r20
 7c8:	82 2b       	or	r24, r18
 7ca:	89 2b       	or	r24, r25
 7cc:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<BLU)|(1<<YEL));
 7ce:	28 b1       	in	r18, 0x08	; 8
 7d0:	ae 01       	movw	r20, r28
 7d2:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 7d6:	02 c0       	rjmp	.+4      	; 0x7dc <step_anticlockwise+0x176>
 7d8:	44 0f       	add	r20, r20
 7da:	55 1f       	adc	r21, r21
 7dc:	0a 94       	dec	r0
 7de:	e2 f7       	brpl	.-8      	; 0x7d8 <step_anticlockwise+0x172>
 7e0:	ce 01       	movw	r24, r28
 7e2:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 7e6:	02 c0       	rjmp	.+4      	; 0x7ec <step_anticlockwise+0x186>
 7e8:	88 0f       	add	r24, r24
 7ea:	99 1f       	adc	r25, r25
 7ec:	0a 94       	dec	r0
 7ee:	e2 f7       	brpl	.-8      	; 0x7e8 <step_anticlockwise+0x182>
 7f0:	84 2b       	or	r24, r20
 7f2:	80 95       	com	r24
 7f4:	82 23       	and	r24, r18
 7f6:	88 b9       	out	0x08, r24	; 8
		 }
		 ++phase;
	// }
	// else if(phase == 2){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 7f8:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 7fc:	68 15       	cp	r22, r8
 7fe:	79 05       	cpc	r23, r9
 800:	8a 05       	cpc	r24, r10
 802:	9b 05       	cpc	r25, r11
 804:	78 f2       	brcs	.-98     	; 0x7a4 <step_anticlockwise+0x13e>
			 PORTC |= (1<<GRE)|(1<<RED);
			 PORTC &= ~((1<<BLU)|(1<<YEL));
		 }
		 ++phase;
 806:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <phase>
 80a:	8f 5f       	subi	r24, 0xFF	; 255
 80c:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <phase>
	 //}
	 //else if(phase == 3){
		 current_time = get_tcnt1_ticks();
 810:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
		 while((current_time + time_on) > get_tcnt1_ticks()){
 814:	c6 0e       	add	r12, r22
 816:	d7 1e       	adc	r13, r23
 818:	e8 1e       	adc	r14, r24
 81a:	f9 1e       	adc	r15, r25
			 PORTC |= (1<<GRE)|(1<<YEL);
 81c:	c1 e0       	ldi	r28, 0x01	; 1
 81e:	d0 e0       	ldi	r29, 0x00	; 0
		 }
		 ++phase;
	 //}
	 //else if(phase == 3){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 820:	2a c0       	rjmp	.+84     	; 0x876 <step_anticlockwise+0x210>
			 PORTC |= (1<<GRE)|(1<<YEL);
 822:	98 b1       	in	r25, 0x08	; 8
 824:	ae 01       	movw	r20, r28
 826:	00 90 36 02 	lds	r0, 0x0236	; 0x800236 <GRE>
 82a:	02 c0       	rjmp	.+4      	; 0x830 <step_anticlockwise+0x1ca>
 82c:	44 0f       	add	r20, r20
 82e:	55 1f       	adc	r21, r21
 830:	0a 94       	dec	r0
 832:	e2 f7       	brpl	.-8      	; 0x82c <step_anticlockwise+0x1c6>
 834:	9e 01       	movw	r18, r28
 836:	00 90 35 02 	lds	r0, 0x0235	; 0x800235 <YEL>
 83a:	02 c0       	rjmp	.+4      	; 0x840 <step_anticlockwise+0x1da>
 83c:	22 0f       	add	r18, r18
 83e:	33 1f       	adc	r19, r19
 840:	0a 94       	dec	r0
 842:	e2 f7       	brpl	.-8      	; 0x83c <step_anticlockwise+0x1d6>
 844:	84 2f       	mov	r24, r20
 846:	82 2b       	or	r24, r18
 848:	89 2b       	or	r24, r25
 84a:	88 b9       	out	0x08, r24	; 8
			 PORTC &= ~((1<<BLU)|(1<<RED));
 84c:	28 b1       	in	r18, 0x08	; 8
 84e:	ae 01       	movw	r20, r28
 850:	00 90 37 02 	lds	r0, 0x0237	; 0x800237 <BLU>
 854:	02 c0       	rjmp	.+4      	; 0x85a <step_anticlockwise+0x1f4>
 856:	44 0f       	add	r20, r20
 858:	55 1f       	adc	r21, r21
 85a:	0a 94       	dec	r0
 85c:	e2 f7       	brpl	.-8      	; 0x856 <step_anticlockwise+0x1f0>
 85e:	ce 01       	movw	r24, r28
 860:	00 90 38 02 	lds	r0, 0x0238	; 0x800238 <RED>
 864:	02 c0       	rjmp	.+4      	; 0x86a <step_anticlockwise+0x204>
 866:	88 0f       	add	r24, r24
 868:	99 1f       	adc	r25, r25
 86a:	0a 94       	dec	r0
 86c:	e2 f7       	brpl	.-8      	; 0x866 <step_anticlockwise+0x200>
 86e:	84 2b       	or	r24, r20
 870:	80 95       	com	r24
 872:	82 23       	and	r24, r18
 874:	88 b9       	out	0x08, r24	; 8
		 }
		 ++phase;
	 //}
	 //else if(phase == 3){
		 current_time = get_tcnt1_ticks();
		 while((current_time + time_on) > get_tcnt1_ticks()){
 876:	0e 94 cc 04 	call	0x998	; 0x998 <get_tcnt1_ticks>
 87a:	6c 15       	cp	r22, r12
 87c:	7d 05       	cpc	r23, r13
 87e:	8e 05       	cpc	r24, r14
 880:	9f 05       	cpc	r25, r15
 882:	78 f2       	brcs	.-98     	; 0x822 <step_anticlockwise+0x1bc>
			 PORTC |= (1<<GRE)|(1<<YEL);
			 PORTC &= ~((1<<BLU)|(1<<RED));
		 }
		 phase = 0;
 884:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <phase>
	// }
	 decrement_step();
 888:	0e 94 07 02 	call	0x40e	; 0x40e <decrement_step>
	// char buffer[6];
	// sprintf(buffer, "A %d\n", phase);
	 //fputs(buffer, stdout);
 88c:	df 91       	pop	r29
 88e:	cf 91       	pop	r28
 890:	ff 90       	pop	r15
 892:	ef 90       	pop	r14
 894:	df 90       	pop	r13
 896:	cf 90       	pop	r12
 898:	bf 90       	pop	r11
 89a:	af 90       	pop	r10
 89c:	9f 90       	pop	r9
 89e:	8f 90       	pop	r8
 8a0:	7f 90       	pop	r7
 8a2:	6f 90       	pop	r6
 8a4:	5f 90       	pop	r5
 8a6:	4f 90       	pop	r4
 8a8:	08 95       	ret

000008aa <step>:
	//if ((steps > info_ptr->maxStep) || (steps < 0)){
		///*	dont move	*/
		//return;
	//}
	
	int8_t speed = info_ptr->stepSpeed;
 8aa:	fc 01       	movw	r30, r24
 8ac:	81 81       	ldd	r24, Z+1	; 0x01
	uint8_t time_on;
	if (info_ptr->stepSpeed >= 0){
 8ae:	88 23       	and	r24, r24
 8b0:	44 f1       	brlt	.+80     	; 0x902 <__stack+0x3>
			if (speed < 10){
 8b2:	8a 30       	cpi	r24, 0x0A	; 10
 8b4:	94 f0       	brlt	.+36     	; 0x8da <step+0x30>
				time_on = 100;
			} else if (speed < 20) {
 8b6:	84 31       	cpi	r24, 0x14	; 20
 8b8:	94 f0       	brlt	.+36     	; 0x8de <step+0x34>
				time_on = 90;
			} else if (speed < 30) {
 8ba:	8e 31       	cpi	r24, 0x1E	; 30
 8bc:	94 f0       	brlt	.+36     	; 0x8e2 <step+0x38>
				time_on = 80;
			} else if (speed < 40) {
 8be:	88 32       	cpi	r24, 0x28	; 40
 8c0:	94 f0       	brlt	.+36     	; 0x8e6 <step+0x3c>
				time_on = 70;
			} else if (speed < 50){
 8c2:	82 33       	cpi	r24, 0x32	; 50
 8c4:	94 f0       	brlt	.+36     	; 0x8ea <step+0x40>
				time_on = 60;
			} else if (speed < 60) {
 8c6:	8c 33       	cpi	r24, 0x3C	; 60
 8c8:	94 f0       	brlt	.+36     	; 0x8ee <step+0x44>
				time_on = 50;
			} else if (speed < 70){
 8ca:	86 34       	cpi	r24, 0x46	; 70
 8cc:	94 f0       	brlt	.+36     	; 0x8f2 <step+0x48>
				time_on = 40;
			} else if (speed < 80) {
 8ce:	80 35       	cpi	r24, 0x50	; 80
 8d0:	94 f0       	brlt	.+36     	; 0x8f6 <step+0x4c>
				time_on = 30;
			} else if (speed < 90){
 8d2:	8a 35       	cpi	r24, 0x5A	; 90
 8d4:	94 f0       	brlt	.+36     	; 0x8fa <step+0x50>
				time_on = 20;
			} else {
				time_on = 10;
 8d6:	8a e0       	ldi	r24, 0x0A	; 10
 8d8:	11 c0       	rjmp	.+34     	; 0x8fc <step+0x52>
	
	int8_t speed = info_ptr->stepSpeed;
	uint8_t time_on;
	if (info_ptr->stepSpeed >= 0){
			if (speed < 10){
				time_on = 100;
 8da:	84 e6       	ldi	r24, 0x64	; 100
 8dc:	0f c0       	rjmp	.+30     	; 0x8fc <step+0x52>
			} else if (speed < 20) {
				time_on = 90;
 8de:	8a e5       	ldi	r24, 0x5A	; 90
 8e0:	0d c0       	rjmp	.+26     	; 0x8fc <step+0x52>
			} else if (speed < 30) {
				time_on = 80;
 8e2:	80 e5       	ldi	r24, 0x50	; 80
 8e4:	0b c0       	rjmp	.+22     	; 0x8fc <step+0x52>
			} else if (speed < 40) {
				time_on = 70;
 8e6:	86 e4       	ldi	r24, 0x46	; 70
 8e8:	09 c0       	rjmp	.+18     	; 0x8fc <step+0x52>
			} else if (speed < 50){
				time_on = 60;
 8ea:	8c e3       	ldi	r24, 0x3C	; 60
 8ec:	07 c0       	rjmp	.+14     	; 0x8fc <step+0x52>
			} else if (speed < 60) {
				time_on = 50;
 8ee:	82 e3       	ldi	r24, 0x32	; 50
 8f0:	05 c0       	rjmp	.+10     	; 0x8fc <step+0x52>
			} else if (speed < 70){
				time_on = 40;
 8f2:	88 e2       	ldi	r24, 0x28	; 40
 8f4:	03 c0       	rjmp	.+6      	; 0x8fc <step+0x52>
			} else if (speed < 80) {
				time_on = 30;
 8f6:	8e e1       	ldi	r24, 0x1E	; 30
 8f8:	01 c0       	rjmp	.+2      	; 0x8fc <step+0x52>
			} else if (speed < 90){
				time_on = 20;
 8fa:	84 e1       	ldi	r24, 0x14	; 20
			} else {
				time_on = 10;
			}
			step_clockwise(time_on);
 8fc:	0e 94 11 02 	call	0x422	; 0x422 <step_clockwise>
 900:	08 95       	ret
			//fputs("clockwise\n", stdout);
	} else {
			if (speed > -10){
 902:	87 3f       	cpi	r24, 0xF7	; 247
 904:	94 f4       	brge	.+36     	; 0x92a <__stack+0x2b>
				time_on = 100;
			} else if (speed > -20) {
 906:	8d 3e       	cpi	r24, 0xED	; 237
 908:	94 f4       	brge	.+36     	; 0x92e <__stack+0x2f>
				time_on = 90;
			} else if (speed > -30) {
 90a:	83 3e       	cpi	r24, 0xE3	; 227
 90c:	94 f4       	brge	.+36     	; 0x932 <__stack+0x33>
				time_on = 80;
			} else if (speed > -40) {
 90e:	89 3d       	cpi	r24, 0xD9	; 217
 910:	94 f4       	brge	.+36     	; 0x936 <__stack+0x37>
				time_on = 70;
			} else if (speed > -50){
 912:	8f 3c       	cpi	r24, 0xCF	; 207
 914:	94 f4       	brge	.+36     	; 0x93a <__stack+0x3b>
				time_on = 60;
			} else if (speed > -60) {
 916:	85 3c       	cpi	r24, 0xC5	; 197
 918:	94 f4       	brge	.+36     	; 0x93e <__stack+0x3f>
				time_on = 50;
			} else if (speed > -70){
 91a:	8b 3b       	cpi	r24, 0xBB	; 187
 91c:	94 f4       	brge	.+36     	; 0x942 <__stack+0x43>
				time_on = 40;
			} else if (speed > -80) {
 91e:	81 3b       	cpi	r24, 0xB1	; 177
 920:	94 f4       	brge	.+36     	; 0x946 <__stack+0x47>
				time_on = 30;
			} else if (speed > -90){
 922:	87 3a       	cpi	r24, 0xA7	; 167
 924:	94 f4       	brge	.+36     	; 0x94a <__stack+0x4b>
				time_on = 20;
			} else {
				time_on = 10;
 926:	8a e0       	ldi	r24, 0x0A	; 10
 928:	11 c0       	rjmp	.+34     	; 0x94c <__stack+0x4d>
			}
			step_clockwise(time_on);
			//fputs("clockwise\n", stdout);
	} else {
			if (speed > -10){
				time_on = 100;
 92a:	84 e6       	ldi	r24, 0x64	; 100
 92c:	0f c0       	rjmp	.+30     	; 0x94c <__stack+0x4d>
			} else if (speed > -20) {
				time_on = 90;
 92e:	8a e5       	ldi	r24, 0x5A	; 90
 930:	0d c0       	rjmp	.+26     	; 0x94c <__stack+0x4d>
			} else if (speed > -30) {
				time_on = 80;
 932:	80 e5       	ldi	r24, 0x50	; 80
 934:	0b c0       	rjmp	.+22     	; 0x94c <__stack+0x4d>
			} else if (speed > -40) {
				time_on = 70;
 936:	86 e4       	ldi	r24, 0x46	; 70
 938:	09 c0       	rjmp	.+18     	; 0x94c <__stack+0x4d>
			} else if (speed > -50){
				time_on = 60;
 93a:	8c e3       	ldi	r24, 0x3C	; 60
 93c:	07 c0       	rjmp	.+14     	; 0x94c <__stack+0x4d>
			} else if (speed > -60) {
				time_on = 50;
 93e:	82 e3       	ldi	r24, 0x32	; 50
 940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0x4d>
			} else if (speed > -70){
				time_on = 40;
 942:	88 e2       	ldi	r24, 0x28	; 40
 944:	03 c0       	rjmp	.+6      	; 0x94c <__stack+0x4d>
			} else if (speed > -80) {
				time_on = 30;
 946:	8e e1       	ldi	r24, 0x1E	; 30
 948:	01 c0       	rjmp	.+2      	; 0x94c <__stack+0x4d>
			} else if (speed > -90){
				time_on = 20;
 94a:	84 e1       	ldi	r24, 0x14	; 20
			} else {
				time_on = 10;
			}
			step_anticlockwise(time_on);
 94c:	0e 94 33 03 	call	0x666	; 0x666 <step_anticlockwise>
 950:	08 95       	ret

00000952 <init_tcnt1>:

 void init_tcnt1(void){
	 /* initialises 8-bit timer to output compare at f(clk)/64 and OCRA @ 124 */
	 
	 //set button to be not pushed
	 Button_on = 0;
 952:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <Button_on>
	 
	 // set global counter
	 tcnt1_ticks = 0L;
 956:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <tcnt1_ticks>
 95a:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <tcnt1_ticks+0x1>
 95e:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <tcnt1_ticks+0x2>
 962:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <tcnt1_ticks+0x3>
	 
	 // set timer / counter
	 TCNT1 = 0;
 966:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
 96a:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	 
	 // set output compare resgister; value to execute ISR
	 OCR1A = 124; // between 1 and 255
 96e:	8c e7       	ldi	r24, 0x7C	; 124
 970:	90 e0       	ldi	r25, 0x00	; 0
 972:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
 976:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	 
	 // timer/counter control register A - set to clear when TCNT0 matches OCR0A
	 TCCR1A = (1<<WGM11);
 97a:	82 e0       	ldi	r24, 0x02	; 2
 97c:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
	 
	 // set the timer to update at a fraction of a clock cycle
	 TCCR1B = (1<<CS11)|(1<<CS10);	// set to f(clk) / 64
 980:	83 e0       	ldi	r24, 0x03	; 3
 982:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	 
	 // timer/counter 1 interrupt mask register - enable OCR0A as output compare register, only works if OCF0A is set in TIFR0
	 TIMSK1 |= (1<<OCIE1A);
 986:	ef e6       	ldi	r30, 0x6F	; 111
 988:	f0 e0       	ldi	r31, 0x00	; 0
 98a:	80 81       	ld	r24, Z
 98c:	82 60       	ori	r24, 0x02	; 2
 98e:	80 83       	st	Z, r24
	 
	 // if it isn't already, clear the interrupt output compare flag by writing a 1 to OCF0A; switches when TCNT0 matches OCR0A
	 TIFR1 &= (1<<OCF1A);
 990:	86 b3       	in	r24, 0x16	; 22
 992:	82 70       	andi	r24, 0x02	; 2
 994:	86 bb       	out	0x16, r24	; 22
 996:	08 95       	ret

00000998 <get_tcnt1_ticks>:


 uint32_t get_tcnt1_ticks(void) {
	 /* internal reference clock, times how long the system has been on for	*/

	 uint8_t interrupts_on = bit_is_set(SREG, SREG_I);
 998:	2f b7       	in	r18, 0x3f	; 63
	 cli();
 99a:	f8 94       	cli
	 uint32_t return_value = tcnt1_ticks;
 99c:	60 91 1a 01 	lds	r22, 0x011A	; 0x80011a <tcnt1_ticks>
 9a0:	70 91 1b 01 	lds	r23, 0x011B	; 0x80011b <tcnt1_ticks+0x1>
 9a4:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <tcnt1_ticks+0x2>
 9a8:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <tcnt1_ticks+0x3>
	 if(interrupts_on) {
 9ac:	22 23       	and	r18, r18
 9ae:	0c f4       	brge	.+2      	; 0x9b2 <get_tcnt1_ticks+0x1a>
		 sei();
 9b0:	78 94       	sei
	 }
	 return return_value;
 }
 9b2:	08 95       	ret

000009b4 <__vector_13>:



 ISR(TIMER1_COMPA_vect) {
 9b4:	1f 92       	push	r1
 9b6:	0f 92       	push	r0
 9b8:	0f b6       	in	r0, 0x3f	; 63
 9ba:	0f 92       	push	r0
 9bc:	11 24       	eor	r1, r1
 9be:	8f 93       	push	r24
 9c0:	9f 93       	push	r25
 9c2:	af 93       	push	r26
 9c4:	bf 93       	push	r27
	 /* Increment our clock tick count, check if pin value has changed */
	 
	 tcnt1_ticks++;
 9c6:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <tcnt1_ticks>
 9ca:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <tcnt1_ticks+0x1>
 9ce:	a0 91 1c 01 	lds	r26, 0x011C	; 0x80011c <tcnt1_ticks+0x2>
 9d2:	b0 91 1d 01 	lds	r27, 0x011D	; 0x80011d <tcnt1_ticks+0x3>
 9d6:	01 96       	adiw	r24, 0x01	; 1
 9d8:	a1 1d       	adc	r26, r1
 9da:	b1 1d       	adc	r27, r1
 9dc:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <tcnt1_ticks>
 9e0:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <tcnt1_ticks+0x1>
 9e4:	a0 93 1c 01 	sts	0x011C, r26	; 0x80011c <tcnt1_ticks+0x2>
 9e8:	b0 93 1d 01 	sts	0x011D, r27	; 0x80011d <tcnt1_ticks+0x3>

 9ec:	bf 91       	pop	r27
 9ee:	af 91       	pop	r26
 9f0:	9f 91       	pop	r25
 9f2:	8f 91       	pop	r24
 9f4:	0f 90       	pop	r0
 9f6:	0f be       	out	0x3f, r0	; 63
 9f8:	0f 90       	pop	r0
 9fa:	1f 90       	pop	r1
 9fc:	18 95       	reti

000009fe <__divmodsi4>:
 9fe:	05 2e       	mov	r0, r21
 a00:	97 fb       	bst	r25, 7
 a02:	1e f4       	brtc	.+6      	; 0xa0a <__divmodsi4+0xc>
 a04:	00 94       	com	r0
 a06:	0e 94 16 05 	call	0xa2c	; 0xa2c <__negsi2>
 a0a:	57 fd       	sbrc	r21, 7
 a0c:	07 d0       	rcall	.+14     	; 0xa1c <__divmodsi4_neg2>
 a0e:	0e 94 1e 05 	call	0xa3c	; 0xa3c <__udivmodsi4>
 a12:	07 fc       	sbrc	r0, 7
 a14:	03 d0       	rcall	.+6      	; 0xa1c <__divmodsi4_neg2>
 a16:	4e f4       	brtc	.+18     	; 0xa2a <__divmodsi4_exit>
 a18:	0c 94 16 05 	jmp	0xa2c	; 0xa2c <__negsi2>

00000a1c <__divmodsi4_neg2>:
 a1c:	50 95       	com	r21
 a1e:	40 95       	com	r20
 a20:	30 95       	com	r19
 a22:	21 95       	neg	r18
 a24:	3f 4f       	sbci	r19, 0xFF	; 255
 a26:	4f 4f       	sbci	r20, 0xFF	; 255
 a28:	5f 4f       	sbci	r21, 0xFF	; 255

00000a2a <__divmodsi4_exit>:
 a2a:	08 95       	ret

00000a2c <__negsi2>:
 a2c:	90 95       	com	r25
 a2e:	80 95       	com	r24
 a30:	70 95       	com	r23
 a32:	61 95       	neg	r22
 a34:	7f 4f       	sbci	r23, 0xFF	; 255
 a36:	8f 4f       	sbci	r24, 0xFF	; 255
 a38:	9f 4f       	sbci	r25, 0xFF	; 255
 a3a:	08 95       	ret

00000a3c <__udivmodsi4>:
 a3c:	a1 e2       	ldi	r26, 0x21	; 33
 a3e:	1a 2e       	mov	r1, r26
 a40:	aa 1b       	sub	r26, r26
 a42:	bb 1b       	sub	r27, r27
 a44:	fd 01       	movw	r30, r26
 a46:	0d c0       	rjmp	.+26     	; 0xa62 <__udivmodsi4_ep>

00000a48 <__udivmodsi4_loop>:
 a48:	aa 1f       	adc	r26, r26
 a4a:	bb 1f       	adc	r27, r27
 a4c:	ee 1f       	adc	r30, r30
 a4e:	ff 1f       	adc	r31, r31
 a50:	a2 17       	cp	r26, r18
 a52:	b3 07       	cpc	r27, r19
 a54:	e4 07       	cpc	r30, r20
 a56:	f5 07       	cpc	r31, r21
 a58:	20 f0       	brcs	.+8      	; 0xa62 <__udivmodsi4_ep>
 a5a:	a2 1b       	sub	r26, r18
 a5c:	b3 0b       	sbc	r27, r19
 a5e:	e4 0b       	sbc	r30, r20
 a60:	f5 0b       	sbc	r31, r21

00000a62 <__udivmodsi4_ep>:
 a62:	66 1f       	adc	r22, r22
 a64:	77 1f       	adc	r23, r23
 a66:	88 1f       	adc	r24, r24
 a68:	99 1f       	adc	r25, r25
 a6a:	1a 94       	dec	r1
 a6c:	69 f7       	brne	.-38     	; 0xa48 <__udivmodsi4_loop>
 a6e:	60 95       	com	r22
 a70:	70 95       	com	r23
 a72:	80 95       	com	r24
 a74:	90 95       	com	r25
 a76:	9b 01       	movw	r18, r22
 a78:	ac 01       	movw	r20, r24
 a7a:	bd 01       	movw	r22, r26
 a7c:	cf 01       	movw	r24, r30
 a7e:	08 95       	ret

00000a80 <malloc>:
 a80:	0f 93       	push	r16
 a82:	1f 93       	push	r17
 a84:	cf 93       	push	r28
 a86:	df 93       	push	r29
 a88:	82 30       	cpi	r24, 0x02	; 2
 a8a:	91 05       	cpc	r25, r1
 a8c:	10 f4       	brcc	.+4      	; 0xa92 <malloc+0x12>
 a8e:	82 e0       	ldi	r24, 0x02	; 2
 a90:	90 e0       	ldi	r25, 0x00	; 0
 a92:	e0 91 3b 02 	lds	r30, 0x023B	; 0x80023b <__flp>
 a96:	f0 91 3c 02 	lds	r31, 0x023C	; 0x80023c <__flp+0x1>
 a9a:	20 e0       	ldi	r18, 0x00	; 0
 a9c:	30 e0       	ldi	r19, 0x00	; 0
 a9e:	a0 e0       	ldi	r26, 0x00	; 0
 aa0:	b0 e0       	ldi	r27, 0x00	; 0
 aa2:	30 97       	sbiw	r30, 0x00	; 0
 aa4:	19 f1       	breq	.+70     	; 0xaec <malloc+0x6c>
 aa6:	40 81       	ld	r20, Z
 aa8:	51 81       	ldd	r21, Z+1	; 0x01
 aaa:	02 81       	ldd	r16, Z+2	; 0x02
 aac:	13 81       	ldd	r17, Z+3	; 0x03
 aae:	48 17       	cp	r20, r24
 ab0:	59 07       	cpc	r21, r25
 ab2:	c8 f0       	brcs	.+50     	; 0xae6 <malloc+0x66>
 ab4:	84 17       	cp	r24, r20
 ab6:	95 07       	cpc	r25, r21
 ab8:	69 f4       	brne	.+26     	; 0xad4 <malloc+0x54>
 aba:	10 97       	sbiw	r26, 0x00	; 0
 abc:	31 f0       	breq	.+12     	; 0xaca <malloc+0x4a>
 abe:	12 96       	adiw	r26, 0x02	; 2
 ac0:	0c 93       	st	X, r16
 ac2:	12 97       	sbiw	r26, 0x02	; 2
 ac4:	13 96       	adiw	r26, 0x03	; 3
 ac6:	1c 93       	st	X, r17
 ac8:	27 c0       	rjmp	.+78     	; 0xb18 <malloc+0x98>
 aca:	00 93 3b 02 	sts	0x023B, r16	; 0x80023b <__flp>
 ace:	10 93 3c 02 	sts	0x023C, r17	; 0x80023c <__flp+0x1>
 ad2:	22 c0       	rjmp	.+68     	; 0xb18 <malloc+0x98>
 ad4:	21 15       	cp	r18, r1
 ad6:	31 05       	cpc	r19, r1
 ad8:	19 f0       	breq	.+6      	; 0xae0 <malloc+0x60>
 ada:	42 17       	cp	r20, r18
 adc:	53 07       	cpc	r21, r19
 ade:	18 f4       	brcc	.+6      	; 0xae6 <malloc+0x66>
 ae0:	9a 01       	movw	r18, r20
 ae2:	bd 01       	movw	r22, r26
 ae4:	ef 01       	movw	r28, r30
 ae6:	df 01       	movw	r26, r30
 ae8:	f8 01       	movw	r30, r16
 aea:	db cf       	rjmp	.-74     	; 0xaa2 <malloc+0x22>
 aec:	21 15       	cp	r18, r1
 aee:	31 05       	cpc	r19, r1
 af0:	f9 f0       	breq	.+62     	; 0xb30 <malloc+0xb0>
 af2:	28 1b       	sub	r18, r24
 af4:	39 0b       	sbc	r19, r25
 af6:	24 30       	cpi	r18, 0x04	; 4
 af8:	31 05       	cpc	r19, r1
 afa:	80 f4       	brcc	.+32     	; 0xb1c <malloc+0x9c>
 afc:	8a 81       	ldd	r24, Y+2	; 0x02
 afe:	9b 81       	ldd	r25, Y+3	; 0x03
 b00:	61 15       	cp	r22, r1
 b02:	71 05       	cpc	r23, r1
 b04:	21 f0       	breq	.+8      	; 0xb0e <malloc+0x8e>
 b06:	fb 01       	movw	r30, r22
 b08:	93 83       	std	Z+3, r25	; 0x03
 b0a:	82 83       	std	Z+2, r24	; 0x02
 b0c:	04 c0       	rjmp	.+8      	; 0xb16 <malloc+0x96>
 b0e:	90 93 3c 02 	sts	0x023C, r25	; 0x80023c <__flp+0x1>
 b12:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <__flp>
 b16:	fe 01       	movw	r30, r28
 b18:	32 96       	adiw	r30, 0x02	; 2
 b1a:	44 c0       	rjmp	.+136    	; 0xba4 <malloc+0x124>
 b1c:	fe 01       	movw	r30, r28
 b1e:	e2 0f       	add	r30, r18
 b20:	f3 1f       	adc	r31, r19
 b22:	81 93       	st	Z+, r24
 b24:	91 93       	st	Z+, r25
 b26:	22 50       	subi	r18, 0x02	; 2
 b28:	31 09       	sbc	r19, r1
 b2a:	39 83       	std	Y+1, r19	; 0x01
 b2c:	28 83       	st	Y, r18
 b2e:	3a c0       	rjmp	.+116    	; 0xba4 <malloc+0x124>
 b30:	20 91 39 02 	lds	r18, 0x0239	; 0x800239 <__brkval>
 b34:	30 91 3a 02 	lds	r19, 0x023A	; 0x80023a <__brkval+0x1>
 b38:	23 2b       	or	r18, r19
 b3a:	41 f4       	brne	.+16     	; 0xb4c <malloc+0xcc>
 b3c:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
 b40:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
 b44:	30 93 3a 02 	sts	0x023A, r19	; 0x80023a <__brkval+0x1>
 b48:	20 93 39 02 	sts	0x0239, r18	; 0x800239 <__brkval>
 b4c:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 b50:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
 b54:	21 15       	cp	r18, r1
 b56:	31 05       	cpc	r19, r1
 b58:	41 f4       	brne	.+16     	; 0xb6a <malloc+0xea>
 b5a:	2d b7       	in	r18, 0x3d	; 61
 b5c:	3e b7       	in	r19, 0x3e	; 62
 b5e:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
 b62:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
 b66:	24 1b       	sub	r18, r20
 b68:	35 0b       	sbc	r19, r21
 b6a:	e0 91 39 02 	lds	r30, 0x0239	; 0x800239 <__brkval>
 b6e:	f0 91 3a 02 	lds	r31, 0x023A	; 0x80023a <__brkval+0x1>
 b72:	e2 17       	cp	r30, r18
 b74:	f3 07       	cpc	r31, r19
 b76:	a0 f4       	brcc	.+40     	; 0xba0 <malloc+0x120>
 b78:	2e 1b       	sub	r18, r30
 b7a:	3f 0b       	sbc	r19, r31
 b7c:	28 17       	cp	r18, r24
 b7e:	39 07       	cpc	r19, r25
 b80:	78 f0       	brcs	.+30     	; 0xba0 <malloc+0x120>
 b82:	ac 01       	movw	r20, r24
 b84:	4e 5f       	subi	r20, 0xFE	; 254
 b86:	5f 4f       	sbci	r21, 0xFF	; 255
 b88:	24 17       	cp	r18, r20
 b8a:	35 07       	cpc	r19, r21
 b8c:	48 f0       	brcs	.+18     	; 0xba0 <malloc+0x120>
 b8e:	4e 0f       	add	r20, r30
 b90:	5f 1f       	adc	r21, r31
 b92:	50 93 3a 02 	sts	0x023A, r21	; 0x80023a <__brkval+0x1>
 b96:	40 93 39 02 	sts	0x0239, r20	; 0x800239 <__brkval>
 b9a:	81 93       	st	Z+, r24
 b9c:	91 93       	st	Z+, r25
 b9e:	02 c0       	rjmp	.+4      	; 0xba4 <malloc+0x124>
 ba0:	e0 e0       	ldi	r30, 0x00	; 0
 ba2:	f0 e0       	ldi	r31, 0x00	; 0
 ba4:	cf 01       	movw	r24, r30
 ba6:	df 91       	pop	r29
 ba8:	cf 91       	pop	r28
 baa:	1f 91       	pop	r17
 bac:	0f 91       	pop	r16
 bae:	08 95       	ret

00000bb0 <free>:
 bb0:	cf 93       	push	r28
 bb2:	df 93       	push	r29
 bb4:	00 97       	sbiw	r24, 0x00	; 0
 bb6:	09 f4       	brne	.+2      	; 0xbba <free+0xa>
 bb8:	81 c0       	rjmp	.+258    	; 0xcbc <free+0x10c>
 bba:	fc 01       	movw	r30, r24
 bbc:	32 97       	sbiw	r30, 0x02	; 2
 bbe:	13 82       	std	Z+3, r1	; 0x03
 bc0:	12 82       	std	Z+2, r1	; 0x02
 bc2:	a0 91 3b 02 	lds	r26, 0x023B	; 0x80023b <__flp>
 bc6:	b0 91 3c 02 	lds	r27, 0x023C	; 0x80023c <__flp+0x1>
 bca:	10 97       	sbiw	r26, 0x00	; 0
 bcc:	81 f4       	brne	.+32     	; 0xbee <free+0x3e>
 bce:	20 81       	ld	r18, Z
 bd0:	31 81       	ldd	r19, Z+1	; 0x01
 bd2:	82 0f       	add	r24, r18
 bd4:	93 1f       	adc	r25, r19
 bd6:	20 91 39 02 	lds	r18, 0x0239	; 0x800239 <__brkval>
 bda:	30 91 3a 02 	lds	r19, 0x023A	; 0x80023a <__brkval+0x1>
 bde:	28 17       	cp	r18, r24
 be0:	39 07       	cpc	r19, r25
 be2:	51 f5       	brne	.+84     	; 0xc38 <free+0x88>
 be4:	f0 93 3a 02 	sts	0x023A, r31	; 0x80023a <__brkval+0x1>
 be8:	e0 93 39 02 	sts	0x0239, r30	; 0x800239 <__brkval>
 bec:	67 c0       	rjmp	.+206    	; 0xcbc <free+0x10c>
 bee:	ed 01       	movw	r28, r26
 bf0:	20 e0       	ldi	r18, 0x00	; 0
 bf2:	30 e0       	ldi	r19, 0x00	; 0
 bf4:	ce 17       	cp	r28, r30
 bf6:	df 07       	cpc	r29, r31
 bf8:	40 f4       	brcc	.+16     	; 0xc0a <free+0x5a>
 bfa:	4a 81       	ldd	r20, Y+2	; 0x02
 bfc:	5b 81       	ldd	r21, Y+3	; 0x03
 bfe:	9e 01       	movw	r18, r28
 c00:	41 15       	cp	r20, r1
 c02:	51 05       	cpc	r21, r1
 c04:	f1 f0       	breq	.+60     	; 0xc42 <free+0x92>
 c06:	ea 01       	movw	r28, r20
 c08:	f5 cf       	rjmp	.-22     	; 0xbf4 <free+0x44>
 c0a:	d3 83       	std	Z+3, r29	; 0x03
 c0c:	c2 83       	std	Z+2, r28	; 0x02
 c0e:	40 81       	ld	r20, Z
 c10:	51 81       	ldd	r21, Z+1	; 0x01
 c12:	84 0f       	add	r24, r20
 c14:	95 1f       	adc	r25, r21
 c16:	c8 17       	cp	r28, r24
 c18:	d9 07       	cpc	r29, r25
 c1a:	59 f4       	brne	.+22     	; 0xc32 <free+0x82>
 c1c:	88 81       	ld	r24, Y
 c1e:	99 81       	ldd	r25, Y+1	; 0x01
 c20:	84 0f       	add	r24, r20
 c22:	95 1f       	adc	r25, r21
 c24:	02 96       	adiw	r24, 0x02	; 2
 c26:	91 83       	std	Z+1, r25	; 0x01
 c28:	80 83       	st	Z, r24
 c2a:	8a 81       	ldd	r24, Y+2	; 0x02
 c2c:	9b 81       	ldd	r25, Y+3	; 0x03
 c2e:	93 83       	std	Z+3, r25	; 0x03
 c30:	82 83       	std	Z+2, r24	; 0x02
 c32:	21 15       	cp	r18, r1
 c34:	31 05       	cpc	r19, r1
 c36:	29 f4       	brne	.+10     	; 0xc42 <free+0x92>
 c38:	f0 93 3c 02 	sts	0x023C, r31	; 0x80023c <__flp+0x1>
 c3c:	e0 93 3b 02 	sts	0x023B, r30	; 0x80023b <__flp>
 c40:	3d c0       	rjmp	.+122    	; 0xcbc <free+0x10c>
 c42:	e9 01       	movw	r28, r18
 c44:	fb 83       	std	Y+3, r31	; 0x03
 c46:	ea 83       	std	Y+2, r30	; 0x02
 c48:	49 91       	ld	r20, Y+
 c4a:	59 91       	ld	r21, Y+
 c4c:	c4 0f       	add	r28, r20
 c4e:	d5 1f       	adc	r29, r21
 c50:	ec 17       	cp	r30, r28
 c52:	fd 07       	cpc	r31, r29
 c54:	61 f4       	brne	.+24     	; 0xc6e <free+0xbe>
 c56:	80 81       	ld	r24, Z
 c58:	91 81       	ldd	r25, Z+1	; 0x01
 c5a:	84 0f       	add	r24, r20
 c5c:	95 1f       	adc	r25, r21
 c5e:	02 96       	adiw	r24, 0x02	; 2
 c60:	e9 01       	movw	r28, r18
 c62:	99 83       	std	Y+1, r25	; 0x01
 c64:	88 83       	st	Y, r24
 c66:	82 81       	ldd	r24, Z+2	; 0x02
 c68:	93 81       	ldd	r25, Z+3	; 0x03
 c6a:	9b 83       	std	Y+3, r25	; 0x03
 c6c:	8a 83       	std	Y+2, r24	; 0x02
 c6e:	e0 e0       	ldi	r30, 0x00	; 0
 c70:	f0 e0       	ldi	r31, 0x00	; 0
 c72:	12 96       	adiw	r26, 0x02	; 2
 c74:	8d 91       	ld	r24, X+
 c76:	9c 91       	ld	r25, X
 c78:	13 97       	sbiw	r26, 0x03	; 3
 c7a:	00 97       	sbiw	r24, 0x00	; 0
 c7c:	19 f0       	breq	.+6      	; 0xc84 <free+0xd4>
 c7e:	fd 01       	movw	r30, r26
 c80:	dc 01       	movw	r26, r24
 c82:	f7 cf       	rjmp	.-18     	; 0xc72 <free+0xc2>
 c84:	8d 91       	ld	r24, X+
 c86:	9c 91       	ld	r25, X
 c88:	11 97       	sbiw	r26, 0x01	; 1
 c8a:	9d 01       	movw	r18, r26
 c8c:	2e 5f       	subi	r18, 0xFE	; 254
 c8e:	3f 4f       	sbci	r19, 0xFF	; 255
 c90:	82 0f       	add	r24, r18
 c92:	93 1f       	adc	r25, r19
 c94:	20 91 39 02 	lds	r18, 0x0239	; 0x800239 <__brkval>
 c98:	30 91 3a 02 	lds	r19, 0x023A	; 0x80023a <__brkval+0x1>
 c9c:	28 17       	cp	r18, r24
 c9e:	39 07       	cpc	r19, r25
 ca0:	69 f4       	brne	.+26     	; 0xcbc <free+0x10c>
 ca2:	30 97       	sbiw	r30, 0x00	; 0
 ca4:	29 f4       	brne	.+10     	; 0xcb0 <free+0x100>
 ca6:	10 92 3c 02 	sts	0x023C, r1	; 0x80023c <__flp+0x1>
 caa:	10 92 3b 02 	sts	0x023B, r1	; 0x80023b <__flp>
 cae:	02 c0       	rjmp	.+4      	; 0xcb4 <free+0x104>
 cb0:	13 82       	std	Z+3, r1	; 0x03
 cb2:	12 82       	std	Z+2, r1	; 0x02
 cb4:	b0 93 3a 02 	sts	0x023A, r27	; 0x80023a <__brkval+0x1>
 cb8:	a0 93 39 02 	sts	0x0239, r26	; 0x800239 <__brkval>
 cbc:	df 91       	pop	r29
 cbe:	cf 91       	pop	r28
 cc0:	08 95       	ret

00000cc2 <do_rand>:
 cc2:	8f 92       	push	r8
 cc4:	9f 92       	push	r9
 cc6:	af 92       	push	r10
 cc8:	bf 92       	push	r11
 cca:	cf 92       	push	r12
 ccc:	df 92       	push	r13
 cce:	ef 92       	push	r14
 cd0:	ff 92       	push	r15
 cd2:	cf 93       	push	r28
 cd4:	df 93       	push	r29
 cd6:	ec 01       	movw	r28, r24
 cd8:	68 81       	ld	r22, Y
 cda:	79 81       	ldd	r23, Y+1	; 0x01
 cdc:	8a 81       	ldd	r24, Y+2	; 0x02
 cde:	9b 81       	ldd	r25, Y+3	; 0x03
 ce0:	61 15       	cp	r22, r1
 ce2:	71 05       	cpc	r23, r1
 ce4:	81 05       	cpc	r24, r1
 ce6:	91 05       	cpc	r25, r1
 ce8:	21 f4       	brne	.+8      	; 0xcf2 <do_rand+0x30>
 cea:	64 e2       	ldi	r22, 0x24	; 36
 cec:	79 ed       	ldi	r23, 0xD9	; 217
 cee:	8b e5       	ldi	r24, 0x5B	; 91
 cf0:	97 e0       	ldi	r25, 0x07	; 7
 cf2:	2d e1       	ldi	r18, 0x1D	; 29
 cf4:	33 ef       	ldi	r19, 0xF3	; 243
 cf6:	41 e0       	ldi	r20, 0x01	; 1
 cf8:	50 e0       	ldi	r21, 0x00	; 0
 cfa:	0e 94 ff 04 	call	0x9fe	; 0x9fe <__divmodsi4>
 cfe:	49 01       	movw	r8, r18
 d00:	5a 01       	movw	r10, r20
 d02:	9b 01       	movw	r18, r22
 d04:	ac 01       	movw	r20, r24
 d06:	a7 ea       	ldi	r26, 0xA7	; 167
 d08:	b1 e4       	ldi	r27, 0x41	; 65
 d0a:	0e 94 bd 06 	call	0xd7a	; 0xd7a <__muluhisi3>
 d0e:	6b 01       	movw	r12, r22
 d10:	7c 01       	movw	r14, r24
 d12:	ac ee       	ldi	r26, 0xEC	; 236
 d14:	b4 ef       	ldi	r27, 0xF4	; 244
 d16:	a5 01       	movw	r20, r10
 d18:	94 01       	movw	r18, r8
 d1a:	0e 94 cb 06 	call	0xd96	; 0xd96 <__mulohisi3>
 d1e:	dc 01       	movw	r26, r24
 d20:	cb 01       	movw	r24, r22
 d22:	8c 0d       	add	r24, r12
 d24:	9d 1d       	adc	r25, r13
 d26:	ae 1d       	adc	r26, r14
 d28:	bf 1d       	adc	r27, r15
 d2a:	b7 ff       	sbrs	r27, 7
 d2c:	03 c0       	rjmp	.+6      	; 0xd34 <do_rand+0x72>
 d2e:	01 97       	sbiw	r24, 0x01	; 1
 d30:	a1 09       	sbc	r26, r1
 d32:	b0 48       	sbci	r27, 0x80	; 128
 d34:	88 83       	st	Y, r24
 d36:	99 83       	std	Y+1, r25	; 0x01
 d38:	aa 83       	std	Y+2, r26	; 0x02
 d3a:	bb 83       	std	Y+3, r27	; 0x03
 d3c:	9f 77       	andi	r25, 0x7F	; 127
 d3e:	df 91       	pop	r29
 d40:	cf 91       	pop	r28
 d42:	ff 90       	pop	r15
 d44:	ef 90       	pop	r14
 d46:	df 90       	pop	r13
 d48:	cf 90       	pop	r12
 d4a:	bf 90       	pop	r11
 d4c:	af 90       	pop	r10
 d4e:	9f 90       	pop	r9
 d50:	8f 90       	pop	r8
 d52:	08 95       	ret

00000d54 <rand_r>:
 d54:	0e 94 61 06 	call	0xcc2	; 0xcc2 <do_rand>
 d58:	08 95       	ret

00000d5a <rand>:
 d5a:	86 e0       	ldi	r24, 0x06	; 6
 d5c:	91 e0       	ldi	r25, 0x01	; 1
 d5e:	0e 94 61 06 	call	0xcc2	; 0xcc2 <do_rand>
 d62:	08 95       	ret

00000d64 <srand>:
 d64:	a0 e0       	ldi	r26, 0x00	; 0
 d66:	b0 e0       	ldi	r27, 0x00	; 0
 d68:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <next>
 d6c:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <next+0x1>
 d70:	a0 93 08 01 	sts	0x0108, r26	; 0x800108 <next+0x2>
 d74:	b0 93 09 01 	sts	0x0109, r27	; 0x800109 <next+0x3>
 d78:	08 95       	ret

00000d7a <__muluhisi3>:
 d7a:	0e 94 d0 06 	call	0xda0	; 0xda0 <__umulhisi3>
 d7e:	a5 9f       	mul	r26, r21
 d80:	90 0d       	add	r25, r0
 d82:	b4 9f       	mul	r27, r20
 d84:	90 0d       	add	r25, r0
 d86:	a4 9f       	mul	r26, r20
 d88:	80 0d       	add	r24, r0
 d8a:	91 1d       	adc	r25, r1
 d8c:	11 24       	eor	r1, r1
 d8e:	08 95       	ret

00000d90 <__mulshisi3>:
 d90:	b7 ff       	sbrs	r27, 7
 d92:	0c 94 bd 06 	jmp	0xd7a	; 0xd7a <__muluhisi3>

00000d96 <__mulohisi3>:
 d96:	0e 94 bd 06 	call	0xd7a	; 0xd7a <__muluhisi3>
 d9a:	82 1b       	sub	r24, r18
 d9c:	93 0b       	sbc	r25, r19
 d9e:	08 95       	ret

00000da0 <__umulhisi3>:
 da0:	a2 9f       	mul	r26, r18
 da2:	b0 01       	movw	r22, r0
 da4:	b3 9f       	mul	r27, r19
 da6:	c0 01       	movw	r24, r0
 da8:	a3 9f       	mul	r26, r19
 daa:	70 0d       	add	r23, r0
 dac:	81 1d       	adc	r24, r1
 dae:	11 24       	eor	r1, r1
 db0:	91 1d       	adc	r25, r1
 db2:	b2 9f       	mul	r27, r18
 db4:	70 0d       	add	r23, r0
 db6:	81 1d       	adc	r24, r1
 db8:	11 24       	eor	r1, r1
 dba:	91 1d       	adc	r25, r1
 dbc:	08 95       	ret

00000dbe <_exit>:
 dbe:	f8 94       	cli

00000dc0 <__stop_program>:
 dc0:	ff cf       	rjmp	.-2      	; 0xdc0 <__stop_program>
