// Seed: 3805603498
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    output id_5
);
endmodule
`define pp_6 0
