Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Wed Apr 29 19:10:23 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ds_top_wrapper_timing_summary_routed.rpt -pb ds_top_wrapper_timing_summary_routed.pb -rpx ds_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ds_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: dig_wave_gen/sqw/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 135 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.380        0.000                      0                  191        0.121        0.000                      0                  191        6.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 7.000}      14.000          71.429          
sys_clk_pin  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.380        0.000                      0                  191        0.156        0.000                      0                  191        6.500        0.000                       0                   136  
sys_clk_pin         0.380        0.000                      0                  191        0.156        0.000                      0                  191        6.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 0.380        0.000                      0                  191        0.121        0.000                      0                  191  
clk           sys_clk_pin         0.380        0.000                      0                  191        0.121        0.000                      0                  191  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.052     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X7Y137         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[6]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.618    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.598     1.517    dig_wave_gen/CLK
    SLICE_X5Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dig_wave_gen/wave_internal_reg[7]/Q
                         net (fo=1, routed)           0.110     1.768    gen_aud/PWMD/D[7]
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    gen_aud/PWMD/CLK
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.070     1.603    gen_aud/PWMD/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.112     1.771    gen_aud/PWMD/D[0]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.070     1.604    gen_aud/PWMD/compare_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.086     1.739    dig_wave_gen/fsw/m1/out[13]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.784    dig_wave_gen/freq_const[13]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.091     1.616    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.086     1.740    dig_wave_gen/fsw/m1/out[16]
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.785    dig_wave_gen/freq_const[16]
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.091     1.617    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[3]/Q
                         net (fo=1, routed)           0.110     1.769    gen_aud/PWMD/D[3]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.066     1.600    gen_aud/PWMD/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.017%)  route 0.109ns (36.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.595     1.514    dig_wave_gen/fsw/f1/CLK
    SLICE_X3Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/Q
                         net (fo=1, routed)           0.109     1.765    dig_wave_gen/fsw/m1/freq_const_r_reg[19][8]
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  dig_wave_gen/fsw/m1/freq_const_r[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dig_wave_gen/freq_const[8]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.640    dig_wave_gen/freq_const_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.485    dig_wave_gen/fsw/f1/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/Q
                         net (fo=1, routed)           0.059     1.693    dig_wave_gen/fsw/m1/out[15]
    SLICE_X8Y137         LUT4 (Prop_lut4_I0_O)        0.098     1.791 r  dig_wave_gen/fsw/m1/freq_const_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.791    dig_wave_gen/freq_const[15]
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.836     2.001    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.120     1.605    dig_wave_gen/freq_const_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/Q
                         net (fo=1, routed)           0.082     1.760    dig_wave_gen/fsw/m1/freq_const_r_reg[19]_0[5]
    SLICE_X7Y137         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    dig_wave_gen/freq_const[5]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.618    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.695    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X7Y136         LUT2 (Prop_lut2_I0_O)        0.099     1.794 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dig_wave_gen/freq_const[4]
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.091     1.603    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X8Y137    dig_wave_gen/freq_const_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y136    dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y136    dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y136    dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/fsw/f1/freq4kh_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/fsw/f1/freq4kh_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y137    dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y137    dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.052     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X7Y137         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[6]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.618    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.598     1.517    dig_wave_gen/CLK
    SLICE_X5Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dig_wave_gen/wave_internal_reg[7]/Q
                         net (fo=1, routed)           0.110     1.768    gen_aud/PWMD/D[7]
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    gen_aud/PWMD/CLK
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.070     1.603    gen_aud/PWMD/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.112     1.771    gen_aud/PWMD/D[0]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.070     1.604    gen_aud/PWMD/compare_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.086     1.739    dig_wave_gen/fsw/m1/out[13]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.784    dig_wave_gen/freq_const[13]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.091     1.616    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.086     1.740    dig_wave_gen/fsw/m1/out[16]
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.785    dig_wave_gen/freq_const[16]
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.091     1.617    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[3]/Q
                         net (fo=1, routed)           0.110     1.769    gen_aud/PWMD/D[3]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.066     1.600    gen_aud/PWMD/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.017%)  route 0.109ns (36.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.595     1.514    dig_wave_gen/fsw/f1/CLK
    SLICE_X3Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/Q
                         net (fo=1, routed)           0.109     1.765    dig_wave_gen/fsw/m1/freq_const_r_reg[19][8]
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  dig_wave_gen/fsw/m1/freq_const_r[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dig_wave_gen/freq_const[8]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.640    dig_wave_gen/freq_const_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.485    dig_wave_gen/fsw/f1/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/Q
                         net (fo=1, routed)           0.059     1.693    dig_wave_gen/fsw/m1/out[15]
    SLICE_X8Y137         LUT4 (Prop_lut4_I0_O)        0.098     1.791 r  dig_wave_gen/fsw/m1/freq_const_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.791    dig_wave_gen/freq_const[15]
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.836     2.001    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.120     1.605    dig_wave_gen/freq_const_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/Q
                         net (fo=1, routed)           0.082     1.760    dig_wave_gen/fsw/m1/freq_const_r_reg[19]_0[5]
    SLICE_X7Y137         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    dig_wave_gen/freq_const[5]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.618    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.695    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X7Y136         LUT2 (Prop_lut2_I0_O)        0.099     1.794 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dig_wave_gen/freq_const[4]
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.091     1.603    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X8Y137    dig_wave_gen/freq_const_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y136    dig_wave_gen/freq_const_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/freq_const_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y136    dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y136    dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y136    dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/fsw/f1/freq4kh_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y136    dig_wave_gen/fsw/f1/freq4kh_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X7Y137    dig_wave_gen/freq_const_r_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/freq_const_r_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y137    dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X4Y137    dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y137    dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.052     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X7Y137         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[6]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.502     1.526    
                         clock uncertainty            0.035     1.562    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.654    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.598     1.517    dig_wave_gen/CLK
    SLICE_X5Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dig_wave_gen/wave_internal_reg[7]/Q
                         net (fo=1, routed)           0.110     1.768    gen_aud/PWMD/D[7]
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    gen_aud/PWMD/CLK
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/C
                         clock pessimism             -0.500     1.533    
                         clock uncertainty            0.035     1.569    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.070     1.639    gen_aud/PWMD/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.112     1.771    gen_aud/PWMD/D[0]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/C
                         clock pessimism             -0.502     1.534    
                         clock uncertainty            0.035     1.570    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.070     1.640    gen_aud/PWMD/compare_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.086     1.739    dig_wave_gen/fsw/m1/out[13]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.784    dig_wave_gen/freq_const[13]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.502     1.525    
                         clock uncertainty            0.035     1.561    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.091     1.652    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.086     1.740    dig_wave_gen/fsw/m1/out[16]
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.785    dig_wave_gen/freq_const[16]
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.502     1.526    
                         clock uncertainty            0.035     1.562    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.091     1.653    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[3]/Q
                         net (fo=1, routed)           0.110     1.769    gen_aud/PWMD/D[3]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/C
                         clock pessimism             -0.502     1.534    
                         clock uncertainty            0.035     1.570    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.066     1.636    gen_aud/PWMD/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.017%)  route 0.109ns (36.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.595     1.514    dig_wave_gen/fsw/f1/CLK
    SLICE_X3Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/Q
                         net (fo=1, routed)           0.109     1.765    dig_wave_gen/fsw/m1/freq_const_r_reg[19][8]
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  dig_wave_gen/fsw/m1/freq_const_r[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dig_wave_gen/freq_const[8]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/C
                         clock pessimism             -0.479     1.548    
                         clock uncertainty            0.035     1.584    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.676    dig_wave_gen/freq_const_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.485    dig_wave_gen/fsw/f1/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/Q
                         net (fo=1, routed)           0.059     1.693    dig_wave_gen/fsw/m1/out[15]
    SLICE_X8Y137         LUT4 (Prop_lut4_I0_O)        0.098     1.791 r  dig_wave_gen/fsw/m1/freq_const_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.791    dig_wave_gen/freq_const[15]
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.836     2.001    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
                         clock pessimism             -0.515     1.485    
                         clock uncertainty            0.035     1.521    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.120     1.641    dig_wave_gen/freq_const_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/Q
                         net (fo=1, routed)           0.082     1.760    dig_wave_gen/fsw/m1/freq_const_r_reg[19]_0[5]
    SLICE_X7Y137         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    dig_wave_gen/freq_const[5]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.502     1.526    
                         clock uncertainty            0.035     1.562    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.654    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.695    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X7Y136         LUT2 (Prop_lut2_I0_O)        0.099     1.794 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dig_wave_gen/freq_const[4]
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.515     1.512    
                         clock uncertainty            0.035     1.548    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.091     1.639    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[1]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[2]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[3]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 5.953ns (45.114%)  route 7.242ns (54.886%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.710    18.424    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y143         FDRE                                         r  dig_wave_gen/sw/counter_reg[4]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y143         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.424    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.146ns  (logic 5.953ns (45.282%)  route 7.193ns (54.718%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 19.009 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.661    18.375    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.587    19.009    dig_wave_gen/sw/CLK
    SLICE_X4Y144         FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.268    
                         clock uncertainty           -0.035    19.233    
    SLICE_X4Y144         FDRE (Setup_fdre_C_R)       -0.429    18.804    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 5.953ns (45.289%)  route 7.192ns (54.711%))
  Logic Levels:           17  (CARRY4=8 LUT2=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 19.010 - 14.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.228    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  dig_wave_gen/freq_const_r_reg[15]/Q
                         net (fo=8, routed)           0.780     6.526    dig_wave_gen/tw/Q[15]
    SLICE_X6Y137         LUT2 (Prop_lut2_I0_O)        0.124     6.650 r  dig_wave_gen/tw/counter2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.650    dig_wave_gen/tw/counter2_carry__1_i_4_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.163 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.163    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  dig_wave_gen/tw/counter2_carry__2/O[3]
                         net (fo=15, routed)          0.729     8.207    dig_wave_gen/tw/counter2_carry__2_n_4
    SLICE_X6Y141         LUT2 (Prop_lut2_I0_O)        0.307     8.514 r  dig_wave_gen/tw/counter2__44_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.514    dig_wave_gen/tw/counter2__44_carry__1_i_3_n_0
    SLICE_X6Y141         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.157 r  dig_wave_gen/tw/counter2__44_carry__1/O[3]
                         net (fo=3, routed)           0.673     9.830    dig_wave_gen/tw/counter2__44_carry__1_n_4
    SLICE_X8Y142         LUT3 (Prop_lut3_I1_O)        0.307    10.137 f  dig_wave_gen/tw/counter2__120_carry__1_i_11/O
                         net (fo=2, routed)           0.441    10.578    dig_wave_gen/tw/counter2__120_carry__1_i_11_n_0
    SLICE_X8Y140         LUT4 (Prop_lut4_I1_O)        0.124    10.702 r  dig_wave_gen/tw/counter2__120_carry__1_i_3/O
                         net (fo=2, routed)           0.786    11.488    dig_wave_gen/tw/counter2__120_carry__1_i_3_n_0
    SLICE_X5Y141         LUT5 (Prop_lut5_I0_O)        0.124    11.612 r  dig_wave_gen/tw/counter2__120_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.612    dig_wave_gen/tw/counter2__120_carry__1_i_7_n_0
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.162 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.162    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X5Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.496 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.653    13.149    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I1_O)        0.303    13.452 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.452    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.002 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=12, routed)          0.915    14.917    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y141         LUT2 (Prop_lut2_I0_O)        0.124    15.041 r  dig_wave_gen/tw/counter1_carry_i_10/O
                         net (fo=26, routed)          0.714    15.756    dig_wave_gen/tw/counter1_carry_i_10_n_0
    SLICE_X3Y145         LUT5 (Prop_lut5_I3_O)        0.124    15.880 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.472    16.352    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X3Y143         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.859 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.859    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.016 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.369    17.384    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X2Y145         LUT2 (Prop_lut2_I1_O)        0.329    17.713 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.659    18.373    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    19.010    dig_wave_gen/sw/CLK
    SLICE_X4Y147         FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/C
                         clock pessimism              0.259    19.269    
                         clock uncertainty           -0.035    19.234    
    SLICE_X4Y147         FDRE (Setup_fdre_C_R)       -0.429    18.805    dig_wave_gen/sw/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.052     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X7Y137         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[6]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.502     1.526    
                         clock uncertainty            0.035     1.562    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.654    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.598     1.517    dig_wave_gen/CLK
    SLICE_X5Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dig_wave_gen/wave_internal_reg[7]/Q
                         net (fo=1, routed)           0.110     1.768    gen_aud/PWMD/D[7]
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.034    gen_aud/PWMD/CLK
    SLICE_X5Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[7]/C
                         clock pessimism             -0.500     1.533    
                         clock uncertainty            0.035     1.569    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.070     1.639    gen_aud/PWMD/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.112     1.771    gen_aud/PWMD/D[0]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[0]/C
                         clock pessimism             -0.502     1.534    
                         clock uncertainty            0.035     1.570    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.070     1.640    gen_aud/PWMD/compare_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.086     1.739    dig_wave_gen/fsw/m1/out[13]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.784    dig_wave_gen/freq_const[13]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.502     1.525    
                         clock uncertainty            0.035     1.561    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.091     1.652    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.086     1.740    dig_wave_gen/fsw/m1/out[16]
    SLICE_X5Y137         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.785    dig_wave_gen/freq_const[16]
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X5Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.502     1.526    
                         clock uncertainty            0.035     1.562    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.091     1.653    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            gen_aud/PWMD/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    dig_wave_gen/CLK
    SLICE_X3Y147         FDRE                                         r  dig_wave_gen/wave_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dig_wave_gen/wave_internal_reg[3]/Q
                         net (fo=1, routed)           0.110     1.769    gen_aud/PWMD/D[3]
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    gen_aud/PWMD/CLK
    SLICE_X3Y148         FDRE                                         r  gen_aud/PWMD/compare_reg[3]/C
                         clock pessimism             -0.502     1.534    
                         clock uncertainty            0.035     1.570    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.066     1.636    gen_aud/PWMD/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.017%)  route 0.109ns (36.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.595     1.514    dig_wave_gen/fsw/f1/CLK
    SLICE_X3Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[8]/Q
                         net (fo=1, routed)           0.109     1.765    dig_wave_gen/fsw/m1/freq_const_r_reg[19][8]
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  dig_wave_gen/fsw/m1/freq_const_r[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    dig_wave_gen/freq_const[8]
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X5Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[8]/C
                         clock pessimism             -0.479     1.548    
                         clock uncertainty            0.035     1.584    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.092     1.676    dig_wave_gen/freq_const_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.566     1.485    dig_wave_gen/fsw/f1/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  dig_wave_gen/fsw/f1/freq2h_r_reg[15]/Q
                         net (fo=1, routed)           0.059     1.693    dig_wave_gen/fsw/m1/out[15]
    SLICE_X8Y137         LUT4 (Prop_lut4_I0_O)        0.098     1.791 r  dig_wave_gen/fsw/m1/freq_const_r[15]_i_1/O
                         net (fo=1, routed)           0.000     1.791    dig_wave_gen/freq_const[15]
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.836     2.001    dig_wave_gen/CLK
    SLICE_X8Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[15]/C
                         clock pessimism             -0.515     1.485    
                         clock uncertainty            0.035     1.521    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.120     1.641    dig_wave_gen/freq_const_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    dig_wave_gen/fsw/f1/CLK
    SLICE_X6Y137         FDRE                                         r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  dig_wave_gen/fsw/f1/freq4kh_r_reg[5]/Q
                         net (fo=1, routed)           0.082     1.760    dig_wave_gen/fsw/m1/freq_const_r_reg[19]_0[5]
    SLICE_X7Y137         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    dig_wave_gen/freq_const[5]
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.863     2.029    dig_wave_gen/CLK
    SLICE_X7Y137         FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.502     1.526    
                         clock uncertainty            0.035     1.562    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.092     1.654    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.593     1.512    dig_wave_gen/fsw/f1/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.054     1.695    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X7Y136         LUT2 (Prop_lut2_I0_O)        0.099     1.794 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dig_wave_gen/freq_const[4]
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.862     2.028    dig_wave_gen/CLK
    SLICE_X7Y136         FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.515     1.512    
                         clock uncertainty            0.035     1.548    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.091     1.639    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.155    





