<p>FIG. 14 illustrates a 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="iddfa09a1f-e857-e4ca-6140-9918f7db6f43" data-type="term">computer system</span> 102. In particular embodiments, one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id9d0ec96b-e8e1-f650-a94d-5b7e37b9e294" data-type="term">computer system</span> 102 perform one or more steps of one or more methods described or illustrated herein. In particular embodiments, one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id05570680-5e40-a855-464e-43e8755a22ff" data-type="term">computer system</span> 102 provide functionality described or illustrated herein. In particular embodiments, software running on one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id528b8c9c-530b-5f66-6ab5-41e715f8880b" data-type="term">computer system</span> 102 performs one or more steps of one or more methods described or illustrated herein or provides functionality described or illustrated herein. Particular embodiments include one or more portions of one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="idc1771d1e-eabc-b4c3-7195-a036f8a9264a" data-type="term">computer system</span> 102. Herein, reference to a 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id98ba756b-1ab0-569f-043a-23816ff9f92c" data-type="term">computer system</span> may encompass a computing device, and vice versa, where appropriate. Moreover, reference to a 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="ida131374c-7255-37a2-c0ea-8762d1527ffb" data-type="term">computer system</span> may encompass one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id725befb1-7d94-5db8-b474-d948d47acbb9" data-type="term">computer system</span>, where appropriate.
</p>
<p>This disclosure contemplates any suitable number of 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="ida7c52e85-5381-8ea2-4b1d-fac76be24b0c" data-type="term">computer system</span> 102. This disclosure contemplates 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="idf90804c3-f978-0480-8380-55a2df7cc6b3" data-type="term">computer system</span> 102 taking any suitable physical form. As example and not by way of limitation, 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id80b875b0-9671-892a-9279-88acacb24da6" data-type="term">computer system</span> 102 may be an embedded 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id9b1ec9a5-b5eb-59b7-1ebe-89c17c87d8df" data-type="term">computer system</span>, a system-on-chip (SOC), a single-board 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id903e0113-2b7a-eb28-a557-4e89f239da93" data-type="term">computer system</span> (SBC) (such as, for example, a computer-on-module (COM) or system-on-module (SOM)), a desktop 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="ide9336986-2355-b396-12a7-e044916bb580" data-type="term">computer system</span>, a laptop or notebook 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id16ea81aa-9895-bd1d-7c61-ced197471a77" data-type="term">computer system</span>, an interactive kiosk, a mainframe, a mesh of 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="iddf4d587c-e3d3-9d11-ed37-b3e545d4cb34" data-type="term">computer system</span>, a mobile telephone, a personal digital assistant (PDA), a server, a tablet 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id6edbb023-5a4b-57f9-f8e3-a2c251a9447f" data-type="term">computer system</span>, or a combination of two or more of these. Where appropriate, 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="ida6ba68d9-e41e-9a3f-fdf2-67e1299afce3" data-type="term">computer system</span> 102 may include one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id9184b2f8-2ce6-2641-c1ac-b0910b3cafe6" data-type="term">computer system</span> 102; be unitary or distributed; span multiple locations; span multiple machines; span multiple data centers; or reside in a cloud, which may include one or more cloud components in one or more networks. Where appropriate, one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id76ba5ba9-184a-e530-f3d6-550e06f0eef1" data-type="term">computer system</span> 102 may perform without substantial spatial or temporal limitation one or more steps of one or more methods described or illustrated herein. As an example and not by way of limitation, one or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="ide6379123-24a9-d317-dc37-a8dc43b9b347" data-type="term">computer system</span> 102 may perform in real time or in batch mode one or more steps of one or more methods described or illustrated herein. One or more 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id460354d3-d728-1e40-2c79-f50d95e7ba57" data-type="term">computer system</span> 102 may perform at different times or at different locations one or more steps of one or more methods described or illustrated herein, where appropriate.
</p>
<p>In particular embodiments, 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id07ab70c5-bb55-6c87-bd2a-c122167e1cd4" data-type="term">computer system</span> 102 includes a 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="ida3284315-748b-2e80-0c4f-1ca1bbcf980e" data-type="term">processor</span> 103, memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id9516045c-d370-d25b-9fa0-268d894a7247" data-type="drawingObject" data-broken="true">104 (deleted)</span>, storage 105, an 
  <span data-role="tag" data-value="8068181a-d3a7-0bea-c3f9-f99b2dc429dc" id="id528b9156-e578-04d8-a92a-f2c0ab00e015" data-type="term">I/O interface</span> 106, a , and a 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id0ff295e5-ea7e-0a9d-720a-ccc259926541" data-type="term">bus</span> 108. Although this disclosure describes and illustrates a particular 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id8d691fcf-ea6c-85b2-b0b2-ca70551faafb" data-type="term">computer system</span> having a particular number of particular components in a particular arrangement, this disclosure contemplates any suitable 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="idc835c208-997e-f45d-8b89-60d06d070925" data-type="term">computer system</span> having any suitable number of any suitable components in any suitable arrangement.
</p>
<p>In particular embodiments, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id3253fd09-29cd-2657-45a3-06713fc507f4" data-type="term">processor</span> 103 includes hardware for executing instructions, such as those making up a 
  <span data-role="tag" data-value="6bab3960-e806-6c1c-4a15-fe6d28327cc7" id="idee0b30a7-62b1-2465-1e5e-310ce7be9124" data-type="term">computer program</span>. As an example and not by way of limitation, to execute instructions, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id0560e64a-68b9-9599-0a67-54bf8beb4d26" data-type="term">processor</span> 103 may retrieve (or fetch) the instructions from an internal register, an internal cache, memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id8f723e06-756a-0595-4dd1-b836e92c2bbb" data-type="drawingObject" data-broken="true">104 (deleted)</span>, or storage 105; decode and execute them; and then write one or more results to an internal register, an internal cache, memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="idf1e26d0e-a4b2-7379-5693-d191a2ab1225" data-type="drawingObject" data-broken="true">104 (deleted)</span>, or storage 105. In particular embodiments, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="ida829ab6c-8f5f-5d06-74fc-4d36ff8fff0f" data-type="term">processor</span> 103 may include one or more internal caches for data, instructions, or addresses. This disclosure contemplates 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id518e0f37-83c4-5d18-4db7-5695bbe41d93" data-type="term">processor</span> 103 including any suitable number of any suitable internal caches, where appropriate. As an example and not by way of limitation, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id40a744c3-8e4c-9824-de7e-c138690f5d82" data-type="term">processor</span> 103 may include one or more instruction caches, one or more data caches, and one or more translation lookaside buffers (TLBs). Instructions in the instruction caches may be copies of instructions in memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id94ab1a57-4376-6fbd-4ec5-4499390aac33" data-type="drawingObject" data-broken="true">104 (deleted)</span> or storage 105, and the instruction caches may speed up retrieval of those instructions by 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id3b2ff528-3ed6-35b7-a719-07e00dc49049" data-type="term">processor</span> 103. Data in the data caches may be copies of data in memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id513d8658-b8fb-1be6-f1b6-116e16e76a29" data-type="drawingObject" data-broken="true">104 (deleted)</span> or storage 105 for instructions executing at 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id8c8cd25b-00e8-2a30-9646-c3f49e4cf0dd" data-type="term">processor</span> 103 to operate on; the results of previous instructions executed at 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="ide238fe13-545d-cefd-bf5a-5359d98a362d" data-type="term">processor</span> 103 for access by subsequent instructions executing at 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id0dde4440-0f21-f07a-a11b-b7887fbc9650" data-type="term">processor</span> 103 or for writing to memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="idc1423733-9a49-bd23-9810-23b600c0ef4b" data-type="drawingObject" data-broken="true">104 (deleted)</span> or storage 105; or other suitable data. The data caches may speed up read or write operations by 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id489b9e8a-119a-da18-989b-f72672f80791" data-type="term">processor</span> 103. The TLBs may speed up virtual-address translation for 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id2428f14f-137b-9c17-0408-db4d63cdea64" data-type="term">processor</span> 103. In particular embodiments, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="idd0321148-354c-7ea1-3795-7695c7204131" data-type="term">processor</span> 103 may include one or more internal registers for data, instructions, or addresses. This disclosure contemplates 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id3fa541a9-8e0e-ab6f-6a9b-7e7d40528e9d" data-type="term">processor</span> 103 including any suitable number of any suitable internal registers, where appropriate. Where appropriate, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id70c5556d-46db-f623-fd81-e13605f315a3" data-type="term">processor</span> 103 may include one or more arithmetic logic units (ALUs); be a multi-core 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id40b02a6f-d7f2-e1da-6e6e-376f071ea3d1" data-type="term">processor</span>; or include one or more processors 103. Although this disclosure describes and illustrates a particular 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id28d7cfe8-994a-78f7-26f7-e00764d39769" data-type="term">processor</span>, this disclosure contemplates any suitable 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="ida576aa13-72f6-5075-26d7-dc330619c050" data-type="term">processor</span>.
</p>
<p>In particular embodiments, memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="idddcca45c-1a31-10a6-1faa-f09974f2c7e8" data-type="drawingObject" data-broken="true">104 (deleted)</span> includes main memory for storing instructions for 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="iddf906f77-a5b9-3fd6-0fcd-3aa1b27b4ad5" data-type="term">processor</span> 103 to execute or data for 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id8f3a802b-2d8b-b96f-b7b3-2ba55987016b" data-type="term">processor</span> 103 to operate on. As an example and not by way of limitation, 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="ida78fd4f5-d9a1-1dfa-b670-62b3bda77280" data-type="term">computer system</span> 102 may load instructions from storage 105 or another source (such as, for example, another 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id42b03e1f-e5f5-6790-22a6-3a512bc30f92" data-type="term">computer system</span> 102) to memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id866be2ae-8123-4bb9-92c5-c88146fe5f5c" data-type="drawingObject" data-broken="true">104 (deleted)</span>. 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id6b42826c-0646-ff16-68d7-6242e9380097" data-type="term">Processor</span> 103 may then load the instructions from memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id09fc5caf-5d02-b5b2-a463-41e1d8549d0f" data-type="drawingObject" data-broken="true">104 (deleted)</span> to an internal register or internal cache. To execute the instructions, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="ide078aacc-d562-b6c0-2297-5b886d8a5724" data-type="term">processor</span> 103 may retrieve the instructions from the internal register or internal cache and decode them. During or after execution of the instructions, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id80262fd6-9437-6c13-b100-9379395cdd35" data-type="term">processor</span> 103 may write one or more results (which may be intermediate or final results) to the internal register or internal cache. 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id91fc8b84-b1dd-8efd-1860-e76dd831f768" data-type="term">Processor</span> 103 may then write one or more of those results to memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="ide7c8a11a-3455-726d-5ebb-cdde4d0d9340" data-type="drawingObject" data-broken="true">104 (deleted)</span>. In particular embodiments, 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id1cbcbe83-7e5d-7297-c9e5-7a77cd22c9c1" data-type="term">processor</span> 103 executes only instructions in one or more internal registers or internal caches or in memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id1f3d4ffe-d00c-d577-7e1d-5810f88f5e9a" data-type="drawingObject" data-broken="true">104 (deleted)</span> (as opposed to storage 105 or elsewhere) and operates only on data in one or more internal registers or internal caches or in memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="idf32d8067-3716-68ba-2fd3-d5ca09788fa5" data-type="drawingObject" data-broken="true">104 (deleted)</span> (as opposed to storage 105 or elsewhere). One or more memory buses (which may each include an address 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id9d0fa650-3a96-fe9d-ad41-17a30097d383" data-type="term">bus</span> and a data 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="idb95cda4e-01b8-a3aa-d6c3-d15be7b1b1be" data-type="term">bus</span>) may couple 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="idc33c122b-612f-4caa-77d2-a92c351d2ae2" data-type="term">processor</span> 103 to memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id40e63aa3-1881-ba5f-a365-2a4adfae839d" data-type="drawingObject" data-broken="true">104 (deleted)</span>. 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id143b51c0-35ce-849f-ae4d-c12e61d82945" data-type="term">Bus</span> 108 may include one or more memory buses, as described below. In particular embodiments, one or more memory management units (MMUs) reside between 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="idcc703278-40fa-a604-47c3-798031903523" data-type="term">processor</span> 103 and memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id072d61cf-6f22-ead2-bd14-12032763b574" data-type="drawingObject" data-broken="true">104 (deleted)</span> and facilitate accesses to memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="idd4f5af0f-e98e-ac3d-7a62-c5e3890368a7" data-type="drawingObject" data-broken="true">104 (deleted)</span> requested by 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="idaad8ccdc-c978-7c42-6f50-5647fdecb64c" data-type="term">processor</span> 103. In particular embodiments, memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id2e799078-eb0a-2c5d-74d1-cdc6d9b3caa6" data-type="drawingObject" data-broken="true">104 (deleted)</span> includes random access memory (RAM). This RAM may be volatile memory, where appropriate Where appropriate, this RAM may be dynamic RAM (DRAM) or static RAM (SRAM). Moreover, where appropriate, this RAM may be single-ported or multi-ported RAM. This disclosure contemplates any suitable RAM. Memory 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="idd69447bb-f37b-b234-e7c1-dc58258206ea" data-type="drawingObject" data-broken="true">104 (deleted)</span> may include one or more memories 
  <span data-role="tag" data-value="111d9b92-e777-59b5-a879-7a6e94967bbd" id="id6a4ba775-85f0-ca68-bf31-3b4eb7662fc5" data-type="drawingObject" data-broken="true">104 (deleted)</span>, where appropriate. Although this disclosure describes and illustrates particular memory, this disclosure contemplates any suitable memory.
</p>
<p>In particular embodiments, storage 105 includes mass storage for data or instructions. As an example and not by way of limitation, storage 105 may include a hard disk drive (HDD), a floppy disk drive, flash memory, an optical disc, a magneto-optical disc, magnetic tape, or a Universal Serial 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id949c72b9-165d-60e1-ca2e-a3b672b11195" data-type="term">bus</span> (USB) drive or a combination of two or more of these. Storage 105 may include removable or non-removable (or fixed) media, where appropriate. Storage 105 may be internal or external to 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id7bfea016-927b-d197-6891-a83090584e1c" data-type="term">computer system</span> 102, where appropriate. In particular embodiments, storage 105 is non-volatile, solid-state memory. In particular embodiments, storage 105 includes read-only memory (ROM). Where appropriate, this ROM may be mask-programmed ROM, programmable ROM (PROM), erasable PROM (EPROM), electrically erasable PROM (EEPROM), electrically alterable ROM (EAROM), or flash memory or a combination of two or more of these. This disclosure contemplates mass storage 105 taking any suitable physical form. Storage 105 may include one or more storage control units facilitating communication between 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id9e60de36-326c-ba05-921c-636dd3ee8ec5" data-type="term">processor</span> 103 and storage 105, where appropriate. Where appropriate, storage 105 may include one or more storages 105. Although this disclosure describes and illustrates particular storage, this disclosure contemplates any suitable storage.
</p>
<p>In particular embodiments, 
  <span data-role="tag" data-value="8068181a-d3a7-0bea-c3f9-f99b2dc429dc" id="id98353d5c-e319-6d3e-6f56-457dd04e5db8" data-type="term">I/O interface</span> 106 includes hardware, software, or both, providing one or more interfaces for communication between 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id31008717-2383-49a3-1bfd-1a7f22752084" data-type="term">computer system</span> 102 and one or more I/O devices. 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="idfb2da2ce-18b1-8256-6160-f04203307647" data-type="term">Computer system</span> 102 may include one or more of these I/O devices, where appropriate. One or more of these I/O devices may enable communication between a person and 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id3e6d0bb7-c9f3-a6ae-d558-dcf9cce25f66" data-type="term">computer system</span> 102. As an example and not by way of limitation, an I/O device may include a keyboard, keypad, microphone, monitor, mouse, printer, scanner, speaker, still camera, stylus, tablet, touch screen, trackball, video camera, another suitable I/O device or a combination of two or more of these. An I/O device may include one or more sensors. This disclosure contemplates any suitable I/O devices and any suitable I/O interfaces 106 for them. Where appropriate, 
  <span data-role="tag" data-value="8068181a-d3a7-0bea-c3f9-f99b2dc429dc" id="id6a35e475-dfc2-c517-4f44-4dab912fea1d" data-type="term">I/O interface</span> 106 may include one or more device or software drivers enabling 
  <span data-role="tag" data-value="2c08aaed-57ce-bd35-9215-fa858445ddb6" id="id6451d298-dc43-3c85-9db7-abd5e30b56c7" data-type="term">processor</span> 103 to drive one or more of these I/O devices. 
  <span data-role="tag" data-value="8068181a-d3a7-0bea-c3f9-f99b2dc429dc" id="idc2fa7ada-ce75-04cb-a6ea-fc4eb96c5a1a" data-type="term">I/O interface</span> 106 may include one or more I/O interfaces 106, where appropriate. Although this disclosure describes and illustrates a particular 
  <span data-role="tag" data-value="8068181a-d3a7-0bea-c3f9-f99b2dc429dc" id="id1ce244a4-4503-42c2-0d6d-c4db8739ad84" data-type="term">I/O interface</span>, this disclosure contemplates any suitable 
  <span data-role="tag" data-value="8068181a-d3a7-0bea-c3f9-f99b2dc429dc" id="id052d6f6a-b42b-1c17-b1a5-65372baa29fa" data-type="term">I/O interface</span>.
</p>
<p>In particular embodiments, 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="id74e1d5c6-270c-ffdc-17e7-e9cbdaf39a8e" data-type="term">communication interface</span> 107 includes hardware, software, or both providing one or more interfaces for communication (such as, for example, packet-based communication) between 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="idf0a0bf37-4aab-1123-9e7e-98807ad048dc" data-type="term">computer system</span> 102 and one or more other computer system 102 or one or more networks. As an example and not by way of limitation, 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="ide3fddcdc-ba7a-cd39-bd5c-420f06a60cba" data-type="term">communication interface</span> 107 may include a network interface controller (NIC) or network adapter for communicating with an Ethernet or other wire-based network or a wireless NIC (WNIC) or wireless adapter for communicating with a wireless network, such as a WI-FI network. This disclosure contemplates any suitable network and any suitable 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="idad96fd09-44a2-bea5-bdd5-b3bbd9d5658c" data-type="term">communication interface</span> 107 for it. As an example and not by way of limitation, 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id82cb67ac-02a6-35a3-679b-4654e7ba72a7" data-type="term">computer system</span> 102 may communicate with an ad hoc network, a personal area network (PAN), a local area network (LAN), a wide area network (WAN), a metropolitan area network (MAN), or one or more portions of the Internet or a combination of two or more of these. One or more portions of one or more of these networks may be wired or wireless. As an example, 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="idf0e79cb5-7c3d-dfb1-7ae2-0d15ac58160b" data-type="term">computer system</span> 102 may communicate with a wireless PAN (WPAN) (such as, for example, a BLUETOOTH WPAN), a WI-FI network, a WI-MAX network, a cellular telephone network (such as, for example, a Global System for Mobile Communications (GSM) network), or other suitable wireless network or a combination of two or more of these. 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id159b5154-3390-d028-f1a9-b4e20f8d66cd" data-type="term">Computer system</span> 102 may include any suitable 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="idf8b6053e-db3d-c033-e383-519570f61dfc" data-type="term">communication interface</span> 107 for any of these networks, where appropriate. 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="ide922fc0d-29ed-5a6d-6c0d-4de5979b10d9" data-type="term">Communication interface</span> 107 may include one or more communication interfaces 107, where appropriate. Although this disclosure describes and illustrates a particular 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="id382bb79a-ae3d-ff5e-cf41-00c517193b9e" data-type="term">communication interface</span>, this disclosure contemplates any suitable 
  <span data-role="tag" data-value="4a473916-da82-974a-8783-e11c5ff96090" id="idb37be502-43d9-6d6c-e100-1167c4e28bbe" data-type="term">communication interface</span>.
</p>
<p>In particular embodiments, 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id2d70eccb-7e4b-e982-f19c-fa39b1a99325" data-type="term">bus</span> 108 includes hardware, software, or both coupling components of 
  <span data-role="tag" data-value="9cf67701-04b8-0e87-d1be-a29975edff9f" id="id3a8b7da8-f4a3-4432-5397-cdd833dc8572" data-type="term">computer system</span> 102 to each other. As an example and not by way of limitation, 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id534ec43b-3b92-87db-2764-b3243b6bf5b4" data-type="term">bus</span> 108 may include an Accelerated Graphics Port (AGP) or other graphics 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="ide750715b-08f0-d780-1116-cf895c1de707" data-type="term">bus</span>, an Enhanced Industry Standard Architecture (EISA) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id2516adb6-e071-7f10-b371-3b2ee9015bb1" data-type="term">bus</span>, a front-side 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="idf0291f4c-4ee7-a655-4758-56c053a7ebb8" data-type="term">bus</span> (FSB), a HYPERTRANSPORT (HT) interconnect, an Industry Standard Architecture (ISA) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id86a7a278-d512-21c3-59be-24c1c4c6ba4b" data-type="term">bus</span>, an INFINIBAND interconnect, a low-pin-count (LPC) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id29cc7b62-2eb5-a2da-cbcc-395a43e1ec90" data-type="term">bus</span>, a memory 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id812a5abf-a28f-cccc-83ec-6c7387fc83d7" data-type="term">bus</span>, a Micro Channel Architecture (MCA) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="ide13c8808-3973-dc23-fe9a-649165bbee19" data-type="term">bus</span>, a Peripheral Component Interconnect (PCI) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id9299417f-a6f4-4e5b-55dc-f01329861bae" data-type="term">bus</span>, a PCI-Express (PCIe) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id107cd999-1ec7-7d19-cd2c-a07ebcd8722e" data-type="term">bus</span>, a serial advanced technology attachment (SATA) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id9d78c7f0-d11f-79f6-ad6f-65fce06b45eb" data-type="term">bus</span>, a Video Electronics Standards Association local (VLB) 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="ided70f293-f696-a2f6-e452-87c118c1b4ea" data-type="term">bus</span>, or another suitable 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="ida30999d7-e8c8-46e5-daab-8db1694c1639" data-type="term">bus</span> or a combination of two or more of these. 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="idb2d20505-f127-139a-a4dc-7f901085684d" data-type="term">Bus</span> 108 may include one or more buses 108, where appropriate. Although this disclosure describes and illustrates a particular 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="ide3109b26-1556-8be2-cea7-b754dae23416" data-type="term">bus</span>, this disclosure contemplates any suitable 
  <span data-role="tag" data-value="a8c3dc9c-90e0-22a2-fd80-12839997191e" id="id9cd6f977-d837-8dab-5ae9-d714fe3f16b0" data-type="term">bus</span> or interconnect.
</p>
<p>Herein, a computer-readable non-transitory storage medium or media may include one or more semiconductor-based or other integrated circuits (ICs) (such, as for example, field-programmable gate arrays (FPGAs) or application-specific ICs (ASICs)), hard disk drives (HDDs), hybrid hard drives (HHDs), optical discs, optical disc drives (ODDs), magneto-optical discs, magneto-optical drives, floppy diskettes, floppy disk drives (FDDs), magnetic tapes, solid-state drives (SSDs), RAM-drives, SECURE DIGITAL cards or drives, any other suitable computer-readable non-transitory storage media, or any suitable combination of two or more of these, where appropriate. A computer-readable non-transitory storage medium may be volatile, non-volatile, or a combination of volatile and non-volatile, where appropriate.</p>