/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Sep 15 10:12:26 2014
 *                 Full Compile MD5 Checksum  ef22086ebd4065e4fea50dbc64f17e5e
 *                     (minus title and desc)
 *                 MD5 Checksum               39fcae49037a6337517df43bfc24b21f
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14796
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_CPU0_AUX_REGS_B_H__
#define BCHP_WOD_CPU0_AUX_REGS_B_H__

/***************************************************************************
 *WOD_CPU0_AUX_REGS_B - CPU Auxiliary Registers
 ***************************************************************************/
#define BCHP_WOD_CPU0_AUX_REGS_B_STATUS          0x023c2000 /* [RO] Auxiliary Register STATUS */
#define BCHP_WOD_CPU0_AUX_REGS_B_SEMAPHORE       0x023c2004 /* [RW] Inter-process/Host semaphore register */
#define BCHP_WOD_CPU0_AUX_REGS_B_LP_START        0x023c2008 /* [RW] Loop start address (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_B_LP_END          0x023c200c /* [RW] Loop end address (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_B_IDENTITY        0x023c2010 /* [RO] Processor Identification register */
#define BCHP_WOD_CPU0_AUX_REGS_B_DEBUG           0x023c2014 /* [RW] Debug register */
#define BCHP_WOD_CPU0_AUX_REGS_B_PC              0x023c2018 /* [RO] Program Counter register (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_B_STATUS32        0x023c2028 /* [RO] Status register (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_B_STATUS32_L1     0x023c202c /* [RW] Status register save for level 1 interrupts */
#define BCHP_WOD_CPU0_AUX_REGS_B_STATUS32_L2     0x023c2030 /* [RW] Status register save for level 2 interrupts */
#define BCHP_WOD_CPU0_AUX_REGS_B_INT_VEC_BASE    0x023c2094 /* [RW] Interrupt Vector Base address */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_IRQ_LV12    0x023c210c /* [RW] Interrupt Level Status */
#define BCHP_WOD_CPU0_AUX_REGS_B_CRC_BUILD_BCR   0x023c2188 /* [RO] Build configuration register for CRC instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_B_DVBF_BUILD      0x023c2190 /* [RO] Build configuration register for dual viterbi butterfly instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_B_EXT_ARITH_BUILD 0x023c2194 /* [RO] Build configuration register to specify that the processor has the extended arithmetic instructions. */
#define BCHP_WOD_CPU0_AUX_REGS_B_DATASPACE       0x023c2198 /* [RO] Build configuration register for dataspace. */
#define BCHP_WOD_CPU0_AUX_REGS_B_MEMSUBSYS       0x023c219c /* [RO] Build configuration register for memory subsytem. */
#define BCHP_WOD_CPU0_AUX_REGS_B_VECBASE_AC_BUILD 0x023c21a0 /* [RO] Build configuration register for ARC600 interrupt vector base address. */
#define BCHP_WOD_CPU0_AUX_REGS_B_P_BASE_ADDR     0x023c21a4 /* [RO] Build configuration register for peripheral base address. */
#define BCHP_WOD_CPU0_AUX_REGS_B_MPU_BUILD       0x023c21b4 /* [RO] Build configuration register for memory protection unit. */
#define BCHP_WOD_CPU0_AUX_REGS_B_RF_BUILD        0x023c21b8 /* [RO] Build configuration register for register file. */
#define BCHP_WOD_CPU0_AUX_REGS_B_D_CACHE_BUILD   0x023c21c8 /* [RO] Build configuration register for data cache. */
#define BCHP_WOD_CPU0_AUX_REGS_B_MADI_BUILD      0x023c21cc /* [RO] Build configuration register for multiple ARC debug interface. */
#define BCHP_WOD_CPU0_AUX_REGS_B_DCCM_BUILD      0x023c21d0 /* [RO] Build configuration register for data closely coupled memory. */
#define BCHP_WOD_CPU0_AUX_REGS_B_TIMER_BUILD     0x023c21d4 /* [RO] Build configuration register for timers. */
#define BCHP_WOD_CPU0_AUX_REGS_B_AP_BUILD        0x023c21d8 /* [RO] Build configuration register for actionpoints. */
#define BCHP_WOD_CPU0_AUX_REGS_B_I_CACHE_BUILD   0x023c21dc /* [RO] Build configuration register for instruction cache. */
#define BCHP_WOD_CPU0_AUX_REGS_B_ICCM_BUILD      0x023c21e0 /* [RO] Build configuration register for instruction closely coupled memory. */
#define BCHP_WOD_CPU0_AUX_REGS_B_DSPRAM_BUILD    0x023c21e4 /* [RO] Build configuration register for XY memory. */
#define BCHP_WOD_CPU0_AUX_REGS_B_MAC_BUILD       0x023c21e8 /* [RO] Build configuration register for Xmac. */
#define BCHP_WOD_CPU0_AUX_REGS_B_MULTIPLY_BUILD  0x023c21ec /* [RO] Build configuration register for instruction closely coupled memory. */
#define BCHP_WOD_CPU0_AUX_REGS_B_SWAP_BUILD      0x023c21f0 /* [RO] Build configuration register for swap instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_B_NORM_BUILD      0x023c21f4 /* [RO] Build configuration register for normalise instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_B_MINMAX_BUILD    0x023c21f8 /* [RO] Build configuration register for min/max instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_B_BARREL_BUILD    0x023c21fc /* [RO] Build configuration register for barrel shifter. */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG0    0x023c22c0 /* [RW] User Defined Auxiliary Register0 (Address Pointer0) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG1    0x023c22c4 /* [RW] User Defined Auxiliary Register1 (Address Pointer1) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG2    0x023c22c8 /* [RW] User Defined Auxiliary Register2 (Address Pointer2) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG3    0x023c22cc /* [RW] User Defined Auxiliary Register3 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG4    0x023c22d0 /* [RW] User Defined Auxiliary Register4 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG5    0x023c22d4 /* [RW] User Defined Auxiliary Register5 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG6    0x023c22d8 /* [RW] User Defined Auxiliary Register6 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG7    0x023c22dc /* [RW] User Defined Auxiliary Register7 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG8    0x023c22e0 /* [RW] User Defined Auxiliary Register8 (Data IO register0 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG9    0x023c22e4 /* [RW] User Defined Auxiliary Register9 (Data IO register1 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG10   0x023c22e8 /* [RW] User Defined Auxiliary Register10 (Data IO register2 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG11   0x023c22ec /* [RW] User Defined Auxiliary Register11 (Data IO register3 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG12   0x023c22f0 /* [RW] User Defined Auxiliary Register12 (Custom Data Path Control Register) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG13   0x023c22f4 /* [RW] User Defined Auxiliary Register13 (Address Register for indirect access to local memories) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG14   0x023c22f8 /* [RW] User Defined Auxiliary Register14 (Write Data Register for indirect access to local memories) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG15   0x023c22fc /* [RW] User Defined Auxiliary Register15 (Read Data Register for indirect access to local memories) */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG16   0x023c2300 /* [RW] User Defined Auxiliary Register16 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG17   0x023c2304 /* [RW] User Defined Auxiliary Register17 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG18   0x023c2308 /* [RW] User Defined Auxiliary Register18 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG19   0x023c230c /* [RW] User Defined Auxiliary Register19 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG20   0x023c2310 /* [RW] User Defined Auxiliary Register20 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG21   0x023c2314 /* [RW] User Defined Auxiliary Register21 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG22   0x023c2318 /* [RW] User Defined Auxiliary Register22 */
#define BCHP_WOD_CPU0_AUX_REGS_B_UDI_AUX_REG23   0x023c231c /* [RW] User Defined Auxiliary Register23 */
#define BCHP_WOD_CPU0_AUX_REGS_B_IFETCHQUEUE_BUILD 0x023c23f8 /* [RO] Build configuration register for the InstructionFetchQueue component. */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_IRQ_LEV     0x023c2800 /* [RW] Interrupt Level Programming */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_IRQ_HINT    0x023c2804 /* [RW] Software Triggered Interrupt */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_ALIGN_CTRL  0x023c2808 /* [RW] Memory Alignment Detection Control */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_ALIGN_ADDR  0x023c280c /* [RO] Memory Alignment Detected Address */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_ALIGN_SIZE  0x023c2810 /* [RO] Memory Alignment Detected Size */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_INTER_CORE_INTERRUPT 0x023c2a00 /* [RO] Inter-core Interrupt Register */
#define BCHP_WOD_CPU0_AUX_REGS_B_AX_IPC_SEM_N    0x023c2a04 /* [RO] Inter-core Sempahore Register */
#define BCHP_WOD_CPU0_AUX_REGS_B_AUX_INTER_CORE_ACK 0x023c2a08 /* [RO] Inter-core Interrupt Acknowledge Register */

#endif /* #ifndef BCHP_WOD_CPU0_AUX_REGS_B_H__ */

/* End of File */
