-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pqcrystals_dilithium2_ref_keccak_absorb_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_ce0 : OUT STD_LOGIC;
    s_we0 : OUT STD_LOGIC;
    s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    s_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_ce1 : OUT STD_LOGIC;
    s_we1 : OUT STD_LOGIC;
    s_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    s_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    pos_offset : IN STD_LOGIC_VECTOR (4 downto 0);
    sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    sm_ce0 : OUT STD_LOGIC;
    sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sm_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    sm_ce1 : OUT STD_LOGIC;
    sm_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    m_offset : IN STD_LOGIC_VECTOR (11 downto 0);
    mlen_offset : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of pqcrystals_dilithium2_ref_keccak_absorb_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv64_87 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000111";
    constant ap_const_lv64_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001000";
    constant ap_const_lv64_FFFFFFFFFFFFFF78 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111101111000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal pos_offset_cast6_cast_cast_fu_341_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pos_offset_cast6_cast_cast_reg_780 : STD_LOGIC_VECTOR (5 downto 0);
    signal pos_offset_cast6_cast_cast_cast_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_offset_cast6_cast_cast_cast_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_offset_cast_fu_349_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal m_offset_cast_reg_791 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_fu_353_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_796 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln389_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln389_reg_807 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond10014_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal umax_fu_429_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal umax_reg_811 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln391_1_fu_441_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln391_1_reg_816 : STD_LOGIC_VECTOR (12 downto 0);
    signal xor_ln391_2_fu_445_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln391_2_reg_821 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln382_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln382_reg_826 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_reg_831 : STD_LOGIC_VECTOR (4 downto 0);
    signal s_addr_reg_836 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln384_fu_535_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln399_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln399_reg_846 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln399_fu_551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln399_reg_850 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln399_fu_555_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln399_reg_855 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln399_1_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln399_1_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_864 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln400_1_reg_869 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln384_fu_617_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln384_reg_888 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln384_2_fu_652_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln384_2_reg_896 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln408_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln418_1_reg_901 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln31_3_fu_667_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln31_3_reg_906 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_s_fu_673_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_reg_912 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln_fu_684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln_reg_917 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln422_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln384_fu_705_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln384_reg_928 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal add_ln382_2_fu_710_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln382_2_reg_934 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln428_fu_715_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln428_reg_941 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal s_addr_1_reg_946 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_ce0 : STD_LOGIC;
    signal t_we0 : STD_LOGIC;
    signal t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_we0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_r_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_r_out_ap_vld : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce1 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_we0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce1 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_ap_start : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_ap_done : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_ap_idle : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_ap_ready : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_state_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_291_state_ce0 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_state_we0 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_state_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_291_state_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_KeccakF1600_StatePermute_fu_291_state_ce1 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_state_we1 : STD_LOGIC;
    signal grp_KeccakF1600_StatePermute_fu_291_state_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce1 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_we0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce1 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce1 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_we0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce1 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_we0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_we0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_idle : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_ready : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_ce0 : STD_LOGIC;
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_r_2_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_r_2_out_ap_vld : STD_LOGIC;
    signal xor_ln391_2_cast_fu_508_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_m_addr_1_idx_phi_fu_184_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal m_addr_1_idx_reg_180 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_pos_assign_2_phi_fu_195_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_assign_2_reg_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln384_2_fu_519_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_mlen_assign_1_phi_fu_204_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal mlen_assign_1_reg_201 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln406_fu_591_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal m_addr_2_idx_reg_211 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_predicate_op101_call_state10 : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal phi_ln384_reg_225 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln403_fu_585_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_mlen_assign_3_phi_fu_243_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal mlen_assign_3_reg_240 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln428_fu_742_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_phi_ln382_phi_fu_256_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln382_reg_253 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_fsm_state7 : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_KeccakF1600_StatePermute_fu_291_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg : STD_LOGIC := '0';
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal p_cast7_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln396_fu_504_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln427_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_104 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_113_fu_376_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx104_fu_120 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln411_fu_630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mlen_assign_4_fu_124 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln408_fu_636_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln396_fu_528_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln427_fu_735_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pos_offset_cast6_cast_cast_fu_341_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_353_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln391_1_fu_400_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln391_fu_403_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln391_2_fu_409_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln391_1_fu_413_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln391_1_cast_fu_419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln391_fu_392_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_114_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln391_fu_437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_115_fu_452_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_116_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln382_fu_468_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln384_fu_462_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln391_fu_397_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln382_1_fu_476_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln386_fu_482_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln396_fu_488_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln384_1_fu_514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln399_fu_545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln384_1_fu_613_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln418_fu_692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln419_fu_702_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln9_fu_718_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln389 : IN STD_LOGIC_VECTOR (2 downto 0);
        xor_ln391_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        m_offset_cast : IN STD_LOGIC_VECTOR (11 downto 0);
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        r_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        r_out_ap_vld : OUT STD_LOGIC );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln400_1 : IN STD_LOGIC_VECTOR (28 downto 0);
        m_offset_cast : IN STD_LOGIC_VECTOR (11 downto 0);
        m_addr_1_idx : IN STD_LOGIC_VECTOR (12 downto 0);
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sm_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce1 : OUT STD_LOGIC;
        sm_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln57 : IN STD_LOGIC_VECTOR (4 downto 0);
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_we0 : OUT STD_LOGIC;
        s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce1 : OUT STD_LOGIC;
        s_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_KeccakF1600_StatePermute IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_we1 : OUT STD_LOGIC;
        state_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_offset : IN STD_LOGIC_VECTOR (11 downto 0);
        add_ln384 : IN STD_LOGIC_VECTOR (12 downto 0);
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sm_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce1 : OUT STD_LOGIC;
        sm_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_we0 : OUT STD_LOGIC;
        s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce1 : OUT STD_LOGIC;
        s_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_921 : IN STD_LOGIC_VECTOR (4 downto 0);
        add_ln31_3 : IN STD_LOGIC_VECTOR (12 downto 0);
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sm_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce1 : OUT STD_LOGIC;
        sm_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln418_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce0 : OUT STD_LOGIC;
        s_we0 : OUT STD_LOGIC;
        s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        s_ce1 : OUT STD_LOGIC;
        s_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln384 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln419_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        add_ln31_3 : IN STD_LOGIC_VECTOR (12 downto 0);
        sm_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        sm_ce0 : OUT STD_LOGIC;
        sm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        r_2_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        r_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    t_U : component pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_address0,
        ce0 => t_ce0,
        we0 => t_we0,
        d0 => t_d0,
        q0 => t_q0);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_ready,
        zext_ln389 => i_reg_796,
        xor_ln391_2 => xor_ln391_2_reg_821,
        m_offset_cast => m_offset,
        sm_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_address0,
        sm_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_ce0,
        sm_q0 => sm_q0,
        t_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_address0,
        t_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_ce0,
        t_we0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_we0,
        t_d0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_d0);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_ready,
        t_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_address0,
        t_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_ce0,
        t_q0 => t_q0,
        r_out => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_r_out,
        r_out_ap_vld => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_r_out_ap_vld);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_ready,
        trunc_ln400_1 => trunc_ln400_1_reg_869,
        m_offset_cast => m_offset,
        m_addr_1_idx => m_addr_1_idx_reg_180,
        sm_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address0,
        sm_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce0,
        sm_q0 => sm_q0,
        sm_address1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address1,
        sm_ce1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce1,
        sm_q1 => sm_q1,
        trunc_ln57 => trunc_ln_reg_864,
        s_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address0,
        s_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce0,
        s_we0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_we0,
        s_d0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_d0,
        s_address1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address1,
        s_ce1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce1,
        s_q1 => s_q1);

    grp_KeccakF1600_StatePermute_fu_291 : component pqcrystals_dilithium2_ref_KeccakF1600_StatePermute
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KeccakF1600_StatePermute_fu_291_ap_start,
        ap_done => grp_KeccakF1600_StatePermute_fu_291_ap_done,
        ap_idle => grp_KeccakF1600_StatePermute_fu_291_ap_idle,
        ap_ready => grp_KeccakF1600_StatePermute_fu_291_ap_ready,
        state_address0 => grp_KeccakF1600_StatePermute_fu_291_state_address0,
        state_ce0 => grp_KeccakF1600_StatePermute_fu_291_state_ce0,
        state_we0 => grp_KeccakF1600_StatePermute_fu_291_state_we0,
        state_d0 => grp_KeccakF1600_StatePermute_fu_291_state_d0,
        state_q0 => s_q0,
        state_address1 => grp_KeccakF1600_StatePermute_fu_291_state_address1,
        state_ce1 => grp_KeccakF1600_StatePermute_fu_291_state_ce1,
        state_we1 => grp_KeccakF1600_StatePermute_fu_291_state_we1,
        state_d1 => grp_KeccakF1600_StatePermute_fu_291_state_d1,
        state_q1 => s_q1);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_ready,
        m_offset => m_offset,
        add_ln384 => add_ln384_reg_888,
        sm_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address0,
        sm_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce0,
        sm_q0 => sm_q0,
        sm_address1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address1,
        sm_ce1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce1,
        sm_q1 => sm_q1,
        s_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address0,
        s_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce0,
        s_we0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_we0,
        s_d0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_d0,
        s_address1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address1,
        s_ce1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce1,
        s_q1 => s_q1);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_ready,
        tmp_921 => tmp_s_reg_912,
        add_ln31_3 => add_ln31_3_reg_906,
        sm_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address0,
        sm_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce0,
        sm_q0 => sm_q0,
        sm_address1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address1,
        sm_ce1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce1,
        sm_q1 => sm_q1,
        trunc_ln418_1 => trunc_ln418_1_reg_901,
        s_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address0,
        s_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce0,
        s_we0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_we0,
        s_d0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_d0,
        s_address1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address1,
        s_ce1 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce1,
        s_q1 => s_q1);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_ready,
        t_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_address0,
        t_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_ce0,
        t_we0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_we0,
        t_d0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_d0);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_ready,
        sext_ln384 => sub_ln384_reg_928,
        zext_ln419_2 => and_ln_reg_917,
        add_ln31_3 => add_ln31_3_reg_906,
        sm_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_address0,
        sm_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_ce0,
        sm_q0 => sm_q0,
        t_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_address0,
        t_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_ce0,
        t_we0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_we0,
        t_d0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_d0);

    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335 : component pqcrystals_dilithium2_ref_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start,
        ap_done => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done,
        ap_idle => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_idle,
        ap_ready => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_ready,
        t_address0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_address0,
        t_ce0 => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_ce0,
        t_q0 => t_q0,
        r_2_out => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_r_2_out,
        r_2_out_ap_vld => grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_r_2_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv8_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_return_preg <= ap_phi_mux_phi_ln382_phi_fu_256_p4;
                end if; 
            end if;
        end if;
    end process;


    grp_KeccakF1600_StatePermute_fu_291_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KeccakF1600_StatePermute_fu_291_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_KeccakF1600_StatePermute_fu_291_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KeccakF1600_StatePermute_fu_291_ap_ready = ap_const_logic_1)) then 
                    grp_KeccakF1600_StatePermute_fu_291_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg <= ap_const_logic_0;
            else
                if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state7) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln408_fu_624_p2 = ap_const_lv1_1))) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln408_fu_624_p2 = ap_const_lv1_0))) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg <= ap_const_logic_0;
            else
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln422_reg_924 = ap_const_lv1_0))) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_ready = ap_const_logic_1)) then 
                    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_fu_104 <= ap_const_lv4_0;
            elsif (((exitcond10014_fu_370_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_fu_104 <= empty_113_fu_376_p2;
            end if; 
        end if;
    end process;

    idx104_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                idx104_fu_120 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln408_fu_624_p2 = ap_const_lv1_1))) then 
                idx104_fu_120 <= add_ln411_fu_630_p2;
            end if; 
        end if;
    end process;

    m_addr_1_idx_reg_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                m_addr_1_idx_reg_180 <= ap_const_lv13_0;
            elsif (((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                m_addr_1_idx_reg_180 <= xor_ln391_2_cast_fu_508_p2;
            end if; 
        end if;
    end process;

    m_addr_2_idx_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_1_fu_559_p2 = ap_const_lv1_1) and (icmp_ln399_fu_539_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_fu_539_p2 = ap_const_lv1_1)))) then 
                m_addr_2_idx_reg_211 <= ap_phi_mux_m_addr_1_idx_phi_fu_184_p4;
            elsif (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln399_1_reg_860 = ap_const_lv1_0) and (icmp_ln399_reg_846 = ap_const_lv1_0))) then 
                m_addr_2_idx_reg_211 <= add_ln406_fu_591_p2;
            end if; 
        end if;
    end process;

    mlen_assign_1_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                mlen_assign_1_reg_201 <= mlen_offset;
            elsif (((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mlen_assign_1_reg_201 <= add_ln384_2_fu_519_p2;
            end if; 
        end if;
    end process;

    mlen_assign_3_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_1_fu_559_p2 = ap_const_lv1_1) and (icmp_ln399_fu_539_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_fu_539_p2 = ap_const_lv1_1)))) then 
                mlen_assign_3_reg_240 <= ap_phi_mux_mlen_assign_1_phi_fu_204_p4;
            elsif (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln399_1_reg_860 = ap_const_lv1_0) and (icmp_ln399_reg_846 = ap_const_lv1_0))) then 
                mlen_assign_3_reg_240 <= sub_ln403_fu_585_p2;
            end if; 
        end if;
    end process;

    mlen_assign_4_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                mlen_assign_4_fu_124 <= ap_phi_mux_mlen_assign_3_phi_fu_243_p6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln408_fu_624_p2 = ap_const_lv1_1))) then 
                mlen_assign_4_fu_124 <= add_ln408_fu_636_p2;
            end if; 
        end if;
    end process;

    phi_ln382_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln422_reg_924 = ap_const_lv1_1))) then 
                phi_ln382_reg_253 <= add_ln382_2_fu_710_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln422_reg_924 = ap_const_lv1_0))) then 
                phi_ln382_reg_253 <= add_ln428_fu_742_p2;
            end if; 
        end if;
    end process;

    phi_ln384_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_1_fu_559_p2 = ap_const_lv1_1) and (icmp_ln399_fu_539_p2 = ap_const_lv1_0))) then 
                phi_ln384_reg_225 <= trunc_ln384_fu_535_p1;
            elsif ((((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln399_1_reg_860 = ap_const_lv1_0) and (icmp_ln399_reg_846 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_fu_539_p2 = ap_const_lv1_1)))) then 
                phi_ln384_reg_225 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    pos_assign_2_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pos_assign_2_reg_192 <= pos_offset_cast6_cast_cast_cast_reg_785;
            elsif (((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                pos_assign_2_reg_192 <= add_ln382_reg_826;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln408_fu_624_p2 = ap_const_lv1_0))) then
                add_ln31_3_reg_906 <= add_ln31_3_fu_667_p2;
                    and_ln_reg_917(7 downto 3) <= and_ln_fu_684_p3(7 downto 3);
                icmp_ln422_reg_924 <= icmp_ln422_fu_696_p2;
                tmp_s_reg_912 <= mlen_assign_4_fu_124(7 downto 3);
                trunc_ln384_2_reg_896 <= trunc_ln384_2_fu_652_p1;
                trunc_ln418_1_reg_901 <= phi_ln384_reg_225(7 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln382_2_reg_934 <= add_ln382_2_fu_710_p2;
                sub_ln384_reg_928 <= sub_ln384_fu_705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln382_reg_826 <= add_ln382_fu_471_p2;
                lshr_ln_reg_831 <= sub_ln396_fu_488_p2(7 downto 3);
                trunc_ln391_1_reg_816 <= trunc_ln391_1_fu_441_p1;
                umax_reg_811 <= umax_fu_429_p3;
                xor_ln391_2_reg_821 <= xor_ln391_2_fu_445_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln384_reg_888 <= add_ln384_fu_617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                i_reg_796 <= i_fu_353_p1;
                    m_offset_cast_reg_791(11 downto 0) <= m_offset_cast_fu_349_p1(11 downto 0);
                    pos_offset_cast6_cast_cast_cast_reg_785(5 downto 0) <= pos_offset_cast6_cast_cast_cast_fu_345_p1(5 downto 0);
                pos_offset_cast6_cast_cast_reg_780 <= pos_offset_cast6_cast_cast_fu_341_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln389_reg_807 <= icmp_ln389_fu_387_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_fu_539_p2 = ap_const_lv1_0))) then
                icmp_ln399_1_reg_860 <= icmp_ln399_1_fu_559_p2;
                trunc_ln399_reg_855 <= trunc_ln399_fu_555_p1;
                    zext_ln399_reg_850(31 downto 0) <= zext_ln399_fu_551_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln399_reg_846 <= icmp_ln399_fu_539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                s_addr_1_reg_946 <= zext_ln427_fu_727_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                s_addr_reg_836 <= zext_ln396_fu_504_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_1_fu_559_p2 = ap_const_lv1_0) and (icmp_ln399_fu_539_p2 = ap_const_lv1_0))) then
                trunc_ln400_1_reg_869 <= sub_ln399_fu_545_p2(31 downto 3);
                trunc_ln_reg_864 <= ap_phi_mux_pos_assign_2_phi_fu_195_p4(7 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                trunc_ln428_reg_941 <= trunc_ln428_fu_715_p1;
            end if;
        end if;
    end process;
    pos_offset_cast6_cast_cast_cast_reg_785(31 downto 6) <= "00000000000000000000000000";
    m_offset_cast_reg_791(12) <= '0';
    zext_ln399_reg_850(63 downto 32) <= "00000000000000000000000000000000";
    and_ln_reg_917(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln389_fu_387_p2, ap_CS_fsm_state2, exitcond10014_fu_370_p2, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln399_fu_539_p2, icmp_ln399_1_fu_559_p2, ap_CS_fsm_state11, icmp_ln408_fu_624_p2, icmp_ln422_reg_924, ap_CS_fsm_state15, ap_CS_fsm_state20, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_done, grp_KeccakF1600_StatePermute_fu_291_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done, ap_CS_fsm_state10, ap_block_state10_on_subcall_done, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((exitcond10014_fu_370_p2 = ap_const_lv1_1) and (icmp_ln389_fu_387_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln399_1_fu_559_p2 = ap_const_lv1_0) and (icmp_ln399_fu_539_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln408_fu_624_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_KeccakF1600_StatePermute_fu_291_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln422_reg_924 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln422_reg_924 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln31_3_fu_667_p2 <= std_logic_vector(unsigned(add_ln384_fu_617_p2) + unsigned(m_offset_cast_reg_791));
    add_ln382_1_fu_476_p2 <= std_logic_vector(unsigned(zext_ln382_fu_468_p1) + unsigned(xor_ln384_fu_462_p2));
    add_ln382_2_fu_710_p2 <= std_logic_vector(unsigned(and_ln_reg_917) + unsigned(phi_ln384_reg_225));
    add_ln382_fu_471_p2 <= std_logic_vector(unsigned(pos_offset_cast6_cast_cast_cast_reg_785) + unsigned(empty_116_fu_456_p2));
    add_ln384_1_fu_514_p2 <= std_logic_vector(unsigned(umax_reg_811) + unsigned(ap_const_lv64_1));
    add_ln384_2_fu_519_p2 <= std_logic_vector(unsigned(add_ln384_1_fu_514_p2) + unsigned(mlen_offset));
    add_ln384_fu_617_p2 <= std_logic_vector(unsigned(trunc_ln384_1_fu_613_p1) + unsigned(m_addr_2_idx_reg_211));
    add_ln386_fu_482_p2 <= std_logic_vector(unsigned(zext_ln391_fu_397_p1) + unsigned(xor_ln384_fu_462_p2));
    add_ln406_fu_591_p2 <= std_logic_vector(unsigned(m_addr_1_idx_reg_180) + unsigned(trunc_ln399_reg_855));
    add_ln408_fu_636_p2 <= std_logic_vector(unsigned(mlen_assign_4_fu_124) + unsigned(ap_const_lv64_FFFFFFFFFFFFFF78));
    add_ln411_fu_630_p2 <= std_logic_vector(unsigned(idx104_fu_120) + unsigned(ap_const_lv64_88));
    add_ln428_fu_742_p2 <= std_logic_vector(unsigned(trunc_ln428_reg_941) + unsigned(add_ln382_2_reg_934));
    and_ln_fu_684_p3 <= (tmp_s_fu_673_p4 & ap_const_lv3_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state7 <= ap_NS_fsm(6);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_KeccakF1600_StatePermute_fu_291_ap_done)
    begin
        if ((grp_KeccakF1600_StatePermute_fu_291_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_done)
    begin
        if ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_KeccakF1600_StatePermute_fu_291_ap_done, ap_predicate_op101_call_state10)
    begin
                ap_block_state10_on_subcall_done <= ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (grp_KeccakF1600_StatePermute_fu_291_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_m_addr_1_idx_phi_fu_184_p4_assign_proc : process(icmp_ln389_reg_807, ap_CS_fsm_state6, xor_ln391_2_cast_fu_508_p2, m_addr_1_idx_reg_180)
    begin
        if (((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_m_addr_1_idx_phi_fu_184_p4 <= xor_ln391_2_cast_fu_508_p2;
        else 
            ap_phi_mux_m_addr_1_idx_phi_fu_184_p4 <= m_addr_1_idx_reg_180;
        end if; 
    end process;


    ap_phi_mux_mlen_assign_1_phi_fu_204_p4_assign_proc : process(icmp_ln389_reg_807, ap_CS_fsm_state6, add_ln384_2_fu_519_p2, mlen_assign_1_reg_201)
    begin
        if (((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_mlen_assign_1_phi_fu_204_p4 <= add_ln384_2_fu_519_p2;
        else 
            ap_phi_mux_mlen_assign_1_phi_fu_204_p4 <= mlen_assign_1_reg_201;
        end if; 
    end process;


    ap_phi_mux_mlen_assign_3_phi_fu_243_p6_assign_proc : process(icmp_ln399_reg_846, icmp_ln399_1_reg_860, ap_CS_fsm_state10, sub_ln403_fu_585_p2, mlen_assign_3_reg_240)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln399_1_reg_860 = ap_const_lv1_0) and (icmp_ln399_reg_846 = ap_const_lv1_0))) then 
            ap_phi_mux_mlen_assign_3_phi_fu_243_p6 <= sub_ln403_fu_585_p2;
        else 
            ap_phi_mux_mlen_assign_3_phi_fu_243_p6 <= mlen_assign_3_reg_240;
        end if; 
    end process;


    ap_phi_mux_phi_ln382_phi_fu_256_p4_assign_proc : process(icmp_ln422_reg_924, add_ln428_fu_742_p2, phi_ln382_reg_253, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln422_reg_924 = ap_const_lv1_0))) then 
            ap_phi_mux_phi_ln382_phi_fu_256_p4 <= add_ln428_fu_742_p2;
        else 
            ap_phi_mux_phi_ln382_phi_fu_256_p4 <= phi_ln382_reg_253;
        end if; 
    end process;


    ap_phi_mux_pos_assign_2_phi_fu_195_p4_assign_proc : process(icmp_ln389_reg_807, add_ln382_reg_826, ap_CS_fsm_state6, pos_assign_2_reg_192)
    begin
        if (((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_pos_assign_2_phi_fu_195_p4 <= add_ln382_reg_826;
        else 
            ap_phi_mux_pos_assign_2_phi_fu_195_p4 <= pos_assign_2_reg_192;
        end if; 
    end process;


    ap_predicate_op101_call_state10_assign_proc : process(icmp_ln399_reg_846, icmp_ln399_1_reg_860)
    begin
                ap_predicate_op101_call_state10 <= ((icmp_ln399_1_reg_860 = ap_const_lv1_0) and (icmp_ln399_reg_846 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_phi_ln382_phi_fu_256_p4, ap_CS_fsm_state21, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ap_return <= ap_phi_mux_phi_ln382_phi_fu_256_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    empty_113_fu_376_p2 <= std_logic_vector(unsigned(empty_fu_104) + unsigned(ap_const_lv4_1));
    empty_114_fu_423_p2 <= "1" when (unsigned(xor_ln391_1_cast_fu_419_p1) < unsigned(xor_ln391_fu_392_p2)) else "0";
    empty_115_fu_452_p1 <= umax_fu_429_p3(8 - 1 downto 0);
    empty_116_fu_456_p2 <= (trunc_ln391_fu_437_p1 xor ap_const_lv32_FFFFFFFF);
    exitcond10014_fu_370_p2 <= "1" when (empty_fu_104 = ap_const_lv4_8) else "0";
    grp_KeccakF1600_StatePermute_fu_291_ap_start <= grp_KeccakF1600_StatePermute_fu_291_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_ap_start_reg;
    grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_ap_start_reg;
    i_fu_353_p0 <= pos_offset;
    i_fu_353_p1 <= i_fu_353_p0(3 - 1 downto 0);
    icmp_ln389_fu_387_p2 <= "1" when (i_reg_796 = ap_const_lv3_0) else "0";
    icmp_ln399_1_fu_559_p2 <= "1" when (unsigned(ap_phi_mux_mlen_assign_1_phi_fu_204_p4) < unsigned(zext_ln399_fu_551_p1)) else "0";
    icmp_ln399_fu_539_p2 <= "1" when (ap_phi_mux_pos_assign_2_phi_fu_195_p4 = ap_const_lv32_0) else "0";
    icmp_ln408_fu_624_p2 <= "1" when (unsigned(mlen_assign_4_fu_124) > unsigned(ap_const_lv64_87)) else "0";
    icmp_ln422_fu_696_p2 <= "1" when (mlen_assign_4_fu_124 = zext_ln418_fu_692_p1) else "0";
    lshr_ln9_fu_718_p4 <= add_ln382_2_reg_934(7 downto 3);
    m_offset_cast_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_offset),13));
    p_cast7_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_104),64));
    pos_offset_cast6_cast_cast_cast_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_offset_cast6_cast_cast_fu_341_p1),32));
    pos_offset_cast6_cast_cast_fu_341_p0 <= pos_offset;
        pos_offset_cast6_cast_cast_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pos_offset_cast6_cast_cast_fu_341_p0),6));


    s_address0_assign_proc : process(s_addr_reg_836, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state15, s_addr_1_reg_946, ap_CS_fsm_state20, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address0, grp_KeccakF1600_StatePermute_fu_291_state_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address0, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state21, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12, zext_ln396_fu_504_p1, zext_ln427_fu_727_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            s_address0 <= s_addr_1_reg_946;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            s_address0 <= zext_ln427_fu_727_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            s_address0 <= s_addr_reg_836;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            s_address0 <= zext_ln396_fu_504_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            s_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            s_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_address0 <= grp_KeccakF1600_StatePermute_fu_291_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            s_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address0;
        else 
            s_address0 <= "XXXXX";
        end if; 
    end process;


    s_address1_assign_proc : process(ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address1, grp_KeccakF1600_StatePermute_fu_291_state_address1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address1, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            s_address1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            s_address1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_address1 <= grp_KeccakF1600_StatePermute_fu_291_state_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            s_address1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_address1;
        else 
            s_address1 <= "XXXXX";
        end if; 
    end process;


    s_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state15, ap_CS_fsm_state20, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce0, grp_KeccakF1600_StatePermute_fu_291_state_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state21, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            s_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            s_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            s_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_ce0 <= grp_KeccakF1600_StatePermute_fu_291_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            s_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce0;
        else 
            s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    s_ce1_assign_proc : process(ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce1, grp_KeccakF1600_StatePermute_fu_291_state_ce1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce1, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            s_ce1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            s_ce1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_ce1 <= grp_KeccakF1600_StatePermute_fu_291_state_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            s_ce1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_ce1;
        else 
            s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    s_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_d0, grp_KeccakF1600_StatePermute_fu_291_state_d0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_d0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_d0, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state21, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12, xor_ln396_fu_528_p2, xor_ln427_fu_735_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            s_d0 <= xor_ln427_fu_735_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            s_d0 <= xor_ln396_fu_528_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            s_d0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            s_d0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_d0 <= grp_KeccakF1600_StatePermute_fu_291_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            s_d0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_d0;
        else 
            s_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    s_d1 <= grp_KeccakF1600_StatePermute_fu_291_state_d1;

    s_we0_assign_proc : process(icmp_ln389_reg_807, ap_CS_fsm_state6, icmp_ln422_reg_924, ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_we0, grp_KeccakF1600_StatePermute_fu_291_state_we0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_we0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_we0, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state21, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state21) and (icmp_ln422_reg_924 = ap_const_lv1_0)) or ((icmp_ln389_reg_807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            s_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            s_we0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            s_we0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_s_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_we0 <= grp_KeccakF1600_StatePermute_fu_291_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            s_we0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_s_we0;
        else 
            s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    s_we1_assign_proc : process(grp_KeccakF1600_StatePermute_fu_291_state_we1, ap_CS_fsm_state10, ap_predicate_op101_call_state10, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_predicate_op101_call_state10 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            s_we1 <= grp_KeccakF1600_StatePermute_fu_291_state_we1;
        else 
            s_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sm_address0_assign_proc : process(ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            sm_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sm_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sm_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sm_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sm_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_address0;
        else 
            sm_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    sm_address1_assign_proc : process(ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sm_address1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sm_address1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sm_address1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_address1;
        else 
            sm_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    sm_ce0_assign_proc : process(ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            sm_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_sm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sm_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sm_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sm_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            sm_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_sm_ce0;
        else 
            sm_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sm_ce1_assign_proc : process(ap_CS_fsm_state15, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce1, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            sm_ce1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_416_5_fu_309_sm_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            sm_ce1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_409_4_fu_299_sm_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sm_ce1 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_400_2_fu_278_sm_ce1;
        else 
            sm_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln384_fu_705_p2 <= std_logic_vector(unsigned(trunc_ln384_2_reg_896) - unsigned(zext_ln419_fu_702_p1));
    sub_ln391_fu_403_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(zext_ln391_1_fu_400_p1));
    sub_ln396_fu_488_p2 <= std_logic_vector(unsigned(add_ln382_1_fu_476_p2) - unsigned(add_ln386_fu_482_p2));
    sub_ln399_fu_545_p2 <= std_logic_vector(unsigned(ap_const_lv32_88) - unsigned(ap_phi_mux_pos_assign_2_phi_fu_195_p4));
    sub_ln403_fu_585_p2 <= std_logic_vector(unsigned(mlen_assign_1_reg_201) - unsigned(zext_ln399_reg_850));

    t_address0_assign_proc : process(ap_CS_fsm_state2, exitcond10014_fu_370_p2, ap_CS_fsm_state5, ap_CS_fsm_state20, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_address0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_address0, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state18, p_cast7_fu_365_p1)
    begin
        if (((exitcond10014_fu_370_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            t_address0 <= p_cast7_fu_365_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_address0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_address0;
        else 
            t_address0 <= "XXX";
        end if; 
    end process;


    t_ce0_assign_proc : process(ap_CS_fsm_state2, exitcond10014_fu_370_p2, ap_CS_fsm_state5, ap_CS_fsm_state20, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_ce0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_ce0, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((exitcond10014_fu_370_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            t_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            t_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            t_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_ce0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_ce0;
        else 
            t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_d0_assign_proc : process(ap_CS_fsm_state2, exitcond10014_fu_370_p2, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_d0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_d0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_d0, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((exitcond10014_fu_370_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            t_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t_d0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_d0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_d0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_d0;
        else 
            t_d0 <= "XXXXXXXX";
        end if; 
    end process;


    t_we0_assign_proc : process(ap_CS_fsm_state2, exitcond10014_fu_370_p2, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_we0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_we0, grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_we0, ap_CS_fsm_state3, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if (((exitcond10014_fu_370_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            t_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            t_we0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_425_7_fu_325_t_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            t_we0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_423_6_fu_320_t_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            t_we0 <= grp_keccak_absorb_1_Pipeline_VITIS_LOOP_391_1_fu_262_t_we0;
        else 
            t_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_673_p4 <= mlen_assign_4_fu_124(7 downto 3);
    trunc_ln384_1_fu_613_p1 <= idx104_fu_120(13 - 1 downto 0);
    trunc_ln384_2_fu_652_p1 <= mlen_assign_4_fu_124(9 - 1 downto 0);
    trunc_ln384_fu_535_p1 <= ap_phi_mux_pos_assign_2_phi_fu_195_p4(8 - 1 downto 0);
    trunc_ln391_1_fu_441_p1 <= umax_fu_429_p3(13 - 1 downto 0);
    trunc_ln391_fu_437_p1 <= umax_fu_429_p3(32 - 1 downto 0);
    trunc_ln399_fu_555_p1 <= sub_ln399_fu_545_p2(13 - 1 downto 0);
    trunc_ln428_fu_715_p1 <= sub_ln384_reg_928(8 - 1 downto 0);
    umax_fu_429_p3 <= 
        xor_ln391_fu_392_p2 when (empty_114_fu_423_p2(0) = '1') else 
        xor_ln391_1_cast_fu_419_p1;
    xor_ln384_fu_462_p2 <= (empty_115_fu_452_p1 xor ap_const_lv8_FF);
        xor_ln391_1_cast_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln391_1_fu_413_p2),64));

    xor_ln391_1_fu_413_p2 <= (zext_ln391_2_fu_409_p1 xor ap_const_lv5_1F);
    xor_ln391_2_cast_fu_508_p2 <= (trunc_ln391_1_reg_816 xor ap_const_lv13_1FFF);
    xor_ln391_2_fu_445_p2 <= (umax_fu_429_p3 xor ap_const_lv64_FFFFFFFFFFFFFFFF);
    xor_ln391_fu_392_p2 <= (mlen_offset xor ap_const_lv64_FFFFFFFFFFFFFFFF);
    xor_ln396_fu_528_p2 <= (s_q0 xor grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_1_fu_272_r_out);
    xor_ln427_fu_735_p2 <= (s_q0 xor grp_keccak_absorb_1_Pipeline_VITIS_LOOP_30_124_fu_335_r_2_out);
    zext_ln382_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_offset_cast6_cast_cast_reg_780),8));
    zext_ln391_1_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_796),4));
    zext_ln391_2_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln391_fu_403_p2),5));
    zext_ln391_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_796),8));
    zext_ln396_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_831),64));
    zext_ln399_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln399_fu_545_p2),64));
    zext_ln418_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_684_p3),64));
    zext_ln419_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_reg_917),9));
    zext_ln427_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln9_fu_718_p4),64));
end behav;
