{"vcs1":{"timestamp_begin":1759386158.749832605, "rt":0.78, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1759386159.587353564, "rt":0.65, "ut":0.16, "st":0.07}}
{"link":{"timestamp_begin":1759386160.278363038, "rt":0.19, "ut":0.10, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759386158.510439207}
{"VCS_COMP_START_TIME": 1759386158.510439207}
{"VCS_COMP_END_TIME": 1759386161.189622536}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog5 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog5 +notimingcheck"}
{"vcs1": {"peak_mem": 368608}}
{"vcselab": {"peak_mem": 229952}}
