<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/top_earlgrey/ip/pinmux/rtl/autogen/pinmux_reg_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Register Package auto-generated by `reggen` containing data structure</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="kn">package</span> <span class="n">pinmux_reg_pkg</span><span class="p">;</span>
<a name="l-8"></a>
<a name="l-9"></a>  <span class="c1">// Param list</span>
<a name="l-10"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NMioPeriphIn</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NMioPeriphOut</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
<a name="l-12"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NMioPads</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
<a name="l-13"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NDioPads</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
<a name="l-14"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">NWkupDetect</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
<a name="l-15"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="n">WkupCntWidth</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
<a name="l-16"></a>
<a name="l-17"></a>  <span class="c1">////////////////////////////</span>
<a name="l-18"></a>  <span class="c1">// Typedefs for registers //</span>
<a name="l-19"></a>  <span class="c1">////////////////////////////</span>
<a name="l-20"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-21"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-22"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_periph_insel_mreg_t</span><span class="p">;</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-25"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-26"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_mio_outsel_mreg_t</span><span class="p">;</span>
<a name="l-27"></a>
<a name="l-28"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-29"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-30"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_mio_out_sleep_val_mreg_t</span><span class="p">;</span>
<a name="l-31"></a>
<a name="l-32"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-33"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-34"></a>    <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-35"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_dio_out_sleep_val_mreg_t</span><span class="p">;</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-38"></a>    <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-39"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_wkup_detector_en_mreg_t</span><span class="p">;</span>
<a name="l-40"></a>
<a name="l-41"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-42"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-43"></a>      <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-44"></a>    <span class="p">}</span> <span class="n">mode</span><span class="p">;</span>
<a name="l-45"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-46"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-47"></a>    <span class="p">}</span> <span class="n">filter</span><span class="p">;</span>
<a name="l-48"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-49"></a>      <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-50"></a>    <span class="p">}</span> <span class="n">miodio</span><span class="p">;</span>
<a name="l-51"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_wkup_detector_mreg_t</span><span class="p">;</span>
<a name="l-52"></a>
<a name="l-53"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-54"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-55"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_wkup_detector_cnt_th_mreg_t</span><span class="p">;</span>
<a name="l-56"></a>
<a name="l-57"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-58"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">q</span><span class="p">;</span>
<a name="l-59"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_wkup_detector_padsel_mreg_t</span><span class="p">;</span>
<a name="l-60"></a>
<a name="l-61"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-62"></a>    <span class="kt">logic</span>        <span class="n">q</span><span class="p">;</span>
<a name="l-63"></a>    <span class="kt">logic</span>        <span class="n">qe</span><span class="p">;</span>
<a name="l-64"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_wkup_cause_mreg_t</span><span class="p">;</span>
<a name="l-65"></a>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-68"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">d</span><span class="p">;</span>
<a name="l-69"></a>  <span class="p">}</span> <span class="n">pinmux_hw2reg_dio_out_sleep_val_mreg_t</span><span class="p">;</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-72"></a>    <span class="kt">logic</span>        <span class="n">d</span><span class="p">;</span>
<a name="l-73"></a>  <span class="p">}</span> <span class="n">pinmux_hw2reg_wkup_cause_mreg_t</span><span class="p">;</span>
<a name="l-74"></a>
<a name="l-75"></a>
<a name="l-76"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-77"></a>  <span class="c1">// Register to internal design logic //</span>
<a name="l-78"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-79"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-80"></a>    <span class="n">pinmux_reg2hw_periph_insel_mreg_t</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">periph_insel</span><span class="p">;</span> <span class="c1">// [660:469]</span>
<a name="l-81"></a>    <span class="n">pinmux_reg2hw_mio_outsel_mreg_t</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mio_outsel</span><span class="p">;</span> <span class="c1">// [468:277]</span>
<a name="l-82"></a>    <span class="n">pinmux_reg2hw_mio_out_sleep_val_mreg_t</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mio_out_sleep_val</span><span class="p">;</span> <span class="c1">// [276:213]</span>
<a name="l-83"></a>    <span class="n">pinmux_reg2hw_dio_out_sleep_val_mreg_t</span> <span class="p">[</span><span class="mi">14</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dio_out_sleep_val</span><span class="p">;</span> <span class="c1">// [212:168]</span>
<a name="l-84"></a>    <span class="n">pinmux_reg2hw_wkup_detector_en_mreg_t</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wkup_detector_en</span><span class="p">;</span> <span class="c1">// [167:160]</span>
<a name="l-85"></a>    <span class="n">pinmux_reg2hw_wkup_detector_mreg_t</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wkup_detector</span><span class="p">;</span> <span class="c1">// [159:120]</span>
<a name="l-86"></a>    <span class="n">pinmux_reg2hw_wkup_detector_cnt_th_mreg_t</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wkup_detector_cnt_th</span><span class="p">;</span> <span class="c1">// [119:56]</span>
<a name="l-87"></a>    <span class="n">pinmux_reg2hw_wkup_detector_padsel_mreg_t</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wkup_detector_padsel</span><span class="p">;</span> <span class="c1">// [55:16]</span>
<a name="l-88"></a>    <span class="n">pinmux_reg2hw_wkup_cause_mreg_t</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wkup_cause</span><span class="p">;</span> <span class="c1">// [15:0]</span>
<a name="l-89"></a>  <span class="p">}</span> <span class="n">pinmux_reg2hw_t</span><span class="p">;</span>
<a name="l-90"></a>
<a name="l-91"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-92"></a>  <span class="c1">// Internal design logic to register //</span>
<a name="l-93"></a>  <span class="c1">///////////////////////////////////////</span>
<a name="l-94"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-95"></a>    <span class="n">pinmux_hw2reg_dio_out_sleep_val_mreg_t</span> <span class="p">[</span><span class="mi">14</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dio_out_sleep_val</span><span class="p">;</span> <span class="c1">// [37:8]</span>
<a name="l-96"></a>    <span class="n">pinmux_hw2reg_wkup_cause_mreg_t</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wkup_cause</span><span class="p">;</span> <span class="c1">// [7:0]</span>
<a name="l-97"></a>  <span class="p">}</span> <span class="n">pinmux_hw2reg_t</span><span class="p">;</span>
<a name="l-98"></a>
<a name="l-99"></a>  <span class="c1">// Register Address</span>
<a name="l-100"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_REGEN_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 0</span><span class="p">;</span>
<a name="l-101"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_0_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 4</span><span class="p">;</span>
<a name="l-102"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_1_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 8</span><span class="p">;</span>
<a name="l-103"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_2_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h c</span><span class="p">;</span>
<a name="l-104"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_3_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 10</span><span class="p">;</span>
<a name="l-105"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_4_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 14</span><span class="p">;</span>
<a name="l-106"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_5_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 18</span><span class="p">;</span>
<a name="l-107"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERIPH_INSEL_6_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 1c</span><span class="p">;</span>
<a name="l-108"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_0_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 20</span><span class="p">;</span>
<a name="l-109"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_1_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 24</span><span class="p">;</span>
<a name="l-110"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_2_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 28</span><span class="p">;</span>
<a name="l-111"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_3_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 2c</span><span class="p">;</span>
<a name="l-112"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_4_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 30</span><span class="p">;</span>
<a name="l-113"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_5_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 34</span><span class="p">;</span>
<a name="l-114"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUTSEL_6_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 38</span><span class="p">;</span>
<a name="l-115"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUT_SLEEP_VAL_0_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 3c</span><span class="p">;</span>
<a name="l-116"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_MIO_OUT_SLEEP_VAL_1_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 40</span><span class="p">;</span>
<a name="l-117"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_DIO_OUT_SLEEP_VAL_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 44</span><span class="p">;</span>
<a name="l-118"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_EN_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 48</span><span class="p">;</span>
<a name="l-119"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_0_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 4c</span><span class="p">;</span>
<a name="l-120"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_1_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 50</span><span class="p">;</span>
<a name="l-121"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_2_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 54</span><span class="p">;</span>
<a name="l-122"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_3_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 58</span><span class="p">;</span>
<a name="l-123"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_4_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 5c</span><span class="p">;</span>
<a name="l-124"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_5_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 60</span><span class="p">;</span>
<a name="l-125"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_6_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 64</span><span class="p">;</span>
<a name="l-126"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_7_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 68</span><span class="p">;</span>
<a name="l-127"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_CNT_TH_0_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 6c</span><span class="p">;</span>
<a name="l-128"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_CNT_TH_1_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 70</span><span class="p">;</span>
<a name="l-129"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_PADSEL_0_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 74</span><span class="p">;</span>
<a name="l-130"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_DETECTOR_PADSEL_1_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 78</span><span class="p">;</span>
<a name="l-131"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_WKUP_CAUSE_OFFSET</span> <span class="o">=</span> <span class="mh">7&#39;h 7c</span><span class="p">;</span>
<a name="l-132"></a>
<a name="l-133"></a>
<a name="l-134"></a>  <span class="c1">// Register Index</span>
<a name="l-135"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">int</span> <span class="p">{</span>
<a name="l-136"></a>    <span class="n">PINMUX_REGEN</span><span class="p">,</span>
<a name="l-137"></a>    <span class="n">PINMUX_PERIPH_INSEL_0</span><span class="p">,</span>
<a name="l-138"></a>    <span class="n">PINMUX_PERIPH_INSEL_1</span><span class="p">,</span>
<a name="l-139"></a>    <span class="n">PINMUX_PERIPH_INSEL_2</span><span class="p">,</span>
<a name="l-140"></a>    <span class="n">PINMUX_PERIPH_INSEL_3</span><span class="p">,</span>
<a name="l-141"></a>    <span class="n">PINMUX_PERIPH_INSEL_4</span><span class="p">,</span>
<a name="l-142"></a>    <span class="n">PINMUX_PERIPH_INSEL_5</span><span class="p">,</span>
<a name="l-143"></a>    <span class="n">PINMUX_PERIPH_INSEL_6</span><span class="p">,</span>
<a name="l-144"></a>    <span class="n">PINMUX_MIO_OUTSEL_0</span><span class="p">,</span>
<a name="l-145"></a>    <span class="n">PINMUX_MIO_OUTSEL_1</span><span class="p">,</span>
<a name="l-146"></a>    <span class="n">PINMUX_MIO_OUTSEL_2</span><span class="p">,</span>
<a name="l-147"></a>    <span class="n">PINMUX_MIO_OUTSEL_3</span><span class="p">,</span>
<a name="l-148"></a>    <span class="n">PINMUX_MIO_OUTSEL_4</span><span class="p">,</span>
<a name="l-149"></a>    <span class="n">PINMUX_MIO_OUTSEL_5</span><span class="p">,</span>
<a name="l-150"></a>    <span class="n">PINMUX_MIO_OUTSEL_6</span><span class="p">,</span>
<a name="l-151"></a>    <span class="n">PINMUX_MIO_OUT_SLEEP_VAL_0</span><span class="p">,</span>
<a name="l-152"></a>    <span class="n">PINMUX_MIO_OUT_SLEEP_VAL_1</span><span class="p">,</span>
<a name="l-153"></a>    <span class="n">PINMUX_DIO_OUT_SLEEP_VAL</span><span class="p">,</span>
<a name="l-154"></a>    <span class="n">PINMUX_WKUP_DETECTOR_EN</span><span class="p">,</span>
<a name="l-155"></a>    <span class="n">PINMUX_WKUP_DETECTOR_0</span><span class="p">,</span>
<a name="l-156"></a>    <span class="n">PINMUX_WKUP_DETECTOR_1</span><span class="p">,</span>
<a name="l-157"></a>    <span class="n">PINMUX_WKUP_DETECTOR_2</span><span class="p">,</span>
<a name="l-158"></a>    <span class="n">PINMUX_WKUP_DETECTOR_3</span><span class="p">,</span>
<a name="l-159"></a>    <span class="n">PINMUX_WKUP_DETECTOR_4</span><span class="p">,</span>
<a name="l-160"></a>    <span class="n">PINMUX_WKUP_DETECTOR_5</span><span class="p">,</span>
<a name="l-161"></a>    <span class="n">PINMUX_WKUP_DETECTOR_6</span><span class="p">,</span>
<a name="l-162"></a>    <span class="n">PINMUX_WKUP_DETECTOR_7</span><span class="p">,</span>
<a name="l-163"></a>    <span class="n">PINMUX_WKUP_DETECTOR_CNT_TH_0</span><span class="p">,</span>
<a name="l-164"></a>    <span class="n">PINMUX_WKUP_DETECTOR_CNT_TH_1</span><span class="p">,</span>
<a name="l-165"></a>    <span class="n">PINMUX_WKUP_DETECTOR_PADSEL_0</span><span class="p">,</span>
<a name="l-166"></a>    <span class="n">PINMUX_WKUP_DETECTOR_PADSEL_1</span><span class="p">,</span>
<a name="l-167"></a>    <span class="n">PINMUX_WKUP_CAUSE</span>
<a name="l-168"></a>  <span class="p">}</span> <span class="n">pinmux_id_e</span><span class="p">;</span>
<a name="l-169"></a>
<a name="l-170"></a>  <span class="c1">// Register width information to check illegal writes</span>
<a name="l-171"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PINMUX_PERMIT</span> <span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span>
<a name="l-172"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[ 0] PINMUX_REGEN</span>
<a name="l-173"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 1] PINMUX_PERIPH_INSEL_0</span>
<a name="l-174"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 2] PINMUX_PERIPH_INSEL_1</span>
<a name="l-175"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 3] PINMUX_PERIPH_INSEL_2</span>
<a name="l-176"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 4] PINMUX_PERIPH_INSEL_3</span>
<a name="l-177"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 5] PINMUX_PERIPH_INSEL_4</span>
<a name="l-178"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 6] PINMUX_PERIPH_INSEL_5</span>
<a name="l-179"></a>    <span class="mb">4&#39;b 0011</span><span class="p">,</span> <span class="c1">// index[ 7] PINMUX_PERIPH_INSEL_6</span>
<a name="l-180"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 8] PINMUX_MIO_OUTSEL_0</span>
<a name="l-181"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[ 9] PINMUX_MIO_OUTSEL_1</span>
<a name="l-182"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[10] PINMUX_MIO_OUTSEL_2</span>
<a name="l-183"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[11] PINMUX_MIO_OUTSEL_3</span>
<a name="l-184"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[12] PINMUX_MIO_OUTSEL_4</span>
<a name="l-185"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[13] PINMUX_MIO_OUTSEL_5</span>
<a name="l-186"></a>    <span class="mb">4&#39;b 0011</span><span class="p">,</span> <span class="c1">// index[14] PINMUX_MIO_OUTSEL_6</span>
<a name="l-187"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[15] PINMUX_MIO_OUT_SLEEP_VAL_0</span>
<a name="l-188"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[16] PINMUX_MIO_OUT_SLEEP_VAL_1</span>
<a name="l-189"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[17] PINMUX_DIO_OUT_SLEEP_VAL</span>
<a name="l-190"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[18] PINMUX_WKUP_DETECTOR_EN</span>
<a name="l-191"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[19] PINMUX_WKUP_DETECTOR_0</span>
<a name="l-192"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[20] PINMUX_WKUP_DETECTOR_1</span>
<a name="l-193"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[21] PINMUX_WKUP_DETECTOR_2</span>
<a name="l-194"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[22] PINMUX_WKUP_DETECTOR_3</span>
<a name="l-195"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[23] PINMUX_WKUP_DETECTOR_4</span>
<a name="l-196"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[24] PINMUX_WKUP_DETECTOR_5</span>
<a name="l-197"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[25] PINMUX_WKUP_DETECTOR_6</span>
<a name="l-198"></a>    <span class="mb">4&#39;b 0001</span><span class="p">,</span> <span class="c1">// index[26] PINMUX_WKUP_DETECTOR_7</span>
<a name="l-199"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[27] PINMUX_WKUP_DETECTOR_CNT_TH_0</span>
<a name="l-200"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[28] PINMUX_WKUP_DETECTOR_CNT_TH_1</span>
<a name="l-201"></a>    <span class="mb">4&#39;b 1111</span><span class="p">,</span> <span class="c1">// index[29] PINMUX_WKUP_DETECTOR_PADSEL_0</span>
<a name="l-202"></a>    <span class="mb">4&#39;b 0011</span><span class="p">,</span> <span class="c1">// index[30] PINMUX_WKUP_DETECTOR_PADSEL_1</span>
<a name="l-203"></a>    <span class="mb">4&#39;b 0001</span>  <span class="c1">// index[31] PINMUX_WKUP_CAUSE</span>
<a name="l-204"></a>  <span class="p">};</span>
<a name="l-205"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>