Vivado Simulator 2018.3
Time resolution is 1 ps
Starting ALU automated test...
[PASS] AND A=a5a5a5a5 B=5a5a5a5a op=0000 -> res=00000000 ZF=1 OF=0
[PASS] OR A=a5a5a5a5 B=5a5a5a5a op=0001 -> res=ffffffff ZF=0 OF=0
[PASS] XOR A=a5a5a5a5 B=5a5a5a5a op=0010 -> res=ffffffff ZF=0 OF=0
[PASS] NAND A=a5a5a5a5 B=5a5a5a5a op=0011 -> res=ffffffff ZF=0 OF=0
[PASS] NOT A A=ff00ff00 B=00000000 op=0100 -> res=00ff00ff ZF=0 OF=0
[PASS] SLL by 4 A=000000ff B=00000004 op=0101 -> res=00000ff0 ZF=0 OF=0
[PASS] SRL by 4 A=000000ff B=00000004 op=0110 -> res=0000000f ZF=0 OF=0
[PASS] SRA negative by 1 A=80000000 B=00000001 op=0111 -> res=c0000000 ZF=0 OF=0
[PASS] MULU small A=00000002 B=00000003 op=1000 -> res=00000006 ZF=0 OF=0
[PASS] MUL signed (-1 * -1) A=ffffffff B=ffffffff op=1001 -> res=00000001 ZF=0 OF=0
[PASS] ADD normal signed A=00000064 B=00000017 op=1010 -> res=0000007b ZF=0 OF=0
[PASS] ADD signed overflow A=7fffffff B=00000001 op=1010 -> res=80000000 ZF=0 OF=1
[PASS] ADDU unsigned wrap (OF=0) A=ffffffff B=00000001 op=1011 -> res=00000000 ZF=1 OF=0
[PASS] SUB normal signed A=00000032 B=00000014 op=1100 -> res=0000001e ZF=0 OF=0
[PASS] SUB signed overflow (-2^31 - 1) A=80000000 B=00000001 op=1100 -> res=7fffffff ZF=0 OF=1
[PASS] SUBU unsigned (wrap) A=00000000 B=00000001 op=1101 -> res=ffffffff ZF=0 OF=0
[PASS] SLT (-1 < 1) A=ffffffff B=00000001 op=1110 -> res=00000001 ZF=0 OF=0
[PASS] SLTU (0 < 1) A=00000000 B=00000001 op=1111 -> res=00000001 ZF=0 OF=0
[PASS] SUBU result zero check A=12345678 B=12345678 op=1101 -> res=00000000 ZF=1 OF=0
ALU test finished: 19/19 passed
$finish called at time : 19 ns : File "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sim_1/new/ALU_32bits_tb.sv" Line 146
