{"vcs1":{"timestamp_begin":1726977942.175235225, "rt":1.15, "ut":0.27, "st":0.20}}
{"vcselab":{"timestamp_begin":1726977943.401658176, "rt":0.89, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1726977944.365076416, "rt":0.38, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726977941.576037234}
{"VCS_COMP_START_TIME": 1726977941.576037234}
{"VCS_COMP_END_TIME": 1726977946.157417483}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329700}}
{"stitch_vcselab": {"peak_mem": 215160}}
