[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Top|Memory>mem",
    "filename":"memoryFile.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_ce",
    "sources":[
      "~Top|Top>reset"
    ]
  }
]