<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Calculator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_sevensegment.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_sevensegment.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="BCD_sevensegment.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_sevensegment.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Calculator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Calculator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Calculator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Calculator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Calculator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Calculator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Calculator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Calculator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Calculator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Calculator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Calculator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Calculator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Calculator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Calculator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Calculator.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Calculator.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Calculator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Calculator.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Calculator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Calculator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Calculator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Calculator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Calculator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Calculator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Calculator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Calculator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Calculator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Calculator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Calculator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Calculator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Calculator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Calculator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Calculator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Calculator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Calculator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Calculator_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Calculator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Calculator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Calculator_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Calculator_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Calculator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Calculator_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Division.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Division.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Division.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Division.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Division.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Division.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Division.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Division.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Division.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Division.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Division_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Division_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_2_LCD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_2_LCD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_2_LCD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FourBitAdder.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FourBitAdder.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FourBitAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitAdderSubstractor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FourBitAdderSubstractor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FourBitAdderSubstractor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FourBitAdderSubstractor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FourBitAdderSubstractor.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FourBitAdderSubstractor.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FourBitAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitAdder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullAdder.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FullAdder.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FullAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HalfAdder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="HalfAdder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HalfAdder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HalfAdder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="HalfAdder.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HalfAdder.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Multiplication.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Seven_SegmentDisplay.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Seven_SegmentDisplay.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Seven_SegmentDisplay.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Seven_SegmentDisplay.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Seven_SegmentDisplay.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Squareroot.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Squareroot.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Squareroot.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Squareroot.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_BCD_converter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="binary_to_BCD_converter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_to_BCD_converter.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="binary_to_BCD_converter.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binary_to_BCD_converter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="binary_to_BCD_converter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_BCD_converter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_BCD_converter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="binary_to_BCD_converter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="binary_to_BCD_converter_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_BCD_converter_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_BCD_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="binary_to_BCD_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="binary_to_BCD_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_BCD_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_bcd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_to_bcd.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="binary_to_bcd.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binary_to_bcd.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_to_bcd_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_to_bcd_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binary_to_bcd_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binarytobcd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="binarytobcd.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="binarytobcd.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binarytobcd_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="binarytobcd_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="binarytobcd_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binarytobcd_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bintobcs_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bintobcs_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bintobcs_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bintobcs_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="calculator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="calculator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="calculator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="calculator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="calculator_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_numberboxselector.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder_numberboxselector.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decoder_numberboxselector.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder_numberboxselector.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="delay_clock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="delay_clock.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="delay_clock.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="delay_clock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="divider.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="divider.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="division_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="division_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_adder_substractor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_adder_substractor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_to_one_mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_to_one_mux.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="four_to_one_mux.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_to_one_mux.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fourbitadder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fourbitadder_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fourbitadder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fourbitaddersubstractor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fourbitaddersubstractor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fourbitaddersubstractor_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fulladder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="halfadder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="halfadder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplication.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplication.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multiplication.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplication_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="multiplication_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplication_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Calculator_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/Calculator_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="power.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="power.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="power.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="power.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="power.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="power.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="power_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="power_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="power_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seg_scroll.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seg_scroll.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="seg_scroll.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seg_scroll.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_or_addthree.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_or_addthree.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="shift_or_addthree.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shift_or_addthree.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="squareroot_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="squareroot_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="squareroot_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="twobit_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="twobit_counter.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="twobit_counter.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="twobit_counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="twobit_counter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="twobit_counter_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1619054450" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1619054450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619445406" xil_pn:in_ck="-4819640976623209538" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1619445406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_sevensegment.v"/>
      <outfile xil_pn:name="Calculator.v"/>
      <outfile xil_pn:name="Division.v"/>
      <outfile xil_pn:name="FourBitAdder.v"/>
      <outfile xil_pn:name="FourBitAdderSubstractor.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="Squareroot.v"/>
      <outfile xil_pn:name="binary_to_BCD.v"/>
      <outfile xil_pn:name="binary_to_BCD_tb.v"/>
      <outfile xil_pn:name="calculator_tb.v"/>
      <outfile xil_pn:name="decoder_numberboxselector.v"/>
      <outfile xil_pn:name="delay_clock.v"/>
      <outfile xil_pn:name="division_tb.v"/>
      <outfile xil_pn:name="four_bit_adder_substractor_tb.v"/>
      <outfile xil_pn:name="four_to_one_mux.v"/>
      <outfile xil_pn:name="fourbitadder_tb.v"/>
      <outfile xil_pn:name="fourbitaddersubstractor_tb.v"/>
      <outfile xil_pn:name="fulladder_tb.v"/>
      <outfile xil_pn:name="halfadder_tb.v"/>
      <outfile xil_pn:name="multiplication.v"/>
      <outfile xil_pn:name="multiplication_tb.v"/>
      <outfile xil_pn:name="power.v"/>
      <outfile xil_pn:name="power_tb.v"/>
      <outfile xil_pn:name="squareroot_tb.v"/>
      <outfile xil_pn:name="twobit_counter.v"/>
      <outfile xil_pn:name="twobit_counter_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1619138408" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7491828601244079606" xil_pn:start_ts="1619138408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619138408" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4945290148921272" xil_pn:start_ts="1619138408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619054450" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="461005223304340013" xil_pn:start_ts="1619054450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619445406" xil_pn:in_ck="-4819640976623209538" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1619445406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_sevensegment.v"/>
      <outfile xil_pn:name="Calculator.v"/>
      <outfile xil_pn:name="Division.v"/>
      <outfile xil_pn:name="FourBitAdder.v"/>
      <outfile xil_pn:name="FourBitAdderSubstractor.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="Squareroot.v"/>
      <outfile xil_pn:name="binary_to_BCD.v"/>
      <outfile xil_pn:name="binary_to_BCD_tb.v"/>
      <outfile xil_pn:name="calculator_tb.v"/>
      <outfile xil_pn:name="decoder_numberboxselector.v"/>
      <outfile xil_pn:name="delay_clock.v"/>
      <outfile xil_pn:name="division_tb.v"/>
      <outfile xil_pn:name="four_bit_adder_substractor_tb.v"/>
      <outfile xil_pn:name="four_to_one_mux.v"/>
      <outfile xil_pn:name="fourbitadder_tb.v"/>
      <outfile xil_pn:name="fourbitaddersubstractor_tb.v"/>
      <outfile xil_pn:name="fulladder_tb.v"/>
      <outfile xil_pn:name="halfadder_tb.v"/>
      <outfile xil_pn:name="multiplication.v"/>
      <outfile xil_pn:name="multiplication_tb.v"/>
      <outfile xil_pn:name="power.v"/>
      <outfile xil_pn:name="power_tb.v"/>
      <outfile xil_pn:name="squareroot_tb.v"/>
      <outfile xil_pn:name="twobit_counter.v"/>
      <outfile xil_pn:name="twobit_counter_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1619445409" xil_pn:in_ck="-4819640976623209538" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8597833463646770093" xil_pn:start_ts="1619445406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="calculator_tb_beh.prj"/>
      <outfile xil_pn:name="calculator_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1619445409" xil_pn:in_ck="5865655626855327830" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4395553512409738864" xil_pn:start_ts="1619445409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="calculator_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-81436152634328029" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="461005223304340013" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7715419667387354209" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619297372" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4750035934632400457" xil_pn:start_ts="1619297372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619447837" xil_pn:in_ck="-1298652284984467432" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4824649475537146944" xil_pn:start_ts="1619447826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Calculator.lso"/>
      <outfile xil_pn:name="Calculator.ngc"/>
      <outfile xil_pn:name="Calculator.ngr"/>
      <outfile xil_pn:name="Calculator.prj"/>
      <outfile xil_pn:name="Calculator.stx"/>
      <outfile xil_pn:name="Calculator.syr"/>
      <outfile xil_pn:name="Calculator.xst"/>
      <outfile xil_pn:name="Calculator_stx_beh.prj"/>
      <outfile xil_pn:name="Calculator_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Calculator_xst.xrpt"/>
      <outfile xil_pn:name="Division.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1619435585" xil_pn:in_ck="-264750746697261866" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765696239209836940" xil_pn:start_ts="1619435585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619447849" xil_pn:in_ck="-5042597057210609167" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2003301636685945712" xil_pn:start_ts="1619447844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Calculator.bld"/>
      <outfile xil_pn:name="Calculator.ngd"/>
      <outfile xil_pn:name="Calculator_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1619447853" xil_pn:in_ck="-6580327111008614873" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1619447849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Calculator.pcf"/>
      <outfile xil_pn:name="Calculator_map.map"/>
      <outfile xil_pn:name="Calculator_map.mrp"/>
      <outfile xil_pn:name="Calculator_map.ncd"/>
      <outfile xil_pn:name="Calculator_map.ngm"/>
      <outfile xil_pn:name="Calculator_map.xrpt"/>
      <outfile xil_pn:name="Calculator_summary.xml"/>
      <outfile xil_pn:name="Calculator_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1619447866" xil_pn:in_ck="-240373242724170368" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1619447853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Calculator.ncd"/>
      <outfile xil_pn:name="Calculator.pad"/>
      <outfile xil_pn:name="Calculator.par"/>
      <outfile xil_pn:name="Calculator.ptwx"/>
      <outfile xil_pn:name="Calculator.unroutes"/>
      <outfile xil_pn:name="Calculator.xpi"/>
      <outfile xil_pn:name="Calculator_pad.csv"/>
      <outfile xil_pn:name="Calculator_pad.txt"/>
      <outfile xil_pn:name="Calculator_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1619447875" xil_pn:in_ck="-264750746697269491" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1619447872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Calculator.bgn"/>
      <outfile xil_pn:name="Calculator.bit"/>
      <outfile xil_pn:name="Calculator.drc"/>
      <outfile xil_pn:name="Calculator.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1619447897" xil_pn:in_ck="-6979714260902938098" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1619447889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1618799439" xil_pn:in_ck="8585890041247432951" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="2003301636685945712" xil_pn:start_ts="1618799439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1619447866" xil_pn:in_ck="8417147504061116067" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1619447863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Calculator.twr"/>
      <outfile xil_pn:name="Calculator.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1619447841" xil_pn:in_ck="9196518543919351835" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-4615964425441611522" xil_pn:start_ts="1619447839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Calculator_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Calculator_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
