Netlist file: testbench/or1200.net   Architecture file: test30.xml
Array size: 25 x 25 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n4880		8	8	0	#0
n4882		9	7	0	#1
n4886		7	7	0	#2
n4888		9	8	0	#3
n4902		9	4	0	#4
n4916		13	2	0	#5
n4926		13	3	0	#6
n4929		8	7	0	#7
n4944		11	8	0	#8
n4958		15	2	0	#9
n2181		13	9	0	#10
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7205	17	16	0	#11
top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~29	18	13	0	#12
top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~29	18	19	0	#13
n4266		17	15	0	#14
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7206	15	17	0	#15
n4176		16	14	0	#16
n3979		17	10	0	#17
n3796		19	9	0	#18
n2856		13	8	0	#19
n1526		15	9	0	#20
n4199		17	14	0	#21
n4101		17	11	0	#22
n3919		19	10	0	#23
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7202	15	15	0	#24
n3046_1		16	15	0	#25
n4684		12	5	0	#26
n4686		9	5	0	#27
n2096		13	5	0	#28
n2091		13	4	0	#29
n2031		11	9	0	#30
n2066		13	6	0	#31
n2116		11	4	0	#32
n2121		16	9	0	#33
n1771		15	12	0	#34
n1761		20	10	0	#35
n3256_2		17	9	0	#36
n1746		16	17	0	#37
n1756		20	17	0	#38
n1766		20	15	0	#39
n1476		13	19	0	#40
n3382_1		15	19	0	#41
n3314		12	16	0	#42
n3671_1		16	12	0	#43
n4126_1		9	17	0	#44
n1716		21	18	0	#45
n2201		12	8	0	#46
n1876		15	3	0	#47
n2471		9	6	0	#48
n2476		15	10	0	#49
n4995		12	10	0	#50
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7203	20	14	0	#51
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7204	15	14	0	#52
n4117_1		19	14	0	#53
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9277	16	8	0	#54
n4864		15	7	0	#55
n1471		13	20	0	#56
n1456		12	20	0	#57
n1466		16	19	0	#58
n4855		12	6	0	#59
top^rf_dataw~31	16	13	0	#60
out:top^rf_dataw~29	14	0	0	#61
top^rf_dataw~29	13	7	0	#62
n1461		11	20	0	#63
out:top^rf_dataw~30	26	16	5	#64
out:top^rf_dataw~31	26	13	4	#65
top^rf_dataw~30	15	16	0	#66
out:top^rf_dataw~26	0	15	7	#67
top^rf_dataw~26	12	15	0	#68
out:top^icpu_adr_o~31	14	26	4	#69
out:top^icpu_adr_o~29	17	26	4	#70
out:top^icpu_adr_o~27	11	26	2	#71
n2461		13	10	0	#72
n2456		12	1	0	#73
n2221		8	4	0	#74
n4118		17	13	0	#75
n1706		23	17	0	#76
n1451		11	19	0	#77
out:top^rf_dataw~27	26	14	4	#78
out:top^rf_dataw~28	26	14	0	#79
out:top^icpu_adr_o~26	10	26	0	#80
out:top^icpu_adr_o~30	14	26	0	#81
out:top^icpu_adr_o~28	10	26	2	#82
n2226		8	6	0	#83
n2446		16	1	0	#84
n2236		9	3	0	#85
n2231		11	12	0	#86
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7200	20	12	0	#87
n1841		20	9	0	#88
n4560		15	13	0	#89
n1701		17	6	0	#90
n1696		21	17	0	#91
n1446		12	19	0	#92
n3771_1		13	12	0	#93
out:top^rf_dataw~25	26	14	6	#94
out:top^dcpu_adr_o~31	26	10	7	#95
top^dcpu_adr_o~31	23	10	0	#96
out:top^dcpu_adr_o~30	26	10	0	#97
out:top^icpu_adr_o~25	11	26	4	#98
n1916		16	3	0	#99
n2436		16	2	0	#100
n2246		12	3	0	#101
n5033		12	2	0	#102
n2256		7	8	0	#103
n1441		16	20	0	#104
n3781_1		16	10	0	#105
out:top^rf_dataw~24	7	0	2	#106
top^rf_dataw~24	8	5	0	#107
out:top^dcpu_adr_o~29	26	10	2	#108
out:top^icpu_adr_o~24	17	26	3	#109
out:top^dcpu_adr_o~26	26	10	4	#110
out:top^dcpu_adr_o~28	26	10	1	#111
out:top^dcpu_adr_o~27	26	10	5	#112
n2251		11	15	0	#113
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7198	19	15	0	#114
n3380		13	18	0	#115
n3786_1		20	8	0	#116
out:top^rf_dataw~23	26	13	2	#117
out:top^icpu_adr_o~23	17	26	1	#118
out:top^dcpu_adr_o~25	26	11	3	#119
top^dcpu_adr_o~25	20	11	0	#120
n2261		8	10	0	#121
n5054		9	9	0	#122
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7197	19	13	0	#123
n5060		11	6	0	#124
n1956		17	5	0	#125
n2281		9	11	0	#126
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9282	15	8	0	#127
n3791_1		19	11	0	#128
out:top^rf_dataw~22	26	15	6	#129
out:top^icpu_adr_o~22	16	26	1	#130
out:top^dcpu_adr_o~24	26	11	5	#131
n4059		13	13	0	#132
n2276		11	14	0	#133
n2401		8	3	0	#134
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9284	17	8	0	#135
n1661		17	12	0	#136
n3156		17	7	0	#137
n1656		16	16	0	#138
n1426		15	20	0	#139
n3426_1		16	11	0	#140
out:top^rf_dataw~21	26	13	7	#141
out:top^icpu_adr_o~21	16	26	2	#142
out:top^dcpu_adr_o~23	26	6	7	#143
top^dcpu_adr_o~23	19	6	0	#144
n2286		8	9	0	#145
n2296		9	15	0	#146
n3146		19	4	0	#147
n1421		13	21	0	#148
n3436_1		11	17	0	#149
out:top^rf_dataw~20	14	26	2	#150
out:top^icpu_adr_o~20	14	26	7	#151
out:top^dcpu_adr_o~22	20	0	5	#152
n3751		19	8	0	#153
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7194	20	13	0	#154
n2301		9	14	0	#155
n2376		11	7	0	#156
n2306		7	9	0	#157
top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[0]	14	5	0	#158
n4865		12	4	0	#159
n4779		12	9	0	#160
n4797_1		11	5	0	#161
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9304	15	6	0	#162
n2006		15	5	0	#163
n2011		17	4	0	#164
n4755		11	3	0	#165
n4719		15	4	0	#166
n4729		16	4	0	#167
n4714		16	5	0	#168
n1416		15	21	0	#169
n3446_1		19	21	0	#170
out:top^rf_dataw~19	0	12	7	#171
top^rf_dataw~19	9	12	0	#172
out:top^icpu_adr_o~19	16	26	4	#173
out:top^dcpu_adr_o~21	26	7	6	#174
top^dcpu_adr_o~21	19	7	0	#175
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7193	12	21	0	#176
n2871		13	15	0	#177
n2321		9	10	0	#178
n2331		7	16	0	#179
n5114		13	1	0	#180
n1631		21	10	0	#181
n1626		23	14	0	#182
n3338		16	21	0	#183
out:top^rf_dataw~18	26	13	3	#184
out:top^icpu_adr_o~18	17	26	0	#185
out:top^dcpu_adr_o~20	20	0	6	#186
n2326		11	10	0	#187
n2351		12	7	0	#188
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9301	16	6	0	#189
n1496		9	19	0	#190
n1491		8	15	0	#191
n3451		13	17	0	#192
n3466		23	19	0	#193
out:top^rf_dataw~17	0	13	2	#194
top^rf_dataw~17	9	13	0	#195
out:top^icpu_adr_o~17	11	26	3	#196
out:top^dcpu_adr_o~19	26	7	3	#197
top^dcpu_adr_o~19	20	7	0	#198
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7191	15	11	0	#199
n3950		20	4	0	#200
n5127		9	2	0	#201
n4396		16	22	0	#202
n3306_2		20	18	0	#203
n4371		12	23	0	#204
n4346		9	18	0	#205
n4351		11	21	0	#206
n4381		17	22	0	#207
n4356		11	16	0	#208
n4366_1		12	22	0	#209
n4476		12	18	0	#210
n4386_1		8	17	0	#211
n4426_1		8	19	0	#212
n2496		23	20	0	#213
n4376		17	21	0	#214
n4406		15	23	0	#215
n4446		13	22	0	#216
n4481		12	17	0	#217
n4461_1		16	23	0	#218
n4456_1		9	22	0	#219
n4441_1		8	22	0	#220
n4436		13	16	0	#221
n4431		8	20	0	#222
n4421		11	23	0	#223
n4326_1		21	16	0	#224
n3976_1		20	19	0	#225
n3316_1		21	14	0	#226
n5827		23	18	0	#227
n3192_1		15	18	0	#228
n4541_2		21	20	0	#229
n4546		20	16	0	#230
n4551_2		19	18	0	#231
n4571_2		20	20	0	#232
n4556_2		21	13	0	#233
n4566_2		20	21	0	#234
n4531_1		17	20	0	#235
n4636_2		23	13	0	#236
n4621_1		19	17	0	#237
n4611		21	19	0	#238
n4526_2		19	20	0	#239
n4506		19	16	0	#240
n1606		21	15	0	#241
n1596		21	12	0	#242
out:top^rf_dataw~16	26	13	5	#243
out:top^icpu_adr_o~16	10	26	5	#244
out:top^dcpu_adr_o~18	21	0	4	#245
n4257_1		19	5	0	#246
n4947		8	12	0	#247
top^du_addr~15	26	11	0	#248
top^du_read	12	0	3	#249
top^du_write	16	0	2	#250
top^du_addr~14	10	0	3	#251
top^du_addr~13	0	6	3	#252
top^du_addr~12	10	0	4	#253
top^du_addr~11	0	9	6	#254
n4256_1		17	19	0	#255
n2601_1		11	22	0	#256
n2651_1		9	20	0	#257
n2656_1		9	21	0	#258
n2511_1		8	21	0	#259
n1511		11	18	0	#260
n3731_1		19	22	0	#261
n4676		12	12	0	#262
n4016_1		20	22	0	#263
n3296_2		12	14	0	#264
n2506		15	22	0	#265
n3313		12	13	0	#266
out:top^rf_dataw~15	16	0	5	#267
out:top^rf_dataw~14	13	0	0	#268
top^rf_dataw~14	12	11	0	#269
out:top^icpu_adr_o~15	3	26	2	#270
top^icpu_adr_o~15	9	16	0	#271
out:top^dcpu_adr_o~17	17	0	3	#272
top^dcpu_adr_o~17	16	7	0	#273
n5143		11	2	0	#274
top^du_addr~9	21	0	0	#275
top^du_addr~8	26	7	4	#276
top^du_addr~7	26	9	7	#277
top^du_addr~6	26	20	3	#278
top^du_addr~5	15	26	7	#279
top^spr_addr~10	23	5	0	#280
out:top^icpu_adr_o~13	10	26	3	#281
out:top^dcpu_adr_o~16	17	0	0	#282
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~6898	13	14	0	#283
n4121		20	5	0	#284
top^du_addr~10	26	3	1	#285
n3437_1		21	21	0	#286
n3377_1		8	18	0	#287
out:top^rf_dataw~13	12	26	1	#288
out:top^icpu_adr_o~3	8	26	2	#289
out:top^icpu_adr_o~12	0	16	0	#290
out:top^icpu_adr_o~7	0	17	5	#291
out:top^icpu_adr_o~4	0	16	1	#292
out:top^dcpu_adr_o~15	21	0	6	#293
top^dcpu_adr_o~15	20	6	0	#294
out:top^icpu_adr_o~14	0	17	0	#295
n4103		17	3	0	#296
n4170		21	6	0	#297
n5165		15	1	0	#298
top^du_addr~4	26	20	6	#299
top^du_addr~3	26	16	4	#300
top^du_addr~2	26	18	1	#301
n3375		16	18	0	#302
out:top^icpu_adr_o~10	10	26	1	#303
out:top^icpu_adr_o~9	11	26	5	#304
out:top^icpu_adr_o~8	18	0	0	#305
out:top^icpu_adr_o~11	11	26	0	#306
out:top^icpu_adr_o~6	0	14	3	#307
out:top^icpu_adr_o~5	8	26	5	#308
out:top^icpu_adr_o~2	0	17	4	#309
out:top^icpu_adr_o~1	0	21	2	#310
out:top^icpu_adr_o~0	0	21	6	#311
out:top^rf_dataw~12	14	0	4	#312
out:top^du_except~11	0	17	7	#313
top^du_except~11	8	16	0	#314
out:top^dcpu_adr_o~14	26	9	1	#315
n4147_1		21	11	0	#316
n3991		21	5	0	#317
top^du_addr~0	14	0	3	#318
out:top^du_except~12	5	0	6	#319
top^du_except~12	7	2	0	#320
out:top^rf_dataw~11	26	13	1	#321
out:top^dcpu_adr_o~13	26	8	4	#322
top^du_addr~1	26	15	2	#323
n3990		17	2	0	#324
n3850		21	7	0	#325
top^dcpu_ack_i	26	15	4	#326
top^icpu_ack_i	26	22	2	#327
top^icpu_err_i	26	22	0	#328
top^du_stall	26	10	6	#329
n4574		8	13	0	#330
n4587_1		13	11	0	#331
out:top^rf_dataw~0	26	16	0	#332
out:top^rf_dataw~10	12	0	7	#333
out:top^rf_dataw~9	16	26	5	#334
out:top^dcpu_adr_o~12	20	0	7	#335
top^du_addr~29	24	0	0	#336
top^du_addr~26	18	0	1	#337
top^du_addr~25	26	3	6	#338
top^du_addr~20	18	0	5	#339
top^du_addr~19	18	0	3	#340
top^du_addr~18	26	13	0	#341
top^du_addr~16	26	3	0	#342
n3758		21	8	0	#343
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~10700	19	3	0	#344
top^dcpu_tag_i~3	26	25	0	#345
top^dcpu_tag_i~2	24	26	5	#346
top^dcpu_tag_i~1	26	19	0	#347
top^dcpu_tag_i~0	26	21	6	#348
top^dcpu_err_i	26	21	1	#349
top^dcpu_rty_i	26	15	1	#350
n4887		9	1	0	#351
out:top^rf_dataw~1	13	26	2	#352
n4578		8	11	0	#353
out:top^du_dat_cpu~0	0	4	5	#354
top^du_dat_cpu~0	7	4	0	#355
out:top^rf_dataw~8	22	26	0	#356
out:top^dcpu_adr_o~11	21	0	1	#357
n3559		8	1	0	#358
top^du_addr~31	26	2	6	#359
top^du_addr~30	26	21	4	#360
top^du_addr~28	25	26	7	#361
top^du_addr~27	26	21	7	#362
top^du_addr~24	26	3	2	#363
top^du_addr~23	22	26	2	#364
top^du_addr~22	26	3	3	#365
top^du_addr~21	26	2	4	#366
top^du_addr~17	26	3	7	#367
n4112_1		8	14	0	#368
n3620		4	1	0	#369
n3881		7	14	0	#370
n3743		21	9	0	#371
top^du_dsr~9	26	19	4	#372
top^du_dsr~6	26	21	5	#373
top^du_dsr~3	26	25	3	#374
n4571		23	9	0	#375
out:top^rf_dataw~3	0	12	6	#376
n5524		19	19	0	#377
n5516		17	18	0	#378
n5484		17	17	0	#379
out:top^rf_dataw~5	19	0	0	#380
out:top^dcpu_adr_o~10	17	0	2	#381
top^dcpu_adr_o~10	11	1	0	#382
n3571		7	1	0	#383
n3564		7	18	0	#384
n3835		19	12	0	#385
n4210		11	13	0	#386
n3641		11	11	0	#387
top^du_dsr~8	26	21	3	#388
top^du_dsr~2	26	22	5	#389
top^rf_dataw~7	23	11	0	#390
out:top^rf_dataw~4	26	11	2	#391
out:top^rf_dataw~7	26	8	1	#392
n3267_1		7	17	0	#393
out:top^rf_dataw~2	0	14	5	#394
out:top^rf_dataw~6	18	26	3	#395
out:top^du_except~1	26	4	1	#396
out:top^du_except~0	26	22	1	#397
out:top^dcpu_adr_o~9	22	0	1	#398
top^spr_dat_tt~0	1	26	2	#399
top^spr_dat_du~0	0	18	5	#400
top^spr_dat_immu~0	0	22	4	#401
top^spr_dat_pic~0	0	18	6	#402
top^dcpu_dat_i~31	0	16	6	#403
top^dcpu_dat_i~23	0	16	4	#404
top^spr_dat_pm~0	0	22	6	#405
n3720		7	10	0	#406
top^du_dsr~5	26	22	7	#407
top^du_dsr~1	26	20	7	#408
top^du_dat_du~29	22	26	1	#409
top^du_dat_du~27	5	26	6	#410
top^sig_tick	0	20	7	#411
top^sig_int	13	26	1	#412
top^du_dsr~4	0	20	3	#413
top^du_dat_du~31	26	2	0	#414
top^du_dat_du~30	22	26	7	#415
top^du_dat_du~28	14	0	2	#416
out:top^du_dat_cpu~9	0	19	1	#417
out:top^du_dat_cpu~7	7	0	0	#418
n4784		23	16	0	#419
out:top^du_dat_cpu~1	0	23	1	#420
out:top^du_dat_cpu~31	20	0	2	#421
out:top^du_dat_cpu~30	22	26	4	#422
out:top^du_dat_cpu~29	22	26	6	#423
out:top^du_dat_cpu~28	14	0	1	#424
out:top^du_dat_cpu~27	7	26	7	#425
out:top^du_dat_cpu~26	26	3	4	#426
out:top^du_dat_cpu~25	19	0	5	#427
out:top^du_dat_cpu~24	0	11	7	#428
out:top^du_dat_cpu~23	7	26	4	#429
out:top^du_dat_cpu~22	0	19	2	#430
out:top^du_dat_cpu~21	0	11	5	#431
out:top^du_dat_cpu~20	0	11	1	#432
out:top^du_dat_cpu~19	0	11	3	#433
out:top^du_dat_cpu~18	10	0	1	#434
out:top^du_dat_cpu~17	0	11	4	#435
out:top^du_dat_cpu~16	0	11	6	#436
out:top^du_dat_cpu~15	26	5	5	#437
out:top^du_dat_cpu~14	0	4	1	#438
out:top^du_dat_cpu~13	5	0	2	#439
out:top^du_dat_cpu~12	6	26	7	#440
out:top^du_dat_cpu~11	0	23	6	#441
out:top^du_dat_cpu~10	5	0	3	#442
out:top^du_dat_cpu~8	6	26	4	#443
out:top^du_dat_cpu~6	0	18	3	#444
out:top^du_dat_cpu~5	14	0	7	#445
out:top^du_dat_cpu~4	6	26	1	#446
out:top^du_dat_cpu~3	0	12	2	#447
out:top^du_dat_cpu~2	1	26	1	#448
out:top^ex_freeze	26	19	2	#449
out:top^dcpu_adr_o~8	26	5	4	#450
top^spr_dat_tt~31	0	3	1	#451
top^spr_dat_tt~30	6	0	3	#452
top^spr_dat_tt~29	6	0	6	#453
top^spr_dat_tt~28	0	2	0	#454
top^spr_dat_tt~24	3	0	3	#455
top^spr_dat_tt~23	0	14	2	#456
top^spr_dat_tt~22	0	1	5	#457
top^spr_dat_tt~21	4	0	1	#458
top^spr_dat_tt~20	0	1	3	#459
top^spr_dat_tt~19	0	1	7	#460
top^spr_dat_tt~18	9	0	5	#461
top^spr_dat_tt~17	4	0	6	#462
top^spr_dat_tt~14	0	6	4	#463
top^spr_dat_tt~9	0	6	2	#464
top^spr_dat_tt~7	5	0	5	#465
top^spr_dat_tt~4	0	3	3	#466
top^spr_dat_pic~31	6	0	4	#467
top^spr_dat_pic~30	0	3	5	#468
top^spr_dat_pic~29	5	0	1	#469
top^spr_dat_pic~28	6	0	7	#470
top^spr_dat_pic~24	3	0	7	#471
top^spr_dat_pic~23	0	15	5	#472
top^spr_dat_pic~22	2	0	1	#473
top^spr_dat_pic~21	1	0	0	#474
top^spr_dat_pic~20	1	0	2	#475
top^spr_dat_pic~19	3	0	1	#476
top^spr_dat_pic~18	16	0	3	#477
top^spr_dat_pic~17	4	0	5	#478
top^spr_dat_pic~14	0	9	4	#479
top^spr_dat_pic~9	0	8	5	#480
top^spr_dat_pic~7	8	0	2	#481
top^spr_dat_pic~4	6	0	2	#482
top^spr_dat_pm~23	0	24	6	#483
top^dcpu_dat_i~15	0	16	2	#484
top^spr_dat_immu~9	0	6	0	#485
top^spr_dat_immu~7	12	0	0	#486
top^spr_dat_pm~30	0	2	1	#487
top^spr_dat_pm~31	5	0	4	#488
top^spr_dat_pm~29	0	2	2	#489
top^spr_dat_pm~28	0	2	7	#490
top^spr_dat_pm~24	0	1	0	#491
top^spr_dat_pm~22	3	0	2	#492
top^spr_dat_pm~21	3	0	5	#493
top^spr_dat_pm~20	3	0	4	#494
top^spr_dat_pm~19	4	0	0	#495
top^spr_dat_pm~18	21	0	7	#496
top^spr_dat_pm~17	4	0	2	#497
top^spr_dat_pm~14	0	7	6	#498
top^spr_dat_pm~9	0	6	7	#499
top^spr_dat_pm~7	8	0	7	#500
top^spr_dat_pm~4	6	0	1	#501
top^spr_dat_du~31	12	0	5	#502
top^spr_dat_du~30	13	26	4	#503
top^spr_dat_du~29	9	0	4	#504
top^spr_dat_du~28	15	0	5	#505
top^spr_dat_du~24	4	0	7	#506
top^spr_dat_du~23	0	14	7	#507
top^spr_dat_du~22	8	0	0	#508
top^spr_dat_du~21	8	0	5	#509
top^spr_dat_du~20	26	6	2	#510
top^spr_dat_du~19	0	1	6	#511
top^spr_dat_du~18	17	0	6	#512
top^spr_dat_du~17	1	0	7	#513
top^spr_dat_du~14	0	7	7	#514
top^spr_dat_du~4	0	3	6	#515
top^dcpu_dat_i~7	0	16	3	#516
top^spr_dat_dmmu~31	9	0	2	#517
top^spr_dat_dmmu~30	26	14	3	#518
top^spr_dat_dmmu~29	17	0	4	#519
top^spr_dat_dmmu~28	13	0	7	#520
top^spr_dat_dmmu~24	8	0	1	#521
top^spr_dat_dmmu~23	0	14	4	#522
top^spr_dat_dmmu~22	16	0	6	#523
top^spr_dat_dmmu~21	2	0	0	#524
top^spr_dat_dmmu~20	0	10	5	#525
top^spr_dat_dmmu~19	8	0	3	#526
top^spr_dat_dmmu~18	13	0	3	#527
top^spr_dat_dmmu~17	4	0	3	#528
top^spr_dat_dmmu~14	0	9	7	#529
top^spr_dat_dmmu~9	0	8	6	#530
top^spr_dat_dmmu~7	8	0	4	#531
top^spr_dat_dmmu~4	7	0	3	#532
top^spr_dat_dmmu~0	6	26	3	#533
top^dcpu_dat_i~30	0	16	5	#534
top^dcpu_dat_i~28	0	15	3	#535
top^dcpu_dat_i~14	0	17	2	#536
top^dcpu_dat_i~12	0	15	2	#537
top^dcpu_dat_i~29	13	0	6	#538
top^dcpu_dat_i~24	0	5	1	#539
top^dcpu_dat_i~13	0	15	1	#540
top^dcpu_dat_i~8	0	17	3	#541
top^du_dat_du~20	0	8	0	#542
top^du_dat_du~19	0	8	4	#543
top^du_dat_du~18	9	0	0	#544
top^du_dat_du~17	4	26	4	#545
top^du_dat_du~16	8	26	1	#546
top^du_dat_du~15	26	7	1	#547
top^du_dat_du~10	13	0	2	#548
top^du_dat_du~8	5	26	3	#549
top^du_dsr~13	26	5	2	#550
top^du_dsr~11	26	22	4	#551
top^du_dat_du~26	20	0	0	#552
top^du_dat_du~25	22	0	5	#553
top^du_dat_du~24	26	4	5	#554
top^du_dat_du~23	0	14	1	#555
top^du_dat_du~22	0	21	3	#556
top^du_dat_du~21	0	8	1	#557
top^icpu_dat_i~28	26	24	7	#558
top^du_dat_du~14	0	3	2	#559
top^icpu_dat_i~27	26	18	6	#560
top^du_dat_du~13	0	23	5	#561
top^du_dat_du~12	0	19	3	#562
top^du_dat_du~11	0	21	5	#563
top^icpu_dat_i~26	26	23	3	#564
top^du_dat_du~3	0	9	5	#565
top^du_dsr~7	0	20	0	#566
top^du_dat_du~7	2	26	3	#567
top^du_dat_du~6	0	20	4	#568
top^du_dat_du~4	7	26	0	#569
out:top^dcpu_sel_o~2	24	0	2	#570
out:top^dcpu_adr_o~7	26	16	3	#571
top^spr_dat_tt~27	6	0	0	#572
top^spr_dat_tt~26	0	2	6	#573
top^spr_dat_tt~25	1	0	6	#574
top^spr_dat_tt~16	2	0	5	#575
top^spr_dat_tt~15	16	0	4	#576
top^spr_dat_tt~13	0	4	2	#577
top^spr_dat_tt~12	1	0	3	#578
top^spr_dat_pm~27	3	0	0	#579
top^spr_dat_tt~3	0	13	4	#580
top^spr_dat_tt~2	10	0	0	#581
top^spr_dat_tt~1	12	0	6	#582
top^spr_dat_pic~27	6	0	5	#583
top^spr_dat_pic~26	0	2	4	#584
top^spr_dat_pic~25	0	1	4	#585
top^spr_dat_pic~16	2	0	4	#586
top^spr_dat_pic~15	16	0	0	#587
top^spr_dat_pic~13	0	4	6	#588
top^spr_dat_pic~12	2	0	6	#589
top^spr_dat_pic~3	0	12	0	#590
top^spr_dat_pic~2	10	0	2	#591
top^spr_dat_pic~1	14	0	6	#592
top^spr_dat_du~9	0	5	7	#593
top^spr_dat_du~7	8	0	6	#594
top^dcpu_dat_i~25	0	16	7	#595
top^spr_dat_immu~31	26	11	1	#596
top^spr_dat_immu~30	26	12	3	#597
top^spr_dat_immu~29	14	0	5	#598
top^spr_dat_immu~28	15	0	1	#599
top^spr_dat_immu~24	0	5	0	#600
top^spr_dat_immu~23	0	14	0	#601
top^spr_dat_immu~22	0	5	2	#602
top^spr_dat_immu~21	0	6	5	#603
top^spr_dat_immu~20	26	6	0	#604
top^spr_dat_immu~19	10	0	7	#605
top^spr_dat_immu~18	9	0	3	#606
top^spr_dat_immu~17	13	0	4	#607
top^spr_dat_immu~14	0	7	4	#608
top^dcpu_dat_i~9	0	14	6	#609
top^spr_dat_immu~4	0	7	1	#610
top^spr_dat_pm~26	0	2	5	#611
top^spr_dat_pm~25	1	0	4	#612
top^spr_dat_pm~16	3	0	6	#613
top^spr_dat_pm~15	16	0	1	#614
top^spr_dat_pm~13	0	3	7	#615
top^spr_dat_pm~12	0	1	1	#616
top^spr_dat_pm~3	0	12	5	#617
top^spr_dat_pm~2	0	8	7	#618
top^spr_dat_pm~1	12	0	4	#619
top^spr_dat_tt~11	23	0	5	#620
top^spr_dat_tt~10	2	0	7	#621
top^spr_dat_tt~8	3	26	4	#622
top^spr_dat_tt~6	15	0	4	#623
top^spr_dat_tt~5	11	0	2	#624
top^spr_dat_pic~11	19	0	7	#625
top^spr_dat_pic~10	4	0	4	#626
top^spr_dat_pic~8	6	26	6	#627
top^spr_dat_pic~6	15	0	7	#628
top^spr_dat_pic~5	11	0	4	#629
top^spr_dat_du~27	13	0	1	#630
top^spr_dat_du~26	9	0	1	#631
top^spr_dat_du~25	22	0	7	#632
top^spr_dat_du~16	12	0	2	#633
top^spr_dat_du~15	26	7	2	#634
top^spr_dat_du~13	0	4	0	#635
top^spr_dat_du~12	7	0	4	#636
top^dcpu_dat_i~27	0	13	5	#637
top^dcpu_dat_i~26	26	13	6	#638
top^spr_dat_du~3	0	12	3	#639
top^spr_dat_du~2	15	0	2	#640
top^spr_dat_du~1	17	0	7	#641
top^dcpu_dat_i~22	7	26	2	#642
top^dcpu_dat_i~21	0	17	1	#643
top^dcpu_dat_i~20	0	13	0	#644
top^dcpu_dat_i~19	2	26	2	#645
top^dcpu_dat_i~18	0	17	6	#646
top^dcpu_dat_i~17	0	7	0	#647
top^dcpu_dat_i~11	0	13	7	#648
top^dcpu_dat_i~10	0	15	4	#649
top^dcpu_dat_i~6	0	19	4	#650
top^spr_dat_dmmu~27	9	0	6	#651
top^dcpu_dat_i~4	7	26	1	#652
top^spr_dat_dmmu~26	17	0	5	#653
top^spr_dat_dmmu~25	22	0	2	#654
top^spr_dat_dmmu~16	9	0	7	#655
top^spr_dat_dmmu~15	26	5	7	#656
top^spr_dat_dmmu~12	7	0	5	#657
top^spr_dat_dmmu~13	0	4	4	#658
top^spr_dat_dmmu~3	0	13	3	#659
top^spr_dat_dmmu~2	10	0	5	#660
top^spr_dat_dmmu~1	12	0	1	#661
top^spr_dat_pm~11	15	0	6	#662
top^spr_dat_pm~10	7	0	7	#663
top^spr_dat_pm~8	0	20	6	#664
top^spr_dat_pm~6	19	0	2	#665
top^spr_dat_pm~5	18	0	4	#666
top^spr_dat_du~11	11	0	6	#667
top^spr_dat_du~10	1	0	5	#668
top^spr_dat_du~8	0	21	7	#669
top^spr_dat_du~6	15	0	3	#670
top^spr_dat_du~5	0	3	0	#671
top^dcpu_dat_i~16	7	26	5	#672
top^dcpu_dat_i~5	0	15	6	#673
top^dcpu_dat_i~0	0	20	2	#674
top^spr_dat_dmmu~8	4	26	7	#675
top^spr_dat_dmmu~11	18	0	2	#676
top^spr_dat_dmmu~10	7	0	1	#677
top^spr_dat_dmmu~6	15	0	0	#678
top^spr_dat_dmmu~5	0	4	3	#679
top^du_dat_du~5	11	0	1	#680
top^du_dat_du~2	5	26	0	#681
top^du_dat_du~1	0	22	1	#682
top^du_dat_du~0	0	5	4	#683
top^du_dat_du~9	26	18	2	#684
top^icpu_dat_i~31	26	22	3	#685
top^icpu_dat_i~30	26	17	3	#686
top^icpu_dat_i~29	25	26	5	#687
out:top^dcpu_dat_o~31	26	6	4	#688
out:top^dcpu_dat_o~30	26	7	0	#689
out:top^dcpu_dat_o~29	26	11	4	#690
out:top^dcpu_dat_o~28	26	8	6	#691
out:top^dcpu_dat_o~27	26	6	6	#692
out:top^dcpu_dat_o~26	26	8	0	#693
out:top^dcpu_dat_o~25	0	19	0	#694
out:top^dcpu_dat_o~24	0	18	1	#695
out:top^spr_cs~9	7	0	6	#696
out:top^spr_cs~10	5	0	7	#697
out:top^spr_cs~8	2	0	2	#698
out:top^spr_cs~6	5	0	0	#699
out:top^spr_cs~5	13	0	5	#700
out:top^du_except~6	26	16	2	#701
out:top^dcpu_dat_o~22	26	7	5	#702
out:top^dcpu_dat_o~23	22	0	6	#703
out:top^dcpu_dat_o~20	26	6	3	#704
out:top^dcpu_dat_o~16	0	10	0	#705
out:top^dcpu_dat_o~21	26	4	3	#706
out:top^dcpu_dat_o~19	26	2	5	#707
out:top^dcpu_dat_o~18	26	16	7	#708
out:top^dcpu_dat_o~17	26	6	1	#709
out:top^dcpu_dat_o~15	26	5	3	#710
out:top^dcpu_dat_o~14	0	10	7	#711
out:top^dcpu_dat_o~13	24	0	4	#712
out:top^dcpu_dat_o~12	24	0	6	#713
out:top^dcpu_dat_o~11	0	10	1	#714
out:top^dcpu_dat_o~10	24	0	1	#715
out:top^dcpu_dat_o~9	0	18	2	#716
out:top^dcpu_dat_o~8	0	5	5	#717
out:top^dcpu_tag_o~0	26	16	6	#718
out:top^dcpu_sel_o~0	24	0	5	#719
out:top^dcpu_cycstb_o	26	15	7	#720
out:top^dcpu_adr_o~6	22	0	4	#721
out:top^dcpu_adr_o~5	24	0	7	#722
out:top^spr_cs~31	5	26	7	#723
out:top^spr_cs~30	4	26	3	#724
out:top^spr_cs~29	0	24	4	#725
out:top^spr_cs~28	0	24	2	#726
out:top^spr_cs~27	6	26	5	#727
out:top^spr_cs~26	6	26	0	#728
out:top^spr_cs~25	0	24	3	#729
out:top^spr_cs~24	5	26	2	#730
out:top^spr_cs~23	5	26	4	#731
out:top^spr_cs~22	6	26	2	#732
out:top^spr_cs~21	0	21	1	#733
out:top^spr_cs~20	0	24	7	#734
out:top^spr_cs~19	0	24	0	#735
out:top^spr_cs~18	4	26	5	#736
out:top^spr_cs~17	11	0	3	#737
out:top^spr_cs~16	0	18	4	#738
out:top^spr_cs~15	0	10	2	#739
out:top^spr_cs~14	0	7	2	#740
out:top^spr_cs~13	0	9	2	#741
out:top^spr_cs~12	0	7	3	#742
out:top^spr_cs~11	0	9	0	#743
out:top^spr_cs~7	0	9	1	#744
out:top^spr_cs~4	0	7	5	#745
out:top^spr_cs~3	0	10	4	#746
out:top^spr_cs~2	0	10	6	#747
out:top^spr_cs~1	11	0	0	#748
out:top^spr_cs~0	7	26	3	#749
out:top^spr_dat_npc~31	26	16	1	#750
out:top^spr_dat_npc~30	13	26	0	#751
out:top^spr_dat_npc~29	14	26	1	#752
out:top^spr_dat_npc~28	5	26	5	#753
out:top^spr_dat_npc~27	4	26	0	#754
out:top^spr_dat_npc~26	4	26	6	#755
out:top^spr_dat_npc~25	0	23	4	#756
out:top^spr_dat_npc~24	18	26	2	#757
out:top^spr_dat_npc~23	16	26	7	#758
out:top^spr_dat_npc~22	15	26	1	#759
out:top^spr_dat_npc~21	26	23	2	#760
out:top^spr_dat_npc~20	25	26	1	#761
out:top^spr_dat_npc~19	26	23	1	#762
out:top^spr_dat_npc~18	18	26	7	#763
out:top^spr_dat_npc~17	4	26	1	#764
out:top^spr_dat_npc~16	12	26	0	#765
out:top^spr_dat_npc~15	9	26	3	#766
out:top^spr_dat_npc~14	26	17	0	#767
out:top^spr_dat_npc~13	0	21	0	#768
out:top^spr_dat_npc~12	0	19	5	#769
out:top^spr_dat_npc~11	0	21	4	#770
out:top^spr_dat_npc~10	18	26	6	#771
out:top^spr_dat_npc~9	12	26	5	#772
out:top^spr_dat_npc~8	26	15	5	#773
out:top^spr_dat_npc~7	0	24	1	#774
out:top^spr_dat_npc~6	0	22	7	#775
out:top^spr_dat_npc~5	17	26	2	#776
out:top^spr_dat_npc~4	9	26	6	#777
out:top^spr_dat_npc~3	5	26	1	#778
out:top^spr_dat_npc~2	0	19	7	#779
out:top^spr_dat_npc~1	11	26	7	#780
out:top^spr_dat_npc~0	26	17	4	#781
top^spr_dat_immu~27	0	19	6	#782
top^spr_dat_immu~26	0	2	3	#783
top^spr_dat_immu~25	22	0	0	#784
top^spr_dat_immu~16	0	10	3	#785
top^spr_dat_immu~15	16	0	7	#786
top^spr_dat_immu~13	0	3	4	#787
top^spr_dat_immu~12	1	0	1	#788
top^spr_dat_immu~3	0	12	4	#789
top^spr_dat_immu~2	10	0	6	#790
top^spr_dat_immu~1	26	6	5	#791
top^spr_dat_immu~11	11	0	5	#792
top^spr_dat_immu~10	0	1	2	#793
top^spr_dat_immu~8	8	26	7	#794
top^spr_dat_immu~6	19	0	6	#795
top^spr_dat_immu~5	18	0	6	#796
top^dcpu_dat_i~3	0	13	6	#797
top^dcpu_dat_i~2	0	15	0	#798
top^dcpu_dat_i~1	0	8	2	#799
out:top^dcpu_sel_o~3	26	2	2	#800
out:top^dcpu_sel_o~1	26	4	6	#801
out:top^dcpu_adr_o~4	26	5	6	#802
out:top^dcpu_adr_o~3	26	12	4	#803
top^icpu_dat_i~20	26	23	0	#804
top^icpu_dat_i~19	22	26	3	#805
top^icpu_dat_i~18	26	18	3	#806
top^icpu_dat_i~17	24	26	7	#807
top^icpu_dat_i~16	26	20	0	#808
top^icpu_rty_i	12	26	3	#809
top^icpu_dat_i~0	26	14	2	#810
top^icpu_dat_i~4	26	5	1	#811
top^icpu_dat_i~25	21	26	1	#812
top^icpu_dat_i~24	26	12	5	#813
top^icpu_dat_i~10	23	26	4	#814
top^icpu_dat_i~23	25	26	2	#815
top^icpu_dat_i~22	24	26	4	#816
top^icpu_dat_i~9	26	12	2	#817
top^icpu_dat_i~3	26	17	5	#818
top^icpu_dat_i~21	26	20	1	#819
top^icpu_dat_i~8	23	26	2	#820
top^icpu_dat_i~7	26	2	1	#821
top^icpu_dat_i~2	26	19	1	#822
top^icpu_tag_i~3	26	24	1	#823
top^icpu_tag_i~2	25	26	4	#824
top^icpu_dat_i~6	18	26	0	#825
top^icpu_tag_i~1	26	24	2	#826
top^icpu_tag_i~0	24	26	1	#827
top^icpu_dat_i~1	26	18	7	#828
top^icpu_dat_i~5	26	12	0	#829
top^rst		23	0	3	#830
top^icpu_dat_i~12	20	26	5	#831
top^icpu_dat_i~11	26	23	6	#832
top^icpu_dat_i~15	26	18	0	#833
top^icpu_dat_i~14	18	26	5	#834
top^icpu_dat_i~13	20	26	1	#835
out:top^du_except~3	0	23	7	#836
out:top^du_except~5	26	17	1	#837
out:top^du_except~4	26	24	5	#838
out:top^dcpu_adr_o~2	26	4	4	#839
out:top^spr_we	0	5	6	#840
out:top^dcpu_adr_o~1	0	12	1	#841
out:top^spr_addr~5	15	26	4	#842
out:top^spr_addr~15	19	0	3	#843
out:top^spr_addr~14	0	18	7	#844
out:top^spr_addr~13	7	26	6	#845
out:top^spr_addr~12	0	18	0	#846
out:top^spr_addr~11	0	9	3	#847
out:top^spr_addr~10	26	5	0	#848
out:top^spr_addr~9	26	3	5	#849
out:top^spr_addr~8	25	0	6	#850
out:top^spr_addr~7	25	0	5	#851
out:top^spr_addr~6	15	26	0	#852
out:top^spr_addr~4	20	26	4	#853
out:top^spr_addr~3	26	12	1	#854
out:top^spr_addr~2	26	12	6	#855
out:top^spr_addr~1	26	20	4	#856
out:top^spr_addr~0	21	0	5	#857
out:top^dcpu_adr_o~0	26	9	0	#858
out:top^du_except~10	26	14	5	#859
out:top^du_except~9	26	14	7	#860
out:top^du_except~8	26	24	4	#861
out:top^du_except~7	26	24	0	#862
out:top^icpu_cycstb_o	12	26	6	#863
out:top^spr_dat_cpu~31	22	0	3	#864
out:top^spr_dat_cpu~30	23	26	7	#865
out:top^spr_dat_cpu~29	25	26	0	#866
out:top^spr_dat_cpu~28	0	6	6	#867
out:top^spr_dat_cpu~27	0	22	3	#868
out:top^spr_dat_cpu~26	23	0	6	#869
out:top^spr_dat_cpu~25	26	1	0	#870
out:top^spr_dat_cpu~24	26	7	7	#871
out:top^spr_dat_cpu~23	0	25	3	#872
out:top^spr_dat_cpu~22	0	23	3	#873
out:top^spr_dat_cpu~21	0	6	1	#874
out:top^spr_dat_cpu~20	0	11	0	#875
out:top^spr_dat_cpu~19	0	8	3	#876
out:top^spr_dat_cpu~18	11	0	7	#877
out:top^spr_dat_cpu~17	12	26	4	#878
out:top^spr_dat_cpu~16	0	11	2	#879
out:top^spr_dat_cpu~15	17	0	1	#880
out:top^spr_dat_cpu~14	0	4	7	#881
out:top^spr_dat_cpu~13	0	22	5	#882
out:top^spr_dat_cpu~12	0	23	2	#883
out:top^spr_dat_cpu~11	9	26	4	#884
out:top^spr_dat_cpu~10	0	13	1	#885
out:top^spr_dat_cpu~9	26	17	7	#886
out:top^spr_dat_cpu~8	10	26	6	#887
out:top^spr_dat_cpu~7	2	0	3	#888
out:top^spr_dat_cpu~6	2	26	1	#889
out:top^spr_dat_cpu~5	18	0	7	#890
out:top^spr_dat_cpu~4	19	26	7	#891
out:top^spr_dat_cpu~3	0	5	3	#892
out:top^spr_dat_cpu~2	4	26	2	#893
out:top^spr_dat_cpu~1	1	26	0	#894
out:top^spr_dat_cpu~0	0	22	2	#895
out:top^spr_addr~31	20	0	1	#896
out:top^spr_addr~30	26	23	7	#897
out:top^spr_addr~29	26	2	3	#898
out:top^spr_addr~28	22	26	5	#899
out:top^spr_addr~27	23	26	0	#900
out:top^spr_addr~26	26	12	7	#901
out:top^spr_addr~25	24	0	3	#902
out:top^spr_addr~24	26	4	2	#903
out:top^spr_addr~23	23	26	1	#904
out:top^spr_addr~22	25	0	3	#905
out:top^spr_addr~21	26	4	0	#906
out:top^spr_addr~20	20	0	3	#907
out:top^spr_addr~19	19	0	1	#908
out:top^spr_addr~18	23	0	2	#909
out:top^spr_addr~17	26	4	7	#910
out:top^spr_addr~16	26	2	7	#911
top^icpu_adr_i~25	3	26	3	#912
top^icpu_adr_i~24	23	26	6	#913
top^icpu_adr_i~23	21	26	3	#914
top^icpu_adr_i~22	26	25	4	#915
top^icpu_adr_i~21	21	26	0	#916
top^icpu_adr_i~20	17	26	6	#917
top^icpu_adr_i~19	19	26	1	#918
top^icpu_adr_i~18	26	24	6	#919
top^icpu_adr_i~17	12	26	2	#920
top^icpu_adr_i~16	8	26	3	#921
top^icpu_adr_i~15	9	26	7	#922
top^icpu_adr_i~14	0	23	0	#923
top^icpu_adr_i~10	19	26	2	#924
top^icpu_adr_i~13	10	26	7	#925
top^icpu_adr_i~12	9	26	2	#926
top^icpu_adr_i~11	11	26	6	#927
top^icpu_adr_i~9	8	26	0	#928
top^icpu_adr_i~8	0	20	1	#929
top^icpu_adr_i~7	2	26	5	#930
top^icpu_adr_i~6	8	26	6	#931
top^icpu_adr_i~5	21	26	4	#932
top^icpu_adr_i~4	9	26	0	#933
top^icpu_adr_i~3	2	26	6	#934
top^icpu_adr_i~2	0	25	1	#935
top^icpu_adr_i~0	21	26	5	#936
top^icpu_adr_i~1	0	25	4	#937
top^du_hwbkpt	26	24	3	#938
top^icpu_adr_i~31	13	26	5	#939
top^icpu_adr_i~30	13	26	6	#940
top^icpu_adr_i~26	10	26	4	#941
top^icpu_adr_i~29	17	26	5	#942
top^icpu_adr_i~28	3	26	7	#943
top^icpu_adr_i~27	1	26	6	#944
out:top^branch_op~2	16	26	6	#945
out:top^id_pc~18	19	26	6	#946
out:top^branch_op~1	15	26	6	#947
out:top^branch_op~0	9	26	1	#948
out:top^id_pc~31	26	19	5	#949
out:top^id_pc~30	13	26	7	#950
out:top^id_pc~29	14	26	5	#951
out:top^id_pc~28	0	20	5	#952
out:top^id_pc~27	2	26	7	#953
out:top^id_pc~26	14	26	6	#954
out:top^id_pc~25	3	26	1	#955
out:top^id_pc~24	18	26	1	#956
out:top^id_pc~23	21	26	6	#957
out:top^id_pc~22	24	26	3	#958
out:top^id_pc~21	26	23	5	#959
out:top^id_pc~20	20	26	2	#960
out:top^id_pc~19	18	26	4	#961
out:top^ex_insn~19	24	26	2	#962
out:top^id_pc~17	2	26	0	#963
out:top^id_pc~16	13	26	3	#964
out:top^id_pc~15	3	26	0	#965
out:top^id_pc~14	26	15	0	#966
out:top^id_pc~13	11	26	1	#967
out:top^id_pc~12	0	22	0	#968
out:top^id_pc~11	8	26	4	#969
out:top^id_pc~10	17	26	7	#970
out:top^id_pc~9	12	26	7	#971
out:top^id_pc~8	26	18	4	#972
out:top^id_pc~7	9	26	5	#973
out:top^id_pc~6	1	26	5	#974
out:top^id_pc~5	16	26	0	#975
out:top^id_pc~4	2	26	4	#976
out:top^id_pc~3	3	26	5	#977
out:top^id_pc~2	0	24	5	#978
out:top^id_pc~1	24	26	6	#979
out:top^id_pc~0	23	26	5	#980
out:top^ex_insn~31	21	26	2	#981
out:top^ex_insn~30	21	26	7	#982
out:top^ex_insn~29	24	26	0	#983
out:top^ex_insn~28	19	26	0	#984
out:top^ex_insn~27	20	26	6	#985
out:top^ex_insn~26	20	26	0	#986
out:top^ex_insn~25	16	26	3	#987
out:top^ex_insn~24	26	19	3	#988
out:top^ex_insn~23	19	26	4	#989
out:top^ex_insn~22	19	26	3	#990
out:top^ex_insn~21	19	26	5	#991
out:top^ex_insn~20	20	26	3	#992
out:top^ex_insn~18	14	26	3	#993
out:top^ex_insn~17	15	26	5	#994
out:top^ex_insn~16	20	26	7	#995
out:top^ex_insn~15	26	9	3	#996
out:top^ex_insn~14	26	19	6	#997
out:top^ex_insn~13	26	9	6	#998
out:top^ex_insn~12	26	21	0	#999
out:top^ex_insn~11	26	10	3	#1000
out:top^ex_insn~10	19	0	4	#1001
out:top^ex_insn~9	26	9	5	#1002
out:top^ex_insn~8	20	0	4	#1003
out:top^ex_insn~7	26	9	4	#1004
out:top^ex_insn~6	26	8	3	#1005
out:top^ex_insn~5	26	21	2	#1006
out:top^ex_insn~4	26	11	6	#1007
out:top^ex_insn~3	26	19	7	#1008
out:top^ex_insn~2	26	8	7	#1009
out:top^ex_insn~1	26	8	5	#1010
out:top^ex_insn~0	26	8	2	#1011
out:top^immu_en	1	26	4	#1012
out:top^ic_en	15	26	3	#1013
out:top^supv	26	20	2	#1014
out:top^dmmu_en	3	26	6	#1015
out:top^dc_en	15	26	2	#1016
out:top^dcpu_dat_o~7	23	0	0	#1017
out:top^dcpu_dat_o~6	21	0	2	#1018
out:top^dcpu_dat_o~5	23	0	1	#1019
out:top^dcpu_dat_o~4	26	22	6	#1020
out:top^dcpu_dat_o~3	23	0	7	#1021
out:top^dcpu_dat_o~2	23	0	4	#1022
out:top^dcpu_dat_o~1	26	23	4	#1023
out:top^dcpu_dat_o~0	21	0	3	#1024
out:top^dcpu_we_o	26	9	2	#1025
out:top^du_except~2	0	25	7	#1026
out:top^icpu_tag_o~3	26	18	5	#1027
out:top^icpu_tag_o~2	26	11	7	#1028
out:top^icpu_tag_o~1	26	20	5	#1029
out:top^icpu_tag_o~0	26	15	3	#1030
out:top^icpu_sel_o~3	23	26	3	#1031
out:top^icpu_sel_o~2	26	14	1	#1032
out:top^icpu_sel_o~1	26	17	6	#1033
out:top^icpu_sel_o~0	26	17	2	#1034
out:top^dcpu_tag_o~3	0	25	2	#1035
gnd		1	25	0	#1036
out:top^dcpu_tag_o~2	1	26	3	#1037
out:top^dcpu_tag_o~1	0	25	0	#1038
top^clk		25	0	4	#1039
