$date
	Sun Oct 23 02:40:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#666914
b10100 &
b10100 %
1$
b10100 !
1"
#666915
0"
#666918
b1010 &
b1010 %
#666922
b101 &
b101 %
#666926
b10000 &
b10000 %
#666930
b1000 &
b1000 %
#666934
b100 &
b100 %
#666938
b10 &
b10 %
#666942
b1 &
1#
b1 %
#666946
b0 &
b0 %
0#
0$
#1700367
b11001 !
1"
#1700370
b11001 &
b11001 %
1$
#1700371
0"
#1700374
b1001100 &
b1001100 %
#1700378
b100110 &
b100110 %
#1700382
b10011 &
b10011 %
#1700386
b111010 &
b111010 %
#1700390
b11101 &
b11101 %
#1700394
b1011000 &
b1011000 %
#1700398
b101100 &
b101100 %
#1700402
b10110 &
b10110 %
#1700406
b1011 &
b1011 %
#1700410
b100010 &
b100010 %
#1700414
b10001 &
b10001 %
#1700418
b110100 &
b110100 %
#1700422
b11010 &
b11010 %
#1700426
b1101 &
b1101 %
#1700430
b101000 &
b101000 %
#1700434
b10100 &
b10100 %
#1700438
b1010 &
b1010 %
#1700442
b101 &
b101 %
#1700446
b10000 &
b10000 %
#1700450
b1000 &
b1000 %
#1700454
b100 &
b100 %
#1700458
b10 &
b10 %
#1700462
b1 &
1#
b1 %
#1700466
b0 &
b0 %
0#
0$
#2641576
b101 !
1"
#2641578
b101 &
b101 %
1$
#2641579
0"
#2641582
b10000 &
b10000 %
#2641586
b1000 &
b1000 %
#2641590
b100 &
b100 %
#2641594
b10 &
b10 %
#2641598
b1 &
1#
b1 %
#2641602
b0 &
b0 %
0#
0$
#4500012
