#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec  6 10:50:58 2024
# Process ID: 2988
# Current directory: /home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/vivado.jou
# Running On        :eecs-digital-10
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :3973.975 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40808 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2176.457 ; gain = 413.652 ; free physical = 27459 ; free virtual = 37479
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.934 ; gain = 718.129 ; free physical = 27133 ; free virtual = 37155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.934 ; gain = 718.129 ; free physical = 27133 ; free virtual = 37154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2480.934 ; gain = 718.129 ; free physical = 27133 ; free virtual = 37154
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2480.934 ; gain = 0.000 ; free physical = 27133 ; free virtual = 37154
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27133 ; free virtual = 37167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27133 ; free virtual = 37168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27123 ; free virtual = 37159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27123 ; free virtual = 37159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27123 ; free virtual = 37159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27123 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27123 ; free virtual = 37161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27122 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27122 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27122 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27122 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27122 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27122 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27121 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27121 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27121 ; free virtual = 37167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27121 ; free virtual = 37167
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.973 ; gain = 718.129 ; free physical = 27121 ; free virtual = 37166
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2560.973 ; gain = 798.168 ; free physical = 27121 ; free virtual = 37166
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27417 ; free virtual = 37462
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27417 ; free virtual = 37463
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2560.973 ; gain = 1137.176 ; free physical = 27417 ; free virtual = 37463
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2316.337; main = 2029.826; forked = 443.646
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3561.422; main = 2528.961; forked = 1032.461
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2560.973 ; gain = 1137.176 ; free physical = 27410 ; free virtual = 37457
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2316.337; main = 2031.053; forked = 443.646
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3561.422; main = 2528.961; forked = 1032.461
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27091 ; free virtual = 37138
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:54]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:54]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:60]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:60]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:60]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/.Xil/Vivado-2988-eecs-digital-10/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/.Xil/Vivado-2988-eecs-digital-10/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/rgb_to_ycrcb.sv:59]
WARNING: [Synth 8-689] width (4) of port connection 'r_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:189]
WARNING: [Synth 8-689] width (4) of port connection 'g_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:190]
WARNING: [Synth 8-689] width (4) of port connection 'b_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:191]
INFO: [Synth 8-6157] synthesizing module 'channel_select' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/channel_select.sv:6]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/channel_select.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'channel_select' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/channel_select.sv:6]
WARNING: [Synth 8-689] width (4) of port connection 'r_in' does not match port width (8) of module 'channel_select' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:233]
WARNING: [Synth 8-689] width (4) of port connection 'g_in' does not match port width (8) of module 'channel_select' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:234]
WARNING: [Synth 8-689] width (4) of port connection 'b_in' does not match port width (8) of module 'channel_select' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:235]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lab05_ssc' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/lab05_ssc.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/lab05_ssc.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'lab05_ssc' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/lab05_ssc.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'channel_sel_in' does not match port width (3) of module 'lab05_ssc' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:270]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/divider.sv:4]
WARNING: [Synth 8-689] width (12) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:32]
WARNING: [Synth 8-7071] port 'remainder_out' of module 'divider' is unconnected for instance 'x_div' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:26]
WARNING: [Synth 8-7071] port 'error_out' of module 'divider' is unconnected for instance 'x_div' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:26]
WARNING: [Synth 8-7071] port 'busy_out' of module 'divider' is unconnected for instance 'x_div' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:26]
WARNING: [Synth 8-7023] instance 'x_div' of module 'divider' has 10 connections declared, but only 7 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:26]
WARNING: [Synth 8-689] width (12) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:42]
WARNING: [Synth 8-7071] port 'remainder_out' of module 'divider' is unconnected for instance 'y_div' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:36]
WARNING: [Synth 8-7071] port 'error_out' of module 'divider' is unconnected for instance 'y_div' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:36]
WARNING: [Synth 8-7071] port 'busy_out' of module 'divider' is unconnected for instance 'y_div' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:36]
WARNING: [Synth 8-7023] instance 'y_div' of module 'divider' has 10 connections declared, but only 7 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:36]
WARNING: [Synth 8-6090] variable 'total' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:62]
WARNING: [Synth 8-6090] variable 'sum_x' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:63]
WARNING: [Synth 8-6090] variable 'sum_y' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/center_of_mass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'camera' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:4]
WARNING: [Synth 8-7071] port 'remainder_out' of module 'divider' is unconnected for instance 'div_x' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:26]
WARNING: [Synth 8-7071] port 'error_out' of module 'divider' is unconnected for instance 'div_x' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:26]
WARNING: [Synth 8-7071] port 'busy_out' of module 'divider' is unconnected for instance 'div_x' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:26]
WARNING: [Synth 8-7023] instance 'div_x' of module 'divider' has 10 connections declared, but only 7 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:26]
WARNING: [Synth 8-7071] port 'remainder_out' of module 'divider' is unconnected for instance 'div_y' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:36]
WARNING: [Synth 8-7071] port 'error_out' of module 'divider' is unconnected for instance 'div_y' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:36]
WARNING: [Synth 8-7071] port 'busy_out' of module 'divider' is unconnected for instance 'div_y' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:36]
WARNING: [Synth 8-7023] instance 'div_y' of module 'divider' has 10 connections declared, but only 7 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'video_mux' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/video_mux.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'video_mux' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/video_mux.sv:4]
WARNING: [Synth 8-689] width (12) of port connection 'camera_pixel_in' does not match port width (24) of module 'video_mux' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:417]
WARNING: [Synth 8-689] width (24) of port connection 'crosshair_in' does not match port width (1) of module 'video_mux' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:421]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'camera_registers' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:4]
INFO: [Synth 8-6157] synthesizing module 'addr_increment' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:233]
	Parameter ROLLOVER bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_increment' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:233]
WARNING: [Synth 8-7071] port 'rollover_out' of module 'addr_increment' is unconnected for instance 'aia' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:63]
WARNING: [Synth 8-7023] instance 'aia' of module 'addr_increment' has 6 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:78]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/i2c_master.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/i2c_master.v:634]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/i2c_master.v:32]
WARNING: [Synth 8-7071] port 'm_axis_data_tdata' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'stop_on_idle' of module 'i2c_master' is unconnected for instance 'sccb_c' [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7023] instance 'sccb_c' of module 'i2c_master' has 30 connections declared, but only 26 given [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'camera_registers' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/camera_registers.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/top_level.sv:4]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/rgb_to_ycrcb.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/rgb_to_ycrcb.sv:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'y1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/rgb_to_ycrcb.sv:92]
WARNING: [Synth 8-6014] Unused sequential element last_scl_i_reg_reg was removed.  [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/hdl/i2c_master.v:285]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port channel_sel_in[2] in module lab05_ssc is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_sel_in[1] in module lab05_ssc is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_sel_in[0] in module lab05_ssc is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27090 ; free virtual = 37137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27090 ; free virtual = 37137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27090 ; free virtual = 37137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27089 ; free virtual = 37137
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer'
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer'
Parsing XDC File [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27089 ; free virtual = 37137
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27089 ; free virtual = 37137
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frame_buffer' at clock pin 'clka' is different from the actual clock period '13.468', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27113 ; free virtual = 37161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27113 ; free virtual = 37161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for frame_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27113 ; free virtual = 37161
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'phy_state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera_registers'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RECORDING |                                0 | 00000000000000000000000000000000
                DIVIDING |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                            00000
        STATE_START_WAIT |                     000000000010 |                            00011
         STATE_ADDRESS_1 |                     000000000100 |                            00101
         STATE_ADDRESS_2 |                     000000001000 |                            00110
              STATE_READ |                     000000010000 |                            01010
       STATE_ACTIVE_READ |                     000000100000 |                            00010
             STATE_START |                     000001000000 |                            00100
              STATE_STOP |                     000010000000 |                            01011
           STATE_WRITE_1 |                     000100000000 |                            00111
           STATE_WRITE_2 |                     001000000000 |                            01000
           STATE_WRITE_3 |                     010000000000 |                            01001
      STATE_ACTIVE_WRITE |                     100000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          PHY_STATE_IDLE |                             0000 |                            00000
       PHY_STATE_START_1 |                             0001 |                            00100
       PHY_STATE_START_2 |                             0010 |                            00101
        PHY_STATE_ACTIVE |                             0011 |                            00001
PHY_STATE_REPEATED_START_1 |                             0100 |                            00010
PHY_STATE_REPEATED_START_2 |                             0101 |                            00011
   PHY_STATE_WRITE_BIT_1 |                             0110 |                            00110
   PHY_STATE_WRITE_BIT_2 |                             0111 |                            00111
   PHY_STATE_WRITE_BIT_3 |                             1000 |                            01000
    PHY_STATE_READ_BIT_1 |                             1001 |                            01001
    PHY_STATE_READ_BIT_2 |                             1010 |                            01010
    PHY_STATE_READ_BIT_3 |                             1011 |                            01011
    PHY_STATE_READ_BIT_4 |                             1100 |                            01100
        PHY_STATE_STOP_1 |                             1101 |                            01101
        PHY_STATE_STOP_2 |                             1110 |                            01110
        PHY_STATE_STOP_3 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phy_state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                        000000001 | 00000000000000000000000000000000
               WAIT_INIT |                        000000010 | 00000000000000000000000000000001
             GET_REGPAIR |                        000000100 | 00000000000000000000000000000010
            WAIT_REGPAIR |                        000001000 | 00000000000000000000000000000011
           WRITE_REGPAIR |                        000010000 | 00000000000000000000000000000100
               ISSUE_CMD |                        000100000 | 00000000000000000000000000000101
        WRITE_REGADDR_HI |                        001000000 | 00000000000000000000000000000110
        WRITE_REGADDR_LO |                        010000000 | 00000000000000000000000000000111
           WRITE_REGDATA |                        100000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'camera_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27108 ; free virtual = 37157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   4 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 63    
+---RAMs : 
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   9 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 23    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 12    
	   4 Input    9 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 130   
	   3 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port channel_sel_in[2] in module lab05_ssc is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_sel_in[1] in module lab05_ssc is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_sel_in[0] in module lab05_ssc is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[6]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[4]) is unused and will be removed from module camera_registers.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27106 ; free virtual = 37162
---------------------------------------------------------------------------------
 Sort Area is  yb_reg_0 : 0 0 : 162 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 1 : 226 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 2 : 297 685 : Used 1 time 0
 Sort Area is  cbg_reg_7 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  crg_reg_5 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  cbr_reg_8 : 0 0 : 225 225 : Used 1 time 0
 Sort Area is  crb_reg_4 : 0 0 : 162 162 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A*(B:0x74))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+(A*(B:0x132))'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')' | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A*(B:0x1ad))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x53))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0xad))'          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (A*(B:0x153))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27107 ; free virtual = 37162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27107 ; free virtual = 37162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27107 ; free virtual = 37162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A'*B)'         | 4      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A'*B)'    | 4      | 9      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B')')' | 10     | 4      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 4      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 4      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 4      | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | (A'*B)'         | 4      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     8|
|3     |CARRY4      |    82|
|4     |DSP48E1     |     7|
|7     |LUT1        |    34|
|8     |LUT2        |   141|
|9     |LUT3        |    62|
|10    |LUT4        |   243|
|11    |LUT5        |    92|
|12    |LUT6        |    93|
|13    |MMCME2_ADV  |     1|
|14    |MUXF7       |     4|
|15    |PLLE2_ADV   |     1|
|16    |RAMB18E1    |     1|
|17    |FDRE        |   584|
|18    |FDSE        |     6|
|19    |IBUF        |    25|
|20    |IOBUF       |     2|
|21    |OBUF        |    52|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27105 ; free virtual = 37160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'frame_buffer'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37448
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/temp/temp/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37448
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: ff3fb8a1
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27394 ; free virtual = 37449
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2334.236; main = 2036.889; forked = 445.850
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3582.434; main = 2544.969; forked = 1037.465
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2560.973 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37449
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2564.844 ; gain = 3.871 ; free physical = 27376 ; free virtual = 37449

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.844 ; gain = 0.000 ; free physical = 27376 ; free virtual = 37449

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Phase 1 Initialization | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Phase 2 Timer Update And Timing Data Collection | Checksum: 2aa8e7f76

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1731dcf01

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Retarget | Checksum: 1731dcf01
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1cb9b2fae

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Constant propagation | Checksum: 1cb9b2fae
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1224568c5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Sweep | Checksum: 1224568c5
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 113 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1224568c5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
BUFG optimization | Checksum: 1224568c5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1224568c5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Shift Register Optimization | Checksum: 1224568c5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1224568c5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Post Processing Netlist | Checksum: 1224568c5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1bacd4476

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1bacd4476

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Phase 9 Finalization | Checksum: 1bacd4476

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |              38  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              12  |             113  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1bacd4476

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2788.844 ; gain = 0.000 ; free physical = 27142 ; free virtual = 37216

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 27 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 62 Total Ports: 62
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1f9a8d68a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27111 ; free virtual = 37188
Ending Power Optimization Task | Checksum: 1f9a8d68a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 103.098 ; free physical = 27111 ; free virtual = 37189

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 25c04fd88

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37190
Ending Final Cleanup Task | Checksum: 25c04fd88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37190

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37190
Ending Netlist Obfuscation Task | Checksum: 25c04fd88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37190
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37193
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b00ad918

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37193
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37193

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bfadb5eb

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37197

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28e348e0c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37198

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28e348e0c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37198
Phase 1 Placer Initialization | Checksum: 28e348e0c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27114 ; free virtual = 37198

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c84d31bd

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37199

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 259f66a85

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37199

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 259f66a85

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27115 ; free virtual = 37199

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20e3262f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27113 ; free virtual = 37198

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 89 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 5 LUTs, combined 40 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27111 ; free virtual = 37198

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             40  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |             40  |                    45  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 32294f5ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37198
Phase 2.4 Global Placement Core | Checksum: 34364cc53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37199
Phase 2 Global Placement | Checksum: 34364cc53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37199

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2ab8feecd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37199

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1de502431

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37199

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 248ed0678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37199

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d38bce07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27112 ; free virtual = 37199

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21f45e188

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27119 ; free virtual = 37206

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2c2863042

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37205

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 262490326

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37205

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2652d6493

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37205

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 274584d5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37209
Phase 3 Detail Placement | Checksum: 274584d5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37209

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 277de5046

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.111 | TNS=-160.291 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ecf5dbcb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37210
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 225e33d98

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37210
Phase 4.1.1.1 BUFG Insertion | Checksum: 277de5046

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37210

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.909. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12e69cf61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211
Phase 4.1 Post Commit Optimization | Checksum: 12e69cf61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12e69cf61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12e69cf61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211
Phase 4.3 Placer Reporting | Checksum: 12e69cf61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb8b4f87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211
Ending Placer Task | Checksum: e815b9ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27124 ; free virtual = 37211
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.01s |  WALL: 0.01s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37208

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.566 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c48240cd

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37208
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.566 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c48240cd

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37208

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.566 |
INFO: [Physopt 32-663] Processed net addra_reg__0[0].  Re-placed instance addra_reg[0]
INFO: [Physopt 32-735] Processed net addra_reg__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.375 |
INFO: [Physopt 32-702] Processed net addra_reg__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/camera_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addra_reg__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/camera_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.375 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37208
Phase 3 Critical Path Optimization | Checksum: 1c48240cd

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37208

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.375 |
INFO: [Physopt 32-702] Processed net addra_reg__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/camera_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addra_reg__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line114/camera_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-153.375 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37209
Phase 4 Critical Path Optimization | Checksum: 1c48240cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37209
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37209
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.909 | TNS=-153.375 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.191  |            0  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.000  |          0.191  |            0  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37209
Ending Physical Synthesis Task | Checksum: 234ca4b9e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37209
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37209
Wrote PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37209
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37209
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37209
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37210
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37210
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37210
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 916ac5d7 ConstDB: 0 ShapeSum: 459301c1 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: bbeca9ae | NumContArr: bfea9666 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30129354e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27126 ; free virtual = 37215

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30129354e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27126 ; free virtual = 37215

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30129354e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27126 ; free virtual = 37216
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25cbe532b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37215
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.826 | TNS=-150.422| WHS=-0.654 | THS=-69.525|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1435
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1435
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2abca517c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37215

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2abca517c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37215

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 281e1c936

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37215
Phase 4 Initial Routing | Checksum: 281e1c936

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37215
INFO: [Route 35-580] Design has 66 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+=================+
| Launch Setup Clock | Launch Hold Clock  | Pin             |
+====================+====================+=================+
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[15]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[12]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[13]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[14]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[11]/D |
+--------------------+--------------------+-----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.955 | TNS=-231.267| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2a171a3d8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37212

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.955 | TNS=-231.076| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e8f34759

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213
Phase 5 Rip-up And Reroute | Checksum: 1e8f34759

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 247a6be81

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.955 | TNS=-231.076| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 247a6be81

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 247a6be81

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213
Phase 6 Delay and Skew Optimization | Checksum: 247a6be81

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.955 | TNS=-231.076| WHS=0.057  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18ec21ea1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213
Phase 7 Post Hold Fix | Checksum: 18ec21ea1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 18ec21ea1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.955 | TNS=-231.076| WHS=0.057  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 18ec21ea1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.401401 %
  Global Horizontal Routing Utilization  = 0.409349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 18ec21ea1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 18ec21ea1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1a2a13af2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37213
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.219. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 16a42a696

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216
Phase 12 Incr Placement Change | Checksum: 16a42a696

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216

Phase 13 Build RT Design
Checksum: PlaceDB: eaf0de0 ConstDB: 0 ShapeSum: fa1d916e RouteDB: 61760748
Post Restoration Checksum: NetGraph: f116a375 | NumContArr: 35ecd3af | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2ac556c5e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2ac556c5e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 29f47c1a3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 237760b48

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.220 | TNS=-165.247| WHS=-0.644 | THS=-68.172|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.384776 %
  Global Horizontal Routing Utilization  = 0.389386 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 71
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34
  Number of Partially Routed Nets     = 37
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 2072beff8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 2072beff8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 1a6ad2f48

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216
Phase 16 Initial Routing | Checksum: 1a6ad2f48

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27125 ; free virtual = 37216
INFO: [Route 35-580] Design has 65 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+=====================+
| Launch Setup Clock | Launch Hold Clock  | Pin                 |
+====================+====================+=====================+
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[6]/D      |
| clk_camera_cw_fast | clk_camera_cw_fast | camera_mem_reg[2]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[0]/D      |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[5]/D      |
| clk_camera_cw_fast | clk_camera_cw_fast | addra_reg[4]/D      |
+--------------------+--------------------+---------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.020 | TNS=-224.642| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 23e9a0451

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27101 ; free virtual = 37192

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.973 | TNS=-224.036| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2fd63a7ca

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37187

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.973 | TNS=-224.158| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 265672508

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
Phase 17 Rip-up And Reroute | Checksum: 265672508

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 24675b6ab

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.973 | TNS=-224.158| WHS=N/A    | THS=N/A    |

Phase 18.1 Delay CleanUp | Checksum: 24675b6ab

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 24675b6ab

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
Phase 18 Delay and Skew Optimization | Checksum: 24675b6ab

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.973 | TNS=-224.158| WHS=0.054  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 200fb6847

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
Phase 19 Post Hold Fix | Checksum: 200fb6847

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 200fb6847

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.973 | TNS=-224.158| WHS=0.054  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 200fb6847

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 21 Reset Design
INFO: [Route 35-307] 1450 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 9d9eb92c | NumContArr: 504c6b06 | Constraints: c2a8fa9d | Timing: 383e93af

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 1e8d2b27e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
Phase 21 Reset Design | Checksum: 1e8d2b27e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 22 Post Process Routing
Phase 22 Post Process Routing | Checksum: 1e8d2b27e

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Phase 23 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.953 | TNS=-230.901| WHS=0.060  | THS=0.000  |

Phase 23 Post Router Timing | Checksum: 24f2e2778

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 61.36 secs

Phase 24 Post-Route Event Processing
Phase 24 Post-Route Event Processing | Checksum: 1f0b7c51c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f0b7c51c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27098 ; free virtual = 37189
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37188
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37188
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37189
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37189
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37189
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2891.941 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37189
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/f6e635a6174444feadbef2ab2e71da97/FPinGA/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbg_reg multiplier stage rgbtoycrcb_m/cbg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/cbr_reg multiplier stage rgbtoycrcb_m/cbr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crb_reg multiplier stage rgbtoycrcb_m/crb_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtoycrcb_m/crg_reg multiplier stage rgbtoycrcb_m/crg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 22929216 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3008.336 ; gain = 116.395 ; free physical = 26968 ; free virtual = 37065
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 10:53:11 2024...
