#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 24 15:06:27 2024
# Process ID: 37644
# Current directory: D:/MP V1 no data hazards.xpr/iiti_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29092 D:\MP V1 no data hazards.xpr\iiti_soc\iiti_soc.xpr
# Log file: D:/MP V1 no data hazards.xpr/iiti_soc/vivado.log
# Journal file: D:/MP V1 no data hazards.xpr/iiti_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.xpr}
update_compile_order -fileset sources_1
launch_simulation
source test_bench.tcl
open_project {D:/IITI SOc/MP V2 With New Instructions.xpr/Github_main_1/Github_main_1.xpr}
update_compile_order -fileset sources_1
current_project iiti_soc
current_project Github_main_1
current_project iiti_soc
close_sim
launch_simulation
source test_bench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
current_project Github_main_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
current_project iiti_soc
synth_design -rtl -name rtl_1
current_project Github_main_1
current_project iiti_soc
refresh_design
current_project Github_main_1
current_project iiti_soc
refresh_design
refresh_design
current_project Github_main_1
current_project iiti_soc
refresh_design
refresh_design
refresh_design
refresh_design
close_sim
launch_simulation
source test_bench.tcl
relaunch_sim
close_sim
launch_simulation
source test_bench.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CCT [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
refresh_design
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close [ open {D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v} w ]
add_files {{D:/MP V1 no data hazards.xpr/iiti_soc/iiti_soc.srcs/sources_1/new/instr_register.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
refresh_design
close_sim
launch_simulation
source test_bench.tcl
relaunch_sim
close_sim
launch_simulation
source test_bench.tcl
relaunch_sim
current_project Github_main_1
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
launch_simulation
source test_bench.tcl
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
relaunch_sim
current_project iiti_soc
close_design
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
update_compile_order -fileset sources_1
relaunch_sim
close_sim
launch_simulation
source test_bench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
archive_project {D:/MP V1 no data hazards.xpr/non-pipelined microprocessor code.xpr.zip} -temp_dir {D:/MP V1 no data hazards.xpr/iiti_soc/.Xil/Vivado-37644-Dinesh} -force -include_local_ip_cache
