// Seed: 3960100952
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign {id_3 == 1, id_7 >> id_7, {1'b0, id_3 && 1, 1 && 1'b0, 1, 1'b0, id_2}} = id_5 ==? id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  initial begin : LABEL_0
    id_1 <= id_3 * 1;
    if (id_3) id_1 <= 1'b0;
    else id_1 <= 1;
  end
  wire id_5 = 1;
  assign id_2 = 1'd0;
  integer id_6 (
      .id_0(1),
      .id_1(id_3),
      .id_2(id_3)
  );
  `define pp_7 0
  assign `pp_7 = 1 == 1;
  wire id_8;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4,
      id_8,
      id_3,
      id_8
  );
endmodule
