Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Aug  5 18:12:51 2018
| Host         : DESKTOP-IVCKHT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_8_timing_summary_routed.rpt -rpx lab_8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 140 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.558        0.000                      0                  296        0.091        0.000                      0                  296        3.000        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.558        0.000                      0                  296        0.166        0.000                      0                  296        5.598        0.000                       0                   142  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.559        0.000                      0                  296        0.166        0.000                      0                  296        5.598        0.000                       0                   142  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.558        0.000                      0                  296        0.091        0.000                      0                  296  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.558        0.000                      0                  296        0.091        0.000                      0                  296  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 3.709ns (38.628%)  route 5.893ns (61.372%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.554     6.873    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I0_O)        0.367     7.240 r  nolabel_line42/template_1/col[2]_i_2/O
                         net (fo=1, routed)           0.000     7.240    nolabel_line42/template_1/col[2]_i_2_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  nolabel_line42/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    nolabel_line42/template_1/col_reg[2]_i_1_n_0
    SLICE_X81Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  nolabel_line42/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575     8.438    nolabel_line42/template_1/col_reg[7]_i_2_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.325     8.763 r  nolabel_line42/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     8.763    nolabel_line42/template_1/col_next[4]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.076    11.245    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.075    11.320    nolabel_line42/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 3.673ns (40.322%)  route 5.436ns (59.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 10.760 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.656 r  nolabel_line42/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.308     7.964    nolabel_line42/template_1/col_reg[2]_i_1_n_4
    SLICE_X81Y141        LUT2 (Prop_lut2_I0_O)        0.306     8.270 r  nolabel_line42/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.270    nolabel_line42/template_1/col_next[3]
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.586    10.760    nolabel_line42/template_1/clk_out1
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/C
                         clock pessimism              0.560    11.320    
                         clock uncertainty           -0.076    11.244    
    SLICE_X81Y141        FDRE (Setup_fdre_C_D)        0.029    11.273    nolabel_line42/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.307ns (36.594%)  route 5.730ns (63.406%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.297 r  nolabel_line42/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.601     7.899    nolabel_line42/template_1/col_reg[2]_i_1_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.299     8.198 r  nolabel_line42/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.198    nolabel_line42/template_1/col_next[0]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.076    11.245    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.031    11.276    nolabel_line42/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.114    -0.311    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.121    -0.432    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.095    -0.332    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X83Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.092    -0.463    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.104    -0.319    nolabel_line42/m_hw/push_menu_minimat_y[0]
    SLICE_X82Y145        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X82Y145        FDRE (Hold_fdre_C_D)         0.092    -0.459    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.602    -0.562    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/Q
                         net (fo=5, routed)           0.082    -0.316    nolabel_line42/m_hw/push_menu_minimat_x[3]
    SLICE_X89Y147        LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.873    -0.799    nolabel_line42/m_hw/clk_out1
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X89Y147        FDRE (Hold_fdre_C_D)         0.092    -0.457    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.306    nolabel_line42/exe/push_menu_minimat_x[2]
    SLICE_X83Y136        LUT4 (Prop_lut4_I1_O)        0.049    -0.257 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.107    -0.448    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.589    -0.575    nolabel_line42/exe/clk_out1
    SLICE_X76Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.306    nolabel_line42/exe/push_menu_minimat_y[0]
    SLICE_X77Y138        LUT4 (Prop_lut4_I2_O)        0.045    -0.261 r  nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.261    nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1_n_0
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.249    -0.562    
    SLICE_X77Y138        FDRE (Hold_fdre_C_D)         0.091    -0.471    nolabel_line42/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/menu_character_position_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.590    -0.574    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  nolabel_line42/exe/menu_character_position_x_reg[5]/Q
                         net (fo=2, routed)           0.122    -0.311    nolabel_line42/exe/menu_character_position_x[5]
    SLICE_X79Y136        LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  nolabel_line42/exe/menu_character_position_x[5]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/exe/menu_character_position_x[5]_i_3__0_n_0
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.860    -0.812    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X79Y136        FDRE (Hold_fdre_C_D)         0.092    -0.482    nolabel_line42/exe/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.927%)  route 0.141ns (43.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.282    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.092    -0.456    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.754%)  route 0.142ns (43.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.281    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.091    -0.457    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.450%)  route 0.143ns (43.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.143    -0.282    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X87Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.092    -0.459    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X84Y136    nolabel_line42/ch_00/contador_pixels_verticales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X84Y136    nolabel_line42/ch_00/contador_pixels_verticales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X84Y136    nolabel_line42/ch_00/contador_pixels_verticales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/menu_character_position_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/menu_character_position_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y147    nolabel_line42/m_hw/pixel_x_to_show_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y147    nolabel_line42/m_hw/pixel_x_to_show_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y147    nolabel_line42/m_hw/pixel_x_to_show_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/template_1/matrix_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y146    nolabel_line42/m_hw/contador_pixels_horizontales_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y146    nolabel_line42/m_hw/contador_pixels_horizontales_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y146    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y147    nolabel_line42/m_hw/push_menu_minimat_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 3.709ns (38.628%)  route 5.893ns (61.372%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.554     6.873    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I0_O)        0.367     7.240 r  nolabel_line42/template_1/col[2]_i_2/O
                         net (fo=1, routed)           0.000     7.240    nolabel_line42/template_1/col[2]_i_2_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  nolabel_line42/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    nolabel_line42/template_1/col_reg[2]_i_1_n_0
    SLICE_X81Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  nolabel_line42/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575     8.438    nolabel_line42/template_1/col_reg[7]_i_2_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.325     8.763 r  nolabel_line42/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     8.763    nolabel_line42/template_1/col_next[4]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.075    11.246    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.075    11.321    nolabel_line42/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.075    11.269    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.638    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 3.673ns (40.322%)  route 5.436ns (59.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 10.760 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.656 r  nolabel_line42/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.308     7.964    nolabel_line42/template_1/col_reg[2]_i_1_n_4
    SLICE_X81Y141        LUT2 (Prop_lut2_I0_O)        0.306     8.270 r  nolabel_line42/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.270    nolabel_line42/template_1/col_next[3]
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.586    10.760    nolabel_line42/template_1/clk_out1
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/C
                         clock pessimism              0.560    11.320    
                         clock uncertainty           -0.075    11.245    
    SLICE_X81Y141        FDRE (Setup_fdre_C_D)        0.029    11.274    nolabel_line42/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.307ns (36.594%)  route 5.730ns (63.406%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.297 r  nolabel_line42/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.601     7.899    nolabel_line42/template_1/col_reg[2]_i_1_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.299     8.198 r  nolabel_line42/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.198    nolabel_line42/template_1/col_next[0]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.075    11.246    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.031    11.277    nolabel_line42/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.114    -0.311    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.121    -0.432    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.095    -0.332    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X83Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.092    -0.463    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.104    -0.319    nolabel_line42/m_hw/push_menu_minimat_y[0]
    SLICE_X82Y145        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X82Y145        FDRE (Hold_fdre_C_D)         0.092    -0.459    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.602    -0.562    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/Q
                         net (fo=5, routed)           0.082    -0.316    nolabel_line42/m_hw/push_menu_minimat_x[3]
    SLICE_X89Y147        LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.873    -0.799    nolabel_line42/m_hw/clk_out1
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.250    -0.549    
    SLICE_X89Y147        FDRE (Hold_fdre_C_D)         0.092    -0.457    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.306    nolabel_line42/exe/push_menu_minimat_x[2]
    SLICE_X83Y136        LUT4 (Prop_lut4_I1_O)        0.049    -0.257 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.107    -0.448    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.589    -0.575    nolabel_line42/exe/clk_out1
    SLICE_X76Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.306    nolabel_line42/exe/push_menu_minimat_y[0]
    SLICE_X77Y138        LUT4 (Prop_lut4_I2_O)        0.045    -0.261 r  nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.261    nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1_n_0
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.249    -0.562    
    SLICE_X77Y138        FDRE (Hold_fdre_C_D)         0.091    -0.471    nolabel_line42/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/menu_character_position_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.590    -0.574    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  nolabel_line42/exe/menu_character_position_x_reg[5]/Q
                         net (fo=2, routed)           0.122    -0.311    nolabel_line42/exe/menu_character_position_x[5]
    SLICE_X79Y136        LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  nolabel_line42/exe/menu_character_position_x[5]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/exe/menu_character_position_x[5]_i_3__0_n_0
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.860    -0.812    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X79Y136        FDRE (Hold_fdre_C_D)         0.092    -0.482    nolabel_line42/exe/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.927%)  route 0.141ns (43.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.282    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.092    -0.456    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.754%)  route 0.142ns (43.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.281    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.091    -0.457    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.450%)  route 0.143ns (43.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.143    -0.282    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X87Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.092    -0.459    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X84Y136    nolabel_line42/ch_00/contador_pixels_verticales_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X84Y136    nolabel_line42/ch_00/contador_pixels_verticales_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X84Y136    nolabel_line42/ch_00/contador_pixels_verticales_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X85Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/menu_character_position_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y145    nolabel_line42/m_hw/menu_character_position_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y147    nolabel_line42/m_hw/pixel_x_to_show_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y147    nolabel_line42/m_hw/pixel_x_to_show_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y147    nolabel_line42/m_hw/pixel_x_to_show_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y143    nolabel_line42/template_1/matrix_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y146    nolabel_line42/m_hw/contador_pixels_horizontales_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y146    nolabel_line42/m_hw/contador_pixels_horizontales_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y146    nolabel_line42/m_hw/push_menu_minimat_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y147    nolabel_line42/m_hw/push_menu_minimat_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X80Y138    nolabel_line42/ch_00/contador_pixels_horizontales_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X85Y137    nolabel_line42/ch_00/pixel_x_to_show_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X87Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X89Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X88Y137    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 3.709ns (38.628%)  route 5.893ns (61.372%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.554     6.873    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I0_O)        0.367     7.240 r  nolabel_line42/template_1/col[2]_i_2/O
                         net (fo=1, routed)           0.000     7.240    nolabel_line42/template_1/col[2]_i_2_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  nolabel_line42/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    nolabel_line42/template_1/col_reg[2]_i_1_n_0
    SLICE_X81Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  nolabel_line42/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575     8.438    nolabel_line42/template_1/col_reg[7]_i_2_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.325     8.763 r  nolabel_line42/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     8.763    nolabel_line42/template_1/col_next[4]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.076    11.245    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.075    11.320    nolabel_line42/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 3.673ns (40.322%)  route 5.436ns (59.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 10.760 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.656 r  nolabel_line42/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.308     7.964    nolabel_line42/template_1/col_reg[2]_i_1_n_4
    SLICE_X81Y141        LUT2 (Prop_lut2_I0_O)        0.306     8.270 r  nolabel_line42/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.270    nolabel_line42/template_1/col_next[3]
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.586    10.760    nolabel_line42/template_1/clk_out1
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/C
                         clock pessimism              0.560    11.320    
                         clock uncertainty           -0.076    11.244    
    SLICE_X81Y141        FDRE (Setup_fdre_C_D)        0.029    11.273    nolabel_line42/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.307ns (36.594%)  route 5.730ns (63.406%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.297 r  nolabel_line42/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.601     7.899    nolabel_line42/template_1/col_reg[2]_i_1_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.299     8.198 r  nolabel_line42/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.198    nolabel_line42/template_1/col_next[0]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.076    11.245    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.031    11.276    nolabel_line42/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.114    -0.311    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.076    -0.477    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.121    -0.356    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.095    -0.332    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X83Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.076    -0.479    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.092    -0.387    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.104    -0.319    nolabel_line42/m_hw/push_menu_minimat_y[0]
    SLICE_X82Y145        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.076    -0.475    
    SLICE_X82Y145        FDRE (Hold_fdre_C_D)         0.092    -0.383    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.602    -0.562    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/Q
                         net (fo=5, routed)           0.082    -0.316    nolabel_line42/m_hw/push_menu_minimat_x[3]
    SLICE_X89Y147        LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.873    -0.799    nolabel_line42/m_hw/clk_out1
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.250    -0.549    
                         clock uncertainty            0.076    -0.473    
    SLICE_X89Y147        FDRE (Hold_fdre_C_D)         0.092    -0.381    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.306    nolabel_line42/exe/push_menu_minimat_x[2]
    SLICE_X83Y136        LUT4 (Prop_lut4_I1_O)        0.049    -0.257 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.076    -0.479    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.107    -0.372    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.589    -0.575    nolabel_line42/exe/clk_out1
    SLICE_X76Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.306    nolabel_line42/exe/push_menu_minimat_y[0]
    SLICE_X77Y138        LUT4 (Prop_lut4_I2_O)        0.045    -0.261 r  nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.261    nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1_n_0
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.249    -0.562    
                         clock uncertainty            0.076    -0.486    
    SLICE_X77Y138        FDRE (Hold_fdre_C_D)         0.091    -0.395    nolabel_line42/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/menu_character_position_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.590    -0.574    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  nolabel_line42/exe/menu_character_position_x_reg[5]/Q
                         net (fo=2, routed)           0.122    -0.311    nolabel_line42/exe/menu_character_position_x[5]
    SLICE_X79Y136        LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  nolabel_line42/exe/menu_character_position_x[5]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/exe/menu_character_position_x[5]_i_3__0_n_0
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.860    -0.812    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.076    -0.498    
    SLICE_X79Y136        FDRE (Hold_fdre_C_D)         0.092    -0.406    nolabel_line42/exe/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.927%)  route 0.141ns (43.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.282    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.076    -0.472    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.092    -0.380    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.754%)  route 0.142ns (43.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.281    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.076    -0.472    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.091    -0.381    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.450%)  route 0.143ns (43.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.143    -0.282    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X87Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.551    
                         clock uncertainty            0.076    -0.475    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.092    -0.383    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 3.709ns (38.628%)  route 5.893ns (61.372%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.554     6.873    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I0_O)        0.367     7.240 r  nolabel_line42/template_1/col[2]_i_2/O
                         net (fo=1, routed)           0.000     7.240    nolabel_line42/template_1/col[2]_i_2_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.641 r  nolabel_line42/template_1/col_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.641    nolabel_line42/template_1/col_reg[2]_i_1_n_0
    SLICE_X81Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  nolabel_line42/template_1/col_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575     8.438    nolabel_line42/template_1/col_reg[7]_i_2_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.325     8.763 r  nolabel_line42/template_1/col[4]_i_1/O
                         net (fo=1, routed)           0.000     8.763    nolabel_line42/template_1/col_next[4]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[4]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.076    11.245    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.075    11.320    nolabel_line42/template_1/col_reg[4]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[1]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[2]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[4]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.899ns (21.826%)  route 6.802ns (78.174%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.596     7.873    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X83Y145        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.899ns (22.062%)  route 6.709ns (77.938%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 10.768 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.713    -0.827    nolabel_line42/m_driver/clk_out1
    SLICE_X84Y141        FDRE                                         r  nolabel_line42/m_driver/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.478    -0.349 f  nolabel_line42/m_driver/vc_reg[2]/Q
                         net (fo=35, routed)          1.134     0.785    nolabel_line42/m_driver/vc_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.323     1.108 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.306     1.414    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_82_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.326     1.740 r  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53/O
                         net (fo=18, routed)          0.785     2.525    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_53_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.649 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_10/O
                         net (fo=31, routed)          1.010     3.659    nolabel_line42/m_driver/vc_visible1
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     3.783 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_16/O
                         net (fo=1, routed)           0.670     4.453    nolabel_line42/m_driver/menu_character_position_y[1]_i_16_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I3_O)        0.124     4.577 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_9/O
                         net (fo=1, routed)           0.280     4.857    nolabel_line42/m_driver/menu_character_position_y[1]_i_9_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I0_O)        0.124     4.981 f  nolabel_line42/m_driver/menu_character_position_y[1]_i_5/O
                         net (fo=10, routed)          0.868     5.849    nolabel_line42/m_driver/pixel_y_to_show_reg[2]
    SLICE_X82Y145        LUT4 (Prop_lut4_I3_O)        0.124     5.973 r  nolabel_line42/m_driver/menu_character_position_y[1]_i_3/O
                         net (fo=7, routed)           1.153     7.126    nolabel_line42/m_driver/contador_pixels_verticales0
    SLICE_X82Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.278 r  nolabel_line42/m_driver/push_menu_minimat_y[7]_i_1__0/O
                         net (fo=7, routed)           0.503     7.781    nolabel_line42/m_hw/vc_reg[3]_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.594    10.768    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.576    11.344    
                         clock uncertainty           -0.076    11.268    
    SLICE_X82Y144        FDRE (Setup_fdre_C_R)       -0.631    10.637    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 3.673ns (40.322%)  route 5.436ns (59.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 10.760 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.656 r  nolabel_line42/template_1/col_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.308     7.964    nolabel_line42/template_1/col_reg[2]_i_1_n_4
    SLICE_X81Y141        LUT2 (Prop_lut2_I0_O)        0.306     8.270 r  nolabel_line42/template_1/col[3]_i_1/O
                         net (fo=1, routed)           0.000     8.270    nolabel_line42/template_1/col_next[3]
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.586    10.760    nolabel_line42/template_1/clk_out1
    SLICE_X81Y141        FDRE                                         r  nolabel_line42/template_1/col_reg[3]/C
                         clock pessimism              0.560    11.320    
                         clock uncertainty           -0.076    11.244    
    SLICE_X81Y141        FDRE (Setup_fdre_C_D)        0.029    11.273    nolabel_line42/template_1/col_reg[3]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 nolabel_line42/m_driver/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/template_1/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0_1 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.307ns (36.594%)  route 5.730ns (63.406%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 10.761 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.701    -0.839    nolabel_line42/m_driver/clk_out1
    SLICE_X76Y143        FDRE                                         r  nolabel_line42/m_driver/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  nolabel_line42/m_driver/hc_reg[4]/Q
                         net (fo=31, routed)          1.078     0.757    nolabel_line42/m_driver/hc_reg_n_0_[4]
    SLICE_X77Y144        LUT4 (Prop_lut4_I2_O)        0.152     0.909 r  nolabel_line42/m_driver/col[7]_i_19/O
                         net (fo=4, routed)           0.464     1.373    nolabel_line42/m_driver/col[7]_i_19_n_0
    SLICE_X77Y144        LUT6 (Prop_lut6_I0_O)        0.326     1.699 r  nolabel_line42/m_driver/col[7]_i_15/O
                         net (fo=49, routed)          0.977     2.676    nolabel_line42/m_driver/hc_visible1
    SLICE_X78Y141        LUT3 (Prop_lut3_I0_O)        0.117     2.793 f  nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22/O
                         net (fo=5, routed)           0.690     3.482    nolabel_line42/m_driver/VGA_R_OBUF[3]_inst_i_22_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I0_O)        0.348     3.830 r  nolabel_line42/m_driver/col[7]_i_8/O
                         net (fo=1, routed)           0.567     4.398    nolabel_line42/m_driver/col[7]_i_8_n_0
    SLICE_X78Y143        LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  nolabel_line42/m_driver/col[7]_i_1/O
                         net (fo=21, routed)          0.515     5.036    nolabel_line42/m_driver/col_reg[7]
    SLICE_X80Y142        LUT6 (Prop_lut6_I4_O)        0.124     5.160 r  nolabel_line42/m_driver/lin_v_i_6/O
                         net (fo=1, routed)           0.473     5.634    nolabel_line42/m_driver/lin_v_i_6_n_0
    SLICE_X80Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.038 r  nolabel_line42/m_driver/lin_v_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.038    nolabel_line42/m_driver/lin_v_reg_i_2_n_0
    SLICE_X80Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.319 r  nolabel_line42/m_driver/lin_v_reg_i_1/CO[0]
                         net (fo=11, routed)          0.365     6.683    nolabel_line42/template_1/col_reg[6]_0[0]
    SLICE_X81Y142        LUT2 (Prop_lut2_I1_O)        0.367     7.050 r  nolabel_line42/template_1/col[2]_i_3/O
                         net (fo=1, routed)           0.000     7.050    nolabel_line42/template_1/col[2]_i_3_n_0
    SLICE_X81Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.297 r  nolabel_line42/template_1/col_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.601     7.899    nolabel_line42/template_1/col_reg[2]_i_1_n_7
    SLICE_X81Y144        LUT2 (Prop_lut2_I0_O)        0.299     8.198 r  nolabel_line42/template_1/col[0]_i_1/O
                         net (fo=1, routed)           0.000     8.198    nolabel_line42/template_1/col_next[0]
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         1.587    10.761    nolabel_line42/template_1/clk_out1
    SLICE_X81Y144        FDRE                                         r  nolabel_line42/template_1/col_reg[0]/C
                         clock pessimism              0.560    11.321    
                         clock uncertainty           -0.076    11.245    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)        0.031    11.276    nolabel_line42/template_1/col_reg[0]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.114    -0.311    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X88Y137        LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/ch_00/push_menu_minimat_y[5]_i_1__0_n_0
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X88Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[5]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.076    -0.477    
    SLICE_X88Y137        FDRE (Hold_fdre_C_D)         0.121    -0.356    nolabel_line42/ch_00/push_menu_minimat_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[1]/Q
                         net (fo=7, routed)           0.095    -0.332    nolabel_line42/exe/push_menu_minimat_x[1]
    SLICE_X83Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.287    nolabel_line42/exe/push_menu_minimat_x[5]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.076    -0.479    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.092    -0.387    nolabel_line42/exe/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.104    -0.319    nolabel_line42/m_hw/push_menu_minimat_y[0]
    SLICE_X82Y145        LUT4 (Prop_lut4_I2_O)        0.045    -0.274 r  nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    nolabel_line42/m_hw/push_menu_minimat_y[3]_i_1_n_0
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.076    -0.475    
    SLICE_X82Y145        FDRE (Hold_fdre_C_D)         0.092    -0.383    nolabel_line42/m_hw/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.602    -0.562    nolabel_line42/m_hw/clk_out1
    SLICE_X88Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  nolabel_line42/m_hw/push_menu_minimat_x_reg[3]/Q
                         net (fo=5, routed)           0.082    -0.316    nolabel_line42/m_hw/push_menu_minimat_x[3]
    SLICE_X89Y147        LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    nolabel_line42/m_hw/push_menu_minimat_x[5]_i_1_n_0
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.873    -0.799    nolabel_line42/m_hw/clk_out1
    SLICE_X89Y147        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.250    -0.549    
                         clock uncertainty            0.076    -0.473    
    SLICE_X89Y147        FDRE (Hold_fdre_C_D)         0.092    -0.381    nolabel_line42/m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.596    -0.568    nolabel_line42/exe/clk_out1
    SLICE_X82Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  nolabel_line42/exe/push_menu_minimat_x_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.306    nolabel_line42/exe/push_menu_minimat_x[2]
    SLICE_X83Y136        LUT4 (Prop_lut4_I1_O)        0.049    -0.257 r  nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    nolabel_line42/exe/push_menu_minimat_x[3]_i_1__1_n_0
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.866    -0.806    nolabel_line42/exe/clk_out1
    SLICE_X83Y136        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.076    -0.479    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.107    -0.372    nolabel_line42/exe/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.589    -0.575    nolabel_line42/exe/clk_out1
    SLICE_X76Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  nolabel_line42/exe/push_menu_minimat_y_reg[0]/Q
                         net (fo=7, routed)           0.105    -0.306    nolabel_line42/exe/push_menu_minimat_y[0]
    SLICE_X77Y138        LUT4 (Prop_lut4_I2_O)        0.045    -0.261 r  nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.261    nolabel_line42/exe/push_menu_minimat_y[3]_i_1__1_n_0
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.862    -0.811    nolabel_line42/exe/clk_out1
    SLICE_X77Y138        FDRE                                         r  nolabel_line42/exe/push_menu_minimat_y_reg[3]/C
                         clock pessimism              0.249    -0.562    
                         clock uncertainty            0.076    -0.486    
    SLICE_X77Y138        FDRE (Hold_fdre_C_D)         0.091    -0.395    nolabel_line42/exe/push_menu_minimat_y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line42/exe/menu_character_position_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/exe/menu_character_position_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.590    -0.574    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  nolabel_line42/exe/menu_character_position_x_reg[5]/Q
                         net (fo=2, routed)           0.122    -0.311    nolabel_line42/exe/menu_character_position_x[5]
    SLICE_X79Y136        LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  nolabel_line42/exe/menu_character_position_x[5]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.266    nolabel_line42/exe/menu_character_position_x[5]_i_3__0_n_0
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.860    -0.812    nolabel_line42/exe/clk_out1
    SLICE_X79Y136        FDRE                                         r  nolabel_line42/exe/menu_character_position_x_reg[5]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.076    -0.498    
    SLICE_X79Y136        FDRE (Hold_fdre_C_D)         0.092    -0.406    nolabel_line42/exe/menu_character_position_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.927%)  route 0.141ns (43.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.141    -0.282    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/m_hw/push_menu_minimat_y[6]_i_1__1_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.076    -0.472    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.092    -0.380    nolabel_line42/m_hw/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.754%)  route 0.142ns (43.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.600    -0.564    nolabel_line42/m_hw/clk_out1
    SLICE_X83Y145        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  nolabel_line42/m_hw/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.281    nolabel_line42/m_hw/push_menu_minimat_y[5]
    SLICE_X82Y144        LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.236    nolabel_line42/m_hw/push_menu_minimat_y[7]_i_2_n_0
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.871    -0.801    nolabel_line42/m_hw/clk_out1
    SLICE_X82Y144        FDRE                                         r  nolabel_line42/m_hw/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.076    -0.472    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.091    -0.381    nolabel_line42/m_hw/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.450%)  route 0.143ns (43.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.598    -0.566    nolabel_line42/ch_00/clk_out1
    SLICE_X89Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line42/ch_00/push_menu_minimat_y_reg[4]/Q
                         net (fo=6, routed)           0.143    -0.282    nolabel_line42/ch_00/push_menu_minimat_y[4]
    SLICE_X87Y137        LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    nolabel_line42/ch_00/push_menu_minimat_y[6]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=140, routed)         0.868    -0.804    nolabel_line42/ch_00/clk_out1
    SLICE_X87Y137        FDRE                                         r  nolabel_line42/ch_00/push_menu_minimat_y_reg[6]/C
                         clock pessimism              0.253    -0.551    
                         clock uncertainty            0.076    -0.475    
    SLICE_X87Y137        FDRE (Hold_fdre_C_D)         0.092    -0.383    nolabel_line42/ch_00/push_menu_minimat_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.147    





