# hades.models.Design file
#  
[name] 32bitADD-SUBwithFlags
[components]
hades.models.io.Opin OVERFLOW 30000 18600 @N 1001 5.0E-9
hades.models.io.Ipin ADD/SUB 4800 -1800 @N 1001  U
hades.models.io.Opin CARRY 29400 22200 @N 1001 5.0E-9
hades.models.gates.InvSmall i9 9600 20400 @N 1001 5.0E-9
hades.models.gates.InvSmall i8 6000 19800 @N 1001 5.0E-9
hades.models.gates.Or2 i7 21600 17400 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector B 4800 600 @N 1001 32 00000000000000000000000100001111_B 1.0E-9 0
hades.models.gates.And3 i6 16800 19200 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVector A 4800 2400 @N 1001 32 00000000000000000000000100010100_B 1.0E-9 0
hades.models.gates.And3 i5 16800 15600 @N 1001 1.0E-8
hades.models.rtlib.arith.Addc i4 10200 8400 @N 1001 32 00000000000000000000000000000101_B 1.0E-8
hades.models.gates.InvSmall i3 14400 15600 @N 1001 5.0E-9
hades.models.rtlib.io.SelectBit i2 13800 13800 @N 1001 32 31 1.0E-8
hades.models.rtlib.io.SelectBit i1 8400 8400 @N 1001 32 31 1.0E-8
hades.models.rtlib.logic.BitwiseXor i11 12000 3600 @N 1001 32 11111111111111111111111011110000_B 1.0E-8
hades.models.rtlib.io.SelectBit i0 6000 8400 @N 1001 32 31 1.0E-8
hades.models.rtlib.io.ExpandBit i10 15000 -600 @N 1001 32 1.0E-8
hades.models.rtlib.io.OpinVector RESULT 26400 11400 @N 1001 32 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogic1164 n0_1_1 3 ADD/SUB Y i10 A i4 CIN 7 2 4800 -1800 16800 -1800 2 16800 -1800 16800 -600 2 16800 -1800 19200 -1800 2 19200 -1800 19200 7800 2 15600 7800 14400 7800 2 14400 7800 14400 8400 2 19200 7800 15600 7800 1 16800 -1800 
hades.signals.SignalStdLogic1164 n9 2 i5 Y i7 A 3 2 20400 16800 21000 16800 2 21000 16800 21000 18000 2 21000 18000 21600 18000 0 
hades.signals.SignalStdLogic1164 n8 2 i6 Y i7 B 3 2 20400 20400 21000 20400 2 21000 20400 21000 19200 2 21000 19200 21600 19200 0 
hades.signals.SignalStdLogic1164 n7 2 i4 COUT CARRY A 3 2 12000 10800 12000 22200 2 12000 22200 26400 22200 2 26400 22200 29400 22200 0 
hades.signals.SignalStdLogicVector n6 32 3 i4 SUM RESULT A i2 A 6 2 12600 10800 12600 11400 2 20400 11400 26400 11400 2 13800 11400 18000 11400 2 12600 11400 13800 11400 2 13800 11400 13800 13800 2 18000 11400 20400 11400 1 13800 11400 
hades.signals.SignalStdLogic1164 n5 2 i8 Y i6 B 1 2 7800 20400 16800 20400 0 
hades.signals.SignalStdLogic1164 n4 3 i1 Y i5 B i9 A 4 2 8400 9000 8400 16800 2 8400 16800 16800 16800 2 8400 16800 8400 21000 2 8400 21000 9600 21000 1 8400 16800 
hades.signals.SignalStdLogicVector n3 32 2 i10 Y i11 B 3 2 16800 1200 16800 2400 2 16800 2400 14400 2400 2 14400 2400 14400 3600 0 
hades.signals.SignalStdLogicVector n15 32 2 B Y i11 A 3 2 13200 3600 13200 600 2 8400 600 4800 600 2 13200 600 8400 600 0 
hades.signals.SignalStdLogicVector n2 32 3 i11 Y i4 B i1 A 4 2 13800 6600 13800 8400 2 13800 5400 13800 6600 2 13800 6600 8400 6600 2 8400 6600 8400 8400 1 13800 6600 
hades.signals.SignalStdLogicVector n1 32 3 A Y i4 A i0 A 4 2 6000 2400 11400 2400 2 11400 2400 11400 8400 2 4800 2400 6000 2400 2 6000 2400 6000 8400 1 6000 2400 
hades.signals.SignalStdLogic1164 n13 3 i0 Y i5 C i8 A 3 2 6000 9000 6000 17400 2 6000 17400 16800 17400 2 6000 17400 6000 20400 1 6000 17400 
hades.signals.SignalStdLogic1164 n0 3 i2 Y i3 A i6 A 4 2 13800 14400 13800 16200 2 13800 16200 14400 16200 2 13800 16200 13800 19800 2 13800 19800 16800 19800 1 13800 16200 
hades.signals.SignalStdLogic1164 n12 2 i9 Y i6 C 1 2 11400 21000 16800 21000 0 
hades.signals.SignalStdLogic1164 n11 2 i3 Y i5 A 1 2 16800 16200 16200 16200 0 
hades.signals.SignalStdLogic1164 n10 2 i7 Y OVERFLOW A 2 2 26400 18600 30000 18600 2 25200 18600 26400 18600 0 
[end signals]
[end]
