
HAL_Running_led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008924  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008aac  08008aac  00009aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ac8  08008ac8  0000a07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ac8  08008ac8  00009ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ad0  08008ad0  0000a07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ad0  08008ad0  00009ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ad4  08008ad4  00009ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08008ad8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a07c  2**0
                  CONTENTS
 10 .bss          00000a1c  2000007c  2000007c  0000a07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a98  20000a98  0000a07c  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000147e0  00000000  00000000  0000a0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003856  00000000  00000000  0001e886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001148  00000000  00000000  000220e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d25  00000000  00000000  00023228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002346b  00000000  00000000  00023f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018161  00000000  00000000  000473b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cba47  00000000  00000000  0005f519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012af60  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004af0  00000000  00000000  0012afa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0012fa94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008a94 	.word	0x08008a94

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08008a94 	.word	0x08008a94

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fc28 	bl	8000d4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f850 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f94c 	bl	800079c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f8b6 	bl	8000674 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8e2 	bl	80006d0 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f910 	bl	8000730 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f007 fe80 	bl	8008214 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000514:	f007 fea4 	bl	8008260 <MX_USB_HOST_Process>
      /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000518:	2201      	movs	r2, #1
 800051a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800051e:	481f      	ldr	r0, [pc, #124]	@ (800059c <main+0xa8>)
 8000520:	f000 ff4e 	bl	80013c0 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000524:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000528:	f000 fc7e 	bl	8000e28 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000532:	481a      	ldr	r0, [pc, #104]	@ (800059c <main+0xa8>)
 8000534:	f000 ff44 	bl	80013c0 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000538:	2201      	movs	r2, #1
 800053a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800053e:	4817      	ldr	r0, [pc, #92]	@ (800059c <main+0xa8>)
 8000540:	f000 ff3e 	bl	80013c0 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000544:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000548:	f000 fc6e 	bl	8000e28 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000552:	4812      	ldr	r0, [pc, #72]	@ (800059c <main+0xa8>)
 8000554:	f000 ff34 	bl	80013c0 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000558:	2201      	movs	r2, #1
 800055a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800055e:	480f      	ldr	r0, [pc, #60]	@ (800059c <main+0xa8>)
 8000560:	f000 ff2e 	bl	80013c0 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000564:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000568:	f000 fc5e 	bl	8000e28 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800056c:	2200      	movs	r2, #0
 800056e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000572:	480a      	ldr	r0, [pc, #40]	@ (800059c <main+0xa8>)
 8000574:	f000 ff24 	bl	80013c0 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000578:	2201      	movs	r2, #1
 800057a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800057e:	4807      	ldr	r0, [pc, #28]	@ (800059c <main+0xa8>)
 8000580:	f000 ff1e 	bl	80013c0 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000584:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000588:	f000 fc4e 	bl	8000e28 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000592:	4802      	ldr	r0, [pc, #8]	@ (800059c <main+0xa8>)
 8000594:	f000 ff14 	bl	80013c0 <HAL_GPIO_WritePin>
    MX_USB_HOST_Process();
 8000598:	bf00      	nop
 800059a:	e7bb      	b.n	8000514 <main+0x20>
 800059c:	40020c00 	.word	0x40020c00

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b094      	sub	sp, #80	@ 0x50
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0320 	add.w	r3, r7, #32
 80005aa:	2230      	movs	r2, #48	@ 0x30
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f008 f9e2 	bl	8008978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c4:	2300      	movs	r3, #0
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	4b28      	ldr	r3, [pc, #160]	@ (800066c <SystemClock_Config+0xcc>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005cc:	4a27      	ldr	r2, [pc, #156]	@ (800066c <SystemClock_Config+0xcc>)
 80005ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d4:	4b25      	ldr	r3, [pc, #148]	@ (800066c <SystemClock_Config+0xcc>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e0:	2300      	movs	r3, #0
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	4b22      	ldr	r3, [pc, #136]	@ (8000670 <SystemClock_Config+0xd0>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a21      	ldr	r2, [pc, #132]	@ (8000670 <SystemClock_Config+0xd0>)
 80005ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005ee:	6013      	str	r3, [r2, #0]
 80005f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000670 <SystemClock_Config+0xd0>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005fc:	2301      	movs	r3, #1
 80005fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000600:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800060e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000610:	2308      	movs	r3, #8
 8000612:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000614:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000618:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800061e:	2307      	movs	r3, #7
 8000620:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000622:	f107 0320 	add.w	r3, r7, #32
 8000626:	4618      	mov	r0, r3
 8000628:	f003 fdce 	bl	80041c8 <HAL_RCC_OscConfig>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000632:	f000 f9b1 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000636:	230f      	movs	r3, #15
 8000638:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063a:	2302      	movs	r3, #2
 800063c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000642:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000646:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000648:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800064c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800064e:	f107 030c 	add.w	r3, r7, #12
 8000652:	2105      	movs	r1, #5
 8000654:	4618      	mov	r0, r3
 8000656:	f004 f82f 	bl	80046b8 <HAL_RCC_ClockConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000660:	f000 f99a 	bl	8000998 <Error_Handler>
  }
}
 8000664:	bf00      	nop
 8000666:	3750      	adds	r7, #80	@ 0x50
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40023800 	.word	0x40023800
 8000670:	40007000 	.word	0x40007000

08000674 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000678:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <MX_I2C1_Init+0x50>)
 800067a:	4a13      	ldr	r2, [pc, #76]	@ (80006c8 <MX_I2C1_Init+0x54>)
 800067c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800067e:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <MX_I2C1_Init+0x50>)
 8000680:	4a12      	ldr	r2, [pc, #72]	@ (80006cc <MX_I2C1_Init+0x58>)
 8000682:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000684:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <MX_I2C1_Init+0x50>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_I2C1_Init+0x50>)
 800068c:	2200      	movs	r2, #0
 800068e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <MX_I2C1_Init+0x50>)
 8000692:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000696:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000698:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <MX_I2C1_Init+0x50>)
 800069a:	2200      	movs	r2, #0
 800069c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800069e:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <MX_I2C1_Init+0x50>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006a4:	4b07      	ldr	r3, [pc, #28]	@ (80006c4 <MX_I2C1_Init+0x50>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006aa:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_I2C1_Init+0x50>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006b0:	4804      	ldr	r0, [pc, #16]	@ (80006c4 <MX_I2C1_Init+0x50>)
 80006b2:	f002 ffab 	bl	800360c <HAL_I2C_Init>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006bc:	f000 f96c 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006c0:	bf00      	nop
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000098 	.word	0x20000098
 80006c8:	40005400 	.word	0x40005400
 80006cc:	000186a0 	.word	0x000186a0

080006d0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006d4:	4b13      	ldr	r3, [pc, #76]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006d6:	4a14      	ldr	r2, [pc, #80]	@ (8000728 <MX_I2S3_Init+0x58>)
 80006d8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006da:	4b12      	ldr	r3, [pc, #72]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006e0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006f4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006f8:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <MX_I2S3_Init+0x5c>)
 80006fa:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <MX_I2S3_Init+0x54>)
 80006fe:	2200      	movs	r2, #0
 8000700:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000702:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <MX_I2S3_Init+0x54>)
 8000704:	2200      	movs	r2, #0
 8000706:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <MX_I2S3_Init+0x54>)
 800070a:	2200      	movs	r2, #0
 800070c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800070e:	4805      	ldr	r0, [pc, #20]	@ (8000724 <MX_I2S3_Init+0x54>)
 8000710:	f003 f8c0 	bl	8003894 <HAL_I2S_Init>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800071a:	f000 f93d 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200000ec 	.word	0x200000ec
 8000728:	40003c00 	.word	0x40003c00
 800072c:	00017700 	.word	0x00017700

08000730 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000734:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000736:	4a18      	ldr	r2, [pc, #96]	@ (8000798 <MX_SPI1_Init+0x68>)
 8000738:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800073a:	4b16      	ldr	r3, [pc, #88]	@ (8000794 <MX_SPI1_Init+0x64>)
 800073c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000740:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000748:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_SPI1_Init+0x64>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800074e:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000754:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800075a:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <MX_SPI1_Init+0x64>)
 800075c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000760:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000762:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000764:	2200      	movs	r2, #0
 8000766:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000768:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <MX_SPI1_Init+0x64>)
 800076a:	2200      	movs	r2, #0
 800076c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800076e:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000770:	2200      	movs	r2, #0
 8000772:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000774:	4b07      	ldr	r3, [pc, #28]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000776:	2200      	movs	r2, #0
 8000778:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800077a:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <MX_SPI1_Init+0x64>)
 800077c:	220a      	movs	r2, #10
 800077e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000780:	4804      	ldr	r0, [pc, #16]	@ (8000794 <MX_SPI1_Init+0x64>)
 8000782:	f004 fae9 	bl	8004d58 <HAL_SPI_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800078c:	f000 f904 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000134 	.word	0x20000134
 8000798:	40013000 	.word	0x40013000

0800079c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08c      	sub	sp, #48	@ 0x30
 80007a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a2:	f107 031c 	add.w	r3, r7, #28
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	61bb      	str	r3, [r7, #24]
 80007b6:	4b72      	ldr	r3, [pc, #456]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a71      	ldr	r2, [pc, #452]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007bc:	f043 0310 	orr.w	r3, r3, #16
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b6f      	ldr	r3, [pc, #444]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0310 	and.w	r3, r3, #16
 80007ca:	61bb      	str	r3, [r7, #24]
 80007cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
 80007d2:	4b6b      	ldr	r3, [pc, #428]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a6a      	ldr	r2, [pc, #424]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b68      	ldr	r3, [pc, #416]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	617b      	str	r3, [r7, #20]
 80007e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	4b64      	ldr	r3, [pc, #400]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a63      	ldr	r2, [pc, #396]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b61      	ldr	r3, [pc, #388]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	4b5d      	ldr	r3, [pc, #372]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a5c      	ldr	r2, [pc, #368]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	4b56      	ldr	r3, [pc, #344]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a55      	ldr	r2, [pc, #340]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b53      	ldr	r3, [pc, #332]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	4b4f      	ldr	r3, [pc, #316]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a4e      	ldr	r2, [pc, #312]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000848:	f043 0308 	orr.w	r3, r3, #8
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b4c      	ldr	r3, [pc, #304]	@ (8000980 <MX_GPIO_Init+0x1e4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0308 	and.w	r3, r3, #8
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2108      	movs	r1, #8
 800085e:	4849      	ldr	r0, [pc, #292]	@ (8000984 <MX_GPIO_Init+0x1e8>)
 8000860:	f000 fdae 	bl	80013c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000864:	2201      	movs	r2, #1
 8000866:	2101      	movs	r1, #1
 8000868:	4847      	ldr	r0, [pc, #284]	@ (8000988 <MX_GPIO_Init+0x1ec>)
 800086a:	f000 fda9 	bl	80013c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800086e:	2200      	movs	r2, #0
 8000870:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000874:	4845      	ldr	r0, [pc, #276]	@ (800098c <MX_GPIO_Init+0x1f0>)
 8000876:	f000 fda3 	bl	80013c0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800087a:	2308      	movs	r3, #8
 800087c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	2301      	movs	r3, #1
 8000880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	4619      	mov	r1, r3
 8000890:	483c      	ldr	r0, [pc, #240]	@ (8000984 <MX_GPIO_Init+0x1e8>)
 8000892:	f000 fbfb 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000896:	2301      	movs	r3, #1
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4619      	mov	r1, r3
 80008ac:	4836      	ldr	r0, [pc, #216]	@ (8000988 <MX_GPIO_Init+0x1ec>)
 80008ae:	f000 fbed 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008b2:	2308      	movs	r3, #8
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	2302      	movs	r3, #2
 80008b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008c2:	2305      	movs	r3, #5
 80008c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	482e      	ldr	r0, [pc, #184]	@ (8000988 <MX_GPIO_Init+0x1ec>)
 80008ce:	f000 fbdd 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d2:	2301      	movs	r3, #1
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008d6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	482a      	ldr	r0, [pc, #168]	@ (8000990 <MX_GPIO_Init+0x1f4>)
 80008e8:	f000 fbd0 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008ec:	2304      	movs	r3, #4
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f0:	2300      	movs	r3, #0
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	4825      	ldr	r0, [pc, #148]	@ (8000994 <MX_GPIO_Init+0x1f8>)
 8000900:	f000 fbc4 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090a:	2302      	movs	r3, #2
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000916:	2305      	movs	r3, #5
 8000918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	481c      	ldr	r0, [pc, #112]	@ (8000994 <MX_GPIO_Init+0x1f8>)
 8000922:	f000 fbb3 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000926:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800092a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092c:	2301      	movs	r3, #1
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000934:	2300      	movs	r3, #0
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	4813      	ldr	r0, [pc, #76]	@ (800098c <MX_GPIO_Init+0x1f0>)
 8000940:	f000 fba4 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000944:	2320      	movs	r3, #32
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	480d      	ldr	r0, [pc, #52]	@ (800098c <MX_GPIO_Init+0x1f0>)
 8000958:	f000 fb98 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800095c:	2302      	movs	r3, #2
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000960:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4804      	ldr	r0, [pc, #16]	@ (8000984 <MX_GPIO_Init+0x1e8>)
 8000972:	f000 fb8b 	bl	800108c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000976:	bf00      	nop
 8000978:	3730      	adds	r7, #48	@ 0x30
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40021000 	.word	0x40021000
 8000988:	40020800 	.word	0x40020800
 800098c:	40020c00 	.word	0x40020c00
 8000990:	40020000 	.word	0x40020000
 8000994:	40020400 	.word	0x40020400

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <Error_Handler+0x8>

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <HAL_MspInit+0x4c>)
 80009b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b2:	4a0f      	ldr	r2, [pc, #60]	@ (80009f0 <HAL_MspInit+0x4c>)
 80009b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ba:	4b0d      	ldr	r3, [pc, #52]	@ (80009f0 <HAL_MspInit+0x4c>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <HAL_MspInit+0x4c>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	4a08      	ldr	r2, [pc, #32]	@ (80009f0 <HAL_MspInit+0x4c>)
 80009d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d6:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <HAL_MspInit+0x4c>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009de:	603b      	str	r3, [r7, #0]
 80009e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009e2:	2007      	movs	r0, #7
 80009e4:	f000 fb10 	bl	8001008 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40023800 	.word	0x40023800

080009f4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08a      	sub	sp, #40	@ 0x28
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a19      	ldr	r2, [pc, #100]	@ (8000a78 <HAL_I2C_MspInit+0x84>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d12c      	bne.n	8000a70 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <HAL_I2C_MspInit+0x88>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	4a17      	ldr	r2, [pc, #92]	@ (8000a7c <HAL_I2C_MspInit+0x88>)
 8000a20:	f043 0302 	orr.w	r3, r3, #2
 8000a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a26:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <HAL_I2C_MspInit+0x88>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a32:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a38:	2312      	movs	r3, #18
 8000a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	2300      	movs	r3, #0
 8000a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a44:	2304      	movs	r3, #4
 8000a46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a48:	f107 0314 	add.w	r3, r7, #20
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <HAL_I2C_MspInit+0x8c>)
 8000a50:	f000 fb1c 	bl	800108c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <HAL_I2C_MspInit+0x88>)
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5c:	4a07      	ldr	r2, [pc, #28]	@ (8000a7c <HAL_I2C_MspInit+0x88>)
 8000a5e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a64:	4b05      	ldr	r3, [pc, #20]	@ (8000a7c <HAL_I2C_MspInit+0x88>)
 8000a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a70:	bf00      	nop
 8000a72:	3728      	adds	r7, #40	@ 0x28
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40005400 	.word	0x40005400
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020400 	.word	0x40020400

08000a84 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	@ 0x38
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a9c:	f107 0314 	add.w	r3, r7, #20
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a31      	ldr	r2, [pc, #196]	@ (8000b74 <HAL_I2S_MspInit+0xf0>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d15a      	bne.n	8000b6a <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000ab8:	23c0      	movs	r3, #192	@ 0xc0
 8000aba:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000abc:	2302      	movs	r3, #2
 8000abe:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f004 f807 	bl	8004ad8 <HAL_RCCEx_PeriphCLKConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000ad0:	f7ff ff62 	bl	8000998 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	613b      	str	r3, [r7, #16]
 8000ad8:	4b27      	ldr	r3, [pc, #156]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000adc:	4a26      	ldr	r2, [pc, #152]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ae2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae4:	4b24      	ldr	r3, [pc, #144]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000aec:	613b      	str	r3, [r7, #16]
 8000aee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b00:	4b1d      	ldr	r3, [pc, #116]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	4b19      	ldr	r3, [pc, #100]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b14:	4a18      	ldr	r2, [pc, #96]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000b16:	f043 0304 	orr.w	r3, r3, #4
 8000b1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1c:	4b16      	ldr	r3, [pc, #88]	@ (8000b78 <HAL_I2S_MspInit+0xf4>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b20:	f003 0304 	and.w	r3, r3, #4
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b28:	2310      	movs	r3, #16
 8000b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b34:	2300      	movs	r3, #0
 8000b36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b38:	2306      	movs	r3, #6
 8000b3a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b40:	4619      	mov	r1, r3
 8000b42:	480e      	ldr	r0, [pc, #56]	@ (8000b7c <HAL_I2S_MspInit+0xf8>)
 8000b44:	f000 faa2 	bl	800108c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b48:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000b4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2300      	movs	r3, #0
 8000b58:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b5a:	2306      	movs	r3, #6
 8000b5c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b62:	4619      	mov	r1, r3
 8000b64:	4806      	ldr	r0, [pc, #24]	@ (8000b80 <HAL_I2S_MspInit+0xfc>)
 8000b66:	f000 fa91 	bl	800108c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000b6a:	bf00      	nop
 8000b6c:	3738      	adds	r7, #56	@ 0x38
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40003c00 	.word	0x40003c00
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	40020000 	.word	0x40020000
 8000b80:	40020800 	.word	0x40020800

08000b84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08a      	sub	sp, #40	@ 0x28
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a19      	ldr	r2, [pc, #100]	@ (8000c08 <HAL_SPI_MspInit+0x84>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d12b      	bne.n	8000bfe <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	613b      	str	r3, [r7, #16]
 8000baa:	4b18      	ldr	r3, [pc, #96]	@ (8000c0c <HAL_SPI_MspInit+0x88>)
 8000bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bae:	4a17      	ldr	r2, [pc, #92]	@ (8000c0c <HAL_SPI_MspInit+0x88>)
 8000bb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bb6:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <HAL_SPI_MspInit+0x88>)
 8000bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bbe:	613b      	str	r3, [r7, #16]
 8000bc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <HAL_SPI_MspInit+0x88>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a10      	ldr	r2, [pc, #64]	@ (8000c0c <HAL_SPI_MspInit+0x88>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <HAL_SPI_MspInit+0x88>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bde:	23e0      	movs	r3, #224	@ 0xe0
 8000be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2300      	movs	r3, #0
 8000bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bee:	2305      	movs	r3, #5
 8000bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	f107 0314 	add.w	r3, r7, #20
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4805      	ldr	r0, [pc, #20]	@ (8000c10 <HAL_SPI_MspInit+0x8c>)
 8000bfa:	f000 fa47 	bl	800108c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000bfe:	bf00      	nop
 8000c00:	3728      	adds	r7, #40	@ 0x28
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40013000 	.word	0x40013000
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	40020000 	.word	0x40020000

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <NMI_Handler+0x4>

08000c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <HardFault_Handler+0x4>

08000c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <MemManage_Handler+0x4>

08000c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <BusFault_Handler+0x4>

08000c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <UsageFault_Handler+0x4>

08000c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bc80      	pop	{r7}
 8000c46:	4770      	bx	lr

08000c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr

08000c54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c64:	f000 f8c4 	bl	8000df0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000c70:	4802      	ldr	r0, [pc, #8]	@ (8000c7c <OTG_FS_IRQHandler+0x10>)
 8000c72:	f000 fe7b 	bl	800196c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000570 	.word	0x20000570

08000c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c88:	4a14      	ldr	r2, [pc, #80]	@ (8000cdc <_sbrk+0x5c>)
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <_sbrk+0x60>)
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c94:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <_sbrk+0x64>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ce8 <_sbrk+0x68>)
 8000ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca2:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d207      	bcs.n	8000cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb0:	f007 fe7a 	bl	80089a8 <__errno>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	e009      	b.n	8000cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	4a05      	ldr	r2, [pc, #20]	@ (8000ce4 <_sbrk+0x64>)
 8000cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20020000 	.word	0x20020000
 8000ce0:	00000400 	.word	0x00000400
 8000ce4:	2000018c 	.word	0x2000018c
 8000ce8:	20000a98 	.word	0x20000a98

08000cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr

08000cf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cf8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cfc:	f7ff fff6 	bl	8000cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d00:	480c      	ldr	r0, [pc, #48]	@ (8000d34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d02:	490d      	ldr	r1, [pc, #52]	@ (8000d38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d04:	4a0d      	ldr	r2, [pc, #52]	@ (8000d3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d08:	e002      	b.n	8000d10 <LoopCopyDataInit>

08000d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0e:	3304      	adds	r3, #4

08000d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d14:	d3f9      	bcc.n	8000d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d16:	4a0a      	ldr	r2, [pc, #40]	@ (8000d40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d18:	4c0a      	ldr	r4, [pc, #40]	@ (8000d44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d1c:	e001      	b.n	8000d22 <LoopFillZerobss>

08000d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d20:	3204      	adds	r2, #4

08000d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d24:	d3fb      	bcc.n	8000d1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d26:	f007 fe45 	bl	80089b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d2a:	f7ff fbe3 	bl	80004f4 <main>
  bx  lr    
 8000d2e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d38:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000d3c:	08008ad8 	.word	0x08008ad8
  ldr r2, =_sbss
 8000d40:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000d44:	20000a98 	.word	0x20000a98

08000d48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d48:	e7fe      	b.n	8000d48 <ADC_IRQHandler>
	...

08000d4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d50:	4b0e      	ldr	r3, [pc, #56]	@ (8000d8c <HAL_Init+0x40>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a0d      	ldr	r2, [pc, #52]	@ (8000d8c <HAL_Init+0x40>)
 8000d56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d8c <HAL_Init+0x40>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a0a      	ldr	r2, [pc, #40]	@ (8000d8c <HAL_Init+0x40>)
 8000d62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d68:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <HAL_Init+0x40>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a07      	ldr	r2, [pc, #28]	@ (8000d8c <HAL_Init+0x40>)
 8000d6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d74:	2003      	movs	r0, #3
 8000d76:	f000 f947 	bl	8001008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 f808 	bl	8000d90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d80:	f7ff fe10 	bl	80009a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40023c00 	.word	0x40023c00

08000d90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d98:	4b12      	ldr	r3, [pc, #72]	@ (8000de4 <HAL_InitTick+0x54>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b12      	ldr	r3, [pc, #72]	@ (8000de8 <HAL_InitTick+0x58>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4619      	mov	r1, r3
 8000da2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f95f 	bl	8001072 <HAL_SYSTICK_Config>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e00e      	b.n	8000ddc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2b0f      	cmp	r3, #15
 8000dc2:	d80a      	bhi.n	8000dda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	6879      	ldr	r1, [r7, #4]
 8000dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dcc:	f000 f927 	bl	800101e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd0:	4a06      	ldr	r2, [pc, #24]	@ (8000dec <HAL_InitTick+0x5c>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e000      	b.n	8000ddc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000000 	.word	0x20000000
 8000de8:	20000008 	.word	0x20000008
 8000dec:	20000004 	.word	0x20000004

08000df0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df4:	4b05      	ldr	r3, [pc, #20]	@ (8000e0c <HAL_IncTick+0x1c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <HAL_IncTick+0x20>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	4a03      	ldr	r2, [pc, #12]	@ (8000e10 <HAL_IncTick+0x20>)
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000190 	.word	0x20000190

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b02      	ldr	r3, [pc, #8]	@ (8000e24 <HAL_GetTick+0x10>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	20000190 	.word	0x20000190

08000e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e30:	f7ff fff0 	bl	8000e14 <HAL_GetTick>
 8000e34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e40:	d005      	beq.n	8000e4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_Delay+0x44>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	461a      	mov	r2, r3
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e4e:	bf00      	nop
 8000e50:	f7ff ffe0 	bl	8000e14 <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d8f7      	bhi.n	8000e50 <HAL_Delay+0x28>
  {
  }
}
 8000e60:	bf00      	nop
 8000e62:	bf00      	nop
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000008 	.word	0x20000008

08000e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e80:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea2:	4a04      	ldr	r2, [pc, #16]	@ (8000eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	60d3      	str	r3, [r2, #12]
}
 8000ea8:	bf00      	nop
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ebc:	4b04      	ldr	r3, [pc, #16]	@ (8000ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	f003 0307 	and.w	r3, r3, #7
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	db0b      	blt.n	8000efe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	f003 021f 	and.w	r2, r3, #31
 8000eec:	4906      	ldr	r1, [pc, #24]	@ (8000f08 <__NVIC_EnableIRQ+0x34>)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	095b      	lsrs	r3, r3, #5
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8000efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	e000e100 	.word	0xe000e100

08000f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db0a      	blt.n	8000f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	490c      	ldr	r1, [pc, #48]	@ (8000f58 <__NVIC_SetPriority+0x4c>)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	0112      	lsls	r2, r2, #4
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f34:	e00a      	b.n	8000f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4908      	ldr	r1, [pc, #32]	@ (8000f5c <__NVIC_SetPriority+0x50>)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	f003 030f 	and.w	r3, r3, #15
 8000f42:	3b04      	subs	r3, #4
 8000f44:	0112      	lsls	r2, r2, #4
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	440b      	add	r3, r1
 8000f4a:	761a      	strb	r2, [r3, #24]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000e100 	.word	0xe000e100
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b089      	sub	sp, #36	@ 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	f1c3 0307 	rsb	r3, r3, #7
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	bf28      	it	cs
 8000f7e:	2304      	movcs	r3, #4
 8000f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3304      	adds	r3, #4
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d902      	bls.n	8000f90 <NVIC_EncodePriority+0x30>
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3b03      	subs	r3, #3
 8000f8e:	e000      	b.n	8000f92 <NVIC_EncodePriority+0x32>
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	f04f 32ff 	mov.w	r2, #4294967295
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43da      	mvns	r2, r3
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb2:	43d9      	mvns	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	4313      	orrs	r3, r2
         );
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3724      	adds	r7, #36	@ 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fd4:	d301      	bcc.n	8000fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e00f      	b.n	8000ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fda:	4a0a      	ldr	r2, [pc, #40]	@ (8001004 <SysTick_Config+0x40>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fe2:	210f      	movs	r1, #15
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	f7ff ff90 	bl	8000f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fec:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <SysTick_Config+0x40>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ff2:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <SysTick_Config+0x40>)
 8000ff4:	2207      	movs	r2, #7
 8000ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	e000e010 	.word	0xe000e010

08001008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff ff2d 	bl	8000e70 <__NVIC_SetPriorityGrouping>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800101e:	b580      	push	{r7, lr}
 8001020:	b086      	sub	sp, #24
 8001022:	af00      	add	r7, sp, #0
 8001024:	4603      	mov	r3, r0
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
 800102a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001030:	f7ff ff42 	bl	8000eb8 <__NVIC_GetPriorityGrouping>
 8001034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	68b9      	ldr	r1, [r7, #8]
 800103a:	6978      	ldr	r0, [r7, #20]
 800103c:	f7ff ff90 	bl	8000f60 <NVIC_EncodePriority>
 8001040:	4602      	mov	r2, r0
 8001042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001046:	4611      	mov	r1, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff5f 	bl	8000f0c <__NVIC_SetPriority>
}
 800104e:	bf00      	nop
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ff35 	bl	8000ed4 <__NVIC_EnableIRQ>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffa2 	bl	8000fc4 <SysTick_Config>
 8001080:	4603      	mov	r3, r0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	b480      	push	{r7}
 800108e:	b089      	sub	sp, #36	@ 0x24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800109e:	2300      	movs	r3, #0
 80010a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
 80010a6:	e16b      	b.n	8001380 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010a8:	2201      	movs	r2, #1
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	697a      	ldr	r2, [r7, #20]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	f040 815a 	bne.w	800137a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d005      	beq.n	80010de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d130      	bne.n	8001140 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	2203      	movs	r2, #3
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	43db      	mvns	r3, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4013      	ands	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	68da      	ldr	r2, [r3, #12]
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001114:	2201      	movs	r2, #1
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	091b      	lsrs	r3, r3, #4
 800112a:	f003 0201 	and.w	r2, r3, #1
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0303 	and.w	r3, r3, #3
 8001148:	2b03      	cmp	r3, #3
 800114a:	d017      	beq.n	800117c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	2203      	movs	r2, #3
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	689a      	ldr	r2, [r3, #8]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 0303 	and.w	r3, r3, #3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d123      	bne.n	80011d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	08da      	lsrs	r2, r3, #3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3208      	adds	r2, #8
 8001190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	220f      	movs	r2, #15
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	691a      	ldr	r2, [r3, #16]
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	08da      	lsrs	r2, r3, #3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3208      	adds	r2, #8
 80011ca:	69b9      	ldr	r1, [r7, #24]
 80011cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2203      	movs	r2, #3
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 0203 	and.w	r2, r3, #3
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800120c:	2b00      	cmp	r3, #0
 800120e:	f000 80b4 	beq.w	800137a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	4b5f      	ldr	r3, [pc, #380]	@ (8001394 <HAL_GPIO_Init+0x308>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121a:	4a5e      	ldr	r2, [pc, #376]	@ (8001394 <HAL_GPIO_Init+0x308>)
 800121c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001220:	6453      	str	r3, [r2, #68]	@ 0x44
 8001222:	4b5c      	ldr	r3, [pc, #368]	@ (8001394 <HAL_GPIO_Init+0x308>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800122e:	4a5a      	ldr	r2, [pc, #360]	@ (8001398 <HAL_GPIO_Init+0x30c>)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	3302      	adds	r3, #2
 8001236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	220f      	movs	r2, #15
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4013      	ands	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a51      	ldr	r2, [pc, #324]	@ (800139c <HAL_GPIO_Init+0x310>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d02b      	beq.n	80012b2 <HAL_GPIO_Init+0x226>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a50      	ldr	r2, [pc, #320]	@ (80013a0 <HAL_GPIO_Init+0x314>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d025      	beq.n	80012ae <HAL_GPIO_Init+0x222>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a4f      	ldr	r2, [pc, #316]	@ (80013a4 <HAL_GPIO_Init+0x318>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d01f      	beq.n	80012aa <HAL_GPIO_Init+0x21e>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a4e      	ldr	r2, [pc, #312]	@ (80013a8 <HAL_GPIO_Init+0x31c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d019      	beq.n	80012a6 <HAL_GPIO_Init+0x21a>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a4d      	ldr	r2, [pc, #308]	@ (80013ac <HAL_GPIO_Init+0x320>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d013      	beq.n	80012a2 <HAL_GPIO_Init+0x216>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a4c      	ldr	r2, [pc, #304]	@ (80013b0 <HAL_GPIO_Init+0x324>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d00d      	beq.n	800129e <HAL_GPIO_Init+0x212>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a4b      	ldr	r2, [pc, #300]	@ (80013b4 <HAL_GPIO_Init+0x328>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d007      	beq.n	800129a <HAL_GPIO_Init+0x20e>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4a      	ldr	r2, [pc, #296]	@ (80013b8 <HAL_GPIO_Init+0x32c>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d101      	bne.n	8001296 <HAL_GPIO_Init+0x20a>
 8001292:	2307      	movs	r3, #7
 8001294:	e00e      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 8001296:	2308      	movs	r3, #8
 8001298:	e00c      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 800129a:	2306      	movs	r3, #6
 800129c:	e00a      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 800129e:	2305      	movs	r3, #5
 80012a0:	e008      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 80012a2:	2304      	movs	r3, #4
 80012a4:	e006      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 80012a6:	2303      	movs	r3, #3
 80012a8:	e004      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 80012aa:	2302      	movs	r3, #2
 80012ac:	e002      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <HAL_GPIO_Init+0x228>
 80012b2:	2300      	movs	r3, #0
 80012b4:	69fa      	ldr	r2, [r7, #28]
 80012b6:	f002 0203 	and.w	r2, r2, #3
 80012ba:	0092      	lsls	r2, r2, #2
 80012bc:	4093      	lsls	r3, r2
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012c4:	4934      	ldr	r1, [pc, #208]	@ (8001398 <HAL_GPIO_Init+0x30c>)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	089b      	lsrs	r3, r3, #2
 80012ca:	3302      	adds	r3, #2
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012d2:	4b3a      	ldr	r3, [pc, #232]	@ (80013bc <HAL_GPIO_Init+0x330>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012f6:	4a31      	ldr	r2, [pc, #196]	@ (80013bc <HAL_GPIO_Init+0x330>)
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012fc:	4b2f      	ldr	r3, [pc, #188]	@ (80013bc <HAL_GPIO_Init+0x330>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d003      	beq.n	8001320 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001320:	4a26      	ldr	r2, [pc, #152]	@ (80013bc <HAL_GPIO_Init+0x330>)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001326:	4b25      	ldr	r3, [pc, #148]	@ (80013bc <HAL_GPIO_Init+0x330>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	43db      	mvns	r3, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800134a:	4a1c      	ldr	r2, [pc, #112]	@ (80013bc <HAL_GPIO_Init+0x330>)
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001350:	4b1a      	ldr	r3, [pc, #104]	@ (80013bc <HAL_GPIO_Init+0x330>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d003      	beq.n	8001374 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001374:	4a11      	ldr	r2, [pc, #68]	@ (80013bc <HAL_GPIO_Init+0x330>)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3301      	adds	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	2b0f      	cmp	r3, #15
 8001384:	f67f ae90 	bls.w	80010a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr
 8001394:	40023800 	.word	0x40023800
 8001398:	40013800 	.word	0x40013800
 800139c:	40020000 	.word	0x40020000
 80013a0:	40020400 	.word	0x40020400
 80013a4:	40020800 	.word	0x40020800
 80013a8:	40020c00 	.word	0x40020c00
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40021400 	.word	0x40021400
 80013b4:	40021800 	.word	0x40021800
 80013b8:	40021c00 	.word	0x40021c00
 80013bc:	40013c00 	.word	0x40013c00

080013c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]
 80013cc:	4613      	mov	r3, r2
 80013ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013d0:	787b      	ldrb	r3, [r7, #1]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013d6:	887a      	ldrh	r2, [r7, #2]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013dc:	e003      	b.n	80013e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	041a      	lsls	r2, r3, #16
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	619a      	str	r2, [r3, #24]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr

080013f0 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af02      	add	r7, sp, #8
 80013f6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d101      	bne.n	8001402 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e059      	b.n	80014b6 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d106      	bne.n	8001422 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f006 ff55 	bl	80082cc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2203      	movs	r2, #3
 8001426:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001430:	d102      	bne.n	8001438 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f003 fd88 	bl	8004f52 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7c1a      	ldrb	r2, [r3, #16]
 800144a:	f88d 2000 	strb.w	r2, [sp]
 800144e:	3304      	adds	r3, #4
 8001450:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001452:	f003 fd0a 	bl	8004e6a <USB_CoreInit>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2202      	movs	r2, #2
 8001460:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e026      	b.n	80014b6 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2101      	movs	r1, #1
 800146e:	4618      	mov	r0, r3
 8001470:	f003 fd7f 	bl	8004f72 <USB_SetCurrentMode>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d005      	beq.n	8001486 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e017      	b.n	80014b6 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6818      	ldr	r0, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	7c1a      	ldrb	r2, [r3, #16]
 800148e:	f88d 2000 	strb.w	r2, [sp]
 8001492:	3304      	adds	r3, #4
 8001494:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001496:	f003 ff21 	bl	80052dc <USB_HostInit>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d005      	beq.n	80014ac <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2202      	movs	r2, #2
 80014a4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e004      	b.n	80014b6 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2201      	movs	r2, #1
 80014b0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80014be:	b590      	push	{r4, r7, lr}
 80014c0:	b08b      	sub	sp, #44	@ 0x2c
 80014c2:	af04      	add	r7, sp, #16
 80014c4:	6078      	str	r0, [r7, #4]
 80014c6:	4608      	mov	r0, r1
 80014c8:	4611      	mov	r1, r2
 80014ca:	461a      	mov	r2, r3
 80014cc:	4603      	mov	r3, r0
 80014ce:	70fb      	strb	r3, [r7, #3]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70bb      	strb	r3, [r7, #2]
 80014d4:	4613      	mov	r3, r2
 80014d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80014d8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80014da:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d101      	bne.n	80014ea <HAL_HCD_HC_Init+0x2c>
 80014e6:	2302      	movs	r3, #2
 80014e8:	e09d      	b.n	8001626 <HAL_HCD_HC_Init+0x168>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80014f2:	78fa      	ldrb	r2, [r7, #3]
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	4613      	mov	r3, r2
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	1a9b      	subs	r3, r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	440b      	add	r3, r1
 8001500:	3319      	adds	r3, #25
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001506:	78fa      	ldrb	r2, [r7, #3]
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	440b      	add	r3, r1
 8001514:	3314      	adds	r3, #20
 8001516:	787a      	ldrb	r2, [r7, #1]
 8001518:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800151a:	78fa      	ldrb	r2, [r7, #3]
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	4613      	mov	r3, r2
 8001520:	011b      	lsls	r3, r3, #4
 8001522:	1a9b      	subs	r3, r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	440b      	add	r3, r1
 8001528:	3315      	adds	r3, #21
 800152a:	78fa      	ldrb	r2, [r7, #3]
 800152c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800152e:	78fa      	ldrb	r2, [r7, #3]
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	011b      	lsls	r3, r3, #4
 8001536:	1a9b      	subs	r3, r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	3326      	adds	r3, #38	@ 0x26
 800153e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001542:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001544:	78fa      	ldrb	r2, [r7, #3]
 8001546:	78bb      	ldrb	r3, [r7, #2]
 8001548:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800154c:	b2d8      	uxtb	r0, r3
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4613      	mov	r3, r2
 8001552:	011b      	lsls	r3, r3, #4
 8001554:	1a9b      	subs	r3, r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	3316      	adds	r3, #22
 800155c:	4602      	mov	r2, r0
 800155e:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001560:	78fb      	ldrb	r3, [r7, #3]
 8001562:	4619      	mov	r1, r3
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f000 fba3 	bl	8001cb0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800156a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800156e:	2b00      	cmp	r3, #0
 8001570:	da0a      	bge.n	8001588 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001572:	78fa      	ldrb	r2, [r7, #3]
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4613      	mov	r3, r2
 8001578:	011b      	lsls	r3, r3, #4
 800157a:	1a9b      	subs	r3, r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	3317      	adds	r3, #23
 8001582:	2201      	movs	r2, #1
 8001584:	701a      	strb	r2, [r3, #0]
 8001586:	e009      	b.n	800159c <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001588:	78fa      	ldrb	r2, [r7, #3]
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	011b      	lsls	r3, r3, #4
 8001590:	1a9b      	subs	r3, r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	3317      	adds	r3, #23
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f003 fffd 	bl	80055a0 <USB_GetHostSpeed>
 80015a6:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80015a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d10b      	bne.n	80015c8 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80015b0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d107      	bne.n	80015c8 <HAL_HCD_HC_Init+0x10a>
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d104      	bne.n	80015c8 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2bbc      	cmp	r3, #188	@ 0xbc
 80015c2:	d901      	bls.n	80015c8 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80015c4:	23bc      	movs	r3, #188	@ 0xbc
 80015c6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80015c8:	78fa      	ldrb	r2, [r7, #3]
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	1a9b      	subs	r3, r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	440b      	add	r3, r1
 80015d6:	3318      	adds	r3, #24
 80015d8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80015dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80015de:	78fa      	ldrb	r2, [r7, #3]
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	b298      	uxth	r0, r3
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	011b      	lsls	r3, r3, #4
 80015ea:	1a9b      	subs	r3, r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	440b      	add	r3, r1
 80015f0:	3328      	adds	r3, #40	@ 0x28
 80015f2:	4602      	mov	r2, r0
 80015f4:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6818      	ldr	r0, [r3, #0]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	787c      	ldrb	r4, [r7, #1]
 8001600:	78ba      	ldrb	r2, [r7, #2]
 8001602:	78f9      	ldrb	r1, [r7, #3]
 8001604:	9302      	str	r3, [sp, #8]
 8001606:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800160a:	9301      	str	r3, [sp, #4]
 800160c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	4623      	mov	r3, r4
 8001614:	f003 ffea 	bl	80055ec <USB_HC_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001624:	7bfb      	ldrb	r3, [r7, #15]
}
 8001626:	4618      	mov	r0, r3
 8001628:	371c      	adds	r7, #28
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
	...

08001630 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	4608      	mov	r0, r1
 800163a:	4611      	mov	r1, r2
 800163c:	461a      	mov	r2, r3
 800163e:	4603      	mov	r3, r0
 8001640:	70fb      	strb	r3, [r7, #3]
 8001642:	460b      	mov	r3, r1
 8001644:	70bb      	strb	r3, [r7, #2]
 8001646:	4613      	mov	r3, r2
 8001648:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800164a:	78fa      	ldrb	r2, [r7, #3]
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	4613      	mov	r3, r2
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	1a9b      	subs	r3, r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	440b      	add	r3, r1
 8001658:	3317      	adds	r3, #23
 800165a:	78ba      	ldrb	r2, [r7, #2]
 800165c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800165e:	78fa      	ldrb	r2, [r7, #3]
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	1a9b      	subs	r3, r3, r2
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	440b      	add	r3, r1
 800166c:	3326      	adds	r3, #38	@ 0x26
 800166e:	787a      	ldrb	r2, [r7, #1]
 8001670:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001672:	7c3b      	ldrb	r3, [r7, #16]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d114      	bne.n	80016a2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001678:	78fa      	ldrb	r2, [r7, #3]
 800167a:	6879      	ldr	r1, [r7, #4]
 800167c:	4613      	mov	r3, r2
 800167e:	011b      	lsls	r3, r3, #4
 8001680:	1a9b      	subs	r3, r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	440b      	add	r3, r1
 8001686:	332a      	adds	r3, #42	@ 0x2a
 8001688:	2203      	movs	r2, #3
 800168a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800168c:	78fa      	ldrb	r2, [r7, #3]
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4613      	mov	r3, r2
 8001692:	011b      	lsls	r3, r3, #4
 8001694:	1a9b      	subs	r3, r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	3319      	adds	r3, #25
 800169c:	7f3a      	ldrb	r2, [r7, #28]
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	e009      	b.n	80016b6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016a2:	78fa      	ldrb	r2, [r7, #3]
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	4613      	mov	r3, r2
 80016a8:	011b      	lsls	r3, r3, #4
 80016aa:	1a9b      	subs	r3, r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	440b      	add	r3, r1
 80016b0:	332a      	adds	r3, #42	@ 0x2a
 80016b2:	2202      	movs	r2, #2
 80016b4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80016b6:	787b      	ldrb	r3, [r7, #1]
 80016b8:	2b03      	cmp	r3, #3
 80016ba:	f200 8102 	bhi.w	80018c2 <HAL_HCD_HC_SubmitRequest+0x292>
 80016be:	a201      	add	r2, pc, #4	@ (adr r2, 80016c4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80016c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c4:	080016d5 	.word	0x080016d5
 80016c8:	080018ad 	.word	0x080018ad
 80016cc:	08001799 	.word	0x08001799
 80016d0:	08001823 	.word	0x08001823
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80016d4:	7c3b      	ldrb	r3, [r7, #16]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	f040 80f5 	bne.w	80018c6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80016dc:	78bb      	ldrb	r3, [r7, #2]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d12d      	bne.n	800173e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80016e2:	8b3b      	ldrh	r3, [r7, #24]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d109      	bne.n	80016fc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80016e8:	78fa      	ldrb	r2, [r7, #3]
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	4613      	mov	r3, r2
 80016ee:	011b      	lsls	r3, r3, #4
 80016f0:	1a9b      	subs	r3, r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	333d      	adds	r3, #61	@ 0x3d
 80016f8:	2201      	movs	r2, #1
 80016fa:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80016fc:	78fa      	ldrb	r2, [r7, #3]
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	4613      	mov	r3, r2
 8001702:	011b      	lsls	r3, r3, #4
 8001704:	1a9b      	subs	r3, r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	440b      	add	r3, r1
 800170a:	333d      	adds	r3, #61	@ 0x3d
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10a      	bne.n	8001728 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001712:	78fa      	ldrb	r2, [r7, #3]
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	4613      	mov	r3, r2
 8001718:	011b      	lsls	r3, r3, #4
 800171a:	1a9b      	subs	r3, r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	440b      	add	r3, r1
 8001720:	332a      	adds	r3, #42	@ 0x2a
 8001722:	2200      	movs	r2, #0
 8001724:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001726:	e0ce      	b.n	80018c6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001728:	78fa      	ldrb	r2, [r7, #3]
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	4613      	mov	r3, r2
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	1a9b      	subs	r3, r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	332a      	adds	r3, #42	@ 0x2a
 8001738:	2202      	movs	r2, #2
 800173a:	701a      	strb	r2, [r3, #0]
      break;
 800173c:	e0c3      	b.n	80018c6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800173e:	78fa      	ldrb	r2, [r7, #3]
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	011b      	lsls	r3, r3, #4
 8001746:	1a9b      	subs	r3, r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	440b      	add	r3, r1
 800174c:	331a      	adds	r3, #26
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	f040 80b8 	bne.w	80018c6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001756:	78fa      	ldrb	r2, [r7, #3]
 8001758:	6879      	ldr	r1, [r7, #4]
 800175a:	4613      	mov	r3, r2
 800175c:	011b      	lsls	r3, r3, #4
 800175e:	1a9b      	subs	r3, r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	440b      	add	r3, r1
 8001764:	333c      	adds	r3, #60	@ 0x3c
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d10a      	bne.n	8001782 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800176c:	78fa      	ldrb	r2, [r7, #3]
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	4613      	mov	r3, r2
 8001772:	011b      	lsls	r3, r3, #4
 8001774:	1a9b      	subs	r3, r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	332a      	adds	r3, #42	@ 0x2a
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
      break;
 8001780:	e0a1      	b.n	80018c6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001782:	78fa      	ldrb	r2, [r7, #3]
 8001784:	6879      	ldr	r1, [r7, #4]
 8001786:	4613      	mov	r3, r2
 8001788:	011b      	lsls	r3, r3, #4
 800178a:	1a9b      	subs	r3, r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	440b      	add	r3, r1
 8001790:	332a      	adds	r3, #42	@ 0x2a
 8001792:	2202      	movs	r2, #2
 8001794:	701a      	strb	r2, [r3, #0]
      break;
 8001796:	e096      	b.n	80018c6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001798:	78bb      	ldrb	r3, [r7, #2]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d120      	bne.n	80017e0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800179e:	78fa      	ldrb	r2, [r7, #3]
 80017a0:	6879      	ldr	r1, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	1a9b      	subs	r3, r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	333d      	adds	r3, #61	@ 0x3d
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10a      	bne.n	80017ca <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017b4:	78fa      	ldrb	r2, [r7, #3]
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	011b      	lsls	r3, r3, #4
 80017bc:	1a9b      	subs	r3, r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	332a      	adds	r3, #42	@ 0x2a
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80017c8:	e07e      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ca:	78fa      	ldrb	r2, [r7, #3]
 80017cc:	6879      	ldr	r1, [r7, #4]
 80017ce:	4613      	mov	r3, r2
 80017d0:	011b      	lsls	r3, r3, #4
 80017d2:	1a9b      	subs	r3, r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	440b      	add	r3, r1
 80017d8:	332a      	adds	r3, #42	@ 0x2a
 80017da:	2202      	movs	r2, #2
 80017dc:	701a      	strb	r2, [r3, #0]
      break;
 80017de:	e073      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80017e0:	78fa      	ldrb	r2, [r7, #3]
 80017e2:	6879      	ldr	r1, [r7, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	1a9b      	subs	r3, r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	333c      	adds	r3, #60	@ 0x3c
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10a      	bne.n	800180c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017f6:	78fa      	ldrb	r2, [r7, #3]
 80017f8:	6879      	ldr	r1, [r7, #4]
 80017fa:	4613      	mov	r3, r2
 80017fc:	011b      	lsls	r3, r3, #4
 80017fe:	1a9b      	subs	r3, r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	332a      	adds	r3, #42	@ 0x2a
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
      break;
 800180a:	e05d      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800180c:	78fa      	ldrb	r2, [r7, #3]
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	011b      	lsls	r3, r3, #4
 8001814:	1a9b      	subs	r3, r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	332a      	adds	r3, #42	@ 0x2a
 800181c:	2202      	movs	r2, #2
 800181e:	701a      	strb	r2, [r3, #0]
      break;
 8001820:	e052      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001822:	78bb      	ldrb	r3, [r7, #2]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d120      	bne.n	800186a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001828:	78fa      	ldrb	r2, [r7, #3]
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	4613      	mov	r3, r2
 800182e:	011b      	lsls	r3, r3, #4
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	440b      	add	r3, r1
 8001836:	333d      	adds	r3, #61	@ 0x3d
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10a      	bne.n	8001854 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800183e:	78fa      	ldrb	r2, [r7, #3]
 8001840:	6879      	ldr	r1, [r7, #4]
 8001842:	4613      	mov	r3, r2
 8001844:	011b      	lsls	r3, r3, #4
 8001846:	1a9b      	subs	r3, r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	440b      	add	r3, r1
 800184c:	332a      	adds	r3, #42	@ 0x2a
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001852:	e039      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001854:	78fa      	ldrb	r2, [r7, #3]
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	4613      	mov	r3, r2
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	1a9b      	subs	r3, r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	332a      	adds	r3, #42	@ 0x2a
 8001864:	2202      	movs	r2, #2
 8001866:	701a      	strb	r2, [r3, #0]
      break;
 8001868:	e02e      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800186a:	78fa      	ldrb	r2, [r7, #3]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	1a9b      	subs	r3, r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	333c      	adds	r3, #60	@ 0x3c
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10a      	bne.n	8001896 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001880:	78fa      	ldrb	r2, [r7, #3]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	1a9b      	subs	r3, r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	440b      	add	r3, r1
 800188e:	332a      	adds	r3, #42	@ 0x2a
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
      break;
 8001894:	e018      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001896:	78fa      	ldrb	r2, [r7, #3]
 8001898:	6879      	ldr	r1, [r7, #4]
 800189a:	4613      	mov	r3, r2
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	1a9b      	subs	r3, r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	440b      	add	r3, r1
 80018a4:	332a      	adds	r3, #42	@ 0x2a
 80018a6:	2202      	movs	r2, #2
 80018a8:	701a      	strb	r2, [r3, #0]
      break;
 80018aa:	e00d      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018ac:	78fa      	ldrb	r2, [r7, #3]
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	4613      	mov	r3, r2
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	1a9b      	subs	r3, r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	440b      	add	r3, r1
 80018ba:	332a      	adds	r3, #42	@ 0x2a
 80018bc:	2200      	movs	r2, #0
 80018be:	701a      	strb	r2, [r3, #0]
      break;
 80018c0:	e002      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80018c2:	bf00      	nop
 80018c4:	e000      	b.n	80018c8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80018c6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80018c8:	78fa      	ldrb	r2, [r7, #3]
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	4613      	mov	r3, r2
 80018ce:	011b      	lsls	r3, r3, #4
 80018d0:	1a9b      	subs	r3, r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	332c      	adds	r3, #44	@ 0x2c
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80018dc:	78fa      	ldrb	r2, [r7, #3]
 80018de:	8b39      	ldrh	r1, [r7, #24]
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	4613      	mov	r3, r2
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	1a9b      	subs	r3, r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4403      	add	r3, r0
 80018ec:	3334      	adds	r3, #52	@ 0x34
 80018ee:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80018f0:	78fa      	ldrb	r2, [r7, #3]
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	4613      	mov	r3, r2
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	1a9b      	subs	r3, r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	440b      	add	r3, r1
 80018fe:	334c      	adds	r3, #76	@ 0x4c
 8001900:	2200      	movs	r2, #0
 8001902:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001904:	78fa      	ldrb	r2, [r7, #3]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4613      	mov	r3, r2
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	3338      	adds	r3, #56	@ 0x38
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001918:	78fa      	ldrb	r2, [r7, #3]
 800191a:	6879      	ldr	r1, [r7, #4]
 800191c:	4613      	mov	r3, r2
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	1a9b      	subs	r3, r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	440b      	add	r3, r1
 8001926:	3315      	adds	r3, #21
 8001928:	78fa      	ldrb	r2, [r7, #3]
 800192a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800192c:	78fa      	ldrb	r2, [r7, #3]
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	4613      	mov	r3, r2
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	1a9b      	subs	r3, r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	334d      	adds	r3, #77	@ 0x4d
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6818      	ldr	r0, [r3, #0]
 8001944:	78fa      	ldrb	r2, [r7, #3]
 8001946:	4613      	mov	r3, r2
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	1a9b      	subs	r3, r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	3310      	adds	r3, #16
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	1d19      	adds	r1, r3, #4
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	799b      	ldrb	r3, [r3, #6]
 800195a:	461a      	mov	r2, r3
 800195c:	f003 ff72 	bl	8005844 <USB_HC_StartXfer>
 8001960:	4603      	mov	r3, r0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop

0800196c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f003 fc65 	bl	8005252 <USB_GetMode>
 8001988:	4603      	mov	r3, r0
 800198a:	2b01      	cmp	r3, #1
 800198c:	f040 80fb 	bne.w	8001b86 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f003 fc2a 	bl	80051ee <USB_ReadInterrupts>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	f000 80f1 	beq.w	8001b84 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f003 fc21 	bl	80051ee <USB_ReadInterrupts>
 80019ac:	4603      	mov	r3, r0
 80019ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80019b6:	d104      	bne.n	80019c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80019c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f003 fc11 	bl	80051ee <USB_ReadInterrupts>
 80019cc:	4603      	mov	r3, r0
 80019ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80019d6:	d104      	bne.n	80019e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80019e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f003 fc01 	bl	80051ee <USB_ReadInterrupts>
 80019ec:	4603      	mov	r3, r0
 80019ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80019f6:	d104      	bne.n	8001a02 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a00:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f003 fbf1 	bl	80051ee <USB_ReadInterrupts>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d103      	bne.n	8001a1e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f003 fbe3 	bl	80051ee <USB_ReadInterrupts>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a32:	d120      	bne.n	8001a76 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001a3c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d113      	bne.n	8001a76 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001a4e:	2110      	movs	r1, #16
 8001a50:	6938      	ldr	r0, [r7, #16]
 8001a52:	f003 fada 	bl	800500a <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001a56:	6938      	ldr	r0, [r7, #16]
 8001a58:	f003 fb08 	bl	800506c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	7a5b      	ldrb	r3, [r3, #9]
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d105      	bne.n	8001a70 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2101      	movs	r1, #1
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 fcfa 	bl	8005464 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f006 fca9 	bl	80083c8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f003 fbb7 	bl	80051ee <USB_ReadInterrupts>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a8a:	d102      	bne.n	8001a92 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f001 fd4a 	bl	8003526 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f003 fba9 	bl	80051ee <USB_ReadInterrupts>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	f003 0308 	and.w	r3, r3, #8
 8001aa2:	2b08      	cmp	r3, #8
 8001aa4:	d106      	bne.n	8001ab4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f006 fc72 	bl	8008390 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2208      	movs	r2, #8
 8001ab2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f003 fb98 	bl	80051ee <USB_ReadInterrupts>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001ac8:	d139      	bne.n	8001b3e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f004 f932 	bl	8005d38 <USB_HC_ReadInterrupt>
 8001ad4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	e025      	b.n	8001b28 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	68ba      	ldr	r2, [r7, #8]
 8001ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d018      	beq.n	8001b22 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	015a      	lsls	r2, r3, #5
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4413      	add	r3, r2
 8001af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b06:	d106      	bne.n	8001b16 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 f902 	bl	8001d18 <HCD_HC_IN_IRQHandler>
 8001b14:	e005      	b.n	8001b22 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 ff64 	bl	80029ea <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3301      	adds	r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	795b      	ldrb	r3, [r3, #5]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d3d3      	bcc.n	8001adc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 fb53 	bl	80051ee <USB_ReadInterrupts>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	2b10      	cmp	r3, #16
 8001b50:	d101      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x1ea>
 8001b52:	2301      	movs	r3, #1
 8001b54:	e000      	b.n	8001b58 <HAL_HCD_IRQHandler+0x1ec>
 8001b56:	2300      	movs	r3, #0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d014      	beq.n	8001b86 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	699a      	ldr	r2, [r3, #24]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0210 	bic.w	r2, r2, #16
 8001b6a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f001 fbfb 	bl	8003368 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	699a      	ldr	r2, [r3, #24]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f042 0210 	orr.w	r2, r2, #16
 8001b80:	619a      	str	r2, [r3, #24]
 8001b82:	e000      	b.n	8001b86 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001b84:	bf00      	nop
    }
  }
}
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d101      	bne.n	8001ba2 <HAL_HCD_Start+0x16>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e013      	b.n	8001bca <HAL_HCD_Start+0x3e>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2101      	movs	r1, #1
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f003 fcbd 	bl	8005530 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f003 f9b9 	bl	8004f32 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d101      	bne.n	8001be8 <HAL_HCD_Stop+0x16>
 8001be4:	2302      	movs	r3, #2
 8001be6:	e00d      	b.n	8001c04 <HAL_HCD_Stop+0x32>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f004 fa09 	bl	800600c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f003 fc5f 	bl	80054dc <USB_ResetPort>
 8001c1e:	4603      	mov	r3, r0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001c34:	78fa      	ldrb	r2, [r7, #3]
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	1a9b      	subs	r3, r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	440b      	add	r3, r1
 8001c42:	334c      	adds	r3, #76	@ 0x4c
 8001c44:	781b      	ldrb	r3, [r3, #0]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr

08001c50 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001c5c:	78fa      	ldrb	r2, [r7, #3]
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	4613      	mov	r3, r2
 8001c62:	011b      	lsls	r3, r3, #4
 8001c64:	1a9b      	subs	r3, r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	440b      	add	r3, r1
 8001c6a:	3338      	adds	r3, #56	@ 0x38
 8001c6c:	681b      	ldr	r3, [r3, #0]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f003 fca1 	bl	80055cc <USB_GetCurrentFrame>
 8001c8a:	4603      	mov	r3, r0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f003 fc7d 	bl	80055a0 <USB_GetHostSpeed>
 8001ca6:	4603      	mov	r3, r0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001cbc:	78fa      	ldrb	r2, [r7, #3]
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	1a9b      	subs	r3, r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	440b      	add	r3, r1
 8001cca:	331a      	adds	r3, #26
 8001ccc:	2200      	movs	r2, #0
 8001cce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001cd0:	78fa      	ldrb	r2, [r7, #3]
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	011b      	lsls	r3, r3, #4
 8001cd8:	1a9b      	subs	r3, r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	440b      	add	r3, r1
 8001cde:	331b      	adds	r3, #27
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001ce4:	78fa      	ldrb	r2, [r7, #3]
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	1a9b      	subs	r3, r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3325      	adds	r3, #37	@ 0x25
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001cf8:	78fa      	ldrb	r2, [r7, #3]
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	1a9b      	subs	r3, r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	440b      	add	r3, r1
 8001d06:	3324      	adds	r3, #36	@ 0x24
 8001d08:	2200      	movs	r2, #0
 8001d0a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	78fa      	ldrb	r2, [r7, #3]
 8001d34:	4611      	mov	r1, r2
 8001d36:	4618      	mov	r0, r3
 8001d38:	f003 fa6b 	bl	8005212 <USB_ReadChInterrupts>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d11a      	bne.n	8001d7c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001d46:	78fb      	ldrb	r3, [r7, #3]
 8001d48:	015a      	lsls	r2, r3, #5
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d52:	461a      	mov	r2, r3
 8001d54:	2304      	movs	r3, #4
 8001d56:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001d58:	78fa      	ldrb	r2, [r7, #3]
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	1a9b      	subs	r3, r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	334d      	adds	r3, #77	@ 0x4d
 8001d68:	2207      	movs	r2, #7
 8001d6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	78fa      	ldrb	r2, [r7, #3]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f003 ffef 	bl	8005d58 <USB_HC_Halt>
 8001d7a:	e09e      	b.n	8001eba <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	78fa      	ldrb	r2, [r7, #3]
 8001d82:	4611      	mov	r1, r2
 8001d84:	4618      	mov	r0, r3
 8001d86:	f003 fa44 	bl	8005212 <USB_ReadChInterrupts>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d94:	d11b      	bne.n	8001dce <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001d96:	78fb      	ldrb	r3, [r7, #3]
 8001d98:	015a      	lsls	r2, r3, #5
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001da2:	461a      	mov	r2, r3
 8001da4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001da8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001daa:	78fa      	ldrb	r2, [r7, #3]
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	1a9b      	subs	r3, r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	440b      	add	r3, r1
 8001db8:	334d      	adds	r3, #77	@ 0x4d
 8001dba:	2208      	movs	r2, #8
 8001dbc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	78fa      	ldrb	r2, [r7, #3]
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 ffc6 	bl	8005d58 <USB_HC_Halt>
 8001dcc:	e075      	b.n	8001eba <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	78fa      	ldrb	r2, [r7, #3]
 8001dd4:	4611      	mov	r1, r2
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 fa1b 	bl	8005212 <USB_ReadChInterrupts>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	2b08      	cmp	r3, #8
 8001de4:	d11a      	bne.n	8001e1c <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001df2:	461a      	mov	r2, r3
 8001df4:	2308      	movs	r3, #8
 8001df6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001df8:	78fa      	ldrb	r2, [r7, #3]
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	1a9b      	subs	r3, r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	334d      	adds	r3, #77	@ 0x4d
 8001e08:	2206      	movs	r2, #6
 8001e0a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	78fa      	ldrb	r2, [r7, #3]
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f003 ff9f 	bl	8005d58 <USB_HC_Halt>
 8001e1a:	e04e      	b.n	8001eba <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	78fa      	ldrb	r2, [r7, #3]
 8001e22:	4611      	mov	r1, r2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f003 f9f4 	bl	8005212 <USB_ReadChInterrupts>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e34:	d11b      	bne.n	8001e6e <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	015a      	lsls	r2, r3, #5
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e42:	461a      	mov	r2, r3
 8001e44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e48:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001e4a:	78fa      	ldrb	r2, [r7, #3]
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	1a9b      	subs	r3, r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	334d      	adds	r3, #77	@ 0x4d
 8001e5a:	2209      	movs	r2, #9
 8001e5c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	78fa      	ldrb	r2, [r7, #3]
 8001e64:	4611      	mov	r1, r2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 ff76 	bl	8005d58 <USB_HC_Halt>
 8001e6c:	e025      	b.n	8001eba <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	78fa      	ldrb	r2, [r7, #3]
 8001e74:	4611      	mov	r1, r2
 8001e76:	4618      	mov	r0, r3
 8001e78:	f003 f9cb 	bl	8005212 <USB_ReadChInterrupts>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e82:	2b80      	cmp	r3, #128	@ 0x80
 8001e84:	d119      	bne.n	8001eba <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001e86:	78fb      	ldrb	r3, [r7, #3]
 8001e88:	015a      	lsls	r2, r3, #5
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e92:	461a      	mov	r2, r3
 8001e94:	2380      	movs	r3, #128	@ 0x80
 8001e96:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001e98:	78fa      	ldrb	r2, [r7, #3]
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	011b      	lsls	r3, r3, #4
 8001ea0:	1a9b      	subs	r3, r3, r2
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	440b      	add	r3, r1
 8001ea6:	334d      	adds	r3, #77	@ 0x4d
 8001ea8:	2207      	movs	r2, #7
 8001eaa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	78fa      	ldrb	r2, [r7, #3]
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f003 ff4f 	bl	8005d58 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	78fa      	ldrb	r2, [r7, #3]
 8001ec0:	4611      	mov	r1, r2
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f003 f9a5 	bl	8005212 <USB_ReadChInterrupts>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ece:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ed2:	d112      	bne.n	8001efa <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	78fa      	ldrb	r2, [r7, #3]
 8001eda:	4611      	mov	r1, r2
 8001edc:	4618      	mov	r0, r3
 8001ede:	f003 ff3b 	bl	8005d58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001ee2:	78fb      	ldrb	r3, [r7, #3]
 8001ee4:	015a      	lsls	r2, r3, #5
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	4413      	add	r3, r2
 8001eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001eee:	461a      	mov	r2, r3
 8001ef0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ef4:	6093      	str	r3, [r2, #8]
 8001ef6:	f000 bd75 	b.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	78fa      	ldrb	r2, [r7, #3]
 8001f00:	4611      	mov	r1, r2
 8001f02:	4618      	mov	r0, r3
 8001f04:	f003 f985 	bl	8005212 <USB_ReadChInterrupts>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	f040 8128 	bne.w	8002164 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	015a      	lsls	r2, r3, #5
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f20:	461a      	mov	r2, r3
 8001f22:	2320      	movs	r3, #32
 8001f24:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001f26:	78fa      	ldrb	r2, [r7, #3]
 8001f28:	6879      	ldr	r1, [r7, #4]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	011b      	lsls	r3, r3, #4
 8001f2e:	1a9b      	subs	r3, r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	440b      	add	r3, r1
 8001f34:	331b      	adds	r3, #27
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d119      	bne.n	8001f70 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001f3c:	78fa      	ldrb	r2, [r7, #3]
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	4613      	mov	r3, r2
 8001f42:	011b      	lsls	r3, r3, #4
 8001f44:	1a9b      	subs	r3, r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	440b      	add	r3, r1
 8001f4a:	331b      	adds	r3, #27
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	015a      	lsls	r2, r3, #5
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4413      	add	r3, r2
 8001f58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	78fa      	ldrb	r2, [r7, #3]
 8001f60:	0151      	lsls	r1, r2, #5
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	440a      	add	r2, r1
 8001f66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f6e:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	799b      	ldrb	r3, [r3, #6]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d01b      	beq.n	8001fb0 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f78:	78fa      	ldrb	r2, [r7, #3]
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	3330      	adds	r3, #48	@ 0x30
 8001f88:	6819      	ldr	r1, [r3, #0]
 8001f8a:	78fb      	ldrb	r3, [r7, #3]
 8001f8c:	015a      	lsls	r2, r3, #5
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	4413      	add	r3, r2
 8001f92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f9c:	78fa      	ldrb	r2, [r7, #3]
 8001f9e:	1ac9      	subs	r1, r1, r3
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	011b      	lsls	r3, r3, #4
 8001fa6:	1a9b      	subs	r3, r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4403      	add	r3, r0
 8001fac:	3338      	adds	r3, #56	@ 0x38
 8001fae:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001fb0:	78fa      	ldrb	r2, [r7, #3]
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	011b      	lsls	r3, r3, #4
 8001fb8:	1a9b      	subs	r3, r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	334d      	adds	r3, #77	@ 0x4d
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001fc4:	78fa      	ldrb	r2, [r7, #3]
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	011b      	lsls	r3, r3, #4
 8001fcc:	1a9b      	subs	r3, r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	3344      	adds	r3, #68	@ 0x44
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001fd8:	78fb      	ldrb	r3, [r7, #3]
 8001fda:	015a      	lsls	r2, r3, #5
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	4413      	add	r3, r2
 8001fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001fea:	78fa      	ldrb	r2, [r7, #3]
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	011b      	lsls	r3, r3, #4
 8001ff2:	1a9b      	subs	r3, r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	3326      	adds	r3, #38	@ 0x26
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d00a      	beq.n	8002016 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002000:	78fa      	ldrb	r2, [r7, #3]
 8002002:	6879      	ldr	r1, [r7, #4]
 8002004:	4613      	mov	r3, r2
 8002006:	011b      	lsls	r3, r3, #4
 8002008:	1a9b      	subs	r3, r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	440b      	add	r3, r1
 800200e:	3326      	adds	r3, #38	@ 0x26
 8002010:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002012:	2b02      	cmp	r3, #2
 8002014:	d110      	bne.n	8002038 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	78fa      	ldrb	r2, [r7, #3]
 800201c:	4611      	mov	r1, r2
 800201e:	4618      	mov	r0, r3
 8002020:	f003 fe9a 	bl	8005d58 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002024:	78fb      	ldrb	r3, [r7, #3]
 8002026:	015a      	lsls	r2, r3, #5
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	4413      	add	r3, r2
 800202c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002030:	461a      	mov	r2, r3
 8002032:	2310      	movs	r3, #16
 8002034:	6093      	str	r3, [r2, #8]
 8002036:	e03d      	b.n	80020b4 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	1a9b      	subs	r3, r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	3326      	adds	r3, #38	@ 0x26
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b03      	cmp	r3, #3
 800204c:	d00a      	beq.n	8002064 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800204e:	78fa      	ldrb	r2, [r7, #3]
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	1a9b      	subs	r3, r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	440b      	add	r3, r1
 800205c:	3326      	adds	r3, #38	@ 0x26
 800205e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002060:	2b01      	cmp	r3, #1
 8002062:	d127      	bne.n	80020b4 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	015a      	lsls	r2, r3, #5
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4413      	add	r3, r2
 800206c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	78fa      	ldrb	r2, [r7, #3]
 8002074:	0151      	lsls	r1, r2, #5
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	440a      	add	r2, r1
 800207a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800207e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002082:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002084:	78fa      	ldrb	r2, [r7, #3]
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	4613      	mov	r3, r2
 800208a:	011b      	lsls	r3, r3, #4
 800208c:	1a9b      	subs	r3, r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	440b      	add	r3, r1
 8002092:	334c      	adds	r3, #76	@ 0x4c
 8002094:	2201      	movs	r2, #1
 8002096:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	011b      	lsls	r3, r3, #4
 80020a0:	1a9b      	subs	r3, r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	334c      	adds	r3, #76	@ 0x4c
 80020a8:	781a      	ldrb	r2, [r3, #0]
 80020aa:	78fb      	ldrb	r3, [r7, #3]
 80020ac:	4619      	mov	r1, r3
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f006 f998 	bl	80083e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	799b      	ldrb	r3, [r3, #6]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d13b      	bne.n	8002134 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80020bc:	78fa      	ldrb	r2, [r7, #3]
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	011b      	lsls	r3, r3, #4
 80020c4:	1a9b      	subs	r3, r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	3338      	adds	r3, #56	@ 0x38
 80020cc:	6819      	ldr	r1, [r3, #0]
 80020ce:	78fa      	ldrb	r2, [r7, #3]
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	4613      	mov	r3, r2
 80020d4:	011b      	lsls	r3, r3, #4
 80020d6:	1a9b      	subs	r3, r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4403      	add	r3, r0
 80020dc:	3328      	adds	r3, #40	@ 0x28
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	440b      	add	r3, r1
 80020e2:	1e59      	subs	r1, r3, #1
 80020e4:	78fa      	ldrb	r2, [r7, #3]
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	4613      	mov	r3, r2
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	1a9b      	subs	r3, r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4403      	add	r3, r0
 80020f2:	3328      	adds	r3, #40	@ 0x28
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 8470 	beq.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002104:	78fa      	ldrb	r2, [r7, #3]
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	4613      	mov	r3, r2
 800210a:	011b      	lsls	r3, r3, #4
 800210c:	1a9b      	subs	r3, r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	333c      	adds	r3, #60	@ 0x3c
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	78fa      	ldrb	r2, [r7, #3]
 8002118:	f083 0301 	eor.w	r3, r3, #1
 800211c:	b2d8      	uxtb	r0, r3
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	4613      	mov	r3, r2
 8002122:	011b      	lsls	r3, r3, #4
 8002124:	1a9b      	subs	r3, r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	333c      	adds	r3, #60	@ 0x3c
 800212c:	4602      	mov	r2, r0
 800212e:	701a      	strb	r2, [r3, #0]
 8002130:	f000 bc58 	b.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002134:	78fa      	ldrb	r2, [r7, #3]
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	4613      	mov	r3, r2
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	1a9b      	subs	r3, r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	440b      	add	r3, r1
 8002142:	333c      	adds	r3, #60	@ 0x3c
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	78fa      	ldrb	r2, [r7, #3]
 8002148:	f083 0301 	eor.w	r3, r3, #1
 800214c:	b2d8      	uxtb	r0, r3
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	011b      	lsls	r3, r3, #4
 8002154:	1a9b      	subs	r3, r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	333c      	adds	r3, #60	@ 0x3c
 800215c:	4602      	mov	r2, r0
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	f000 bc40 	b.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	78fa      	ldrb	r2, [r7, #3]
 800216a:	4611      	mov	r1, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f003 f850 	bl	8005212 <USB_ReadChInterrupts>
 8002172:	4603      	mov	r3, r0
 8002174:	f003 0320 	and.w	r3, r3, #32
 8002178:	2b20      	cmp	r3, #32
 800217a:	d131      	bne.n	80021e0 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800217c:	78fb      	ldrb	r3, [r7, #3]
 800217e:	015a      	lsls	r2, r3, #5
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	4413      	add	r3, r2
 8002184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002188:	461a      	mov	r2, r3
 800218a:	2320      	movs	r3, #32
 800218c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	1a9b      	subs	r3, r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	331a      	adds	r3, #26
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	f040 841f 	bne.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80021a6:	78fa      	ldrb	r2, [r7, #3]
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	1a9b      	subs	r3, r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	331b      	adds	r3, #27
 80021b6:	2201      	movs	r2, #1
 80021b8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80021ba:	78fa      	ldrb	r2, [r7, #3]
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	4613      	mov	r3, r2
 80021c0:	011b      	lsls	r3, r3, #4
 80021c2:	1a9b      	subs	r3, r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	440b      	add	r3, r1
 80021c8:	334d      	adds	r3, #77	@ 0x4d
 80021ca:	2203      	movs	r2, #3
 80021cc:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	78fa      	ldrb	r2, [r7, #3]
 80021d4:	4611      	mov	r1, r2
 80021d6:	4618      	mov	r0, r3
 80021d8:	f003 fdbe 	bl	8005d58 <USB_HC_Halt>
 80021dc:	f000 bc02 	b.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	78fa      	ldrb	r2, [r7, #3]
 80021e6:	4611      	mov	r1, r2
 80021e8:	4618      	mov	r0, r3
 80021ea:	f003 f812 	bl	8005212 <USB_ReadChInterrupts>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	f040 8305 	bne.w	8002804 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80021fa:	78fb      	ldrb	r3, [r7, #3]
 80021fc:	015a      	lsls	r2, r3, #5
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	4413      	add	r3, r2
 8002202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002206:	461a      	mov	r2, r3
 8002208:	2302      	movs	r3, #2
 800220a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	334d      	adds	r3, #77	@ 0x4d
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d114      	bne.n	800224c <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002222:	78fa      	ldrb	r2, [r7, #3]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	1a9b      	subs	r3, r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	334d      	adds	r3, #77	@ 0x4d
 8002232:	2202      	movs	r2, #2
 8002234:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	1a9b      	subs	r3, r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	334c      	adds	r3, #76	@ 0x4c
 8002246:	2201      	movs	r2, #1
 8002248:	701a      	strb	r2, [r3, #0]
 800224a:	e2cc      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800224c:	78fa      	ldrb	r2, [r7, #3]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	440b      	add	r3, r1
 800225a:	334d      	adds	r3, #77	@ 0x4d
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b06      	cmp	r3, #6
 8002260:	d114      	bne.n	800228c <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002262:	78fa      	ldrb	r2, [r7, #3]
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	1a9b      	subs	r3, r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	440b      	add	r3, r1
 8002270:	334d      	adds	r3, #77	@ 0x4d
 8002272:	2202      	movs	r2, #2
 8002274:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	334c      	adds	r3, #76	@ 0x4c
 8002286:	2205      	movs	r2, #5
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e2ac      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800228c:	78fa      	ldrb	r2, [r7, #3]
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	4613      	mov	r3, r2
 8002292:	011b      	lsls	r3, r3, #4
 8002294:	1a9b      	subs	r3, r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	334d      	adds	r3, #77	@ 0x4d
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b07      	cmp	r3, #7
 80022a0:	d00b      	beq.n	80022ba <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80022a2:	78fa      	ldrb	r2, [r7, #3]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	1a9b      	subs	r3, r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	334d      	adds	r3, #77	@ 0x4d
 80022b2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80022b4:	2b09      	cmp	r3, #9
 80022b6:	f040 80a6 	bne.w	8002406 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022ba:	78fa      	ldrb	r2, [r7, #3]
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	1a9b      	subs	r3, r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	440b      	add	r3, r1
 80022c8:	334d      	adds	r3, #77	@ 0x4d
 80022ca:	2202      	movs	r2, #2
 80022cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80022ce:	78fa      	ldrb	r2, [r7, #3]
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	011b      	lsls	r3, r3, #4
 80022d6:	1a9b      	subs	r3, r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	440b      	add	r3, r1
 80022dc:	3344      	adds	r3, #68	@ 0x44
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	1c59      	adds	r1, r3, #1
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	011b      	lsls	r3, r3, #4
 80022e8:	1a9b      	subs	r3, r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4403      	add	r3, r0
 80022ee:	3344      	adds	r3, #68	@ 0x44
 80022f0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	3344      	adds	r3, #68	@ 0x44
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b02      	cmp	r3, #2
 8002306:	d943      	bls.n	8002390 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002308:	78fa      	ldrb	r2, [r7, #3]
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	4613      	mov	r3, r2
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	1a9b      	subs	r3, r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	3344      	adds	r3, #68	@ 0x44
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800231c:	78fa      	ldrb	r2, [r7, #3]
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	4613      	mov	r3, r2
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	1a9b      	subs	r3, r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	331a      	adds	r3, #26
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d123      	bne.n	800237a <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002332:	78fa      	ldrb	r2, [r7, #3]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	331b      	adds	r3, #27
 8002342:	2200      	movs	r2, #0
 8002344:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002346:	78fa      	ldrb	r2, [r7, #3]
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	011b      	lsls	r3, r3, #4
 800234e:	1a9b      	subs	r3, r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	440b      	add	r3, r1
 8002354:	331c      	adds	r3, #28
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800235a:	78fb      	ldrb	r3, [r7, #3]
 800235c:	015a      	lsls	r2, r3, #5
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4413      	add	r3, r2
 8002362:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	78fa      	ldrb	r2, [r7, #3]
 800236a:	0151      	lsls	r1, r2, #5
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	440a      	add	r2, r1
 8002370:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002374:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002378:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	334c      	adds	r3, #76	@ 0x4c
 800238a:	2204      	movs	r2, #4
 800238c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800238e:	e229      	b.n	80027e4 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	334c      	adds	r3, #76	@ 0x4c
 80023a0:	2202      	movs	r2, #2
 80023a2:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	3326      	adds	r3, #38	@ 0x26
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d00b      	beq.n	80023d2 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	3326      	adds	r3, #38	@ 0x26
 80023ca:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	f040 8209 	bne.w	80027e4 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	015a      	lsls	r2, r3, #5
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4413      	add	r3, r2
 80023da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80023e8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80023f0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80023f2:	78fb      	ldrb	r3, [r7, #3]
 80023f4:	015a      	lsls	r2, r3, #5
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	4413      	add	r3, r2
 80023fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023fe:	461a      	mov	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002404:	e1ee      	b.n	80027e4 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002406:	78fa      	ldrb	r2, [r7, #3]
 8002408:	6879      	ldr	r1, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	011b      	lsls	r3, r3, #4
 800240e:	1a9b      	subs	r3, r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	440b      	add	r3, r1
 8002414:	334d      	adds	r3, #77	@ 0x4d
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b05      	cmp	r3, #5
 800241a:	f040 80c8 	bne.w	80025ae <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800241e:	78fa      	ldrb	r2, [r7, #3]
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	1a9b      	subs	r3, r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	334d      	adds	r3, #77	@ 0x4d
 800242e:	2202      	movs	r2, #2
 8002430:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002432:	78fa      	ldrb	r2, [r7, #3]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	1a9b      	subs	r3, r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	331b      	adds	r3, #27
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b01      	cmp	r3, #1
 8002446:	f040 81ce 	bne.w	80027e6 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	011b      	lsls	r3, r3, #4
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	3326      	adds	r3, #38	@ 0x26
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b03      	cmp	r3, #3
 800245e:	d16b      	bne.n	8002538 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002460:	78fa      	ldrb	r2, [r7, #3]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	011b      	lsls	r3, r3, #4
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	3348      	adds	r3, #72	@ 0x48
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	1c59      	adds	r1, r3, #1
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	1a9b      	subs	r3, r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4403      	add	r3, r0
 8002480:	3348      	adds	r3, #72	@ 0x48
 8002482:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002484:	78fa      	ldrb	r2, [r7, #3]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	1a9b      	subs	r3, r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	3348      	adds	r3, #72	@ 0x48
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b02      	cmp	r3, #2
 8002498:	d943      	bls.n	8002522 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800249a:	78fa      	ldrb	r2, [r7, #3]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	011b      	lsls	r3, r3, #4
 80024a2:	1a9b      	subs	r3, r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	3348      	adds	r3, #72	@ 0x48
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80024ae:	78fa      	ldrb	r2, [r7, #3]
 80024b0:	6879      	ldr	r1, [r7, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	1a9b      	subs	r3, r3, r2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	440b      	add	r3, r1
 80024bc:	331b      	adds	r3, #27
 80024be:	2200      	movs	r2, #0
 80024c0:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	3344      	adds	r3, #68	@ 0x44
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d809      	bhi.n	80024ec <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	011b      	lsls	r3, r3, #4
 80024e0:	1a9b      	subs	r3, r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	331c      	adds	r3, #28
 80024e8:	2201      	movs	r2, #1
 80024ea:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024ec:	78fb      	ldrb	r3, [r7, #3]
 80024ee:	015a      	lsls	r2, r3, #5
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	4413      	add	r3, r2
 80024f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	78fa      	ldrb	r2, [r7, #3]
 80024fc:	0151      	lsls	r1, r2, #5
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	440a      	add	r2, r1
 8002502:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800250a:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800250c:	78fa      	ldrb	r2, [r7, #3]
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	4613      	mov	r3, r2
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	1a9b      	subs	r3, r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	334c      	adds	r3, #76	@ 0x4c
 800251c:	2204      	movs	r2, #4
 800251e:	701a      	strb	r2, [r3, #0]
 8002520:	e014      	b.n	800254c <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002522:	78fa      	ldrb	r2, [r7, #3]
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	334c      	adds	r3, #76	@ 0x4c
 8002532:	2202      	movs	r2, #2
 8002534:	701a      	strb	r2, [r3, #0]
 8002536:	e009      	b.n	800254c <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002538:	78fa      	ldrb	r2, [r7, #3]
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	1a9b      	subs	r3, r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	334c      	adds	r3, #76	@ 0x4c
 8002548:	2202      	movs	r2, #2
 800254a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800254c:	78fa      	ldrb	r2, [r7, #3]
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	4613      	mov	r3, r2
 8002552:	011b      	lsls	r3, r3, #4
 8002554:	1a9b      	subs	r3, r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	440b      	add	r3, r1
 800255a:	3326      	adds	r3, #38	@ 0x26
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00b      	beq.n	800257a <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002562:	78fa      	ldrb	r2, [r7, #3]
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	4613      	mov	r3, r2
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	1a9b      	subs	r3, r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	3326      	adds	r3, #38	@ 0x26
 8002572:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002574:	2b02      	cmp	r3, #2
 8002576:	f040 8136 	bne.w	80027e6 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800257a:	78fb      	ldrb	r3, [r7, #3]
 800257c:	015a      	lsls	r2, r3, #5
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4413      	add	r3, r2
 8002582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002590:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002598:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800259a:	78fb      	ldrb	r3, [r7, #3]
 800259c:	015a      	lsls	r2, r3, #5
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4413      	add	r3, r2
 80025a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025a6:	461a      	mov	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	e11b      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80025ae:	78fa      	ldrb	r2, [r7, #3]
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	4613      	mov	r3, r2
 80025b4:	011b      	lsls	r3, r3, #4
 80025b6:	1a9b      	subs	r3, r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	440b      	add	r3, r1
 80025bc:	334d      	adds	r3, #77	@ 0x4d
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	f040 8081 	bne.w	80026c8 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80025c6:	78fa      	ldrb	r2, [r7, #3]
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	440b      	add	r3, r1
 80025d4:	334d      	adds	r3, #77	@ 0x4d
 80025d6:	2202      	movs	r2, #2
 80025d8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80025da:	78fa      	ldrb	r2, [r7, #3]
 80025dc:	6879      	ldr	r1, [r7, #4]
 80025de:	4613      	mov	r3, r2
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	1a9b      	subs	r3, r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	440b      	add	r3, r1
 80025e8:	331b      	adds	r3, #27
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	f040 80fa 	bne.w	80027e6 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80025f2:	78fa      	ldrb	r2, [r7, #3]
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	1a9b      	subs	r3, r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	440b      	add	r3, r1
 8002600:	334c      	adds	r3, #76	@ 0x4c
 8002602:	2202      	movs	r2, #2
 8002604:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	015a      	lsls	r2, r3, #5
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	4413      	add	r3, r2
 800260e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	0151      	lsls	r1, r2, #5
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	440a      	add	r2, r1
 800261c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002624:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002626:	78fb      	ldrb	r3, [r7, #3]
 8002628:	015a      	lsls	r2, r3, #5
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4413      	add	r3, r2
 800262e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	0151      	lsls	r1, r2, #5
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	440a      	add	r2, r1
 800263c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002644:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002646:	78fb      	ldrb	r3, [r7, #3]
 8002648:	015a      	lsls	r2, r3, #5
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4413      	add	r3, r2
 800264e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	78fa      	ldrb	r2, [r7, #3]
 8002656:	0151      	lsls	r1, r2, #5
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	440a      	add	r2, r1
 800265c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002660:	f023 0320 	bic.w	r3, r3, #32
 8002664:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002666:	78fa      	ldrb	r2, [r7, #3]
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	1a9b      	subs	r3, r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	3326      	adds	r3, #38	@ 0x26
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00b      	beq.n	8002694 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	3326      	adds	r3, #38	@ 0x26
 800268c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800268e:	2b02      	cmp	r3, #2
 8002690:	f040 80a9 	bne.w	80027e6 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002694:	78fb      	ldrb	r3, [r7, #3]
 8002696:	015a      	lsls	r2, r3, #5
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	4413      	add	r3, r2
 800269c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026aa:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026b2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	015a      	lsls	r2, r3, #5
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	4413      	add	r3, r2
 80026bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026c0:	461a      	mov	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e08e      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80026c8:	78fa      	ldrb	r2, [r7, #3]
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	4613      	mov	r3, r2
 80026ce:	011b      	lsls	r3, r3, #4
 80026d0:	1a9b      	subs	r3, r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	440b      	add	r3, r1
 80026d6:	334d      	adds	r3, #77	@ 0x4d
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b04      	cmp	r3, #4
 80026dc:	d143      	bne.n	8002766 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026de:	78fa      	ldrb	r2, [r7, #3]
 80026e0:	6879      	ldr	r1, [r7, #4]
 80026e2:	4613      	mov	r3, r2
 80026e4:	011b      	lsls	r3, r3, #4
 80026e6:	1a9b      	subs	r3, r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	440b      	add	r3, r1
 80026ec:	334d      	adds	r3, #77	@ 0x4d
 80026ee:	2202      	movs	r2, #2
 80026f0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	1a9b      	subs	r3, r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	334c      	adds	r3, #76	@ 0x4c
 8002702:	2202      	movs	r2, #2
 8002704:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002706:	78fa      	ldrb	r2, [r7, #3]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	011b      	lsls	r3, r3, #4
 800270e:	1a9b      	subs	r3, r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	440b      	add	r3, r1
 8002714:	3326      	adds	r3, #38	@ 0x26
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00a      	beq.n	8002732 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	3326      	adds	r3, #38	@ 0x26
 800272c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800272e:	2b02      	cmp	r3, #2
 8002730:	d159      	bne.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002732:	78fb      	ldrb	r3, [r7, #3]
 8002734:	015a      	lsls	r2, r3, #5
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	4413      	add	r3, r2
 800273a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002748:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002750:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002752:	78fb      	ldrb	r3, [r7, #3]
 8002754:	015a      	lsls	r2, r3, #5
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4413      	add	r3, r2
 800275a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800275e:	461a      	mov	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6013      	str	r3, [r2, #0]
 8002764:	e03f      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002766:	78fa      	ldrb	r2, [r7, #3]
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	334d      	adds	r3, #77	@ 0x4d
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b08      	cmp	r3, #8
 800277a:	d126      	bne.n	80027ca <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	334d      	adds	r3, #77	@ 0x4d
 800278c:	2202      	movs	r2, #2
 800278e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	1a9b      	subs	r3, r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	3344      	adds	r3, #68	@ 0x44
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	1c59      	adds	r1, r3, #1
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4403      	add	r3, r0
 80027b0:	3344      	adds	r3, #68	@ 0x44
 80027b2:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80027b4:	78fa      	ldrb	r2, [r7, #3]
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	1a9b      	subs	r3, r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	334c      	adds	r3, #76	@ 0x4c
 80027c4:	2204      	movs	r2, #4
 80027c6:	701a      	strb	r2, [r3, #0]
 80027c8:	e00d      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80027ca:	78fa      	ldrb	r2, [r7, #3]
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	011b      	lsls	r3, r3, #4
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	334d      	adds	r3, #77	@ 0x4d
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	f000 8100 	beq.w	80029e2 <HCD_HC_IN_IRQHandler+0xcca>
 80027e2:	e000      	b.n	80027e6 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80027e4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80027e6:	78fa      	ldrb	r2, [r7, #3]
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	4613      	mov	r3, r2
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	1a9b      	subs	r3, r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	440b      	add	r3, r1
 80027f4:	334c      	adds	r3, #76	@ 0x4c
 80027f6:	781a      	ldrb	r2, [r3, #0]
 80027f8:	78fb      	ldrb	r3, [r7, #3]
 80027fa:	4619      	mov	r1, r3
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f005 fdf1 	bl	80083e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002802:	e0ef      	b.n	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	4611      	mov	r1, r2
 800280c:	4618      	mov	r0, r3
 800280e:	f002 fd00 	bl	8005212 <USB_ReadChInterrupts>
 8002812:	4603      	mov	r3, r0
 8002814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002818:	2b40      	cmp	r3, #64	@ 0x40
 800281a:	d12f      	bne.n	800287c <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800281c:	78fb      	ldrb	r3, [r7, #3]
 800281e:	015a      	lsls	r2, r3, #5
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4413      	add	r3, r2
 8002824:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002828:	461a      	mov	r2, r3
 800282a:	2340      	movs	r3, #64	@ 0x40
 800282c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	6879      	ldr	r1, [r7, #4]
 8002832:	4613      	mov	r3, r2
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	1a9b      	subs	r3, r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	440b      	add	r3, r1
 800283c:	334d      	adds	r3, #77	@ 0x4d
 800283e:	2205      	movs	r2, #5
 8002840:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	1a9b      	subs	r3, r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	440b      	add	r3, r1
 8002850:	331a      	adds	r3, #26
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d109      	bne.n	800286c <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002858:	78fa      	ldrb	r2, [r7, #3]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	1a9b      	subs	r3, r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	3344      	adds	r3, #68	@ 0x44
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	78fa      	ldrb	r2, [r7, #3]
 8002872:	4611      	mov	r1, r2
 8002874:	4618      	mov	r0, r3
 8002876:	f003 fa6f 	bl	8005d58 <USB_HC_Halt>
 800287a:	e0b3      	b.n	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	4611      	mov	r1, r2
 8002884:	4618      	mov	r0, r3
 8002886:	f002 fcc4 	bl	8005212 <USB_ReadChInterrupts>
 800288a:	4603      	mov	r3, r0
 800288c:	f003 0310 	and.w	r3, r3, #16
 8002890:	2b10      	cmp	r3, #16
 8002892:	f040 80a7 	bne.w	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002896:	78fa      	ldrb	r2, [r7, #3]
 8002898:	6879      	ldr	r1, [r7, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	011b      	lsls	r3, r3, #4
 800289e:	1a9b      	subs	r3, r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	440b      	add	r3, r1
 80028a4:	3326      	adds	r3, #38	@ 0x26
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d11b      	bne.n	80028e4 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80028ac:	78fa      	ldrb	r2, [r7, #3]
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	4613      	mov	r3, r2
 80028b2:	011b      	lsls	r3, r3, #4
 80028b4:	1a9b      	subs	r3, r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	440b      	add	r3, r1
 80028ba:	3344      	adds	r3, #68	@ 0x44
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80028c0:	78fa      	ldrb	r2, [r7, #3]
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	334d      	adds	r3, #77	@ 0x4d
 80028d0:	2204      	movs	r2, #4
 80028d2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	78fa      	ldrb	r2, [r7, #3]
 80028da:	4611      	mov	r1, r2
 80028dc:	4618      	mov	r0, r3
 80028de:	f003 fa3b 	bl	8005d58 <USB_HC_Halt>
 80028e2:	e03f      	b.n	8002964 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028e4:	78fa      	ldrb	r2, [r7, #3]
 80028e6:	6879      	ldr	r1, [r7, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	440b      	add	r3, r1
 80028f2:	3326      	adds	r3, #38	@ 0x26
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028fa:	78fa      	ldrb	r2, [r7, #3]
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	1a9b      	subs	r3, r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	440b      	add	r3, r1
 8002908:	3326      	adds	r3, #38	@ 0x26
 800290a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800290c:	2b02      	cmp	r3, #2
 800290e:	d129      	bne.n	8002964 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002910:	78fa      	ldrb	r2, [r7, #3]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	4613      	mov	r3, r2
 8002916:	011b      	lsls	r3, r3, #4
 8002918:	1a9b      	subs	r3, r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	3344      	adds	r3, #68	@ 0x44
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	799b      	ldrb	r3, [r3, #6]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00a      	beq.n	8002942 <HCD_HC_IN_IRQHandler+0xc2a>
 800292c:	78fa      	ldrb	r2, [r7, #3]
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	4613      	mov	r3, r2
 8002932:	011b      	lsls	r3, r3, #4
 8002934:	1a9b      	subs	r3, r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	331b      	adds	r3, #27
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d110      	bne.n	8002964 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002942:	78fa      	ldrb	r2, [r7, #3]
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	1a9b      	subs	r3, r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	334d      	adds	r3, #77	@ 0x4d
 8002952:	2204      	movs	r2, #4
 8002954:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	78fa      	ldrb	r2, [r7, #3]
 800295c:	4611      	mov	r1, r2
 800295e:	4618      	mov	r0, r3
 8002960:	f003 f9fa 	bl	8005d58 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002964:	78fa      	ldrb	r2, [r7, #3]
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	4613      	mov	r3, r2
 800296a:	011b      	lsls	r3, r3, #4
 800296c:	1a9b      	subs	r3, r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	440b      	add	r3, r1
 8002972:	331b      	adds	r3, #27
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d129      	bne.n	80029ce <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800297a:	78fa      	ldrb	r2, [r7, #3]
 800297c:	6879      	ldr	r1, [r7, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	011b      	lsls	r3, r3, #4
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	440b      	add	r3, r1
 8002988:	331b      	adds	r3, #27
 800298a:	2200      	movs	r2, #0
 800298c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800298e:	78fb      	ldrb	r3, [r7, #3]
 8002990:	015a      	lsls	r2, r3, #5
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	4413      	add	r3, r2
 8002996:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	78fa      	ldrb	r2, [r7, #3]
 800299e:	0151      	lsls	r1, r2, #5
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	440a      	add	r2, r1
 80029a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ac:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80029ae:	78fb      	ldrb	r3, [r7, #3]
 80029b0:	015a      	lsls	r2, r3, #5
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	4413      	add	r3, r2
 80029b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	78fa      	ldrb	r2, [r7, #3]
 80029be:	0151      	lsls	r1, r2, #5
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	440a      	add	r2, r1
 80029c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029c8:	f043 0320 	orr.w	r3, r3, #32
 80029cc:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80029ce:	78fb      	ldrb	r3, [r7, #3]
 80029d0:	015a      	lsls	r2, r3, #5
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4413      	add	r3, r2
 80029d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029da:	461a      	mov	r2, r3
 80029dc:	2310      	movs	r3, #16
 80029de:	6093      	str	r3, [r2, #8]
 80029e0:	e000      	b.n	80029e4 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80029e2:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
 80029f2:	460b      	mov	r3, r1
 80029f4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f002 fc02 	bl	8005212 <USB_ReadChInterrupts>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d11b      	bne.n	8002a50 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	015a      	lsls	r2, r3, #5
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4413      	add	r3, r2
 8002a20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a24:	461a      	mov	r2, r3
 8002a26:	2304      	movs	r3, #4
 8002a28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a2a:	78fa      	ldrb	r2, [r7, #3]
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	1a9b      	subs	r3, r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	334d      	adds	r3, #77	@ 0x4d
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	4611      	mov	r1, r2
 8002a46:	4618      	mov	r0, r3
 8002a48:	f003 f986 	bl	8005d58 <USB_HC_Halt>
 8002a4c:	f000 bc89 	b.w	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	4611      	mov	r1, r2
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f002 fbda 	bl	8005212 <USB_ReadChInterrupts>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	f040 8082 	bne.w	8002b6e <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	015a      	lsls	r2, r3, #5
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a76:	461a      	mov	r2, r3
 8002a78:	2320      	movs	r3, #32
 8002a7a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002a7c:	78fa      	ldrb	r2, [r7, #3]
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	1a9b      	subs	r3, r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	3319      	adds	r3, #25
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d124      	bne.n	8002adc <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002a92:	78fa      	ldrb	r2, [r7, #3]
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	4613      	mov	r3, r2
 8002a98:	011b      	lsls	r3, r3, #4
 8002a9a:	1a9b      	subs	r3, r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	440b      	add	r3, r1
 8002aa0:	3319      	adds	r3, #25
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	1a9b      	subs	r3, r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	334c      	adds	r3, #76	@ 0x4c
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002aba:	78fa      	ldrb	r2, [r7, #3]
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	011b      	lsls	r3, r3, #4
 8002ac2:	1a9b      	subs	r3, r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	334d      	adds	r3, #77	@ 0x4d
 8002aca:	2203      	movs	r2, #3
 8002acc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	78fa      	ldrb	r2, [r7, #3]
 8002ad4:	4611      	mov	r1, r2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f003 f93e 	bl	8005d58 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002adc:	78fa      	ldrb	r2, [r7, #3]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	011b      	lsls	r3, r3, #4
 8002ae4:	1a9b      	subs	r3, r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	331a      	adds	r3, #26
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	f040 8437 	bne.w	8003362 <HCD_HC_OUT_IRQHandler+0x978>
 8002af4:	78fa      	ldrb	r2, [r7, #3]
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	011b      	lsls	r3, r3, #4
 8002afc:	1a9b      	subs	r3, r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	331b      	adds	r3, #27
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f040 842b 	bne.w	8003362 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	1a9b      	subs	r3, r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	3326      	adds	r3, #38	@ 0x26
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d009      	beq.n	8002b36 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	331b      	adds	r3, #27
 8002b32:	2201      	movs	r2, #1
 8002b34:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	1a9b      	subs	r3, r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	440b      	add	r3, r1
 8002b44:	334d      	adds	r3, #77	@ 0x4d
 8002b46:	2203      	movs	r2, #3
 8002b48:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	4611      	mov	r1, r2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f003 f900 	bl	8005d58 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b58:	78fa      	ldrb	r2, [r7, #3]
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	011b      	lsls	r3, r3, #4
 8002b60:	1a9b      	subs	r3, r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	3344      	adds	r3, #68	@ 0x44
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	e3f9      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f002 fb4b 	bl	8005212 <USB_ReadChInterrupts>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b86:	d111      	bne.n	8002bac <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002b88:	78fb      	ldrb	r3, [r7, #3]
 8002b8a:	015a      	lsls	r2, r3, #5
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	4413      	add	r3, r2
 8002b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b94:	461a      	mov	r2, r3
 8002b96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b9a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	78fa      	ldrb	r2, [r7, #3]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f003 f8d7 	bl	8005d58 <USB_HC_Halt>
 8002baa:	e3da      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	4611      	mov	r1, r2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f002 fb2c 	bl	8005212 <USB_ReadChInterrupts>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d168      	bne.n	8002c96 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002bc4:	78fa      	ldrb	r2, [r7, #3]
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	011b      	lsls	r3, r3, #4
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	3344      	adds	r3, #68	@ 0x44
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	78fa      	ldrb	r2, [r7, #3]
 8002bde:	4611      	mov	r1, r2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f002 fb16 	bl	8005212 <USB_ReadChInterrupts>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bec:	2b40      	cmp	r3, #64	@ 0x40
 8002bee:	d112      	bne.n	8002c16 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	3319      	adds	r3, #25
 8002c00:	2201      	movs	r2, #1
 8002c02:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	015a      	lsls	r2, r3, #5
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c10:	461a      	mov	r2, r3
 8002c12:	2340      	movs	r3, #64	@ 0x40
 8002c14:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002c16:	78fa      	ldrb	r2, [r7, #3]
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	1a9b      	subs	r3, r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	331b      	adds	r3, #27
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d019      	beq.n	8002c60 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c2c:	78fa      	ldrb	r2, [r7, #3]
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	1a9b      	subs	r3, r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	331b      	adds	r3, #27
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c40:	78fb      	ldrb	r3, [r7, #3]
 8002c42:	015a      	lsls	r2, r3, #5
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	4413      	add	r3, r2
 8002c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	78fa      	ldrb	r2, [r7, #3]
 8002c50:	0151      	lsls	r1, r2, #5
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	440a      	add	r2, r1
 8002c56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c5e:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	2301      	movs	r3, #1
 8002c70:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	1a9b      	subs	r3, r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	440b      	add	r3, r1
 8002c80:	334d      	adds	r3, #77	@ 0x4d
 8002c82:	2201      	movs	r2, #1
 8002c84:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	78fa      	ldrb	r2, [r7, #3]
 8002c8c:	4611      	mov	r1, r2
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f003 f862 	bl	8005d58 <USB_HC_Halt>
 8002c94:	e365      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	78fa      	ldrb	r2, [r7, #3]
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f002 fab7 	bl	8005212 <USB_ReadChInterrupts>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002caa:	2b40      	cmp	r3, #64	@ 0x40
 8002cac:	d139      	bne.n	8002d22 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002cae:	78fa      	ldrb	r2, [r7, #3]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	334d      	adds	r3, #77	@ 0x4d
 8002cbe:	2205      	movs	r2, #5
 8002cc0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	1a9b      	subs	r3, r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	440b      	add	r3, r1
 8002cd0:	331a      	adds	r3, #26
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d109      	bne.n	8002cec <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002cd8:	78fa      	ldrb	r2, [r7, #3]
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	3319      	adds	r3, #25
 8002ce8:	2201      	movs	r2, #1
 8002cea:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002cec:	78fa      	ldrb	r2, [r7, #3]
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	011b      	lsls	r3, r3, #4
 8002cf4:	1a9b      	subs	r3, r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	3344      	adds	r3, #68	@ 0x44
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	4611      	mov	r1, r2
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f003 f825 	bl	8005d58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002d0e:	78fb      	ldrb	r3, [r7, #3]
 8002d10:	015a      	lsls	r2, r3, #5
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	4413      	add	r3, r2
 8002d16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	2340      	movs	r3, #64	@ 0x40
 8002d1e:	6093      	str	r3, [r2, #8]
 8002d20:	e31f      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	78fa      	ldrb	r2, [r7, #3]
 8002d28:	4611      	mov	r1, r2
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f002 fa71 	bl	8005212 <USB_ReadChInterrupts>
 8002d30:	4603      	mov	r3, r0
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	2b08      	cmp	r3, #8
 8002d38:	d11a      	bne.n	8002d70 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002d3a:	78fb      	ldrb	r3, [r7, #3]
 8002d3c:	015a      	lsls	r2, r3, #5
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	4413      	add	r3, r2
 8002d42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d46:	461a      	mov	r2, r3
 8002d48:	2308      	movs	r3, #8
 8002d4a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	334d      	adds	r3, #77	@ 0x4d
 8002d5c:	2206      	movs	r2, #6
 8002d5e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f002 fff5 	bl	8005d58 <USB_HC_Halt>
 8002d6e:	e2f8      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	4611      	mov	r1, r2
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f002 fa4a 	bl	8005212 <USB_ReadChInterrupts>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	2b10      	cmp	r3, #16
 8002d86:	d144      	bne.n	8002e12 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	3344      	adds	r3, #68	@ 0x44
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002d9c:	78fa      	ldrb	r2, [r7, #3]
 8002d9e:	6879      	ldr	r1, [r7, #4]
 8002da0:	4613      	mov	r3, r2
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	1a9b      	subs	r3, r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	334d      	adds	r3, #77	@ 0x4d
 8002dac:	2204      	movs	r2, #4
 8002dae:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002db0:	78fa      	ldrb	r2, [r7, #3]
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	4613      	mov	r3, r2
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	1a9b      	subs	r3, r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	3319      	adds	r3, #25
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d114      	bne.n	8002df0 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002dc6:	78fa      	ldrb	r2, [r7, #3]
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	011b      	lsls	r3, r3, #4
 8002dce:	1a9b      	subs	r3, r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	3318      	adds	r3, #24
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d109      	bne.n	8002df0 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	3319      	adds	r3, #25
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	4611      	mov	r1, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f002 ffad 	bl	8005d58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002dfe:	78fb      	ldrb	r3, [r7, #3]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	4413      	add	r3, r2
 8002e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	2310      	movs	r3, #16
 8002e0e:	6093      	str	r3, [r2, #8]
 8002e10:	e2a7      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f002 f9f9 	bl	8005212 <USB_ReadChInterrupts>
 8002e20:	4603      	mov	r3, r0
 8002e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e26:	2b80      	cmp	r3, #128	@ 0x80
 8002e28:	f040 8083 	bne.w	8002f32 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	799b      	ldrb	r3, [r3, #6]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d111      	bne.n	8002e58 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002e34:	78fa      	ldrb	r2, [r7, #3]
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	011b      	lsls	r3, r3, #4
 8002e3c:	1a9b      	subs	r3, r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	334d      	adds	r3, #77	@ 0x4d
 8002e44:	2207      	movs	r2, #7
 8002e46:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	4611      	mov	r1, r2
 8002e50:	4618      	mov	r0, r3
 8002e52:	f002 ff81 	bl	8005d58 <USB_HC_Halt>
 8002e56:	e062      	b.n	8002f1e <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	3344      	adds	r3, #68	@ 0x44
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	1c59      	adds	r1, r3, #1
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	011b      	lsls	r3, r3, #4
 8002e72:	1a9b      	subs	r3, r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4403      	add	r3, r0
 8002e78:	3344      	adds	r3, #68	@ 0x44
 8002e7a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	4613      	mov	r3, r2
 8002e82:	011b      	lsls	r3, r3, #4
 8002e84:	1a9b      	subs	r3, r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	3344      	adds	r3, #68	@ 0x44
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d922      	bls.n	8002ed8 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	4613      	mov	r3, r2
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	1a9b      	subs	r3, r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3344      	adds	r3, #68	@ 0x44
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ea6:	78fa      	ldrb	r2, [r7, #3]
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	1a9b      	subs	r3, r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	334c      	adds	r3, #76	@ 0x4c
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	440b      	add	r3, r1
 8002ec8:	334c      	adds	r3, #76	@ 0x4c
 8002eca:	781a      	ldrb	r2, [r3, #0]
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	4619      	mov	r1, r3
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f005 fa87 	bl	80083e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002ed6:	e022      	b.n	8002f1e <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ed8:	78fa      	ldrb	r2, [r7, #3]
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	1a9b      	subs	r3, r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	334c      	adds	r3, #76	@ 0x4c
 8002ee8:	2202      	movs	r2, #2
 8002eea:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	015a      	lsls	r2, r3, #5
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f02:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f0a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	015a      	lsls	r2, r3, #5
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	4413      	add	r3, r2
 8002f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f18:	461a      	mov	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002f1e:	78fb      	ldrb	r3, [r7, #3]
 8002f20:	015a      	lsls	r2, r3, #5
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	4413      	add	r3, r2
 8002f26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	2380      	movs	r3, #128	@ 0x80
 8002f2e:	6093      	str	r3, [r2, #8]
 8002f30:	e217      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	78fa      	ldrb	r2, [r7, #3]
 8002f38:	4611      	mov	r1, r2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f002 f969 	bl	8005212 <USB_ReadChInterrupts>
 8002f40:	4603      	mov	r3, r0
 8002f42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f4a:	d11b      	bne.n	8002f84 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002f4c:	78fa      	ldrb	r2, [r7, #3]
 8002f4e:	6879      	ldr	r1, [r7, #4]
 8002f50:	4613      	mov	r3, r2
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	1a9b      	subs	r3, r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	334d      	adds	r3, #77	@ 0x4d
 8002f5c:	2209      	movs	r2, #9
 8002f5e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	4611      	mov	r1, r2
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f002 fef5 	bl	8005d58 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002f6e:	78fb      	ldrb	r3, [r7, #3]
 8002f70:	015a      	lsls	r2, r3, #5
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	4413      	add	r3, r2
 8002f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f80:	6093      	str	r3, [r2, #8]
 8002f82:	e1ee      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	4611      	mov	r1, r2
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f002 f940 	bl	8005212 <USB_ReadChInterrupts>
 8002f92:	4603      	mov	r3, r0
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	f040 81df 	bne.w	800335c <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	015a      	lsls	r2, r3, #5
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002faa:	461a      	mov	r2, r3
 8002fac:	2302      	movs	r3, #2
 8002fae:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	1a9b      	subs	r3, r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	334d      	adds	r3, #77	@ 0x4d
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	f040 8093 	bne.w	80030ee <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fc8:	78fa      	ldrb	r2, [r7, #3]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	334d      	adds	r3, #77	@ 0x4d
 8002fd8:	2202      	movs	r2, #2
 8002fda:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	334c      	adds	r3, #76	@ 0x4c
 8002fec:	2201      	movs	r2, #1
 8002fee:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	3326      	adds	r3, #38	@ 0x26
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d00b      	beq.n	800301e <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003006:	78fa      	ldrb	r2, [r7, #3]
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	4613      	mov	r3, r2
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	3326      	adds	r3, #38	@ 0x26
 8003016:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003018:	2b03      	cmp	r3, #3
 800301a:	f040 8190 	bne.w	800333e <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	799b      	ldrb	r3, [r3, #6]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d115      	bne.n	8003052 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	333d      	adds	r3, #61	@ 0x3d
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	f083 0301 	eor.w	r3, r3, #1
 800303e:	b2d8      	uxtb	r0, r3
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	333d      	adds	r3, #61	@ 0x3d
 800304e:	4602      	mov	r2, r0
 8003050:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	799b      	ldrb	r3, [r3, #6]
 8003056:	2b01      	cmp	r3, #1
 8003058:	f040 8171 	bne.w	800333e <HCD_HC_OUT_IRQHandler+0x954>
 800305c:	78fa      	ldrb	r2, [r7, #3]
 800305e:	6879      	ldr	r1, [r7, #4]
 8003060:	4613      	mov	r3, r2
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	1a9b      	subs	r3, r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	440b      	add	r3, r1
 800306a:	3334      	adds	r3, #52	@ 0x34
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 8165 	beq.w	800333e <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003074:	78fa      	ldrb	r2, [r7, #3]
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	011b      	lsls	r3, r3, #4
 800307c:	1a9b      	subs	r3, r3, r2
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	440b      	add	r3, r1
 8003082:	3334      	adds	r3, #52	@ 0x34
 8003084:	6819      	ldr	r1, [r3, #0]
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4403      	add	r3, r0
 8003094:	3328      	adds	r3, #40	@ 0x28
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	440b      	add	r3, r1
 800309a:	1e59      	subs	r1, r3, #1
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4403      	add	r3, r0
 80030aa:	3328      	adds	r3, #40	@ 0x28
 80030ac:	881b      	ldrh	r3, [r3, #0]
 80030ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80030b2:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 813f 	beq.w	800333e <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80030c0:	78fa      	ldrb	r2, [r7, #3]
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	4613      	mov	r3, r2
 80030c6:	011b      	lsls	r3, r3, #4
 80030c8:	1a9b      	subs	r3, r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	440b      	add	r3, r1
 80030ce:	333d      	adds	r3, #61	@ 0x3d
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	f083 0301 	eor.w	r3, r3, #1
 80030d8:	b2d8      	uxtb	r0, r3
 80030da:	6879      	ldr	r1, [r7, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	1a9b      	subs	r3, r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	333d      	adds	r3, #61	@ 0x3d
 80030e8:	4602      	mov	r2, r0
 80030ea:	701a      	strb	r2, [r3, #0]
 80030ec:	e127      	b.n	800333e <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80030ee:	78fa      	ldrb	r2, [r7, #3]
 80030f0:	6879      	ldr	r1, [r7, #4]
 80030f2:	4613      	mov	r3, r2
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	1a9b      	subs	r3, r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	440b      	add	r3, r1
 80030fc:	334d      	adds	r3, #77	@ 0x4d
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	2b03      	cmp	r3, #3
 8003102:	d120      	bne.n	8003146 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003104:	78fa      	ldrb	r2, [r7, #3]
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	334d      	adds	r3, #77	@ 0x4d
 8003114:	2202      	movs	r2, #2
 8003116:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	1a9b      	subs	r3, r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	331b      	adds	r3, #27
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	f040 8107 	bne.w	800333e <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	334c      	adds	r3, #76	@ 0x4c
 8003140:	2202      	movs	r2, #2
 8003142:	701a      	strb	r2, [r3, #0]
 8003144:	e0fb      	b.n	800333e <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	334d      	adds	r3, #77	@ 0x4d
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	2b04      	cmp	r3, #4
 800315a:	d13a      	bne.n	80031d2 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	334d      	adds	r3, #77	@ 0x4d
 800316c:	2202      	movs	r2, #2
 800316e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	334c      	adds	r3, #76	@ 0x4c
 8003180:	2202      	movs	r2, #2
 8003182:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	331b      	adds	r3, #27
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b01      	cmp	r3, #1
 8003198:	f040 80d1 	bne.w	800333e <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800319c:	78fa      	ldrb	r2, [r7, #3]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	1a9b      	subs	r3, r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	331b      	adds	r3, #27
 80031ac:	2200      	movs	r2, #0
 80031ae:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031b0:	78fb      	ldrb	r3, [r7, #3]
 80031b2:	015a      	lsls	r2, r3, #5
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4413      	add	r3, r2
 80031b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	0151      	lsls	r1, r2, #5
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	440a      	add	r2, r1
 80031c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ce:	6053      	str	r3, [r2, #4]
 80031d0:	e0b5      	b.n	800333e <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	334d      	adds	r3, #77	@ 0x4d
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b05      	cmp	r3, #5
 80031e6:	d114      	bne.n	8003212 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	011b      	lsls	r3, r3, #4
 80031f0:	1a9b      	subs	r3, r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	334d      	adds	r3, #77	@ 0x4d
 80031f8:	2202      	movs	r2, #2
 80031fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80031fc:	78fa      	ldrb	r2, [r7, #3]
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	4613      	mov	r3, r2
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	1a9b      	subs	r3, r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	334c      	adds	r3, #76	@ 0x4c
 800320c:	2202      	movs	r2, #2
 800320e:	701a      	strb	r2, [r3, #0]
 8003210:	e095      	b.n	800333e <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003212:	78fa      	ldrb	r2, [r7, #3]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	1a9b      	subs	r3, r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	334d      	adds	r3, #77	@ 0x4d
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	2b06      	cmp	r3, #6
 8003226:	d114      	bne.n	8003252 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	6879      	ldr	r1, [r7, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	1a9b      	subs	r3, r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	334d      	adds	r3, #77	@ 0x4d
 8003238:	2202      	movs	r2, #2
 800323a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	1a9b      	subs	r3, r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	334c      	adds	r3, #76	@ 0x4c
 800324c:	2205      	movs	r2, #5
 800324e:	701a      	strb	r2, [r3, #0]
 8003250:	e075      	b.n	800333e <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003252:	78fa      	ldrb	r2, [r7, #3]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	334d      	adds	r3, #77	@ 0x4d
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2b07      	cmp	r3, #7
 8003266:	d00a      	beq.n	800327e <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003268:	78fa      	ldrb	r2, [r7, #3]
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	4613      	mov	r3, r2
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	1a9b      	subs	r3, r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	334d      	adds	r3, #77	@ 0x4d
 8003278:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800327a:	2b09      	cmp	r3, #9
 800327c:	d170      	bne.n	8003360 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800327e:	78fa      	ldrb	r2, [r7, #3]
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	334d      	adds	r3, #77	@ 0x4d
 800328e:	2202      	movs	r2, #2
 8003290:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	440b      	add	r3, r1
 80032a0:	3344      	adds	r3, #68	@ 0x44
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	1c59      	adds	r1, r3, #1
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4403      	add	r3, r0
 80032b2:	3344      	adds	r3, #68	@ 0x44
 80032b4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	3344      	adds	r3, #68	@ 0x44
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d914      	bls.n	80032f6 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80032cc:	78fa      	ldrb	r2, [r7, #3]
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	4613      	mov	r3, r2
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	1a9b      	subs	r3, r3, r2
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	440b      	add	r3, r1
 80032da:	3344      	adds	r3, #68	@ 0x44
 80032dc:	2200      	movs	r2, #0
 80032de:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	1a9b      	subs	r3, r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	334c      	adds	r3, #76	@ 0x4c
 80032f0:	2204      	movs	r2, #4
 80032f2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80032f4:	e022      	b.n	800333c <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	334c      	adds	r3, #76	@ 0x4c
 8003306:	2202      	movs	r2, #2
 8003308:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800330a:	78fb      	ldrb	r3, [r7, #3]
 800330c:	015a      	lsls	r2, r3, #5
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	4413      	add	r3, r2
 8003312:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003320:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003328:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800332a:	78fb      	ldrb	r3, [r7, #3]
 800332c:	015a      	lsls	r2, r3, #5
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	4413      	add	r3, r2
 8003332:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003336:	461a      	mov	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800333c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800333e:	78fa      	ldrb	r2, [r7, #3]
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	334c      	adds	r3, #76	@ 0x4c
 800334e:	781a      	ldrb	r2, [r3, #0]
 8003350:	78fb      	ldrb	r3, [r7, #3]
 8003352:	4619      	mov	r1, r3
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f005 f845 	bl	80083e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800335a:	e002      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800335c:	bf00      	nop
 800335e:	e000      	b.n	8003362 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003360:	bf00      	nop
  }
}
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08a      	sub	sp, #40	@ 0x28
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	0c5b      	lsrs	r3, r3, #17
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	091b      	lsrs	r3, r3, #4
 8003398:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800339c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d004      	beq.n	80033ae <HCD_RXQLVL_IRQHandler+0x46>
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	2b05      	cmp	r3, #5
 80033a8:	f000 80b6 	beq.w	8003518 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80033ac:	e0b7      	b.n	800351e <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 80b3 	beq.w	800351c <HCD_RXQLVL_IRQHandler+0x1b4>
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4613      	mov	r3, r2
 80033bc:	011b      	lsls	r3, r3, #4
 80033be:	1a9b      	subs	r3, r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	332c      	adds	r3, #44	@ 0x2c
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80a7 	beq.w	800351c <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	4613      	mov	r3, r2
 80033d4:	011b      	lsls	r3, r3, #4
 80033d6:	1a9b      	subs	r3, r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	3338      	adds	r3, #56	@ 0x38
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	18d1      	adds	r1, r2, r3
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	4613      	mov	r3, r2
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	1a9b      	subs	r3, r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4403      	add	r3, r0
 80033f2:	3334      	adds	r3, #52	@ 0x34
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4299      	cmp	r1, r3
 80033f8:	f200 8083 	bhi.w	8003502 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6818      	ldr	r0, [r3, #0]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	4613      	mov	r3, r2
 8003406:	011b      	lsls	r3, r3, #4
 8003408:	1a9b      	subs	r3, r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	332c      	adds	r3, #44	@ 0x2c
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	b292      	uxth	r2, r2
 8003416:	4619      	mov	r1, r3
 8003418:	f001 fe92 	bl	8005140 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4613      	mov	r3, r2
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	332c      	adds	r3, #44	@ 0x2c
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	18d1      	adds	r1, r2, r3
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4613      	mov	r3, r2
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	1a9b      	subs	r3, r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4403      	add	r3, r0
 8003440:	332c      	adds	r3, #44	@ 0x2c
 8003442:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4613      	mov	r3, r2
 800344a:	011b      	lsls	r3, r3, #4
 800344c:	1a9b      	subs	r3, r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	3338      	adds	r3, #56	@ 0x38
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	18d1      	adds	r1, r2, r3
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4613      	mov	r3, r2
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	1a9b      	subs	r3, r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4403      	add	r3, r0
 8003468:	3338      	adds	r3, #56	@ 0x38
 800346a:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	015a      	lsls	r2, r3, #5
 8003470:	6a3b      	ldr	r3, [r7, #32]
 8003472:	4413      	add	r3, r2
 8003474:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	0cdb      	lsrs	r3, r3, #19
 800347c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003480:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	3328      	adds	r3, #40	@ 0x28
 8003492:	881b      	ldrh	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4293      	cmp	r3, r2
 800349a:	d13f      	bne.n	800351c <HCD_RXQLVL_IRQHandler+0x1b4>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d03c      	beq.n	800351c <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	015a      	lsls	r2, r3, #5
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	4413      	add	r3, r2
 80034aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034b8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034c0:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	015a      	lsls	r2, r3, #5
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	4413      	add	r3, r2
 80034ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034ce:	461a      	mov	r2, r3
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4613      	mov	r3, r2
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	1a9b      	subs	r3, r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	333c      	adds	r3, #60	@ 0x3c
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	f083 0301 	eor.w	r3, r3, #1
 80034ea:	b2d8      	uxtb	r0, r3
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	333c      	adds	r3, #60	@ 0x3c
 80034fc:	4602      	mov	r2, r0
 80034fe:	701a      	strb	r2, [r3, #0]
      break;
 8003500:	e00c      	b.n	800351c <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	334c      	adds	r3, #76	@ 0x4c
 8003512:	2204      	movs	r2, #4
 8003514:	701a      	strb	r2, [r3, #0]
      break;
 8003516:	e001      	b.n	800351c <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003518:	bf00      	nop
 800351a:	e000      	b.n	800351e <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800351c:	bf00      	nop
  }
}
 800351e:	bf00      	nop
 8003520:	3728      	adds	r7, #40	@ 0x28
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b086      	sub	sp, #24
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003552:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b02      	cmp	r3, #2
 800355c:	d10b      	bne.n	8003576 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b01      	cmp	r3, #1
 8003566:	d102      	bne.n	800356e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f004 ff1f 	bl	80083ac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	f043 0302 	orr.w	r3, r3, #2
 8003574:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b08      	cmp	r3, #8
 800357e:	d132      	bne.n	80035e6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f043 0308 	orr.w	r3, r3, #8
 8003586:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	2b04      	cmp	r3, #4
 8003590:	d126      	bne.n	80035e0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	7a5b      	ldrb	r3, [r3, #9]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d113      	bne.n	80035c2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80035a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035a4:	d106      	bne.n	80035b4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2102      	movs	r1, #2
 80035ac:	4618      	mov	r0, r3
 80035ae:	f001 ff59 	bl	8005464 <USB_InitFSLSPClkSel>
 80035b2:	e011      	b.n	80035d8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2101      	movs	r1, #1
 80035ba:	4618      	mov	r0, r3
 80035bc:	f001 ff52 	bl	8005464 <USB_InitFSLSPClkSel>
 80035c0:	e00a      	b.n	80035d8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	79db      	ldrb	r3, [r3, #7]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d106      	bne.n	80035d8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80035d0:	461a      	mov	r2, r3
 80035d2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80035d6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f004 ff10 	bl	80083fe <HAL_HCD_PortEnabled_Callback>
 80035de:	e002      	b.n	80035e6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f004 ff1a 	bl	800841a <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f003 0320 	and.w	r3, r3, #32
 80035ec:	2b20      	cmp	r3, #32
 80035ee:	d103      	bne.n	80035f8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f043 0320 	orr.w	r3, r3, #32
 80035f6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80035fe:	461a      	mov	r2, r3
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	6013      	str	r3, [r2, #0]
}
 8003604:	bf00      	nop
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e12b      	b.n	8003876 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d106      	bne.n	8003638 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7fd f9de 	bl	80009f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2224      	movs	r2, #36	@ 0x24
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0201 	bic.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800365e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800366e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003670:	f001 fa1e 	bl	8004ab0 <HAL_RCC_GetPCLK1Freq>
 8003674:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4a81      	ldr	r2, [pc, #516]	@ (8003880 <HAL_I2C_Init+0x274>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d807      	bhi.n	8003690 <HAL_I2C_Init+0x84>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4a80      	ldr	r2, [pc, #512]	@ (8003884 <HAL_I2C_Init+0x278>)
 8003684:	4293      	cmp	r3, r2
 8003686:	bf94      	ite	ls
 8003688:	2301      	movls	r3, #1
 800368a:	2300      	movhi	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	e006      	b.n	800369e <HAL_I2C_Init+0x92>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4a7d      	ldr	r2, [pc, #500]	@ (8003888 <HAL_I2C_Init+0x27c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	bf94      	ite	ls
 8003698:	2301      	movls	r3, #1
 800369a:	2300      	movhi	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e0e7      	b.n	8003876 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4a78      	ldr	r2, [pc, #480]	@ (800388c <HAL_I2C_Init+0x280>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	0c9b      	lsrs	r3, r3, #18
 80036b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003880 <HAL_I2C_Init+0x274>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d802      	bhi.n	80036e0 <HAL_I2C_Init+0xd4>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	3301      	adds	r3, #1
 80036de:	e009      	b.n	80036f4 <HAL_I2C_Init+0xe8>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036e6:	fb02 f303 	mul.w	r3, r2, r3
 80036ea:	4a69      	ldr	r2, [pc, #420]	@ (8003890 <HAL_I2C_Init+0x284>)
 80036ec:	fba2 2303 	umull	r2, r3, r2, r3
 80036f0:	099b      	lsrs	r3, r3, #6
 80036f2:	3301      	adds	r3, #1
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	430b      	orrs	r3, r1
 80036fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003706:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	495c      	ldr	r1, [pc, #368]	@ (8003880 <HAL_I2C_Init+0x274>)
 8003710:	428b      	cmp	r3, r1
 8003712:	d819      	bhi.n	8003748 <HAL_I2C_Init+0x13c>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	1e59      	subs	r1, r3, #1
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003722:	1c59      	adds	r1, r3, #1
 8003724:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003728:	400b      	ands	r3, r1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <HAL_I2C_Init+0x138>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	1e59      	subs	r1, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	fbb1 f3f3 	udiv	r3, r1, r3
 800373c:	3301      	adds	r3, #1
 800373e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003742:	e051      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 8003744:	2304      	movs	r3, #4
 8003746:	e04f      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d111      	bne.n	8003774 <HAL_I2C_Init+0x168>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	1e58      	subs	r0, r3, #1
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	440b      	add	r3, r1
 800375e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf0c      	ite	eq
 800376c:	2301      	moveq	r3, #1
 800376e:	2300      	movne	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	e012      	b.n	800379a <HAL_I2C_Init+0x18e>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <HAL_I2C_Init+0x196>
 800379e:	2301      	movs	r3, #1
 80037a0:	e022      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10e      	bne.n	80037c8 <HAL_I2C_Init+0x1bc>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	1e58      	subs	r0, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6859      	ldr	r1, [r3, #4]
 80037b2:	460b      	mov	r3, r1
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	440b      	add	r3, r1
 80037b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80037bc:	3301      	adds	r3, #1
 80037be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037c6:	e00f      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	1e58      	subs	r0, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6859      	ldr	r1, [r3, #4]
 80037d0:	460b      	mov	r3, r1
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	0099      	lsls	r1, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	fbb0 f3f3 	udiv	r3, r0, r3
 80037de:	3301      	adds	r3, #1
 80037e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037e8:	6879      	ldr	r1, [r7, #4]
 80037ea:	6809      	ldr	r1, [r1, #0]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69da      	ldr	r2, [r3, #28]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003816:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6911      	ldr	r1, [r2, #16]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68d2      	ldr	r2, [r2, #12]
 8003822:	4311      	orrs	r1, r2
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	430b      	orrs	r3, r1
 800382a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2220      	movs	r2, #32
 8003862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	000186a0 	.word	0x000186a0
 8003884:	001e847f 	.word	0x001e847f
 8003888:	003d08ff 	.word	0x003d08ff
 800388c:	431bde83 	.word	0x431bde83
 8003890:	10624dd3 	.word	0x10624dd3

08003894 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e128      	b.n	8003af8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d109      	bne.n	80038c6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a90      	ldr	r2, [pc, #576]	@ (8003b00 <HAL_I2S_Init+0x26c>)
 80038be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f7fd f8df 	bl	8000a84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2202      	movs	r2, #2
 80038ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69db      	ldr	r3, [r3, #28]
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	6812      	ldr	r2, [r2, #0]
 80038d8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80038dc:	f023 030f 	bic.w	r3, r3, #15
 80038e0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2202      	movs	r2, #2
 80038e8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d060      	beq.n	80039b4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d102      	bne.n	8003900 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80038fa:	2310      	movs	r3, #16
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	e001      	b.n	8003904 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003900:	2320      	movs	r3, #32
 8003902:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	2b20      	cmp	r3, #32
 800390a:	d802      	bhi.n	8003912 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003912:	2001      	movs	r0, #1
 8003914:	f001 f9c2 	bl	8004c9c <HAL_RCCEx_GetPeriphCLKFreq>
 8003918:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003922:	d125      	bne.n	8003970 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d010      	beq.n	800394e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	fbb2 f2f3 	udiv	r2, r2, r3
 8003936:	4613      	mov	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	461a      	mov	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	fbb2 f3f3 	udiv	r3, r2, r3
 8003948:	3305      	adds	r3, #5
 800394a:	613b      	str	r3, [r7, #16]
 800394c:	e01f      	b.n	800398e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	fbb2 f2f3 	udiv	r2, r2, r3
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	461a      	mov	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	fbb2 f3f3 	udiv	r3, r2, r3
 800396a:	3305      	adds	r3, #5
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	e00e      	b.n	800398e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	fbb2 f2f3 	udiv	r2, r2, r3
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	461a      	mov	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	fbb2 f3f3 	udiv	r3, r2, r3
 800398a:	3305      	adds	r3, #5
 800398c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4a5c      	ldr	r2, [pc, #368]	@ (8003b04 <HAL_I2S_Init+0x270>)
 8003992:	fba2 2303 	umull	r2, r3, r2, r3
 8003996:	08db      	lsrs	r3, r3, #3
 8003998:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	021b      	lsls	r3, r3, #8
 80039b0:	61bb      	str	r3, [r7, #24]
 80039b2:	e003      	b.n	80039bc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80039b4:	2302      	movs	r3, #2
 80039b6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d902      	bls.n	80039c8 <HAL_I2S_Init+0x134>
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	2bff      	cmp	r3, #255	@ 0xff
 80039c6:	d907      	bls.n	80039d8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039cc:	f043 0210 	orr.w	r2, r3, #16
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e08f      	b.n	8003af8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691a      	ldr	r2, [r3, #16]
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	ea42 0103 	orr.w	r1, r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69fa      	ldr	r2, [r7, #28]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80039f6:	f023 030f 	bic.w	r3, r3, #15
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6851      	ldr	r1, [r2, #4]
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6892      	ldr	r2, [r2, #8]
 8003a02:	4311      	orrs	r1, r2
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	68d2      	ldr	r2, [r2, #12]
 8003a08:	4311      	orrs	r1, r2
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	6992      	ldr	r2, [r2, #24]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a1a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d161      	bne.n	8003ae8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a38      	ldr	r2, [pc, #224]	@ (8003b08 <HAL_I2S_Init+0x274>)
 8003a28:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a37      	ldr	r2, [pc, #220]	@ (8003b0c <HAL_I2S_Init+0x278>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d101      	bne.n	8003a38 <HAL_I2S_Init+0x1a4>
 8003a34:	4b36      	ldr	r3, [pc, #216]	@ (8003b10 <HAL_I2S_Init+0x27c>)
 8003a36:	e001      	b.n	8003a3c <HAL_I2S_Init+0x1a8>
 8003a38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	4932      	ldr	r1, [pc, #200]	@ (8003b0c <HAL_I2S_Init+0x278>)
 8003a44:	428a      	cmp	r2, r1
 8003a46:	d101      	bne.n	8003a4c <HAL_I2S_Init+0x1b8>
 8003a48:	4a31      	ldr	r2, [pc, #196]	@ (8003b10 <HAL_I2S_Init+0x27c>)
 8003a4a:	e001      	b.n	8003a50 <HAL_I2S_Init+0x1bc>
 8003a4c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a50:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a54:	f023 030f 	bic.w	r3, r3, #15
 8003a58:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a2b      	ldr	r2, [pc, #172]	@ (8003b0c <HAL_I2S_Init+0x278>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d101      	bne.n	8003a68 <HAL_I2S_Init+0x1d4>
 8003a64:	4b2a      	ldr	r3, [pc, #168]	@ (8003b10 <HAL_I2S_Init+0x27c>)
 8003a66:	e001      	b.n	8003a6c <HAL_I2S_Init+0x1d8>
 8003a68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a25      	ldr	r2, [pc, #148]	@ (8003b0c <HAL_I2S_Init+0x278>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d101      	bne.n	8003a7e <HAL_I2S_Init+0x1ea>
 8003a7a:	4b25      	ldr	r3, [pc, #148]	@ (8003b10 <HAL_I2S_Init+0x27c>)
 8003a7c:	e001      	b.n	8003a82 <HAL_I2S_Init+0x1ee>
 8003a7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a82:	69db      	ldr	r3, [r3, #28]
 8003a84:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a8e:	d003      	beq.n	8003a98 <HAL_I2S_Init+0x204>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d103      	bne.n	8003aa0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003a98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	e001      	b.n	8003aa4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	897b      	ldrh	r3, [r7, #10]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ad0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8003b0c <HAL_I2S_Init+0x278>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d101      	bne.n	8003ae0 <HAL_I2S_Init+0x24c>
 8003adc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b10 <HAL_I2S_Init+0x27c>)
 8003ade:	e001      	b.n	8003ae4 <HAL_I2S_Init+0x250>
 8003ae0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ae4:	897a      	ldrh	r2, [r7, #10]
 8003ae6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3720      	adds	r7, #32
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	08003c05 	.word	0x08003c05
 8003b04:	cccccccd 	.word	0xcccccccd
 8003b08:	08003d19 	.word	0x08003d19
 8003b0c:	40003800 	.word	0x40003800
 8003b10:	40003400 	.word	0x40003400

08003b14 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr

08003b4a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b082      	sub	sp, #8
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b56:	881a      	ldrh	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	1c9a      	adds	r2, r3, #2
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d10e      	bne.n	8003b9e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b8e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff ffbb 	bl	8003b14 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	68da      	ldr	r2, [r3, #12]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	b292      	uxth	r2, r2
 8003bba:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc0:	1c9a      	adds	r2, r3, #2
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10e      	bne.n	8003bfc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bec:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7ff ff95 	bl	8003b26 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b04      	cmp	r3, #4
 8003c1e:	d13a      	bne.n	8003c96 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d109      	bne.n	8003c3e <I2S_IRQHandler+0x3a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c34:	2b40      	cmp	r3, #64	@ 0x40
 8003c36:	d102      	bne.n	8003c3e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7ff ffb4 	bl	8003ba6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c44:	2b40      	cmp	r3, #64	@ 0x40
 8003c46:	d126      	bne.n	8003c96 <I2S_IRQHandler+0x92>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	d11f      	bne.n	8003c96 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c64:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003c66:	2300      	movs	r3, #0
 8003c68:	613b      	str	r3, [r7, #16]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	613b      	str	r3, [r7, #16]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c88:	f043 0202 	orr.w	r2, r3, #2
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff ff51 	bl	8003b38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b03      	cmp	r3, #3
 8003ca0:	d136      	bne.n	8003d10 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d109      	bne.n	8003cc0 <I2S_IRQHandler+0xbc>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb6:	2b80      	cmp	r3, #128	@ 0x80
 8003cb8:	d102      	bne.n	8003cc0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff ff45 	bl	8003b4a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f003 0308 	and.w	r3, r3, #8
 8003cc6:	2b08      	cmp	r3, #8
 8003cc8:	d122      	bne.n	8003d10 <I2S_IRQHandler+0x10c>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 0320 	and.w	r3, r3, #32
 8003cd4:	2b20      	cmp	r3, #32
 8003cd6:	d11b      	bne.n	8003d10 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ce6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ce8:	2300      	movs	r3, #0
 8003cea:	60fb      	str	r3, [r7, #12]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	60fb      	str	r3, [r7, #12]
 8003cf4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d02:	f043 0204 	orr.w	r2, r3, #4
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7ff ff14 	bl	8003b38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d10:	bf00      	nop
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a92      	ldr	r2, [pc, #584]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d101      	bne.n	8003d36 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003d32:	4b92      	ldr	r3, [pc, #584]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d34:	e001      	b.n	8003d3a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003d36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a8b      	ldr	r2, [pc, #556]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d101      	bne.n	8003d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003d50:	4b8a      	ldr	r3, [pc, #552]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d52:	e001      	b.n	8003d58 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003d54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d64:	d004      	beq.n	8003d70 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f040 8099 	bne.w	8003ea2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d107      	bne.n	8003d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f924 	bl	8003fd2 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d107      	bne.n	8003da4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f9c6 	bl	8004130 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003daa:	2b40      	cmp	r3, #64	@ 0x40
 8003dac:	d13a      	bne.n	8003e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f003 0320 	and.w	r3, r3, #32
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d035      	beq.n	8003e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a6e      	ldr	r2, [pc, #440]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d101      	bne.n	8003dc6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003dc2:	4b6e      	ldr	r3, [pc, #440]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003dc4:	e001      	b.n	8003dca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003dc6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4969      	ldr	r1, [pc, #420]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003dd2:	428b      	cmp	r3, r1
 8003dd4:	d101      	bne.n	8003dda <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003dd6:	4b69      	ldr	r3, [pc, #420]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003dd8:	e001      	b.n	8003dde <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003dda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dde:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003de2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003df2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e16:	f043 0202 	orr.w	r2, r3, #2
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff fe8a 	bl	8003b38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b08      	cmp	r3, #8
 8003e2c:	f040 80c3 	bne.w	8003fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f003 0320 	and.w	r3, r3, #32
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 80bd 	beq.w	8003fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e4a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a49      	ldr	r2, [pc, #292]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d101      	bne.n	8003e5a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003e56:	4b49      	ldr	r3, [pc, #292]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e58:	e001      	b.n	8003e5e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003e5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4944      	ldr	r1, [pc, #272]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e66:	428b      	cmp	r3, r1
 8003e68:	d101      	bne.n	8003e6e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003e6a:	4b44      	ldr	r3, [pc, #272]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e6c:	e001      	b.n	8003e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003e6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e76:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e78:	2300      	movs	r3, #0
 8003e7a:	60bb      	str	r3, [r7, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e92:	f043 0204 	orr.w	r2, r3, #4
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff fe4c 	bl	8003b38 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ea0:	e089      	b.n	8003fb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d107      	bne.n	8003ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d002      	beq.n	8003ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f8bc 	bl	8004034 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d107      	bne.n	8003ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 f8fb 	bl	80040cc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003edc:	2b40      	cmp	r3, #64	@ 0x40
 8003ede:	d12f      	bne.n	8003f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d02a      	beq.n	8003f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ef8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a1e      	ldr	r2, [pc, #120]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d101      	bne.n	8003f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003f04:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f06:	e001      	b.n	8003f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003f08:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4919      	ldr	r1, [pc, #100]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f14:	428b      	cmp	r3, r1
 8003f16:	d101      	bne.n	8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003f18:	4b18      	ldr	r3, [pc, #96]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f1a:	e001      	b.n	8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003f1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f20:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f24:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f32:	f043 0202 	orr.w	r2, r3, #2
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7ff fdfc 	bl	8003b38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	f003 0308 	and.w	r3, r3, #8
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d136      	bne.n	8003fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f003 0320 	and.w	r3, r3, #32
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d031      	beq.n	8003fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a07      	ldr	r2, [pc, #28]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d101      	bne.n	8003f62 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003f5e:	4b07      	ldr	r3, [pc, #28]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f60:	e001      	b.n	8003f66 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003f62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4902      	ldr	r1, [pc, #8]	@ (8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f6e:	428b      	cmp	r3, r1
 8003f70:	d106      	bne.n	8003f80 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003f72:	4b02      	ldr	r3, [pc, #8]	@ (8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f74:	e006      	b.n	8003f84 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003f76:	bf00      	nop
 8003f78:	40003800 	.word	0x40003800
 8003f7c:	40003400 	.word	0x40003400
 8003f80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f88:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f98:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa6:	f043 0204 	orr.w	r2, r3, #4
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7ff fdc2 	bl	8003b38 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fb4:	e000      	b.n	8003fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003fb6:	bf00      	nop
}
 8003fb8:	bf00      	nop
 8003fba:	3720      	adds	r7, #32
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc80      	pop	{r7}
 8003fd0:	4770      	bx	lr

08003fd2 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fde:	1c99      	adds	r1, r3, #2
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6251      	str	r1, [r2, #36]	@ 0x24
 8003fe4:	881a      	ldrh	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	2b00      	cmp	r3, #0
 8004002:	d113      	bne.n	800402c <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004012:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d106      	bne.n	800402c <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7ff ffca 	bl	8003fc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800402c:	bf00      	nop
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	1c99      	adds	r1, r3, #2
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	6251      	str	r1, [r2, #36]	@ 0x24
 8004046:	8819      	ldrh	r1, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1d      	ldr	r2, [pc, #116]	@ (80040c4 <I2SEx_TxISR_I2SExt+0x90>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d101      	bne.n	8004056 <I2SEx_TxISR_I2SExt+0x22>
 8004052:	4b1d      	ldr	r3, [pc, #116]	@ (80040c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004054:	e001      	b.n	800405a <I2SEx_TxISR_I2SExt+0x26>
 8004056:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800405a:	460a      	mov	r2, r1
 800405c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004062:	b29b      	uxth	r3, r3
 8004064:	3b01      	subs	r3, #1
 8004066:	b29a      	uxth	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d121      	bne.n	80040ba <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a12      	ldr	r2, [pc, #72]	@ (80040c4 <I2SEx_TxISR_I2SExt+0x90>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d101      	bne.n	8004084 <I2SEx_TxISR_I2SExt+0x50>
 8004080:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004082:	e001      	b.n	8004088 <I2SEx_TxISR_I2SExt+0x54>
 8004084:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	490d      	ldr	r1, [pc, #52]	@ (80040c4 <I2SEx_TxISR_I2SExt+0x90>)
 8004090:	428b      	cmp	r3, r1
 8004092:	d101      	bne.n	8004098 <I2SEx_TxISR_I2SExt+0x64>
 8004094:	4b0c      	ldr	r3, [pc, #48]	@ (80040c8 <I2SEx_TxISR_I2SExt+0x94>)
 8004096:	e001      	b.n	800409c <I2SEx_TxISR_I2SExt+0x68>
 8004098:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800409c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d106      	bne.n	80040ba <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff ff83 	bl	8003fc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040ba:	bf00      	nop
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40003800 	.word	0x40003800
 80040c8:	40003400 	.word	0x40003400

080040cc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68d8      	ldr	r0, [r3, #12]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040de:	1c99      	adds	r1, r3, #2
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80040e4:	b282      	uxth	r2, r0
 80040e6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	3b01      	subs	r3, #1
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d113      	bne.n	8004128 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800410e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7ff ff4c 	bl	8003fc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004128:	bf00      	nop
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a20      	ldr	r2, [pc, #128]	@ (80041c0 <I2SEx_RxISR_I2SExt+0x90>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d101      	bne.n	8004146 <I2SEx_RxISR_I2SExt+0x16>
 8004142:	4b20      	ldr	r3, [pc, #128]	@ (80041c4 <I2SEx_RxISR_I2SExt+0x94>)
 8004144:	e001      	b.n	800414a <I2SEx_RxISR_I2SExt+0x1a>
 8004146:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800414a:	68d8      	ldr	r0, [r3, #12]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004150:	1c99      	adds	r1, r3, #2
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004156:	b282      	uxth	r2, r0
 8004158:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800415e:	b29b      	uxth	r3, r3
 8004160:	3b01      	subs	r3, #1
 8004162:	b29a      	uxth	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800416c:	b29b      	uxth	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d121      	bne.n	80041b6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a12      	ldr	r2, [pc, #72]	@ (80041c0 <I2SEx_RxISR_I2SExt+0x90>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d101      	bne.n	8004180 <I2SEx_RxISR_I2SExt+0x50>
 800417c:	4b11      	ldr	r3, [pc, #68]	@ (80041c4 <I2SEx_RxISR_I2SExt+0x94>)
 800417e:	e001      	b.n	8004184 <I2SEx_RxISR_I2SExt+0x54>
 8004180:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004184:	685a      	ldr	r2, [r3, #4]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	490d      	ldr	r1, [pc, #52]	@ (80041c0 <I2SEx_RxISR_I2SExt+0x90>)
 800418c:	428b      	cmp	r3, r1
 800418e:	d101      	bne.n	8004194 <I2SEx_RxISR_I2SExt+0x64>
 8004190:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <I2SEx_RxISR_I2SExt+0x94>)
 8004192:	e001      	b.n	8004198 <I2SEx_RxISR_I2SExt+0x68>
 8004194:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004198:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800419c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d106      	bne.n	80041b6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7ff ff05 	bl	8003fc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041b6:	bf00      	nop
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	40003800 	.word	0x40003800
 80041c4:	40003400 	.word	0x40003400

080041c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e267      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d075      	beq.n	80042d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041e6:	4b88      	ldr	r3, [pc, #544]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d00c      	beq.n	800420c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041f2:	4b85      	ldr	r3, [pc, #532]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041fa:	2b08      	cmp	r3, #8
 80041fc:	d112      	bne.n	8004224 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041fe:	4b82      	ldr	r3, [pc, #520]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004206:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800420a:	d10b      	bne.n	8004224 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800420c:	4b7e      	ldr	r3, [pc, #504]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d05b      	beq.n	80042d0 <HAL_RCC_OscConfig+0x108>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d157      	bne.n	80042d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e242      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800422c:	d106      	bne.n	800423c <HAL_RCC_OscConfig+0x74>
 800422e:	4b76      	ldr	r3, [pc, #472]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a75      	ldr	r2, [pc, #468]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004238:	6013      	str	r3, [r2, #0]
 800423a:	e01d      	b.n	8004278 <HAL_RCC_OscConfig+0xb0>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004244:	d10c      	bne.n	8004260 <HAL_RCC_OscConfig+0x98>
 8004246:	4b70      	ldr	r3, [pc, #448]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a6f      	ldr	r2, [pc, #444]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800424c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	4b6d      	ldr	r3, [pc, #436]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a6c      	ldr	r2, [pc, #432]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	e00b      	b.n	8004278 <HAL_RCC_OscConfig+0xb0>
 8004260:	4b69      	ldr	r3, [pc, #420]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a68      	ldr	r2, [pc, #416]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004266:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	4b66      	ldr	r3, [pc, #408]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a65      	ldr	r2, [pc, #404]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004272:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d013      	beq.n	80042a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004280:	f7fc fdc8 	bl	8000e14 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004286:	e008      	b.n	800429a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004288:	f7fc fdc4 	bl	8000e14 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b64      	cmp	r3, #100	@ 0x64
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e207      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800429a:	4b5b      	ldr	r3, [pc, #364]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d0f0      	beq.n	8004288 <HAL_RCC_OscConfig+0xc0>
 80042a6:	e014      	b.n	80042d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a8:	f7fc fdb4 	bl	8000e14 <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042b0:	f7fc fdb0 	bl	8000e14 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b64      	cmp	r3, #100	@ 0x64
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e1f3      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042c2:	4b51      	ldr	r3, [pc, #324]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0xe8>
 80042ce:	e000      	b.n	80042d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d063      	beq.n	80043a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042de:	4b4a      	ldr	r3, [pc, #296]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 030c 	and.w	r3, r3, #12
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00b      	beq.n	8004302 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042ea:	4b47      	ldr	r3, [pc, #284]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d11c      	bne.n	8004330 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042f6:	4b44      	ldr	r3, [pc, #272]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d116      	bne.n	8004330 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004302:	4b41      	ldr	r3, [pc, #260]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d005      	beq.n	800431a <HAL_RCC_OscConfig+0x152>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d001      	beq.n	800431a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e1c7      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800431a:	4b3b      	ldr	r3, [pc, #236]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	4937      	ldr	r1, [pc, #220]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800432e:	e03a      	b.n	80043a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d020      	beq.n	800437a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004338:	4b34      	ldr	r3, [pc, #208]	@ (800440c <HAL_RCC_OscConfig+0x244>)
 800433a:	2201      	movs	r2, #1
 800433c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433e:	f7fc fd69 	bl	8000e14 <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004346:	f7fc fd65 	bl	8000e14 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e1a8      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004358:	4b2b      	ldr	r3, [pc, #172]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0f0      	beq.n	8004346 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004364:	4b28      	ldr	r3, [pc, #160]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	4925      	ldr	r1, [pc, #148]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 8004374:	4313      	orrs	r3, r2
 8004376:	600b      	str	r3, [r1, #0]
 8004378:	e015      	b.n	80043a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800437a:	4b24      	ldr	r3, [pc, #144]	@ (800440c <HAL_RCC_OscConfig+0x244>)
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004380:	f7fc fd48 	bl	8000e14 <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004388:	f7fc fd44 	bl	8000e14 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e187      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800439a:	4b1b      	ldr	r3, [pc, #108]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f0      	bne.n	8004388 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d036      	beq.n	8004420 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d016      	beq.n	80043e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ba:	4b15      	ldr	r3, [pc, #84]	@ (8004410 <HAL_RCC_OscConfig+0x248>)
 80043bc:	2201      	movs	r2, #1
 80043be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c0:	f7fc fd28 	bl	8000e14 <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043c8:	f7fc fd24 	bl	8000e14 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e167      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043da:	4b0b      	ldr	r3, [pc, #44]	@ (8004408 <HAL_RCC_OscConfig+0x240>)
 80043dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d0f0      	beq.n	80043c8 <HAL_RCC_OscConfig+0x200>
 80043e6:	e01b      	b.n	8004420 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043e8:	4b09      	ldr	r3, [pc, #36]	@ (8004410 <HAL_RCC_OscConfig+0x248>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ee:	f7fc fd11 	bl	8000e14 <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043f4:	e00e      	b.n	8004414 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f6:	f7fc fd0d 	bl	8000e14 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b02      	cmp	r3, #2
 8004402:	d907      	bls.n	8004414 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e150      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
 8004408:	40023800 	.word	0x40023800
 800440c:	42470000 	.word	0x42470000
 8004410:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004414:	4b88      	ldr	r3, [pc, #544]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004416:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1ea      	bne.n	80043f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 8097 	beq.w	800455c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800442e:	2300      	movs	r3, #0
 8004430:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004432:	4b81      	ldr	r3, [pc, #516]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10f      	bne.n	800445e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	4b7d      	ldr	r3, [pc, #500]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004446:	4a7c      	ldr	r2, [pc, #496]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800444c:	6413      	str	r3, [r2, #64]	@ 0x40
 800444e:	4b7a      	ldr	r3, [pc, #488]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004456:	60bb      	str	r3, [r7, #8]
 8004458:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800445a:	2301      	movs	r3, #1
 800445c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445e:	4b77      	ldr	r3, [pc, #476]	@ (800463c <HAL_RCC_OscConfig+0x474>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004466:	2b00      	cmp	r3, #0
 8004468:	d118      	bne.n	800449c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800446a:	4b74      	ldr	r3, [pc, #464]	@ (800463c <HAL_RCC_OscConfig+0x474>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a73      	ldr	r2, [pc, #460]	@ (800463c <HAL_RCC_OscConfig+0x474>)
 8004470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004474:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004476:	f7fc fccd 	bl	8000e14 <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800447e:	f7fc fcc9 	bl	8000e14 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e10c      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004490:	4b6a      	ldr	r3, [pc, #424]	@ (800463c <HAL_RCC_OscConfig+0x474>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f0      	beq.n	800447e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d106      	bne.n	80044b2 <HAL_RCC_OscConfig+0x2ea>
 80044a4:	4b64      	ldr	r3, [pc, #400]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a8:	4a63      	ldr	r2, [pc, #396]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044aa:	f043 0301 	orr.w	r3, r3, #1
 80044ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80044b0:	e01c      	b.n	80044ec <HAL_RCC_OscConfig+0x324>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	2b05      	cmp	r3, #5
 80044b8:	d10c      	bne.n	80044d4 <HAL_RCC_OscConfig+0x30c>
 80044ba:	4b5f      	ldr	r3, [pc, #380]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044be:	4a5e      	ldr	r2, [pc, #376]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044c0:	f043 0304 	orr.w	r3, r3, #4
 80044c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80044c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044cc:	f043 0301 	orr.w	r3, r3, #1
 80044d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80044d2:	e00b      	b.n	80044ec <HAL_RCC_OscConfig+0x324>
 80044d4:	4b58      	ldr	r3, [pc, #352]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d8:	4a57      	ldr	r2, [pc, #348]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044da:	f023 0301 	bic.w	r3, r3, #1
 80044de:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e0:	4b55      	ldr	r3, [pc, #340]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e4:	4a54      	ldr	r2, [pc, #336]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80044e6:	f023 0304 	bic.w	r3, r3, #4
 80044ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d015      	beq.n	8004520 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f4:	f7fc fc8e 	bl	8000e14 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044fa:	e00a      	b.n	8004512 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fc:	f7fc fc8a 	bl	8000e14 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800450a:	4293      	cmp	r3, r2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e0cb      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004512:	4b49      	ldr	r3, [pc, #292]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0ee      	beq.n	80044fc <HAL_RCC_OscConfig+0x334>
 800451e:	e014      	b.n	800454a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004520:	f7fc fc78 	bl	8000e14 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004526:	e00a      	b.n	800453e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004528:	f7fc fc74 	bl	8000e14 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004536:	4293      	cmp	r3, r2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e0b5      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800453e:	4b3e      	ldr	r3, [pc, #248]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1ee      	bne.n	8004528 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800454a:	7dfb      	ldrb	r3, [r7, #23]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d105      	bne.n	800455c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004550:	4b39      	ldr	r3, [pc, #228]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	4a38      	ldr	r2, [pc, #224]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800455a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 80a1 	beq.w	80046a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004566:	4b34      	ldr	r3, [pc, #208]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
 800456e:	2b08      	cmp	r3, #8
 8004570:	d05c      	beq.n	800462c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b02      	cmp	r3, #2
 8004578:	d141      	bne.n	80045fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800457a:	4b31      	ldr	r3, [pc, #196]	@ (8004640 <HAL_RCC_OscConfig+0x478>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fc fc48 	bl	8000e14 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004588:	f7fc fc44 	bl	8000e14 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e087      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800459a:	4b27      	ldr	r3, [pc, #156]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69da      	ldr	r2, [r3, #28]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	019b      	lsls	r3, r3, #6
 80045b6:	431a      	orrs	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045bc:	085b      	lsrs	r3, r3, #1
 80045be:	3b01      	subs	r3, #1
 80045c0:	041b      	lsls	r3, r3, #16
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c8:	061b      	lsls	r3, r3, #24
 80045ca:	491b      	ldr	r1, [pc, #108]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004640 <HAL_RCC_OscConfig+0x478>)
 80045d2:	2201      	movs	r2, #1
 80045d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d6:	f7fc fc1d 	bl	8000e14 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045de:	f7fc fc19 	bl	8000e14 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e05c      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045f0:	4b11      	ldr	r3, [pc, #68]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0f0      	beq.n	80045de <HAL_RCC_OscConfig+0x416>
 80045fc:	e054      	b.n	80046a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045fe:	4b10      	ldr	r3, [pc, #64]	@ (8004640 <HAL_RCC_OscConfig+0x478>)
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004604:	f7fc fc06 	bl	8000e14 <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800460c:	f7fc fc02 	bl	8000e14 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e045      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800461e:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <HAL_RCC_OscConfig+0x470>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1f0      	bne.n	800460c <HAL_RCC_OscConfig+0x444>
 800462a:	e03d      	b.n	80046a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d107      	bne.n	8004644 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e038      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
 8004638:	40023800 	.word	0x40023800
 800463c:	40007000 	.word	0x40007000
 8004640:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004644:	4b1b      	ldr	r3, [pc, #108]	@ (80046b4 <HAL_RCC_OscConfig+0x4ec>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d028      	beq.n	80046a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d121      	bne.n	80046a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800466a:	429a      	cmp	r2, r3
 800466c:	d11a      	bne.n	80046a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800466e:	68fa      	ldr	r2, [r7, #12]
 8004670:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004674:	4013      	ands	r3, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800467a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800467c:	4293      	cmp	r3, r2
 800467e:	d111      	bne.n	80046a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468a:	085b      	lsrs	r3, r3, #1
 800468c:	3b01      	subs	r3, #1
 800468e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004690:	429a      	cmp	r2, r3
 8004692:	d107      	bne.n	80046a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d001      	beq.n	80046a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e000      	b.n	80046aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40023800 	.word	0x40023800

080046b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e0cc      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046cc:	4b68      	ldr	r3, [pc, #416]	@ (8004870 <HAL_RCC_ClockConfig+0x1b8>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d90c      	bls.n	80046f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046da:	4b65      	ldr	r3, [pc, #404]	@ (8004870 <HAL_RCC_ClockConfig+0x1b8>)
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046e2:	4b63      	ldr	r3, [pc, #396]	@ (8004870 <HAL_RCC_ClockConfig+0x1b8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0307 	and.w	r3, r3, #7
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e0b8      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d020      	beq.n	8004742 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800470c:	4b59      	ldr	r3, [pc, #356]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	4a58      	ldr	r2, [pc, #352]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004712:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004716:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0308 	and.w	r3, r3, #8
 8004720:	2b00      	cmp	r3, #0
 8004722:	d005      	beq.n	8004730 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004724:	4b53      	ldr	r3, [pc, #332]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	4a52      	ldr	r2, [pc, #328]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800472a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800472e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004730:	4b50      	ldr	r3, [pc, #320]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	494d      	ldr	r1, [pc, #308]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800473e:	4313      	orrs	r3, r2
 8004740:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d044      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d107      	bne.n	8004766 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004756:	4b47      	ldr	r3, [pc, #284]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d119      	bne.n	8004796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e07f      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b02      	cmp	r3, #2
 800476c:	d003      	beq.n	8004776 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004772:	2b03      	cmp	r3, #3
 8004774:	d107      	bne.n	8004786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004776:	4b3f      	ldr	r3, [pc, #252]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d109      	bne.n	8004796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e06f      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004786:	4b3b      	ldr	r3, [pc, #236]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0302 	and.w	r3, r3, #2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e067      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004796:	4b37      	ldr	r3, [pc, #220]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f023 0203 	bic.w	r2, r3, #3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	4934      	ldr	r1, [pc, #208]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047a8:	f7fc fb34 	bl	8000e14 <HAL_GetTick>
 80047ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ae:	e00a      	b.n	80047c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047b0:	f7fc fb30 	bl	8000e14 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047be:	4293      	cmp	r3, r2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e04f      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047c6:	4b2b      	ldr	r3, [pc, #172]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 020c 	and.w	r2, r3, #12
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d1eb      	bne.n	80047b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047d8:	4b25      	ldr	r3, [pc, #148]	@ (8004870 <HAL_RCC_ClockConfig+0x1b8>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0307 	and.w	r3, r3, #7
 80047e0:	683a      	ldr	r2, [r7, #0]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d20c      	bcs.n	8004800 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047e6:	4b22      	ldr	r3, [pc, #136]	@ (8004870 <HAL_RCC_ClockConfig+0x1b8>)
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ee:	4b20      	ldr	r3, [pc, #128]	@ (8004870 <HAL_RCC_ClockConfig+0x1b8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	683a      	ldr	r2, [r7, #0]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d001      	beq.n	8004800 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e032      	b.n	8004866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0304 	and.w	r3, r3, #4
 8004808:	2b00      	cmp	r3, #0
 800480a:	d008      	beq.n	800481e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800480c:	4b19      	ldr	r3, [pc, #100]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	4916      	ldr	r1, [pc, #88]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800481a:	4313      	orrs	r3, r2
 800481c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d009      	beq.n	800483e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800482a:	4b12      	ldr	r3, [pc, #72]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	00db      	lsls	r3, r3, #3
 8004838:	490e      	ldr	r1, [pc, #56]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 800483a:	4313      	orrs	r3, r2
 800483c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800483e:	f000 f821 	bl	8004884 <HAL_RCC_GetSysClockFreq>
 8004842:	4602      	mov	r2, r0
 8004844:	4b0b      	ldr	r3, [pc, #44]	@ (8004874 <HAL_RCC_ClockConfig+0x1bc>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	091b      	lsrs	r3, r3, #4
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	490a      	ldr	r1, [pc, #40]	@ (8004878 <HAL_RCC_ClockConfig+0x1c0>)
 8004850:	5ccb      	ldrb	r3, [r1, r3]
 8004852:	fa22 f303 	lsr.w	r3, r2, r3
 8004856:	4a09      	ldr	r2, [pc, #36]	@ (800487c <HAL_RCC_ClockConfig+0x1c4>)
 8004858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800485a:	4b09      	ldr	r3, [pc, #36]	@ (8004880 <HAL_RCC_ClockConfig+0x1c8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4618      	mov	r0, r3
 8004860:	f7fc fa96 	bl	8000d90 <HAL_InitTick>

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	40023c00 	.word	0x40023c00
 8004874:	40023800 	.word	0x40023800
 8004878:	08008ab0 	.word	0x08008ab0
 800487c:	20000000 	.word	0x20000000
 8004880:	20000004 	.word	0x20000004

08004884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004888:	b094      	sub	sp, #80	@ 0x50
 800488a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800488c:	2300      	movs	r3, #0
 800488e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800489c:	4b7c      	ldr	r3, [pc, #496]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f003 030c 	and.w	r3, r3, #12
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d00d      	beq.n	80048c4 <HAL_RCC_GetSysClockFreq+0x40>
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	f200 80e7 	bhi.w	8004a7c <HAL_RCC_GetSysClockFreq+0x1f8>
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <HAL_RCC_GetSysClockFreq+0x34>
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d003      	beq.n	80048be <HAL_RCC_GetSysClockFreq+0x3a>
 80048b6:	e0e1      	b.n	8004a7c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048b8:	4b76      	ldr	r3, [pc, #472]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x210>)
 80048ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048bc:	e0e1      	b.n	8004a82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048be:	4b76      	ldr	r3, [pc, #472]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0x214>)
 80048c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048c2:	e0de      	b.n	8004a82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048c4:	4b72      	ldr	r3, [pc, #456]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048ce:	4b70      	ldr	r3, [pc, #448]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d065      	beq.n	80049a6 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048da:	4b6d      	ldr	r3, [pc, #436]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	099b      	lsrs	r3, r3, #6
 80048e0:	2200      	movs	r2, #0
 80048e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80048e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80048ee:	2300      	movs	r3, #0
 80048f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80048f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048f6:	4622      	mov	r2, r4
 80048f8:	462b      	mov	r3, r5
 80048fa:	f04f 0000 	mov.w	r0, #0
 80048fe:	f04f 0100 	mov.w	r1, #0
 8004902:	0159      	lsls	r1, r3, #5
 8004904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004908:	0150      	lsls	r0, r2, #5
 800490a:	4602      	mov	r2, r0
 800490c:	460b      	mov	r3, r1
 800490e:	4621      	mov	r1, r4
 8004910:	1a51      	subs	r1, r2, r1
 8004912:	6139      	str	r1, [r7, #16]
 8004914:	4629      	mov	r1, r5
 8004916:	eb63 0301 	sbc.w	r3, r3, r1
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	f04f 0200 	mov.w	r2, #0
 8004920:	f04f 0300 	mov.w	r3, #0
 8004924:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004928:	4659      	mov	r1, fp
 800492a:	018b      	lsls	r3, r1, #6
 800492c:	4651      	mov	r1, sl
 800492e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004932:	4651      	mov	r1, sl
 8004934:	018a      	lsls	r2, r1, #6
 8004936:	46d4      	mov	ip, sl
 8004938:	ebb2 080c 	subs.w	r8, r2, ip
 800493c:	4659      	mov	r1, fp
 800493e:	eb63 0901 	sbc.w	r9, r3, r1
 8004942:	f04f 0200 	mov.w	r2, #0
 8004946:	f04f 0300 	mov.w	r3, #0
 800494a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800494e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004956:	4690      	mov	r8, r2
 8004958:	4699      	mov	r9, r3
 800495a:	4623      	mov	r3, r4
 800495c:	eb18 0303 	adds.w	r3, r8, r3
 8004960:	60bb      	str	r3, [r7, #8]
 8004962:	462b      	mov	r3, r5
 8004964:	eb49 0303 	adc.w	r3, r9, r3
 8004968:	60fb      	str	r3, [r7, #12]
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004976:	4629      	mov	r1, r5
 8004978:	024b      	lsls	r3, r1, #9
 800497a:	4620      	mov	r0, r4
 800497c:	4629      	mov	r1, r5
 800497e:	4604      	mov	r4, r0
 8004980:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004984:	4601      	mov	r1, r0
 8004986:	024a      	lsls	r2, r1, #9
 8004988:	4610      	mov	r0, r2
 800498a:	4619      	mov	r1, r3
 800498c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800498e:	2200      	movs	r2, #0
 8004990:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004992:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004994:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004998:	f7fb fc16 	bl	80001c8 <__aeabi_uldivmod>
 800499c:	4602      	mov	r2, r0
 800499e:	460b      	mov	r3, r1
 80049a0:	4613      	mov	r3, r2
 80049a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049a4:	e05c      	b.n	8004a60 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049a6:	4b3a      	ldr	r3, [pc, #232]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	099b      	lsrs	r3, r3, #6
 80049ac:	2200      	movs	r2, #0
 80049ae:	4618      	mov	r0, r3
 80049b0:	4611      	mov	r1, r2
 80049b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80049b6:	623b      	str	r3, [r7, #32]
 80049b8:	2300      	movs	r3, #0
 80049ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80049bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049c0:	4642      	mov	r2, r8
 80049c2:	464b      	mov	r3, r9
 80049c4:	f04f 0000 	mov.w	r0, #0
 80049c8:	f04f 0100 	mov.w	r1, #0
 80049cc:	0159      	lsls	r1, r3, #5
 80049ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049d2:	0150      	lsls	r0, r2, #5
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	46c4      	mov	ip, r8
 80049da:	ebb2 0a0c 	subs.w	sl, r2, ip
 80049de:	4640      	mov	r0, r8
 80049e0:	4649      	mov	r1, r9
 80049e2:	468c      	mov	ip, r1
 80049e4:	eb63 0b0c 	sbc.w	fp, r3, ip
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049fc:	ebb2 040a 	subs.w	r4, r2, sl
 8004a00:	eb63 050b 	sbc.w	r5, r3, fp
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f04f 0300 	mov.w	r3, #0
 8004a0c:	00eb      	lsls	r3, r5, #3
 8004a0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a12:	00e2      	lsls	r2, r4, #3
 8004a14:	4614      	mov	r4, r2
 8004a16:	461d      	mov	r5, r3
 8004a18:	4603      	mov	r3, r0
 8004a1a:	18e3      	adds	r3, r4, r3
 8004a1c:	603b      	str	r3, [r7, #0]
 8004a1e:	460b      	mov	r3, r1
 8004a20:	eb45 0303 	adc.w	r3, r5, r3
 8004a24:	607b      	str	r3, [r7, #4]
 8004a26:	f04f 0200 	mov.w	r2, #0
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a32:	4629      	mov	r1, r5
 8004a34:	028b      	lsls	r3, r1, #10
 8004a36:	4620      	mov	r0, r4
 8004a38:	4629      	mov	r1, r5
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004a40:	4601      	mov	r1, r0
 8004a42:	028a      	lsls	r2, r1, #10
 8004a44:	4610      	mov	r0, r2
 8004a46:	4619      	mov	r1, r3
 8004a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	61bb      	str	r3, [r7, #24]
 8004a4e:	61fa      	str	r2, [r7, #28]
 8004a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a54:	f7fb fbb8 	bl	80001c8 <__aeabi_uldivmod>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a60:	4b0b      	ldr	r3, [pc, #44]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	0c1b      	lsrs	r3, r3, #16
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a7a:	e002      	b.n	8004a82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a7c:	4b05      	ldr	r3, [pc, #20]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0x210>)
 8004a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3750      	adds	r7, #80	@ 0x50
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a8e:	bf00      	nop
 8004a90:	40023800 	.word	0x40023800
 8004a94:	00f42400 	.word	0x00f42400
 8004a98:	007a1200 	.word	0x007a1200

08004a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aa0:	4b02      	ldr	r3, [pc, #8]	@ (8004aac <HAL_RCC_GetHCLKFreq+0x10>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr
 8004aac:	20000000 	.word	0x20000000

08004ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ab4:	f7ff fff2 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	4b05      	ldr	r3, [pc, #20]	@ (8004ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	0a9b      	lsrs	r3, r3, #10
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	4903      	ldr	r1, [pc, #12]	@ (8004ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ac6:	5ccb      	ldrb	r3, [r1, r3]
 8004ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40023800 	.word	0x40023800
 8004ad4:	08008ac0 	.word	0x08008ac0

08004ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d105      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d035      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b00:	4b62      	ldr	r3, [pc, #392]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b06:	f7fc f985 	bl	8000e14 <HAL_GetTick>
 8004b0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b0c:	e008      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b0e:	f7fc f981 	bl	8000e14 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e0b0      	b.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b20:	4b5b      	ldr	r3, [pc, #364]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1f0      	bne.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	019a      	lsls	r2, r3, #6
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	071b      	lsls	r3, r3, #28
 8004b38:	4955      	ldr	r1, [pc, #340]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b40:	4b52      	ldr	r3, [pc, #328]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b46:	f7fc f965 	bl	8000e14 <HAL_GetTick>
 8004b4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b4e:	f7fc f961 	bl	8000e14 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e090      	b.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b60:	4b4b      	ldr	r3, [pc, #300]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0f0      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0302 	and.w	r3, r3, #2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 8083 	beq.w	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	4b44      	ldr	r3, [pc, #272]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	4a43      	ldr	r2, [pc, #268]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b8a:	4b41      	ldr	r3, [pc, #260]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b92:	60fb      	str	r3, [r7, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b96:	4b3f      	ldr	r3, [pc, #252]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ba0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ba2:	f7fc f937 	bl	8000e14 <HAL_GetTick>
 8004ba6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004baa:	f7fc f933 	bl	8000e14 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e062      	b.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004bbc:	4b35      	ldr	r3, [pc, #212]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bc8:	4b31      	ldr	r3, [pc, #196]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bd0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d02f      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d028      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004be6:	4b2a      	ldr	r3, [pc, #168]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bf0:	4b29      	ldr	r3, [pc, #164]	@ (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bf6:	4b28      	ldr	r3, [pc, #160]	@ (8004c98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004bfc:	4a24      	ldr	r2, [pc, #144]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c02:	4b23      	ldr	r3, [pc, #140]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d114      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004c0e:	f7fc f901 	bl	8000e14 <HAL_GetTick>
 8004c12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c14:	e00a      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c16:	f7fc f8fd 	bl	8000e14 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e02a      	b.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c2c:	4b18      	ldr	r3, [pc, #96]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d0ee      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c44:	d10d      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004c46:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004c56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c5a:	490d      	ldr	r1, [pc, #52]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	608b      	str	r3, [r1, #8]
 8004c60:	e005      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004c62:	4b0b      	ldr	r3, [pc, #44]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	4a0a      	ldr	r2, [pc, #40]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c68:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004c6c:	6093      	str	r3, [r2, #8]
 8004c6e:	4b08      	ldr	r3, [pc, #32]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c7a:	4905      	ldr	r1, [pc, #20]	@ (8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3718      	adds	r7, #24
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	42470068 	.word	0x42470068
 8004c90:	40023800 	.word	0x40023800
 8004c94:	40007000 	.word	0x40007000
 8004c98:	42470e40 	.word	0x42470e40

08004c9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d13f      	bne.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004cba:	4b23      	ldr	r3, [pc, #140]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cc2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d006      	beq.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cd0:	d12f      	bne.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004cd4:	617b      	str	r3, [r7, #20]
          break;
 8004cd6:	e02f      	b.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ce0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce4:	d108      	bne.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ce6:	4b18      	ldr	r3, [pc, #96]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cee:	4a18      	ldr	r2, [pc, #96]	@ (8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf4:	613b      	str	r3, [r7, #16]
 8004cf6:	e007      	b.n	8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004cf8:	4b13      	ldr	r3, [pc, #76]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d00:	4a14      	ldr	r2, [pc, #80]	@ (8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d06:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004d08:	4b0f      	ldr	r3, [pc, #60]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d0e:	099b      	lsrs	r3, r3, #6
 8004d10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	fb02 f303 	mul.w	r3, r2, r3
 8004d1a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d22:	0f1b      	lsrs	r3, r3, #28
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2e:	617b      	str	r3, [r7, #20]
          break;
 8004d30:	e002      	b.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
          break;
 8004d36:	bf00      	nop
        }
      }
      break;
 8004d38:	e000      	b.n	8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004d3a:	bf00      	nop
    }
  }
  return frequency;
 8004d3c:	697b      	ldr	r3, [r7, #20]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bc80      	pop	{r7}
 8004d46:	4770      	bx	lr
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	00bb8000 	.word	0x00bb8000
 8004d50:	007a1200 	.word	0x007a1200
 8004d54:	00f42400 	.word	0x00f42400

08004d58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d101      	bne.n	8004d6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e07b      	b.n	8004e62 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d108      	bne.n	8004d84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d7a:	d009      	beq.n	8004d90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	61da      	str	r2, [r3, #28]
 8004d82:	e005      	b.n	8004d90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d106      	bne.n	8004db0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7fb feea 	bl	8000b84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dc6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004de2:	431a      	orrs	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e14:	ea42 0103 	orr.w	r1, r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	0c1b      	lsrs	r3, r3, #16
 8004e2e:	f003 0104 	and.w	r1, r3, #4
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e36:	f003 0210 	and.w	r2, r3, #16
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	69da      	ldr	r2, [r3, #28]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e50:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	f107 001c 	add.w	r0, r7, #28
 8004e78:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e7c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d123      	bne.n	8004ecc <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004e98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004eac:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d105      	bne.n	8004ec0 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f9d3 	bl	800526c <USB_CoreReset>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	73fb      	strb	r3, [r7, #15]
 8004eca:	e01b      	b.n	8004f04 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 f9c7 	bl	800526c <USB_CoreReset>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004ee2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ef6:	e005      	b.n	8004f04 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004f04:	7fbb      	ldrb	r3, [r7, #30]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d10b      	bne.n	8004f22 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f043 0206 	orr.w	r2, r3, #6
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f043 0220 	orr.w	r2, r3, #32
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f2e:	b004      	add	sp, #16
 8004f30:	4770      	bx	lr

08004f32 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f043 0201 	orr.w	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bc80      	pop	{r7}
 8004f50:	4770      	bx	lr

08004f52 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b083      	sub	sp, #12
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f023 0201 	bic.w	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bc80      	pop	{r7}
 8004f70:	4770      	bx	lr

08004f72 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004f8e:	78fb      	ldrb	r3, [r7, #3]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d115      	bne.n	8004fc0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004fa0:	200a      	movs	r0, #10
 8004fa2:	f7fb ff41 	bl	8000e28 <HAL_Delay>
      ms += 10U;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	330a      	adds	r3, #10
 8004faa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f950 	bl	8005252 <USB_GetMode>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d01e      	beq.n	8004ff6 <USB_SetCurrentMode+0x84>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2bc7      	cmp	r3, #199	@ 0xc7
 8004fbc:	d9f0      	bls.n	8004fa0 <USB_SetCurrentMode+0x2e>
 8004fbe:	e01a      	b.n	8004ff6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004fc0:	78fb      	ldrb	r3, [r7, #3]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d115      	bne.n	8004ff2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004fd2:	200a      	movs	r0, #10
 8004fd4:	f7fb ff28 	bl	8000e28 <HAL_Delay>
      ms += 10U;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	330a      	adds	r3, #10
 8004fdc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 f937 	bl	8005252 <USB_GetMode>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d005      	beq.n	8004ff6 <USB_SetCurrentMode+0x84>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2bc7      	cmp	r3, #199	@ 0xc7
 8004fee:	d9f0      	bls.n	8004fd2 <USB_SetCurrentMode+0x60>
 8004ff0:	e001      	b.n	8004ff6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e005      	b.n	8005002 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ffa:	d101      	bne.n	8005000 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e000      	b.n	8005002 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800500a:	b480      	push	{r7}
 800500c:	b085      	sub	sp, #20
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	3301      	adds	r3, #1
 800501c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005024:	d901      	bls.n	800502a <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e01b      	b.n	8005062 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	daf2      	bge.n	8005018 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005032:	2300      	movs	r3, #0
 8005034:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	019b      	lsls	r3, r3, #6
 800503a:	f043 0220 	orr.w	r2, r3, #32
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	3301      	adds	r3, #1
 8005046:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800504e:	d901      	bls.n	8005054 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e006      	b.n	8005062 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	f003 0320 	and.w	r3, r3, #32
 800505c:	2b20      	cmp	r3, #32
 800505e:	d0f0      	beq.n	8005042 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3714      	adds	r7, #20
 8005066:	46bd      	mov	sp, r7
 8005068:	bc80      	pop	{r7}
 800506a:	4770      	bx	lr

0800506c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	3301      	adds	r3, #1
 800507c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005084:	d901      	bls.n	800508a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e018      	b.n	80050bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	2b00      	cmp	r3, #0
 8005090:	daf2      	bge.n	8005078 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005092:	2300      	movs	r3, #0
 8005094:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2210      	movs	r2, #16
 800509a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	3301      	adds	r3, #1
 80050a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050a8:	d901      	bls.n	80050ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e006      	b.n	80050bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f003 0310 	and.w	r3, r3, #16
 80050b6:	2b10      	cmp	r3, #16
 80050b8:	d0f0      	beq.n	800509c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3714      	adds	r7, #20
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bc80      	pop	{r7}
 80050c4:	4770      	bx	lr

080050c6 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b089      	sub	sp, #36	@ 0x24
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	60f8      	str	r0, [r7, #12]
 80050ce:	60b9      	str	r1, [r7, #8]
 80050d0:	4611      	mov	r1, r2
 80050d2:	461a      	mov	r2, r3
 80050d4:	460b      	mov	r3, r1
 80050d6:	71fb      	strb	r3, [r7, #7]
 80050d8:	4613      	mov	r3, r2
 80050da:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80050e4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d123      	bne.n	8005134 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80050ec:	88bb      	ldrh	r3, [r7, #4]
 80050ee:	3303      	adds	r3, #3
 80050f0:	089b      	lsrs	r3, r3, #2
 80050f2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80050f4:	2300      	movs	r3, #0
 80050f6:	61bb      	str	r3, [r7, #24]
 80050f8:	e018      	b.n	800512c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80050fa:	79fb      	ldrb	r3, [r7, #7]
 80050fc:	031a      	lsls	r2, r3, #12
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	4413      	add	r3, r2
 8005102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005106:	461a      	mov	r2, r3
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6013      	str	r3, [r2, #0]
      pSrc++;
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	3301      	adds	r3, #1
 8005112:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	3301      	adds	r3, #1
 8005118:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	3301      	adds	r3, #1
 800511e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	3301      	adds	r3, #1
 8005124:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	3301      	adds	r3, #1
 800512a:	61bb      	str	r3, [r7, #24]
 800512c:	69ba      	ldr	r2, [r7, #24]
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	429a      	cmp	r2, r3
 8005132:	d3e2      	bcc.n	80050fa <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3724      	adds	r7, #36	@ 0x24
 800513a:	46bd      	mov	sp, r7
 800513c:	bc80      	pop	{r7}
 800513e:	4770      	bx	lr

08005140 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005140:	b480      	push	{r7}
 8005142:	b08b      	sub	sp, #44	@ 0x2c
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	4613      	mov	r3, r2
 800514c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005156:	88fb      	ldrh	r3, [r7, #6]
 8005158:	089b      	lsrs	r3, r3, #2
 800515a:	b29b      	uxth	r3, r3
 800515c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800515e:	88fb      	ldrh	r3, [r7, #6]
 8005160:	f003 0303 	and.w	r3, r3, #3
 8005164:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005166:	2300      	movs	r3, #0
 8005168:	623b      	str	r3, [r7, #32]
 800516a:	e014      	b.n	8005196 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005176:	601a      	str	r2, [r3, #0]
    pDest++;
 8005178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517a:	3301      	adds	r3, #1
 800517c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800517e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005180:	3301      	adds	r3, #1
 8005182:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005186:	3301      	adds	r3, #1
 8005188:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	3301      	adds	r3, #1
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	3301      	adds	r3, #1
 8005194:	623b      	str	r3, [r7, #32]
 8005196:	6a3a      	ldr	r2, [r7, #32]
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	429a      	cmp	r2, r3
 800519c:	d3e6      	bcc.n	800516c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800519e:	8bfb      	ldrh	r3, [r7, #30]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d01e      	beq.n	80051e2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80051a4:	2300      	movs	r3, #0
 80051a6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051ae:	461a      	mov	r2, r3
 80051b0:	f107 0310 	add.w	r3, r7, #16
 80051b4:	6812      	ldr	r2, [r2, #0]
 80051b6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	fa22 f303 	lsr.w	r3, r2, r3
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	701a      	strb	r2, [r3, #0]
      i++;
 80051ca:	6a3b      	ldr	r3, [r7, #32]
 80051cc:	3301      	adds	r3, #1
 80051ce:	623b      	str	r3, [r7, #32]
      pDest++;
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	3301      	adds	r3, #1
 80051d4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80051d6:	8bfb      	ldrh	r3, [r7, #30]
 80051d8:	3b01      	subs	r3, #1
 80051da:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80051dc:	8bfb      	ldrh	r3, [r7, #30]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1ea      	bne.n	80051b8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80051e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	372c      	adds	r7, #44	@ 0x2c
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bc80      	pop	{r7}
 80051ec:	4770      	bx	lr

080051ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b085      	sub	sp, #20
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	4013      	ands	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005206:	68fb      	ldr	r3, [r7, #12]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005212:	b480      	push	{r7}
 8005214:	b085      	sub	sp, #20
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
 800521a:	460b      	mov	r3, r1
 800521c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005222:	78fb      	ldrb	r3, [r7, #3]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	4413      	add	r3, r2
 800522a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005232:	78fb      	ldrb	r3, [r7, #3]
 8005234:	015a      	lsls	r2, r3, #5
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4413      	add	r3, r2
 800523a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	68ba      	ldr	r2, [r7, #8]
 8005242:	4013      	ands	r3, r2
 8005244:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005246:	68bb      	ldr	r3, [r7, #8]
}
 8005248:	4618      	mov	r0, r3
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	bc80      	pop	{r7}
 8005250:	4770      	bx	lr

08005252 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	f003 0301 	and.w	r3, r3, #1
}
 8005262:	4618      	mov	r0, r3
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	bc80      	pop	{r7}
 800526a:	4770      	bx	lr

0800526c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	3301      	adds	r3, #1
 800527c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005284:	d901      	bls.n	800528a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e022      	b.n	80052d0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	daf2      	bge.n	8005278 <USB_CoreReset+0xc>

  count = 10U;
 8005292:	230a      	movs	r3, #10
 8005294:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005296:	e002      	b.n	800529e <USB_CoreReset+0x32>
  {
    count--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	3b01      	subs	r3, #1
 800529c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1f9      	bne.n	8005298 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	f043 0201 	orr.w	r2, r3, #1
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	3301      	adds	r3, #1
 80052b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052bc:	d901      	bls.n	80052c2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e006      	b.n	80052d0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d0f0      	beq.n	80052b0 <USB_CoreReset+0x44>

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3714      	adds	r7, #20
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bc80      	pop	{r7}
 80052d8:	4770      	bx	lr
	...

080052dc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052dc:	b084      	sub	sp, #16
 80052de:	b580      	push	{r7, lr}
 80052e0:	b086      	sub	sp, #24
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80052ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80052fc:	461a      	mov	r2, r3
 80052fe:	2300      	movs	r3, #0
 8005300:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005306:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005312:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	d119      	bne.n	8005366 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005332:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005336:	2b01      	cmp	r3, #1
 8005338:	d10a      	bne.n	8005350 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68fa      	ldr	r2, [r7, #12]
 8005344:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005348:	f043 0304 	orr.w	r3, r3, #4
 800534c:	6013      	str	r3, [r2, #0]
 800534e:	e014      	b.n	800537a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800535e:	f023 0304 	bic.w	r3, r3, #4
 8005362:	6013      	str	r3, [r2, #0]
 8005364:	e009      	b.n	800537a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005374:	f023 0304 	bic.w	r3, r3, #4
 8005378:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800537a:	2110      	movs	r1, #16
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f7ff fe44 	bl	800500a <USB_FlushTxFifo>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d001      	beq.n	800538c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f7ff fe6d 	bl	800506c <USB_FlushRxFifo>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800539c:	2300      	movs	r3, #0
 800539e:	613b      	str	r3, [r7, #16]
 80053a0:	e015      	b.n	80053ce <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	015a      	lsls	r2, r3, #5
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4413      	add	r3, r2
 80053aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053ae:	461a      	mov	r2, r3
 80053b0:	f04f 33ff 	mov.w	r3, #4294967295
 80053b4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053c2:	461a      	mov	r2, r3
 80053c4:	2300      	movs	r3, #0
 80053c6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	3301      	adds	r3, #1
 80053cc:	613b      	str	r3, [r7, #16]
 80053ce:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80053d2:	461a      	mov	r2, r3
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d3e3      	bcc.n	80053a2 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f04f 32ff 	mov.w	r2, #4294967295
 80053e6:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a18      	ldr	r2, [pc, #96]	@ (800544c <USB_HostInit+0x170>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d10b      	bne.n	8005408 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053f6:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a15      	ldr	r2, [pc, #84]	@ (8005450 <USB_HostInit+0x174>)
 80053fc:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a14      	ldr	r2, [pc, #80]	@ (8005454 <USB_HostInit+0x178>)
 8005402:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005406:	e009      	b.n	800541c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2280      	movs	r2, #128	@ 0x80
 800540c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a11      	ldr	r2, [pc, #68]	@ (8005458 <USB_HostInit+0x17c>)
 8005412:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a11      	ldr	r2, [pc, #68]	@ (800545c <USB_HostInit+0x180>)
 8005418:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800541c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005420:	2b00      	cmp	r3, #0
 8005422:	d105      	bne.n	8005430 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	f043 0210 	orr.w	r2, r3, #16
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	699a      	ldr	r2, [r3, #24]
 8005434:	4b0a      	ldr	r3, [pc, #40]	@ (8005460 <USB_HostInit+0x184>)
 8005436:	4313      	orrs	r3, r2
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800543c:	7dfb      	ldrb	r3, [r7, #23]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3718      	adds	r7, #24
 8005442:	46bd      	mov	sp, r7
 8005444:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005448:	b004      	add	sp, #16
 800544a:	4770      	bx	lr
 800544c:	40040000 	.word	0x40040000
 8005450:	01000200 	.word	0x01000200
 8005454:	00e00300 	.word	0x00e00300
 8005458:	00600080 	.word	0x00600080
 800545c:	004000e0 	.word	0x004000e0
 8005460:	a3200008 	.word	0xa3200008

08005464 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	460b      	mov	r3, r1
 800546e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005482:	f023 0303 	bic.w	r3, r3, #3
 8005486:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	78fb      	ldrb	r3, [r7, #3]
 8005492:	f003 0303 	and.w	r3, r3, #3
 8005496:	68f9      	ldr	r1, [r7, #12]
 8005498:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800549c:	4313      	orrs	r3, r2
 800549e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d107      	bne.n	80054b6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054ac:	461a      	mov	r2, r3
 80054ae:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80054b2:	6053      	str	r3, [r2, #4]
 80054b4:	e00c      	b.n	80054d0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80054b6:	78fb      	ldrb	r3, [r7, #3]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d107      	bne.n	80054cc <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054c2:	461a      	mov	r2, r3
 80054c4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80054c8:	6053      	str	r3, [r2, #4]
 80054ca:	e001      	b.n	80054d0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e000      	b.n	80054d2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr

080054dc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80054fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800550a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800550c:	2064      	movs	r0, #100	@ 0x64
 800550e:	f7fb fc8b 	bl	8000e28 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800551a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800551e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005520:	200a      	movs	r0, #10
 8005522:	f7fb fc81 	bl	8000e28 <HAL_Delay>

  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	460b      	mov	r3, r1
 800553a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005554:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d109      	bne.n	8005574 <USB_DriveVbus+0x44>
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d106      	bne.n	8005574 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800556e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005572:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800557a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800557e:	d109      	bne.n	8005594 <USB_DriveVbus+0x64>
 8005580:	78fb      	ldrb	r3, [r7, #3]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d106      	bne.n	8005594 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800558e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005592:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	bc80      	pop	{r7}
 800559e:	4770      	bx	lr

080055a0 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	0c5b      	lsrs	r3, r3, #17
 80055be:	f003 0303 	and.w	r3, r3, #3
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bc80      	pop	{r7}
 80055ca:	4770      	bx	lr

080055cc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	b29b      	uxth	r3, r3
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3714      	adds	r7, #20
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b088      	sub	sp, #32
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	4608      	mov	r0, r1
 80055f6:	4611      	mov	r1, r2
 80055f8:	461a      	mov	r2, r3
 80055fa:	4603      	mov	r3, r0
 80055fc:	70fb      	strb	r3, [r7, #3]
 80055fe:	460b      	mov	r3, r1
 8005600:	70bb      	strb	r3, [r7, #2]
 8005602:	4613      	mov	r3, r2
 8005604:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005606:	2300      	movs	r3, #0
 8005608:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800560e:	78fb      	ldrb	r3, [r7, #3]
 8005610:	015a      	lsls	r2, r3, #5
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	4413      	add	r3, r2
 8005616:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800561a:	461a      	mov	r2, r3
 800561c:	f04f 33ff 	mov.w	r3, #4294967295
 8005620:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005622:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005626:	2b03      	cmp	r3, #3
 8005628:	d87c      	bhi.n	8005724 <USB_HC_Init+0x138>
 800562a:	a201      	add	r2, pc, #4	@ (adr r2, 8005630 <USB_HC_Init+0x44>)
 800562c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005630:	08005641 	.word	0x08005641
 8005634:	080056e7 	.word	0x080056e7
 8005638:	08005641 	.word	0x08005641
 800563c:	080056a9 	.word	0x080056a9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005640:	78fb      	ldrb	r3, [r7, #3]
 8005642:	015a      	lsls	r2, r3, #5
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	4413      	add	r3, r2
 8005648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800564c:	461a      	mov	r2, r3
 800564e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005652:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005654:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005658:	2b00      	cmp	r3, #0
 800565a:	da10      	bge.n	800567e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800565c:	78fb      	ldrb	r3, [r7, #3]
 800565e:	015a      	lsls	r2, r3, #5
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	4413      	add	r3, r2
 8005664:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	78fa      	ldrb	r2, [r7, #3]
 800566c:	0151      	lsls	r1, r2, #5
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	440a      	add	r2, r1
 8005672:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005676:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800567a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800567c:	e055      	b.n	800572a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a6f      	ldr	r2, [pc, #444]	@ (8005840 <USB_HC_Init+0x254>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d151      	bne.n	800572a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	015a      	lsls	r2, r3, #5
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	4413      	add	r3, r2
 800568e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	78fa      	ldrb	r2, [r7, #3]
 8005696:	0151      	lsls	r1, r2, #5
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	440a      	add	r2, r1
 800569c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056a0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80056a4:	60d3      	str	r3, [r2, #12]
      break;
 80056a6:	e040      	b.n	800572a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80056a8:	78fb      	ldrb	r3, [r7, #3]
 80056aa:	015a      	lsls	r2, r3, #5
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	4413      	add	r3, r2
 80056b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056b4:	461a      	mov	r2, r3
 80056b6:	f240 639d 	movw	r3, #1693	@ 0x69d
 80056ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80056bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	da34      	bge.n	800572e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80056c4:	78fb      	ldrb	r3, [r7, #3]
 80056c6:	015a      	lsls	r2, r3, #5
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	4413      	add	r3, r2
 80056cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	78fa      	ldrb	r2, [r7, #3]
 80056d4:	0151      	lsls	r1, r2, #5
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	440a      	add	r2, r1
 80056da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056e2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80056e4:	e023      	b.n	800572e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80056e6:	78fb      	ldrb	r3, [r7, #3]
 80056e8:	015a      	lsls	r2, r3, #5
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	4413      	add	r3, r2
 80056ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056f2:	461a      	mov	r2, r3
 80056f4:	f240 2325 	movw	r3, #549	@ 0x225
 80056f8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80056fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	da17      	bge.n	8005732 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005702:	78fb      	ldrb	r3, [r7, #3]
 8005704:	015a      	lsls	r2, r3, #5
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	4413      	add	r3, r2
 800570a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	78fa      	ldrb	r2, [r7, #3]
 8005712:	0151      	lsls	r1, r2, #5
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	440a      	add	r2, r1
 8005718:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800571c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005720:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005722:	e006      	b.n	8005732 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	77fb      	strb	r3, [r7, #31]
      break;
 8005728:	e004      	b.n	8005734 <USB_HC_Init+0x148>
      break;
 800572a:	bf00      	nop
 800572c:	e002      	b.n	8005734 <USB_HC_Init+0x148>
      break;
 800572e:	bf00      	nop
 8005730:	e000      	b.n	8005734 <USB_HC_Init+0x148>
      break;
 8005732:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005734:	78fb      	ldrb	r3, [r7, #3]
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	4413      	add	r3, r2
 800573c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005740:	461a      	mov	r2, r3
 8005742:	2300      	movs	r3, #0
 8005744:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005746:	78fb      	ldrb	r3, [r7, #3]
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4413      	add	r3, r2
 800574e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	78fa      	ldrb	r2, [r7, #3]
 8005756:	0151      	lsls	r1, r2, #5
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	440a      	add	r2, r1
 800575c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005760:	f043 0302 	orr.w	r3, r3, #2
 8005764:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800576c:	699a      	ldr	r2, [r3, #24]
 800576e:	78fb      	ldrb	r3, [r7, #3]
 8005770:	f003 030f 	and.w	r3, r3, #15
 8005774:	2101      	movs	r1, #1
 8005776:	fa01 f303 	lsl.w	r3, r1, r3
 800577a:	6939      	ldr	r1, [r7, #16]
 800577c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005780:	4313      	orrs	r3, r2
 8005782:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005790:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005794:	2b00      	cmp	r3, #0
 8005796:	da03      	bge.n	80057a0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005798:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800579c:	61bb      	str	r3, [r7, #24]
 800579e:	e001      	b.n	80057a4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7ff fefb 	bl	80055a0 <USB_GetHostSpeed>
 80057aa:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80057ac:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d106      	bne.n	80057c2 <USB_HC_Init+0x1d6>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d003      	beq.n	80057c2 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80057ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	e001      	b.n	80057c6 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80057c6:	787b      	ldrb	r3, [r7, #1]
 80057c8:	059b      	lsls	r3, r3, #22
 80057ca:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80057ce:	78bb      	ldrb	r3, [r7, #2]
 80057d0:	02db      	lsls	r3, r3, #11
 80057d2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80057d6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80057d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80057dc:	049b      	lsls	r3, r3, #18
 80057de:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80057e2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80057e4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80057e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80057ea:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	431a      	orrs	r2, r3
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80057f4:	78fa      	ldrb	r2, [r7, #3]
 80057f6:	0151      	lsls	r1, r2, #5
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	440a      	add	r2, r1
 80057fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005800:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005804:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005806:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800580a:	2b03      	cmp	r3, #3
 800580c:	d003      	beq.n	8005816 <USB_HC_Init+0x22a>
 800580e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005812:	2b01      	cmp	r3, #1
 8005814:	d10f      	bne.n	8005836 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005816:	78fb      	ldrb	r3, [r7, #3]
 8005818:	015a      	lsls	r2, r3, #5
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	4413      	add	r3, r2
 800581e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	78fa      	ldrb	r2, [r7, #3]
 8005826:	0151      	lsls	r1, r2, #5
 8005828:	693a      	ldr	r2, [r7, #16]
 800582a:	440a      	add	r2, r1
 800582c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005830:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005834:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005836:	7ffb      	ldrb	r3, [r7, #31]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3720      	adds	r7, #32
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	40040000 	.word	0x40040000

08005844 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08c      	sub	sp, #48	@ 0x30
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	4613      	mov	r3, r2
 8005850:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	785b      	ldrb	r3, [r3, #1]
 800585a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800585c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005860:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	4a5d      	ldr	r2, [pc, #372]	@ (80059dc <USB_HC_StartXfer+0x198>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d12f      	bne.n	80058ca <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800586a:	79fb      	ldrb	r3, [r7, #7]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d11c      	bne.n	80058aa <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	7c9b      	ldrb	r3, [r3, #18]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d003      	beq.n	8005880 <USB_HC_StartXfer+0x3c>
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	7c9b      	ldrb	r3, [r3, #18]
 800587c:	2b02      	cmp	r3, #2
 800587e:	d124      	bne.n	80058ca <USB_HC_StartXfer+0x86>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	799b      	ldrb	r3, [r3, #6]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d120      	bne.n	80058ca <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	015a      	lsls	r2, r3, #5
 800588c:	6a3b      	ldr	r3, [r7, #32]
 800588e:	4413      	add	r3, r2
 8005890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	69fa      	ldr	r2, [r7, #28]
 8005898:	0151      	lsls	r1, r2, #5
 800589a:	6a3a      	ldr	r2, [r7, #32]
 800589c:	440a      	add	r2, r1
 800589e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a6:	60d3      	str	r3, [r2, #12]
 80058a8:	e00f      	b.n	80058ca <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	791b      	ldrb	r3, [r3, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10b      	bne.n	80058ca <USB_HC_StartXfer+0x86>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	795b      	ldrb	r3, [r3, #5]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d107      	bne.n	80058ca <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	785b      	ldrb	r3, [r3, #1]
 80058be:	4619      	mov	r1, r3
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 fb69 	bl	8005f98 <USB_DoPing>
        return HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	e232      	b.n	8005d30 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	799b      	ldrb	r3, [r3, #6]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d158      	bne.n	8005984 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80058d2:	2301      	movs	r3, #1
 80058d4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	78db      	ldrb	r3, [r3, #3]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d007      	beq.n	80058ee <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80058de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80058e0:	68ba      	ldr	r2, [r7, #8]
 80058e2:	8a92      	ldrh	r2, [r2, #20]
 80058e4:	fb03 f202 	mul.w	r2, r3, r2
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	61da      	str	r2, [r3, #28]
 80058ec:	e07c      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	7c9b      	ldrb	r3, [r3, #18]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d130      	bne.n	8005958 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	2bbc      	cmp	r3, #188	@ 0xbc
 80058fc:	d918      	bls.n	8005930 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	8a9b      	ldrh	r3, [r3, #20]
 8005902:	461a      	mov	r2, r3
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d003      	beq.n	8005920 <USB_HC_StartXfer+0xdc>
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	2b02      	cmp	r3, #2
 800591e:	d103      	bne.n	8005928 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	2202      	movs	r2, #2
 8005924:	60da      	str	r2, [r3, #12]
 8005926:	e05f      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2201      	movs	r2, #1
 800592c:	60da      	str	r2, [r3, #12]
 800592e:	e05b      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	6a1a      	ldr	r2, [r3, #32]
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d007      	beq.n	8005950 <USB_HC_StartXfer+0x10c>
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	2b02      	cmp	r3, #2
 8005946:	d003      	beq.n	8005950 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2204      	movs	r2, #4
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	e04b      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2203      	movs	r2, #3
 8005954:	60da      	str	r2, [r3, #12]
 8005956:	e047      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005958:	79fb      	ldrb	r3, [r7, #7]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d10d      	bne.n	800597a <USB_HC_StartXfer+0x136>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	8a92      	ldrh	r2, [r2, #20]
 8005966:	4293      	cmp	r3, r2
 8005968:	d907      	bls.n	800597a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800596a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	8a92      	ldrh	r2, [r2, #20]
 8005970:	fb03 f202 	mul.w	r2, r3, r2
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	61da      	str	r2, [r3, #28]
 8005978:	e036      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	6a1a      	ldr	r2, [r3, #32]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	61da      	str	r2, [r3, #28]
 8005982:	e031      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	6a1b      	ldr	r3, [r3, #32]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d018      	beq.n	80059be <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	8a92      	ldrh	r2, [r2, #20]
 8005994:	4413      	add	r3, r2
 8005996:	3b01      	subs	r3, #1
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	8a92      	ldrh	r2, [r2, #20]
 800599c:	fbb3 f3f2 	udiv	r3, r3, r2
 80059a0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80059a2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80059a4:	8b7b      	ldrh	r3, [r7, #26]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d90b      	bls.n	80059c2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80059aa:	8b7b      	ldrh	r3, [r7, #26]
 80059ac:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	8a92      	ldrh	r2, [r2, #20]
 80059b4:	fb03 f202 	mul.w	r2, r3, r2
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	61da      	str	r2, [r3, #28]
 80059bc:	e001      	b.n	80059c2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80059be:	2301      	movs	r3, #1
 80059c0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	78db      	ldrb	r3, [r3, #3]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00a      	beq.n	80059e0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	8a92      	ldrh	r2, [r2, #20]
 80059d0:	fb03 f202 	mul.w	r2, r3, r2
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	61da      	str	r2, [r3, #28]
 80059d8:	e006      	b.n	80059e8 <USB_HC_StartXfer+0x1a4>
 80059da:	bf00      	nop
 80059dc:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	6a1a      	ldr	r2, [r3, #32]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	69db      	ldr	r3, [r3, #28]
 80059ec:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80059f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059f2:	04d9      	lsls	r1, r3, #19
 80059f4:	4ba3      	ldr	r3, [pc, #652]	@ (8005c84 <USB_HC_StartXfer+0x440>)
 80059f6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80059f8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	7d9b      	ldrb	r3, [r3, #22]
 80059fe:	075b      	lsls	r3, r3, #29
 8005a00:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a04:	69f9      	ldr	r1, [r7, #28]
 8005a06:	0148      	lsls	r0, r1, #5
 8005a08:	6a39      	ldr	r1, [r7, #32]
 8005a0a:	4401      	add	r1, r0
 8005a0c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005a10:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a12:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005a14:	79fb      	ldrb	r3, [r7, #7]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d009      	beq.n	8005a2e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	6999      	ldr	r1, [r3, #24]
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	6a3b      	ldr	r3, [r7, #32]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a2a:	460a      	mov	r2, r1
 8005a2c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005a2e:	6a3b      	ldr	r3, [r7, #32]
 8005a30:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 0301 	and.w	r3, r3, #1
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	bf0c      	ite	eq
 8005a3e:	2301      	moveq	r3, #1
 8005a40:	2300      	movne	r3, #0
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	015a      	lsls	r2, r3, #5
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	69fa      	ldr	r2, [r7, #28]
 8005a56:	0151      	lsls	r1, r2, #5
 8005a58:	6a3a      	ldr	r2, [r7, #32]
 8005a5a:	440a      	add	r2, r1
 8005a5c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a60:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a64:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	7e7b      	ldrb	r3, [r7, #25]
 8005a76:	075b      	lsls	r3, r3, #29
 8005a78:	69f9      	ldr	r1, [r7, #28]
 8005a7a:	0148      	lsls	r0, r1, #5
 8005a7c:	6a39      	ldr	r1, [r7, #32]
 8005a7e:	4401      	add	r1, r0
 8005a80:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005a84:	4313      	orrs	r3, r2
 8005a86:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	799b      	ldrb	r3, [r3, #6]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	f040 80c3 	bne.w	8005c18 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	7c5b      	ldrb	r3, [r3, #17]
 8005a96:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	69fa      	ldr	r2, [r7, #28]
 8005aa0:	0151      	lsls	r1, r2, #5
 8005aa2:	6a3a      	ldr	r2, [r7, #32]
 8005aa4:	440a      	add	r2, r1
 8005aa6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005aaa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005aae:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	6a3b      	ldr	r3, [r7, #32]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	69fa      	ldr	r2, [r7, #28]
 8005ac0:	0151      	lsls	r1, r2, #5
 8005ac2:	6a3a      	ldr	r2, [r7, #32]
 8005ac4:	440a      	add	r2, r1
 8005ac6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005aca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005ace:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	79db      	ldrb	r3, [r3, #7]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d123      	bne.n	8005b20 <USB_HC_StartXfer+0x2dc>
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	78db      	ldrb	r3, [r3, #3]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d11f      	bne.n	8005b20 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	69fa      	ldr	r2, [r7, #28]
 8005af0:	0151      	lsls	r1, r2, #5
 8005af2:	6a3a      	ldr	r2, [r7, #32]
 8005af4:	440a      	add	r2, r1
 8005af6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005afa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005afe:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	0151      	lsls	r1, r2, #5
 8005b12:	6a3a      	ldr	r2, [r7, #32]
 8005b14:	440a      	add	r2, r1
 8005b16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b1e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	7c9b      	ldrb	r3, [r3, #18]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d003      	beq.n	8005b30 <USB_HC_StartXfer+0x2ec>
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	7c9b      	ldrb	r3, [r3, #18]
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d117      	bne.n	8005b60 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d113      	bne.n	8005b60 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	78db      	ldrb	r3, [r3, #3]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d10f      	bne.n	8005b60 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	015a      	lsls	r2, r3, #5
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	4413      	add	r3, r2
 8005b48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	69fa      	ldr	r2, [r7, #28]
 8005b50:	0151      	lsls	r1, r2, #5
 8005b52:	6a3a      	ldr	r2, [r7, #32]
 8005b54:	440a      	add	r2, r1
 8005b56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b5e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	7c9b      	ldrb	r3, [r3, #18]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d162      	bne.n	8005c2e <USB_HC_StartXfer+0x3ea>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	78db      	ldrb	r3, [r3, #3]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d15e      	bne.n	8005c2e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	3b01      	subs	r3, #1
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d858      	bhi.n	8005c2c <USB_HC_StartXfer+0x3e8>
 8005b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <USB_HC_StartXfer+0x33c>)
 8005b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b80:	08005b91 	.word	0x08005b91
 8005b84:	08005bb3 	.word	0x08005bb3
 8005b88:	08005bd5 	.word	0x08005bd5
 8005b8c:	08005bf7 	.word	0x08005bf7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	6a3b      	ldr	r3, [r7, #32]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	69fa      	ldr	r2, [r7, #28]
 8005ba0:	0151      	lsls	r1, r2, #5
 8005ba2:	6a3a      	ldr	r2, [r7, #32]
 8005ba4:	440a      	add	r2, r1
 8005ba6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bae:	6053      	str	r3, [r2, #4]
          break;
 8005bb0:	e03d      	b.n	8005c2e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	6a3b      	ldr	r3, [r7, #32]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	0151      	lsls	r1, r2, #5
 8005bc4:	6a3a      	ldr	r2, [r7, #32]
 8005bc6:	440a      	add	r2, r1
 8005bc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bcc:	f043 030e 	orr.w	r3, r3, #14
 8005bd0:	6053      	str	r3, [r2, #4]
          break;
 8005bd2:	e02c      	b.n	8005c2e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	6a3b      	ldr	r3, [r7, #32]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	0151      	lsls	r1, r2, #5
 8005be6:	6a3a      	ldr	r2, [r7, #32]
 8005be8:	440a      	add	r2, r1
 8005bea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005bf2:	6053      	str	r3, [r2, #4]
          break;
 8005bf4:	e01b      	b.n	8005c2e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	015a      	lsls	r2, r3, #5
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	69fa      	ldr	r2, [r7, #28]
 8005c06:	0151      	lsls	r1, r2, #5
 8005c08:	6a3a      	ldr	r2, [r7, #32]
 8005c0a:	440a      	add	r2, r1
 8005c0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c14:	6053      	str	r3, [r2, #4]
          break;
 8005c16:	e00a      	b.n	8005c2e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	015a      	lsls	r2, r3, #5
 8005c1c:	6a3b      	ldr	r3, [r7, #32]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c24:	461a      	mov	r2, r3
 8005c26:	2300      	movs	r3, #0
 8005c28:	6053      	str	r3, [r2, #4]
 8005c2a:	e000      	b.n	8005c2e <USB_HC_StartXfer+0x3ea>
          break;
 8005c2c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	015a      	lsls	r2, r3, #5
 8005c32:	6a3b      	ldr	r3, [r7, #32]
 8005c34:	4413      	add	r3, r2
 8005c36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005c44:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	78db      	ldrb	r3, [r3, #3]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d004      	beq.n	8005c58 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c54:	613b      	str	r3, [r7, #16]
 8005c56:	e003      	b.n	8005c60 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c5e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c66:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	6a3b      	ldr	r3, [r7, #32]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c74:	461a      	mov	r2, r3
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e055      	b.n	8005d30 <USB_HC_StartXfer+0x4ec>
 8005c84:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	78db      	ldrb	r3, [r3, #3]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d14e      	bne.n	8005d2e <USB_HC_StartXfer+0x4ea>
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d04a      	beq.n	8005d2e <USB_HC_StartXfer+0x4ea>
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	79db      	ldrb	r3, [r3, #7]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d146      	bne.n	8005d2e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	7c9b      	ldrb	r3, [r3, #18]
 8005ca4:	2b03      	cmp	r3, #3
 8005ca6:	d831      	bhi.n	8005d0c <USB_HC_StartXfer+0x4c8>
 8005ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb0 <USB_HC_StartXfer+0x46c>)
 8005caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cae:	bf00      	nop
 8005cb0:	08005cc1 	.word	0x08005cc1
 8005cb4:	08005ce5 	.word	0x08005ce5
 8005cb8:	08005cc1 	.word	0x08005cc1
 8005cbc:	08005ce5 	.word	0x08005ce5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	6a1b      	ldr	r3, [r3, #32]
 8005cc4:	3303      	adds	r3, #3
 8005cc6:	089b      	lsrs	r3, r3, #2
 8005cc8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005cca:	8afa      	ldrh	r2, [r7, #22]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d91c      	bls.n	8005d10 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	f043 0220 	orr.w	r2, r3, #32
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	619a      	str	r2, [r3, #24]
        }
        break;
 8005ce2:	e015      	b.n	8005d10 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	3303      	adds	r3, #3
 8005cea:	089b      	lsrs	r3, r3, #2
 8005cec:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005cee:	8afa      	ldrh	r2, [r7, #22]
 8005cf0:	6a3b      	ldr	r3, [r7, #32]
 8005cf2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d90a      	bls.n	8005d14 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	619a      	str	r2, [r3, #24]
        }
        break;
 8005d0a:	e003      	b.n	8005d14 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8005d0c:	bf00      	nop
 8005d0e:	e002      	b.n	8005d16 <USB_HC_StartXfer+0x4d2>
        break;
 8005d10:	bf00      	nop
 8005d12:	e000      	b.n	8005d16 <USB_HC_StartXfer+0x4d2>
        break;
 8005d14:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	6999      	ldr	r1, [r3, #24]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	785a      	ldrb	r2, [r3, #1]
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2000      	movs	r0, #0
 8005d26:	9000      	str	r0, [sp, #0]
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f7ff f9cc 	bl	80050c6 <USB_WritePacket>
  }

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3728      	adds	r7, #40	@ 0x28
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d4a:	695b      	ldr	r3, [r3, #20]
 8005d4c:	b29b      	uxth	r3, r3
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3714      	adds	r7, #20
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bc80      	pop	{r7}
 8005d56:	4770      	bx	lr

08005d58 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b089      	sub	sp, #36	@ 0x24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	460b      	mov	r3, r1
 8005d62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005d68:	78fb      	ldrb	r3, [r7, #3]
 8005d6a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	0c9b      	lsrs	r3, r3, #18
 8005d80:	f003 0303 	and.w	r3, r3, #3
 8005d84:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	0fdb      	lsrs	r3, r3, #31
 8005d96:	f003 0301 	and.w	r3, r3, #1
 8005d9a:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	0fdb      	lsrs	r3, r3, #31
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 0320 	and.w	r3, r3, #32
 8005dba:	2b20      	cmp	r3, #32
 8005dbc:	d10d      	bne.n	8005dda <USB_HC_Halt+0x82>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10a      	bne.n	8005dda <USB_HC_Halt+0x82>
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d005      	beq.n	8005dd6 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d002      	beq.n	8005dd6 <USB_HC_Halt+0x7e>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b03      	cmp	r3, #3
 8005dd4:	d101      	bne.n	8005dda <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e0d8      	b.n	8005f8c <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d002      	beq.n	8005de6 <USB_HC_Halt+0x8e>
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d173      	bne.n	8005ece <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	69ba      	ldr	r2, [r7, #24]
 8005df6:	0151      	lsls	r1, r2, #5
 8005df8:	69fa      	ldr	r2, [r7, #28]
 8005dfa:	440a      	add	r2, r1
 8005dfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e04:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 0320 	and.w	r3, r3, #32
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d14a      	bne.n	8005ea8 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e16:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d133      	bne.n	8005e86 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	015a      	lsls	r2, r3, #5
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	4413      	add	r3, r2
 8005e26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	69ba      	ldr	r2, [r7, #24]
 8005e2e:	0151      	lsls	r1, r2, #5
 8005e30:	69fa      	ldr	r2, [r7, #28]
 8005e32:	440a      	add	r2, r1
 8005e34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e3c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	015a      	lsls	r2, r3, #5
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	4413      	add	r3, r2
 8005e46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	0151      	lsls	r1, r2, #5
 8005e50:	69fa      	ldr	r2, [r7, #28]
 8005e52:	440a      	add	r2, r1
 8005e54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005e5c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	3301      	adds	r3, #1
 8005e62:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e6a:	d82e      	bhi.n	8005eca <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e82:	d0ec      	beq.n	8005e5e <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e84:	e081      	b.n	8005f8a <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	015a      	lsls	r2, r3, #5
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	69ba      	ldr	r2, [r7, #24]
 8005e96:	0151      	lsls	r1, r2, #5
 8005e98:	69fa      	ldr	r2, [r7, #28]
 8005e9a:	440a      	add	r2, r1
 8005e9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ea0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ea4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ea6:	e070      	b.n	8005f8a <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	0151      	lsls	r1, r2, #5
 8005eba:	69fa      	ldr	r2, [r7, #28]
 8005ebc:	440a      	add	r2, r1
 8005ebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ec2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ec6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ec8:	e05f      	b.n	8005f8a <USB_HC_Halt+0x232>
            break;
 8005eca:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ecc:	e05d      	b.n	8005f8a <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	015a      	lsls	r2, r3, #5
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	69ba      	ldr	r2, [r7, #24]
 8005ede:	0151      	lsls	r1, r2, #5
 8005ee0:	69fa      	ldr	r2, [r7, #28]
 8005ee2:	440a      	add	r2, r1
 8005ee4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ee8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005eec:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d133      	bne.n	8005f66 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	015a      	lsls	r2, r3, #5
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	0151      	lsls	r1, r2, #5
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	440a      	add	r2, r1
 8005f14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f1c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	015a      	lsls	r2, r3, #5
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	4413      	add	r3, r2
 8005f26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	0151      	lsls	r1, r2, #5
 8005f30:	69fa      	ldr	r2, [r7, #28]
 8005f32:	440a      	add	r2, r1
 8005f34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f3c:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	3301      	adds	r3, #1
 8005f42:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f4a:	d81d      	bhi.n	8005f88 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f62:	d0ec      	beq.n	8005f3e <USB_HC_Halt+0x1e6>
 8005f64:	e011      	b.n	8005f8a <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	015a      	lsls	r2, r3, #5
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	69ba      	ldr	r2, [r7, #24]
 8005f76:	0151      	lsls	r1, r2, #5
 8005f78:	69fa      	ldr	r2, [r7, #28]
 8005f7a:	440a      	add	r2, r1
 8005f7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f84:	6013      	str	r3, [r2, #0]
 8005f86:	e000      	b.n	8005f8a <USB_HC_Halt+0x232>
          break;
 8005f88:	bf00      	nop
    }
  }

  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3724      	adds	r7, #36	@ 0x24
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bc80      	pop	{r7}
 8005f94:	4770      	bx	lr
	...

08005f98 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005fa8:	78fb      	ldrb	r3, [r7, #3]
 8005faa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005fac:	2301      	movs	r3, #1
 8005fae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	04da      	lsls	r2, r3, #19
 8005fb4:	4b14      	ldr	r3, [pc, #80]	@ (8006008 <USB_DoPing+0x70>)
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	0151      	lsls	r1, r2, #5
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	440a      	add	r2, r1
 8005fc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fc8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005fe0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fe8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	015a      	lsls	r2, r3, #5
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	bc80      	pop	{r7}
 8006006:	4770      	bx	lr
 8006008:	1ff80000 	.word	0x1ff80000

0800600c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b088      	sub	sp, #32
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006014:	2300      	movs	r3, #0
 8006016:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800601c:	2300      	movs	r3, #0
 800601e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f7fe ff96 	bl	8004f52 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006026:	2110      	movs	r1, #16
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7fe ffee 	bl	800500a <USB_FlushTxFifo>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f7ff f817 	bl	800506c <USB_FlushRxFifo>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d001      	beq.n	8006048 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006048:	2300      	movs	r3, #0
 800604a:	61bb      	str	r3, [r7, #24]
 800604c:	e01f      	b.n	800608e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	4413      	add	r3, r2
 8006056:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006064:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800606c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006074:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	4413      	add	r3, r2
 800607e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006082:	461a      	mov	r2, r3
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	3301      	adds	r3, #1
 800608c:	61bb      	str	r3, [r7, #24]
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	2b0f      	cmp	r3, #15
 8006092:	d9dc      	bls.n	800604e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006094:	2300      	movs	r3, #0
 8006096:	61bb      	str	r3, [r7, #24]
 8006098:	e034      	b.n	8006104 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	015a      	lsls	r2, r3, #5
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060b0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060b8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80060c0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	015a      	lsls	r2, r3, #5
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	4413      	add	r3, r2
 80060ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ce:	461a      	mov	r2, r3
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	3301      	adds	r3, #1
 80060d8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80060e0:	d80c      	bhi.n	80060fc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060f8:	d0ec      	beq.n	80060d4 <USB_StopHost+0xc8>
 80060fa:	e000      	b.n	80060fe <USB_StopHost+0xf2>
        break;
 80060fc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	3301      	adds	r3, #1
 8006102:	61bb      	str	r3, [r7, #24]
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	2b0f      	cmp	r3, #15
 8006108:	d9c7      	bls.n	800609a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006110:	461a      	mov	r2, r3
 8006112:	f04f 33ff 	mov.w	r3, #4294967295
 8006116:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f04f 32ff 	mov.w	r2, #4294967295
 800611e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f7fe ff06 	bl	8004f32 <USB_EnableGlobalInt>

  return ret;
 8006126:	7ffb      	ldrb	r3, [r7, #31]
}
 8006128:	4618      	mov	r0, r3
 800612a:	3720      	adds	r7, #32
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006130:	b590      	push	{r4, r7, lr}
 8006132:	b089      	sub	sp, #36	@ 0x24
 8006134:	af04      	add	r7, sp, #16
 8006136:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006138:	2301      	movs	r3, #1
 800613a:	2202      	movs	r2, #2
 800613c:	2102      	movs	r1, #2
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 fc7d 	bl	8006a3e <USBH_FindInterface>
 8006144:	4603      	mov	r3, r0
 8006146:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006148:	7bfb      	ldrb	r3, [r7, #15]
 800614a:	2bff      	cmp	r3, #255	@ 0xff
 800614c:	d002      	beq.n	8006154 <USBH_CDC_InterfaceInit+0x24>
 800614e:	7bfb      	ldrb	r3, [r7, #15]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d901      	bls.n	8006158 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006154:	2302      	movs	r3, #2
 8006156:	e13d      	b.n	80063d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	4619      	mov	r1, r3
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 fc53 	bl	8006a08 <USBH_SelectInterface>
 8006162:	4603      	mov	r3, r0
 8006164:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006166:	7bbb      	ldrb	r3, [r7, #14]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d001      	beq.n	8006170 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800616c:	2302      	movs	r3, #2
 800616e:	e131      	b.n	80063d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006176:	2050      	movs	r0, #80	@ 0x50
 8006178:	f002 fb40 	bl	80087fc <malloc>
 800617c:	4603      	mov	r3, r0
 800617e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006190:	2302      	movs	r3, #2
 8006192:	e11f      	b.n	80063d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006194:	2250      	movs	r2, #80	@ 0x50
 8006196:	2100      	movs	r1, #0
 8006198:	68b8      	ldr	r0, [r7, #8]
 800619a:	f002 fbed 	bl	8008978 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800619e:	7bfb      	ldrb	r3, [r7, #15]
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	211a      	movs	r1, #26
 80061a4:	fb01 f303 	mul.w	r3, r1, r3
 80061a8:	4413      	add	r3, r2
 80061aa:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80061ae:	781b      	ldrb	r3, [r3, #0]
 80061b0:	b25b      	sxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	da15      	bge.n	80061e2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80061b6:	7bfb      	ldrb	r3, [r7, #15]
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	211a      	movs	r1, #26
 80061bc:	fb01 f303 	mul.w	r3, r1, r3
 80061c0:	4413      	add	r3, r2
 80061c2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80061c6:	781a      	ldrb	r2, [r3, #0]
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	211a      	movs	r1, #26
 80061d2:	fb01 f303 	mul.w	r3, r1, r3
 80061d6:	4413      	add	r3, r2
 80061d8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80061dc:	881a      	ldrh	r2, [r3, #0]
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	785b      	ldrb	r3, [r3, #1]
 80061e6:	4619      	mov	r1, r3
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f001 ffb2 	bl	8008152 <USBH_AllocPipe>
 80061ee:	4603      	mov	r3, r0
 80061f0:	461a      	mov	r2, r3
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	7819      	ldrb	r1, [r3, #0]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	7858      	ldrb	r0, [r3, #1]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	8952      	ldrh	r2, [r2, #10]
 800620e:	9202      	str	r2, [sp, #8]
 8006210:	2203      	movs	r2, #3
 8006212:	9201      	str	r2, [sp, #4]
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	4623      	mov	r3, r4
 8006218:	4602      	mov	r2, r0
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f001 ff6a 	bl	80080f4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	2200      	movs	r2, #0
 8006226:	4619      	mov	r1, r3
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f002 fa62 	bl	80086f2 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800622e:	2300      	movs	r3, #0
 8006230:	2200      	movs	r2, #0
 8006232:	210a      	movs	r1, #10
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 fc02 	bl	8006a3e <USBH_FindInterface>
 800623a:	4603      	mov	r3, r0
 800623c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800623e:	7bfb      	ldrb	r3, [r7, #15]
 8006240:	2bff      	cmp	r3, #255	@ 0xff
 8006242:	d002      	beq.n	800624a <USBH_CDC_InterfaceInit+0x11a>
 8006244:	7bfb      	ldrb	r3, [r7, #15]
 8006246:	2b01      	cmp	r3, #1
 8006248:	d901      	bls.n	800624e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800624a:	2302      	movs	r3, #2
 800624c:	e0c2      	b.n	80063d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800624e:	7bfb      	ldrb	r3, [r7, #15]
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	211a      	movs	r1, #26
 8006254:	fb01 f303 	mul.w	r3, r1, r3
 8006258:	4413      	add	r3, r2
 800625a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	b25b      	sxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	da16      	bge.n	8006294 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006266:	7bfb      	ldrb	r3, [r7, #15]
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	211a      	movs	r1, #26
 800626c:	fb01 f303 	mul.w	r3, r1, r3
 8006270:	4413      	add	r3, r2
 8006272:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006276:	781a      	ldrb	r2, [r3, #0]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800627c:	7bfb      	ldrb	r3, [r7, #15]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	211a      	movs	r1, #26
 8006282:	fb01 f303 	mul.w	r3, r1, r3
 8006286:	4413      	add	r3, r2
 8006288:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800628c:	881a      	ldrh	r2, [r3, #0]
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	835a      	strh	r2, [r3, #26]
 8006292:	e015      	b.n	80062c0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006294:	7bfb      	ldrb	r3, [r7, #15]
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	211a      	movs	r1, #26
 800629a:	fb01 f303 	mul.w	r3, r1, r3
 800629e:	4413      	add	r3, r2
 80062a0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80062a4:	781a      	ldrb	r2, [r3, #0]
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	211a      	movs	r1, #26
 80062b0:	fb01 f303 	mul.w	r3, r1, r3
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80062ba:	881a      	ldrh	r2, [r3, #0]
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80062c0:	7bfb      	ldrb	r3, [r7, #15]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	211a      	movs	r1, #26
 80062c6:	fb01 f303 	mul.w	r3, r1, r3
 80062ca:	4413      	add	r3, r2
 80062cc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	b25b      	sxtb	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	da16      	bge.n	8006306 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80062d8:	7bfb      	ldrb	r3, [r7, #15]
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	211a      	movs	r1, #26
 80062de:	fb01 f303 	mul.w	r3, r1, r3
 80062e2:	4413      	add	r3, r2
 80062e4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80062e8:	781a      	ldrb	r2, [r3, #0]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80062ee:	7bfb      	ldrb	r3, [r7, #15]
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	211a      	movs	r1, #26
 80062f4:	fb01 f303 	mul.w	r3, r1, r3
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80062fe:	881a      	ldrh	r2, [r3, #0]
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	835a      	strh	r2, [r3, #26]
 8006304:	e015      	b.n	8006332 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006306:	7bfb      	ldrb	r3, [r7, #15]
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	211a      	movs	r1, #26
 800630c:	fb01 f303 	mul.w	r3, r1, r3
 8006310:	4413      	add	r3, r2
 8006312:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006316:	781a      	ldrb	r2, [r3, #0]
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800631c:	7bfb      	ldrb	r3, [r7, #15]
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	211a      	movs	r1, #26
 8006322:	fb01 f303 	mul.w	r3, r1, r3
 8006326:	4413      	add	r3, r2
 8006328:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800632c:	881a      	ldrh	r2, [r3, #0]
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	7b9b      	ldrb	r3, [r3, #14]
 8006336:	4619      	mov	r1, r3
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f001 ff0a 	bl	8008152 <USBH_AllocPipe>
 800633e:	4603      	mov	r3, r0
 8006340:	461a      	mov	r2, r3
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	7bdb      	ldrb	r3, [r3, #15]
 800634a:	4619      	mov	r1, r3
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f001 ff00 	bl	8008152 <USBH_AllocPipe>
 8006352:	4603      	mov	r3, r0
 8006354:	461a      	mov	r2, r3
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	7b59      	ldrb	r1, [r3, #13]
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	7b98      	ldrb	r0, [r3, #14]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	8b12      	ldrh	r2, [r2, #24]
 8006372:	9202      	str	r2, [sp, #8]
 8006374:	2202      	movs	r2, #2
 8006376:	9201      	str	r2, [sp, #4]
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	4623      	mov	r3, r4
 800637c:	4602      	mov	r2, r0
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f001 feb8 	bl	80080f4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	7b19      	ldrb	r1, [r3, #12]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	7bd8      	ldrb	r0, [r3, #15]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	8b52      	ldrh	r2, [r2, #26]
 800639c:	9202      	str	r2, [sp, #8]
 800639e:	2202      	movs	r2, #2
 80063a0:	9201      	str	r2, [sp, #4]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	4623      	mov	r3, r4
 80063a6:	4602      	mov	r2, r0
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f001 fea3 	bl	80080f4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	7b5b      	ldrb	r3, [r3, #13]
 80063ba:	2200      	movs	r2, #0
 80063bc:	4619      	mov	r1, r3
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f002 f997 	bl	80086f2 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	7b1b      	ldrb	r3, [r3, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f002 f990 	bl	80086f2 <USBH_LL_SetToggle>

  return USBH_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3714      	adds	r7, #20
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd90      	pop	{r4, r7, pc}

080063dc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00e      	beq.n	8006414 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	4619      	mov	r1, r3
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f001 fe98 	bl	8008132 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	781b      	ldrb	r3, [r3, #0]
 8006406:	4619      	mov	r1, r3
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f001 fec3 	bl	8008194 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	7b1b      	ldrb	r3, [r3, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00e      	beq.n	800643a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	7b1b      	ldrb	r3, [r3, #12]
 8006420:	4619      	mov	r1, r3
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f001 fe85 	bl	8008132 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	7b1b      	ldrb	r3, [r3, #12]
 800642c:	4619      	mov	r1, r3
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f001 feb0 	bl	8008194 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	7b5b      	ldrb	r3, [r3, #13]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00e      	beq.n	8006460 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	7b5b      	ldrb	r3, [r3, #13]
 8006446:	4619      	mov	r1, r3
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f001 fe72 	bl	8008132 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	7b5b      	ldrb	r3, [r3, #13]
 8006452:	4619      	mov	r1, r3
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f001 fe9d 	bl	8008194 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00b      	beq.n	8006484 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	4618      	mov	r0, r3
 8006476:	f002 f9c9 	bl	800880c <free>
    phost->pActiveClass->pData = 0U;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006480:	2200      	movs	r2, #0
 8006482:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b084      	sub	sp, #16
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	3340      	adds	r3, #64	@ 0x40
 80064a4:	4619      	mov	r1, r3
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f000 f8b0 	bl	800660c <GetLineCoding>
 80064ac:	4603      	mov	r3, r0
 80064ae:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80064b0:	7afb      	ldrb	r3, [r7, #11]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d105      	bne.n	80064c2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80064bc:	2102      	movs	r1, #2
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80064c2:	7afb      	ldrb	r3, [r7, #11]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80064d4:	2301      	movs	r3, #1
 80064d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80064ec:	2b04      	cmp	r3, #4
 80064ee:	d877      	bhi.n	80065e0 <USBH_CDC_Process+0x114>
 80064f0:	a201      	add	r2, pc, #4	@ (adr r2, 80064f8 <USBH_CDC_Process+0x2c>)
 80064f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f6:	bf00      	nop
 80064f8:	0800650d 	.word	0x0800650d
 80064fc:	08006513 	.word	0x08006513
 8006500:	08006543 	.word	0x08006543
 8006504:	080065b7 	.word	0x080065b7
 8006508:	080065c5 	.word	0x080065c5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800650c:	2300      	movs	r3, #0
 800650e:	73fb      	strb	r3, [r7, #15]
      break;
 8006510:	e06d      	b.n	80065ee <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006516:	4619      	mov	r1, r3
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 f896 	bl	800664a <SetLineCoding>
 800651e:	4603      	mov	r3, r0
 8006520:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006522:	7bbb      	ldrb	r3, [r7, #14]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d104      	bne.n	8006532 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006530:	e058      	b.n	80065e4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006532:	7bbb      	ldrb	r3, [r7, #14]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d055      	beq.n	80065e4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	2204      	movs	r2, #4
 800653c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006540:	e050      	b.n	80065e4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	3340      	adds	r3, #64	@ 0x40
 8006546:	4619      	mov	r1, r3
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f85f 	bl	800660c <GetLineCoding>
 800654e:	4603      	mov	r3, r0
 8006550:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006552:	7bbb      	ldrb	r3, [r7, #14]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d126      	bne.n	80065a6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800656a:	791b      	ldrb	r3, [r3, #4]
 800656c:	429a      	cmp	r2, r3
 800656e:	d13b      	bne.n	80065e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800657a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800657c:	429a      	cmp	r2, r3
 800657e:	d133      	bne.n	80065e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800658a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800658c:	429a      	cmp	r2, r3
 800658e:	d12b      	bne.n	80065e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006598:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800659a:	429a      	cmp	r2, r3
 800659c:	d124      	bne.n	80065e8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f955 	bl	800684e <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80065a4:	e020      	b.n	80065e8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80065a6:	7bbb      	ldrb	r3, [r7, #14]
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d01d      	beq.n	80065e8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2204      	movs	r2, #4
 80065b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80065b4:	e018      	b.n	80065e8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f866 	bl	8006688 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f8d9 	bl	8006774 <CDC_ProcessReception>
      break;
 80065c2:	e014      	b.n	80065ee <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80065c4:	2100      	movs	r1, #0
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f001 f812 	bl	80075f0 <USBH_ClrFeature>
 80065cc:	4603      	mov	r3, r0
 80065ce:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80065d0:	7bbb      	ldrb	r3, [r7, #14]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d10a      	bne.n	80065ec <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80065de:	e005      	b.n	80065ec <USBH_CDC_Process+0x120>

    default:
      break;
 80065e0:	bf00      	nop
 80065e2:	e004      	b.n	80065ee <USBH_CDC_Process+0x122>
      break;
 80065e4:	bf00      	nop
 80065e6:	e002      	b.n	80065ee <USBH_CDC_Process+0x122>
      break;
 80065e8:	bf00      	nop
 80065ea:	e000      	b.n	80065ee <USBH_CDC_Process+0x122>
      break;
 80065ec:	bf00      	nop

  }

  return status;
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr

0800660c <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	22a1      	movs	r2, #161	@ 0xa1
 800661a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2221      	movs	r2, #33	@ 0x21
 8006620:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2207      	movs	r2, #7
 8006632:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	2207      	movs	r2, #7
 8006638:	4619      	mov	r1, r3
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f001 fb06 	bl	8007c4c <USBH_CtlReq>
 8006640:	4603      	mov	r3, r0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3708      	adds	r7, #8
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800664a:	b580      	push	{r7, lr}
 800664c:	b082      	sub	sp, #8
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
 8006652:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2221      	movs	r2, #33	@ 0x21
 8006658:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2220      	movs	r2, #32
 800665e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2207      	movs	r2, #7
 8006670:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2207      	movs	r2, #7
 8006676:	4619      	mov	r1, r3
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f001 fae7 	bl	8007c4c <USBH_CtlReq>
 800667e:	4603      	mov	r3, r0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3708      	adds	r7, #8
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af02      	add	r7, sp, #8
 800668e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006696:	69db      	ldr	r3, [r3, #28]
 8006698:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800669a:	2300      	movs	r3, #0
 800669c:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d002      	beq.n	80066ae <CDC_ProcessTransmission+0x26>
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d023      	beq.n	80066f4 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80066ac:	e05e      	b.n	800676c <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	8b12      	ldrh	r2, [r2, #24]
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d90b      	bls.n	80066d2 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	69d9      	ldr	r1, [r3, #28]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8b1a      	ldrh	r2, [r3, #24]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	7b5b      	ldrb	r3, [r3, #13]
 80066c6:	2001      	movs	r0, #1
 80066c8:	9000      	str	r0, [sp, #0]
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f001 fccf 	bl	800806e <USBH_BulkSendData>
 80066d0:	e00b      	b.n	80066ea <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80066da:	b29a      	uxth	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	7b5b      	ldrb	r3, [r3, #13]
 80066e0:	2001      	movs	r0, #1
 80066e2:	9000      	str	r0, [sp, #0]
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f001 fcc2 	bl	800806e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2202      	movs	r2, #2
 80066ee:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80066f2:	e03b      	b.n	800676c <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	7b5b      	ldrb	r3, [r3, #13]
 80066f8:	4619      	mov	r1, r3
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f001 ffcf 	bl	800869e <USBH_LL_GetURBState>
 8006700:	4603      	mov	r3, r0
 8006702:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006704:	7afb      	ldrb	r3, [r7, #11]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d128      	bne.n	800675c <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	8b12      	ldrh	r2, [r2, #24]
 8006712:	4293      	cmp	r3, r2
 8006714:	d90e      	bls.n	8006734 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	8b12      	ldrh	r2, [r2, #24]
 800671e:	1a9a      	subs	r2, r3, r2
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	69db      	ldr	r3, [r3, #28]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	8b12      	ldrh	r2, [r2, #24]
 800672c:	441a      	add	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	61da      	str	r2, [r3, #28]
 8006732:	e002      	b.n	800673a <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673e:	2b00      	cmp	r3, #0
 8006740:	d004      	beq.n	800674c <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800674a:	e00e      	b.n	800676a <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 f868 	bl	800682a <USBH_CDC_TransmitCallback>
      break;
 800675a:	e006      	b.n	800676a <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800675c:	7afb      	ldrb	r3, [r7, #11]
 800675e:	2b02      	cmp	r3, #2
 8006760:	d103      	bne.n	800676a <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800676a:	bf00      	nop
  }
}
 800676c:	bf00      	nop
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006782:	69db      	ldr	r3, [r3, #28]
 8006784:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006786:	2300      	movs	r3, #0
 8006788:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8006790:	2b03      	cmp	r3, #3
 8006792:	d002      	beq.n	800679a <CDC_ProcessReception+0x26>
 8006794:	2b04      	cmp	r3, #4
 8006796:	d00e      	beq.n	80067b6 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8006798:	e043      	b.n	8006822 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	6a19      	ldr	r1, [r3, #32]
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	8b5a      	ldrh	r2, [r3, #26]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	7b1b      	ldrb	r3, [r3, #12]
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f001 fc86 	bl	80080b8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	2204      	movs	r2, #4
 80067b0:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80067b4:	e035      	b.n	8006822 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	7b1b      	ldrb	r3, [r3, #12]
 80067ba:	4619      	mov	r1, r3
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f001 ff6e 	bl	800869e <USBH_LL_GetURBState>
 80067c2:	4603      	mov	r3, r0
 80067c4:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80067c6:	7cfb      	ldrb	r3, [r7, #19]
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d129      	bne.n	8006820 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	7b1b      	ldrb	r3, [r3, #12]
 80067d0:	4619      	mov	r1, r3
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f001 fee4 	bl	80085a0 <USBH_LL_GetLastXferSize>
 80067d8:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067de:	68fa      	ldr	r2, [r7, #12]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d016      	beq.n	8006812 <CDC_ProcessReception+0x9e>
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	8b5b      	ldrh	r3, [r3, #26]
 80067e8:	461a      	mov	r2, r3
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d110      	bne.n	8006812 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	1ad2      	subs	r2, r2, r3
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	6a1a      	ldr	r2, [r3, #32]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	441a      	add	r2, r3
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	2203      	movs	r2, #3
 800680c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006810:	e006      	b.n	8006820 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f80e 	bl	800683c <USBH_CDC_ReceiveCallback>
      break;
 8006820:	bf00      	nop
  }
}
 8006822:	bf00      	nop
 8006824:	3718      	adds	r7, #24
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr

0800683c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	bc80      	pop	{r7}
 800684c:	4770      	bx	lr

0800684e <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800684e:	b480      	push	{r7}
 8006850:	b083      	sub	sp, #12
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006856:	bf00      	nop
 8006858:	370c      	adds	r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	bc80      	pop	{r7}
 800685e:	4770      	bx	lr

08006860 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	4613      	mov	r3, r2
 800686c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006874:	2302      	movs	r3, #2
 8006876:	e029      	b.n	80068cc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	79fa      	ldrb	r2, [r7, #7]
 800687c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 f81f 	bl	80068d4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f001 fdb7 	bl	8008438 <USBH_LL_Init>

  return USBH_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3710      	adds	r7, #16
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80068dc:	2300      	movs	r3, #0
 80068de:	60fb      	str	r3, [r7, #12]
 80068e0:	e009      	b.n	80068f6 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	33e0      	adds	r3, #224	@ 0xe0
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	4413      	add	r3, r2
 80068ec:	2200      	movs	r2, #0
 80068ee:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	3301      	adds	r3, #1
 80068f4:	60fb      	str	r3, [r7, #12]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2b0f      	cmp	r3, #15
 80068fa:	d9f2      	bls.n	80068e2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80068fc:	2300      	movs	r3, #0
 80068fe:	60fb      	str	r3, [r7, #12]
 8006900:	e009      	b.n	8006916 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4413      	add	r3, r2
 8006908:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800690c:	2200      	movs	r2, #0
 800690e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	3301      	adds	r3, #1
 8006914:	60fb      	str	r3, [r7, #12]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800691c:	d3f1      	bcc.n	8006902 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2240      	movs	r2, #64	@ 0x40
 8006942:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	331c      	adds	r3, #28
 800696e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006972:	2100      	movs	r1, #0
 8006974:	4618      	mov	r0, r3
 8006976:	f001 ffff 	bl	8008978 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006984:	2100      	movs	r1, #0
 8006986:	4618      	mov	r0, r3
 8006988:	f001 fff6 	bl	8008978 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8006992:	2212      	movs	r2, #18
 8006994:	2100      	movs	r1, #0
 8006996:	4618      	mov	r0, r3
 8006998:	f001 ffee 	bl	8008978 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80069a2:	223e      	movs	r2, #62	@ 0x3e
 80069a4:	2100      	movs	r1, #0
 80069a6:	4618      	mov	r0, r3
 80069a8:	f001 ffe6 	bl	8008978 <memset>

  return USBH_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b085      	sub	sp, #20
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80069c0:	2300      	movs	r3, #0
 80069c2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d016      	beq.n	80069f8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10e      	bne.n	80069f2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80069da:	1c59      	adds	r1, r3, #1
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	33de      	adds	r3, #222	@ 0xde
 80069e6:	6839      	ldr	r1, [r7, #0]
 80069e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80069ec:	2300      	movs	r3, #0
 80069ee:	73fb      	strb	r3, [r7, #15]
 80069f0:	e004      	b.n	80069fc <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80069f2:	2302      	movs	r3, #2
 80069f4:	73fb      	strb	r3, [r7, #15]
 80069f6:	e001      	b.n	80069fc <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80069f8:	2302      	movs	r3, #2
 80069fa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80069fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bc80      	pop	{r7}
 8006a06:	4770      	bx	lr

08006a08 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	460b      	mov	r3, r1
 8006a12:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006a14:	2300      	movs	r3, #0
 8006a16:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8006a1e:	78fa      	ldrb	r2, [r7, #3]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d204      	bcs.n	8006a2e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	78fa      	ldrb	r2, [r7, #3]
 8006a28:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8006a2c:	e001      	b.n	8006a32 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006a2e:	2302      	movs	r3, #2
 8006a30:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3714      	adds	r7, #20
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bc80      	pop	{r7}
 8006a3c:	4770      	bx	lr

08006a3e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b087      	sub	sp, #28
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
 8006a46:	4608      	mov	r0, r1
 8006a48:	4611      	mov	r1, r2
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	70fb      	strb	r3, [r7, #3]
 8006a50:	460b      	mov	r3, r1
 8006a52:	70bb      	strb	r3, [r7, #2]
 8006a54:	4613      	mov	r3, r2
 8006a56:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006a66:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a68:	e025      	b.n	8006ab6 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006a6a:	7dfb      	ldrb	r3, [r7, #23]
 8006a6c:	221a      	movs	r2, #26
 8006a6e:	fb02 f303 	mul.w	r3, r2, r3
 8006a72:	3308      	adds	r3, #8
 8006a74:	68fa      	ldr	r2, [r7, #12]
 8006a76:	4413      	add	r3, r2
 8006a78:	3302      	adds	r3, #2
 8006a7a:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	795b      	ldrb	r3, [r3, #5]
 8006a80:	78fa      	ldrb	r2, [r7, #3]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d002      	beq.n	8006a8c <USBH_FindInterface+0x4e>
 8006a86:	78fb      	ldrb	r3, [r7, #3]
 8006a88:	2bff      	cmp	r3, #255	@ 0xff
 8006a8a:	d111      	bne.n	8006ab0 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006a90:	78ba      	ldrb	r2, [r7, #2]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d002      	beq.n	8006a9c <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a96:	78bb      	ldrb	r3, [r7, #2]
 8006a98:	2bff      	cmp	r3, #255	@ 0xff
 8006a9a:	d109      	bne.n	8006ab0 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006aa0:	787a      	ldrb	r2, [r7, #1]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d002      	beq.n	8006aac <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006aa6:	787b      	ldrb	r3, [r7, #1]
 8006aa8:	2bff      	cmp	r3, #255	@ 0xff
 8006aaa:	d101      	bne.n	8006ab0 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006aac:	7dfb      	ldrb	r3, [r7, #23]
 8006aae:	e006      	b.n	8006abe <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006ab0:	7dfb      	ldrb	r3, [r7, #23]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006ab6:	7dfb      	ldrb	r3, [r7, #23]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d9d6      	bls.n	8006a6a <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006abc:	23ff      	movs	r3, #255	@ 0xff
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	371c      	adds	r7, #28
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bc80      	pop	{r7}
 8006ac6:	4770      	bx	lr

08006ac8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f001 fced 	bl	80084b0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006ad6:	2101      	movs	r1, #1
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f001 fdf3 	bl	80086c4 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3708      	adds	r7, #8
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af04      	add	r7, sp, #16
 8006aee:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006af0:	2302      	movs	r3, #2
 8006af2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006af4:	2300      	movs	r3, #0
 8006af6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d102      	bne.n	8006b0a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2203      	movs	r2, #3
 8006b08:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	2b0b      	cmp	r3, #11
 8006b12:	f200 81bc 	bhi.w	8006e8e <USBH_Process+0x3a6>
 8006b16:	a201      	add	r2, pc, #4	@ (adr r2, 8006b1c <USBH_Process+0x34>)
 8006b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1c:	08006b4d 	.word	0x08006b4d
 8006b20:	08006b7f 	.word	0x08006b7f
 8006b24:	08006be9 	.word	0x08006be9
 8006b28:	08006e29 	.word	0x08006e29
 8006b2c:	08006e8f 	.word	0x08006e8f
 8006b30:	08006c89 	.word	0x08006c89
 8006b34:	08006dcf 	.word	0x08006dcf
 8006b38:	08006cbf 	.word	0x08006cbf
 8006b3c:	08006cdf 	.word	0x08006cdf
 8006b40:	08006cfd 	.word	0x08006cfd
 8006b44:	08006d41 	.word	0x08006d41
 8006b48:	08006e11 	.word	0x08006e11
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 819c 	beq.w	8006e92 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006b60:	20c8      	movs	r0, #200	@ 0xc8
 8006b62:	f001 fdf8 	bl	8008756 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f001 fcff 	bl	800856a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006b7c:	e189      	b.n	8006e92 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d107      	bne.n	8006b9a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2202      	movs	r2, #2
 8006b96:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006b98:	e18a      	b.n	8006eb0 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006ba0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ba4:	d914      	bls.n	8006bd0 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006bac:	3301      	adds	r3, #1
 8006bae:	b2da      	uxtb	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8006bbc:	2b03      	cmp	r3, #3
 8006bbe:	d903      	bls.n	8006bc8 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	220d      	movs	r2, #13
 8006bc4:	701a      	strb	r2, [r3, #0]
      break;
 8006bc6:	e173      	b.n	8006eb0 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	701a      	strb	r2, [r3, #0]
      break;
 8006bce:	e16f      	b.n	8006eb0 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006bd6:	f103 020a 	add.w	r2, r3, #10
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8006be0:	200a      	movs	r0, #10
 8006be2:	f001 fdb8 	bl	8008756 <USBH_Delay>
      break;
 8006be6:	e163      	b.n	8006eb0 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d005      	beq.n	8006bfe <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006bf8:	2104      	movs	r1, #4
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006bfe:	2064      	movs	r0, #100	@ 0x64
 8006c00:	f001 fda9 	bl	8008756 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f001 fc89 	bl	800851c <USBH_LL_GetSpeed>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2205      	movs	r2, #5
 8006c18:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006c1a:	2100      	movs	r1, #0
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f001 fa98 	bl	8008152 <USBH_AllocPipe>
 8006c22:	4603      	mov	r3, r0
 8006c24:	461a      	mov	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006c2a:	2180      	movs	r1, #128	@ 0x80
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f001 fa90 	bl	8008152 <USBH_AllocPipe>
 8006c32:	4603      	mov	r3, r0
 8006c34:	461a      	mov	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	7919      	ldrb	r1, [r3, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006c4e:	9202      	str	r2, [sp, #8]
 8006c50:	2200      	movs	r2, #0
 8006c52:	9201      	str	r2, [sp, #4]
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	4603      	mov	r3, r0
 8006c58:	2280      	movs	r2, #128	@ 0x80
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f001 fa4a 	bl	80080f4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	7959      	ldrb	r1, [r3, #5]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006c74:	9202      	str	r2, [sp, #8]
 8006c76:	2200      	movs	r2, #0
 8006c78:	9201      	str	r2, [sp, #4]
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2200      	movs	r2, #0
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 fa37 	bl	80080f4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006c86:	e113      	b.n	8006eb0 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f917 	bl	8006ebc <USBH_HandleEnum>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006c92:	7bbb      	ldrb	r3, [r7, #14]
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f040 80fd 	bne.w	8006e96 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d103      	bne.n	8006cb6 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2208      	movs	r2, #8
 8006cb2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006cb4:	e0ef      	b.n	8006e96 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2207      	movs	r2, #7
 8006cba:	701a      	strb	r2, [r3, #0]
      break;
 8006cbc:	e0eb      	b.n	8006e96 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	f000 80e8 	beq.w	8006e9a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006cd0:	2101      	movs	r1, #1
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2208      	movs	r2, #8
 8006cda:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8006cdc:	e0dd      	b.n	8006e9a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 fc3b 	bl	8007562 <USBH_SetCfg>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f040 80d5 	bne.w	8006e9e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2209      	movs	r2, #9
 8006cf8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006cfa:	e0d0      	b.n	8006e9e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8006d02:	f003 0320 	and.w	r3, r3, #32
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d016      	beq.n	8006d38 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 fc4b 	bl	80075a8 <USBH_SetFeature>
 8006d12:	4603      	mov	r3, r0
 8006d14:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006d16:	7bbb      	ldrb	r3, [r7, #14]
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d103      	bne.n	8006d26 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	220a      	movs	r2, #10
 8006d22:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006d24:	e0bd      	b.n	8006ea2 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8006d26:	7bbb      	ldrb	r3, [r7, #14]
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	f040 80b9 	bne.w	8006ea2 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	220a      	movs	r2, #10
 8006d34:	701a      	strb	r2, [r3, #0]
      break;
 8006d36:	e0b4      	b.n	8006ea2 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	220a      	movs	r2, #10
 8006d3c:	701a      	strb	r2, [r3, #0]
      break;
 8006d3e:	e0b0      	b.n	8006ea2 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f000 80ad 	beq.w	8006ea6 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006d54:	2300      	movs	r3, #0
 8006d56:	73fb      	strb	r3, [r7, #15]
 8006d58:	e016      	b.n	8006d88 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006d5a:	7bfa      	ldrb	r2, [r7, #15]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	32de      	adds	r2, #222	@ 0xde
 8006d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d64:	791a      	ldrb	r2, [r3, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d108      	bne.n	8006d82 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006d70:	7bfa      	ldrb	r2, [r7, #15]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	32de      	adds	r2, #222	@ 0xde
 8006d76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8006d80:	e005      	b.n	8006d8e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
 8006d84:	3301      	adds	r3, #1
 8006d86:	73fb      	strb	r3, [r7, #15]
 8006d88:	7bfb      	ldrb	r3, [r7, #15]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d0e5      	beq.n	8006d5a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d016      	beq.n	8006dc6 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	4798      	blx	r3
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d109      	bne.n	8006dbe <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2206      	movs	r2, #6
 8006dae:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006db6:	2103      	movs	r1, #3
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006dbc:	e073      	b.n	8006ea6 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	220d      	movs	r2, #13
 8006dc2:	701a      	strb	r2, [r3, #0]
      break;
 8006dc4:	e06f      	b.n	8006ea6 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	220d      	movs	r2, #13
 8006dca:	701a      	strb	r2, [r3, #0]
      break;
 8006dcc:	e06b      	b.n	8006ea6 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d017      	beq.n	8006e08 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	4798      	blx	r3
 8006de4:	4603      	mov	r3, r0
 8006de6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006de8:	7bbb      	ldrb	r3, [r7, #14]
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d103      	bne.n	8006df8 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	220b      	movs	r2, #11
 8006df4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006df6:	e058      	b.n	8006eaa <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8006df8:	7bbb      	ldrb	r3, [r7, #14]
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d154      	bne.n	8006eaa <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	220d      	movs	r2, #13
 8006e04:	701a      	strb	r2, [r3, #0]
      break;
 8006e06:	e050      	b.n	8006eaa <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	220d      	movs	r2, #13
 8006e0c:	701a      	strb	r2, [r3, #0]
      break;
 8006e0e:	e04c      	b.n	8006eaa <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d049      	beq.n	8006eae <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	4798      	blx	r3
      }
      break;
 8006e26:	e042      	b.n	8006eae <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7ff fd4f 	bl	80068d4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d009      	beq.n	8006e54 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d005      	beq.n	8006e6a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006e64:	2105      	movs	r1, #5
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d107      	bne.n	8006e86 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7ff fe22 	bl	8006ac8 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006e84:	e014      	b.n	8006eb0 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f001 fb12 	bl	80084b0 <USBH_LL_Start>
      break;
 8006e8c:	e010      	b.n	8006eb0 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8006e8e:	bf00      	nop
 8006e90:	e00e      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006e92:	bf00      	nop
 8006e94:	e00c      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006e96:	bf00      	nop
 8006e98:	e00a      	b.n	8006eb0 <USBH_Process+0x3c8>
    break;
 8006e9a:	bf00      	nop
 8006e9c:	e008      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006e9e:	bf00      	nop
 8006ea0:	e006      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006ea2:	bf00      	nop
 8006ea4:	e004      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006ea6:	bf00      	nop
 8006ea8:	e002      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006eaa:	bf00      	nop
 8006eac:	e000      	b.n	8006eb0 <USBH_Process+0x3c8>
      break;
 8006eae:	bf00      	nop
  }
  return USBH_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop

08006ebc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b088      	sub	sp, #32
 8006ec0:	af04      	add	r7, sp, #16
 8006ec2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	785b      	ldrb	r3, [r3, #1]
 8006ed0:	2b07      	cmp	r3, #7
 8006ed2:	f200 81bd 	bhi.w	8007250 <USBH_HandleEnum+0x394>
 8006ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8006edc <USBH_HandleEnum+0x20>)
 8006ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006edc:	08006efd 	.word	0x08006efd
 8006ee0:	08006fb7 	.word	0x08006fb7
 8006ee4:	08007021 	.word	0x08007021
 8006ee8:	080070ab 	.word	0x080070ab
 8006eec:	08007115 	.word	0x08007115
 8006ef0:	08007185 	.word	0x08007185
 8006ef4:	080071cb 	.word	0x080071cb
 8006ef8:	08007211 	.word	0x08007211
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006efc:	2108      	movs	r1, #8
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 fa4c 	bl	800739c <USBH_Get_DevDesc>
 8006f04:	4603      	mov	r3, r0
 8006f06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006f08:	7bbb      	ldrb	r3, [r7, #14]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d12e      	bne.n	8006f6c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	7919      	ldrb	r1, [r3, #4]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006f32:	9202      	str	r2, [sp, #8]
 8006f34:	2200      	movs	r2, #0
 8006f36:	9201      	str	r2, [sp, #4]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2280      	movs	r2, #128	@ 0x80
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f001 f8d8 	bl	80080f4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	7959      	ldrb	r1, [r3, #5]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006f58:	9202      	str	r2, [sp, #8]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	9201      	str	r2, [sp, #4]
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	4603      	mov	r3, r0
 8006f62:	2200      	movs	r2, #0
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f001 f8c5 	bl	80080f4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006f6a:	e173      	b.n	8007254 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f6c:	7bbb      	ldrb	r3, [r7, #14]
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	f040 8170 	bne.w	8007254 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	b2da      	uxtb	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006f8a:	2b03      	cmp	r3, #3
 8006f8c:	d903      	bls.n	8006f96 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	220d      	movs	r2, #13
 8006f92:	701a      	strb	r2, [r3, #0]
      break;
 8006f94:	e15e      	b.n	8007254 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	795b      	ldrb	r3, [r3, #5]
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f001 f8f9 	bl	8008194 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	791b      	ldrb	r3, [r3, #4]
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f001 f8f3 	bl	8008194 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	701a      	strb	r2, [r3, #0]
      break;
 8006fb4:	e14e      	b.n	8007254 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006fb6:	2112      	movs	r1, #18
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f000 f9ef 	bl	800739c <USBH_Get_DevDesc>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006fc2:	7bbb      	ldrb	r3, [r7, #14]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d103      	bne.n	8006fd0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2202      	movs	r2, #2
 8006fcc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006fce:	e143      	b.n	8007258 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006fd0:	7bbb      	ldrb	r3, [r7, #14]
 8006fd2:	2b03      	cmp	r3, #3
 8006fd4:	f040 8140 	bne.w	8007258 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006fde:	3301      	adds	r3, #1
 8006fe0:	b2da      	uxtb	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006fee:	2b03      	cmp	r3, #3
 8006ff0:	d903      	bls.n	8006ffa <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	220d      	movs	r2, #13
 8006ff6:	701a      	strb	r2, [r3, #0]
      break;
 8006ff8:	e12e      	b.n	8007258 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	795b      	ldrb	r3, [r3, #5]
 8006ffe:	4619      	mov	r1, r3
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f001 f8c7 	bl	8008194 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	791b      	ldrb	r3, [r3, #4]
 800700a:	4619      	mov	r1, r3
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 f8c1 	bl	8008194 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	701a      	strb	r2, [r3, #0]
      break;
 800701e:	e11b      	b.n	8007258 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007020:	2101      	movs	r1, #1
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fa79 	bl	800751a <USBH_SetAddress>
 8007028:	4603      	mov	r3, r0
 800702a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800702c:	7bbb      	ldrb	r3, [r7, #14]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d130      	bne.n	8007094 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8007032:	2002      	movs	r0, #2
 8007034:	f001 fb8f 	bl	8008756 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2203      	movs	r2, #3
 8007044:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	7919      	ldrb	r1, [r3, #4]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800705a:	9202      	str	r2, [sp, #8]
 800705c:	2200      	movs	r2, #0
 800705e:	9201      	str	r2, [sp, #4]
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	4603      	mov	r3, r0
 8007064:	2280      	movs	r2, #128	@ 0x80
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f001 f844 	bl	80080f4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	7959      	ldrb	r1, [r3, #5]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007080:	9202      	str	r2, [sp, #8]
 8007082:	2200      	movs	r2, #0
 8007084:	9201      	str	r2, [sp, #4]
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	4603      	mov	r3, r0
 800708a:	2200      	movs	r2, #0
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f001 f831 	bl	80080f4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007092:	e0e3      	b.n	800725c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007094:	7bbb      	ldrb	r3, [r7, #14]
 8007096:	2b03      	cmp	r3, #3
 8007098:	f040 80e0 	bne.w	800725c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	220d      	movs	r2, #13
 80070a0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	705a      	strb	r2, [r3, #1]
      break;
 80070a8:	e0d8      	b.n	800725c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80070aa:	2109      	movs	r1, #9
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 f9a1 	bl	80073f4 <USBH_Get_CfgDesc>
 80070b2:	4603      	mov	r3, r0
 80070b4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80070b6:	7bbb      	ldrb	r3, [r7, #14]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d103      	bne.n	80070c4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2204      	movs	r2, #4
 80070c0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80070c2:	e0cd      	b.n	8007260 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80070c4:	7bbb      	ldrb	r3, [r7, #14]
 80070c6:	2b03      	cmp	r3, #3
 80070c8:	f040 80ca 	bne.w	8007260 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80070d2:	3301      	adds	r3, #1
 80070d4:	b2da      	uxtb	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d903      	bls.n	80070ee <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	220d      	movs	r2, #13
 80070ea:	701a      	strb	r2, [r3, #0]
      break;
 80070ec:	e0b8      	b.n	8007260 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	795b      	ldrb	r3, [r3, #5]
 80070f2:	4619      	mov	r1, r3
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f001 f84d 	bl	8008194 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	791b      	ldrb	r3, [r3, #4]
 80070fe:	4619      	mov	r1, r3
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f001 f847 	bl	8008194 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	701a      	strb	r2, [r3, #0]
      break;
 8007112:	e0a5      	b.n	8007260 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800711a:	4619      	mov	r1, r3
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f000 f969 	bl	80073f4 <USBH_Get_CfgDesc>
 8007122:	4603      	mov	r3, r0
 8007124:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007126:	7bbb      	ldrb	r3, [r7, #14]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d103      	bne.n	8007134 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2205      	movs	r2, #5
 8007130:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007132:	e097      	b.n	8007264 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007134:	7bbb      	ldrb	r3, [r7, #14]
 8007136:	2b03      	cmp	r3, #3
 8007138:	f040 8094 	bne.w	8007264 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007142:	3301      	adds	r3, #1
 8007144:	b2da      	uxtb	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007152:	2b03      	cmp	r3, #3
 8007154:	d903      	bls.n	800715e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	220d      	movs	r2, #13
 800715a:	701a      	strb	r2, [r3, #0]
      break;
 800715c:	e082      	b.n	8007264 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	795b      	ldrb	r3, [r3, #5]
 8007162:	4619      	mov	r1, r3
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f001 f815 	bl	8008194 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	791b      	ldrb	r3, [r3, #4]
 800716e:	4619      	mov	r1, r3
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f001 f80f 	bl	8008194 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	701a      	strb	r2, [r3, #0]
      break;
 8007182:	e06f      	b.n	8007264 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800718a:	2b00      	cmp	r3, #0
 800718c:	d019      	beq.n	80071c2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800719a:	23ff      	movs	r3, #255	@ 0xff
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f953 	bl	8007448 <USBH_Get_StringDesc>
 80071a2:	4603      	mov	r3, r0
 80071a4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80071a6:	7bbb      	ldrb	r3, [r7, #14]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d103      	bne.n	80071b4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2206      	movs	r2, #6
 80071b0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80071b2:	e059      	b.n	8007268 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071b4:	7bbb      	ldrb	r3, [r7, #14]
 80071b6:	2b03      	cmp	r3, #3
 80071b8:	d156      	bne.n	8007268 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2206      	movs	r2, #6
 80071be:	705a      	strb	r2, [r3, #1]
      break;
 80071c0:	e052      	b.n	8007268 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2206      	movs	r2, #6
 80071c6:	705a      	strb	r2, [r3, #1]
      break;
 80071c8:	e04e      	b.n	8007268 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d019      	beq.n	8007208 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80071e0:	23ff      	movs	r3, #255	@ 0xff
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f930 	bl	8007448 <USBH_Get_StringDesc>
 80071e8:	4603      	mov	r3, r0
 80071ea:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80071ec:	7bbb      	ldrb	r3, [r7, #14]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d103      	bne.n	80071fa <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2207      	movs	r2, #7
 80071f6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80071f8:	e038      	b.n	800726c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071fa:	7bbb      	ldrb	r3, [r7, #14]
 80071fc:	2b03      	cmp	r3, #3
 80071fe:	d135      	bne.n	800726c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2207      	movs	r2, #7
 8007204:	705a      	strb	r2, [r3, #1]
      break;
 8007206:	e031      	b.n	800726c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2207      	movs	r2, #7
 800720c:	705a      	strb	r2, [r3, #1]
      break;
 800720e:	e02d      	b.n	800726c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007216:	2b00      	cmp	r3, #0
 8007218:	d017      	beq.n	800724a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007226:	23ff      	movs	r3, #255	@ 0xff
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 f90d 	bl	8007448 <USBH_Get_StringDesc>
 800722e:	4603      	mov	r3, r0
 8007230:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007232:	7bbb      	ldrb	r3, [r7, #14]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d102      	bne.n	800723e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007238:	2300      	movs	r3, #0
 800723a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800723c:	e018      	b.n	8007270 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800723e:	7bbb      	ldrb	r3, [r7, #14]
 8007240:	2b03      	cmp	r3, #3
 8007242:	d115      	bne.n	8007270 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	73fb      	strb	r3, [r7, #15]
      break;
 8007248:	e012      	b.n	8007270 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	73fb      	strb	r3, [r7, #15]
      break;
 800724e:	e00f      	b.n	8007270 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007250:	bf00      	nop
 8007252:	e00e      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 8007254:	bf00      	nop
 8007256:	e00c      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 8007258:	bf00      	nop
 800725a:	e00a      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 800725c:	bf00      	nop
 800725e:	e008      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 8007260:	bf00      	nop
 8007262:	e006      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 8007264:	bf00      	nop
 8007266:	e004      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 8007268:	bf00      	nop
 800726a:	e002      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 800726c:	bf00      	nop
 800726e:	e000      	b.n	8007272 <USBH_HandleEnum+0x3b6>
      break;
 8007270:	bf00      	nop
  }
  return Status;
 8007272:	7bfb      	ldrb	r3, [r7, #15]
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	683a      	ldr	r2, [r7, #0]
 800728a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800728e:	bf00      	nop
 8007290:	370c      	adds	r7, #12
 8007292:	46bd      	mov	sp, r7
 8007294:	bc80      	pop	{r7}
 8007296:	4770      	bx	lr

08007298 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80072a6:	1c5a      	adds	r2, r3, #1
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 f804 	bl	80072bc <USBH_HandleSof>
}
 80072b4:	bf00      	nop
 80072b6:	3708      	adds	r7, #8
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	2b0b      	cmp	r3, #11
 80072cc:	d10a      	bne.n	80072e4 <USBH_HandleSof+0x28>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d005      	beq.n	80072e4 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	4798      	blx	r3
  }
}
 80072e4:	bf00      	nop
 80072e6:	3708      	adds	r7, #8
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80072fc:	bf00      	nop
}
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	bc80      	pop	{r7}
 8007304:	4770      	bx	lr

08007306 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007306:	b480      	push	{r7}
 8007308:	b083      	sub	sp, #12
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2201      	movs	r2, #1
 800731a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800731e:	bf00      	nop
}
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	bc80      	pop	{r7}
 8007326:	4770      	bx	lr

08007328 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	bc80      	pop	{r7}
 8007352:	4770      	bx	lr

08007354 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f001 f8b6 	bl	80084e6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	791b      	ldrb	r3, [r3, #4]
 800737e:	4619      	mov	r1, r3
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 ff07 	bl	8008194 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	795b      	ldrb	r3, [r3, #5]
 800738a:	4619      	mov	r1, r3
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 ff01 	bl	8008194 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3708      	adds	r7, #8
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	460b      	mov	r3, r1
 80073a6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80073a8:	887b      	ldrh	r3, [r7, #2]
 80073aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ae:	d901      	bls.n	80073b4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80073b0:	2303      	movs	r3, #3
 80073b2:	e01b      	b.n	80073ec <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80073ba:	887b      	ldrh	r3, [r7, #2]
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	4613      	mov	r3, r2
 80073c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80073c4:	2100      	movs	r1, #0
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f872 	bl	80074b0 <USBH_GetDescriptor>
 80073cc:	4603      	mov	r3, r0
 80073ce:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d109      	bne.n	80073ea <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80073dc:	887a      	ldrh	r2, [r7, #2]
 80073de:	4619      	mov	r1, r3
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f929 	bl	8007638 <USBH_ParseDevDesc>
 80073e6:	4603      	mov	r3, r0
 80073e8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b086      	sub	sp, #24
 80073f8:	af02      	add	r7, sp, #8
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	460b      	mov	r3, r1
 80073fe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	331c      	adds	r3, #28
 8007404:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007406:	887b      	ldrh	r3, [r7, #2]
 8007408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800740c:	d901      	bls.n	8007412 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800740e:	2303      	movs	r3, #3
 8007410:	e016      	b.n	8007440 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007412:	887b      	ldrh	r3, [r7, #2]
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800741c:	2100      	movs	r1, #0
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f846 	bl	80074b0 <USBH_GetDescriptor>
 8007424:	4603      	mov	r3, r0
 8007426:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007428:	7bfb      	ldrb	r3, [r7, #15]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d107      	bne.n	800743e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800742e:	887b      	ldrh	r3, [r7, #2]
 8007430:	461a      	mov	r2, r3
 8007432:	68b9      	ldr	r1, [r7, #8]
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 f9ad 	bl	8007794 <USBH_ParseCfgDesc>
 800743a:	4603      	mov	r3, r0
 800743c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800743e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b088      	sub	sp, #32
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	607a      	str	r2, [r7, #4]
 8007452:	461a      	mov	r2, r3
 8007454:	460b      	mov	r3, r1
 8007456:	72fb      	strb	r3, [r7, #11]
 8007458:	4613      	mov	r3, r2
 800745a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800745c:	893b      	ldrh	r3, [r7, #8]
 800745e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007462:	d802      	bhi.n	800746a <USBH_Get_StringDesc+0x22>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800746a:	2303      	movs	r3, #3
 800746c:	e01c      	b.n	80074a8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800746e:	7afb      	ldrb	r3, [r7, #11]
 8007470:	b29b      	uxth	r3, r3
 8007472:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007476:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800747e:	893b      	ldrh	r3, [r7, #8]
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	460b      	mov	r3, r1
 8007484:	2100      	movs	r1, #0
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f000 f812 	bl	80074b0 <USBH_GetDescriptor>
 800748c:	4603      	mov	r3, r0
 800748e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007490:	7dfb      	ldrb	r3, [r7, #23]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d107      	bne.n	80074a6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800749c:	893a      	ldrh	r2, [r7, #8]
 800749e:	6879      	ldr	r1, [r7, #4]
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 fb88 	bl	8007bb6 <USBH_ParseStringDesc>
  }

  return status;
 80074a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3718      	adds	r7, #24
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	607b      	str	r3, [r7, #4]
 80074ba:	460b      	mov	r3, r1
 80074bc:	72fb      	strb	r3, [r7, #11]
 80074be:	4613      	mov	r3, r2
 80074c0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	789b      	ldrb	r3, [r3, #2]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d11c      	bne.n	8007504 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80074ca:	7afb      	ldrb	r3, [r7, #11]
 80074cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074d0:	b2da      	uxtb	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2206      	movs	r2, #6
 80074da:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	893a      	ldrh	r2, [r7, #8]
 80074e0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80074e2:	893b      	ldrh	r3, [r7, #8]
 80074e4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80074e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074ec:	d104      	bne.n	80074f8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f240 4209 	movw	r2, #1033	@ 0x409
 80074f4:	829a      	strh	r2, [r3, #20]
 80074f6:	e002      	b.n	80074fe <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2200      	movs	r2, #0
 80074fc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	8b3a      	ldrh	r2, [r7, #24]
 8007502:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007504:	8b3b      	ldrh	r3, [r7, #24]
 8007506:	461a      	mov	r2, r3
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f000 fb9e 	bl	8007c4c <USBH_CtlReq>
 8007510:	4603      	mov	r3, r0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b082      	sub	sp, #8
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
 8007522:	460b      	mov	r3, r1
 8007524:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	789b      	ldrb	r3, [r3, #2]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d10f      	bne.n	800754e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2205      	movs	r2, #5
 8007538:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800753a:	78fb      	ldrb	r3, [r7, #3]
 800753c:	b29a      	uxth	r2, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800754e:	2200      	movs	r2, #0
 8007550:	2100      	movs	r1, #0
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fb7a 	bl	8007c4c <USBH_CtlReq>
 8007558:	4603      	mov	r3, r0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b082      	sub	sp, #8
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
 800756a:	460b      	mov	r3, r1
 800756c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	789b      	ldrb	r3, [r3, #2]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d10e      	bne.n	8007594 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2209      	movs	r2, #9
 8007580:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	887a      	ldrh	r2, [r7, #2]
 8007586:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007594:	2200      	movs	r2, #0
 8007596:	2100      	movs	r1, #0
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 fb57 	bl	8007c4c <USBH_CtlReq>
 800759e:	4603      	mov	r3, r0
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3708      	adds	r7, #8
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	460b      	mov	r3, r1
 80075b2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	789b      	ldrb	r3, [r3, #2]
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d10f      	bne.n	80075dc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2203      	movs	r2, #3
 80075c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80075c8:	78fb      	ldrb	r3, [r7, #3]
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80075dc:	2200      	movs	r2, #0
 80075de:	2100      	movs	r1, #0
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 fb33 	bl	8007c4c <USBH_CtlReq>
 80075e6:	4603      	mov	r3, r0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}

080075f0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	460b      	mov	r3, r1
 80075fa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	789b      	ldrb	r3, [r3, #2]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d10f      	bne.n	8007624 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2201      	movs	r2, #1
 800760e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007616:	78fb      	ldrb	r3, [r7, #3]
 8007618:	b29a      	uxth	r2, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007624:	2200      	movs	r2, #0
 8007626:	2100      	movs	r1, #0
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fb0f 	bl	8007c4c <USBH_CtlReq>
 800762e:	4603      	mov	r3, r0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3708      	adds	r7, #8
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007638:	b480      	push	{r7}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	4613      	mov	r3, r2
 8007644:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800764c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800764e:	2300      	movs	r3, #0
 8007650:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d101      	bne.n	800765c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007658:	2302      	movs	r3, #2
 800765a:	e094      	b.n	8007786 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	781a      	ldrb	r2, [r3, #0]
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	785a      	ldrb	r2, [r3, #1]
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	3302      	adds	r3, #2
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	461a      	mov	r2, r3
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	3303      	adds	r3, #3
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	021b      	lsls	r3, r3, #8
 800767c:	b29b      	uxth	r3, r3
 800767e:	4313      	orrs	r3, r2
 8007680:	b29a      	uxth	r2, r3
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	791a      	ldrb	r2, [r3, #4]
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	795a      	ldrb	r2, [r3, #5]
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	799a      	ldrb	r2, [r3, #6]
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	79da      	ldrb	r2, [r3, #7]
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d004      	beq.n	80076ba <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d11b      	bne.n	80076f2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	79db      	ldrb	r3, [r3, #7]
 80076be:	2b20      	cmp	r3, #32
 80076c0:	dc0f      	bgt.n	80076e2 <USBH_ParseDevDesc+0xaa>
 80076c2:	2b08      	cmp	r3, #8
 80076c4:	db0f      	blt.n	80076e6 <USBH_ParseDevDesc+0xae>
 80076c6:	3b08      	subs	r3, #8
 80076c8:	4a31      	ldr	r2, [pc, #196]	@ (8007790 <USBH_ParseDevDesc+0x158>)
 80076ca:	fa22 f303 	lsr.w	r3, r2, r3
 80076ce:	f003 0301 	and.w	r3, r3, #1
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	bf14      	ite	ne
 80076d6:	2301      	movne	r3, #1
 80076d8:	2300      	moveq	r3, #0
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d106      	bne.n	80076ee <USBH_ParseDevDesc+0xb6>
 80076e0:	e001      	b.n	80076e6 <USBH_ParseDevDesc+0xae>
 80076e2:	2b40      	cmp	r3, #64	@ 0x40
 80076e4:	d003      	beq.n	80076ee <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	2208      	movs	r2, #8
 80076ea:	71da      	strb	r2, [r3, #7]
        break;
 80076ec:	e000      	b.n	80076f0 <USBH_ParseDevDesc+0xb8>
        break;
 80076ee:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80076f0:	e00e      	b.n	8007710 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d107      	bne.n	800770c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	79db      	ldrb	r3, [r3, #7]
 8007700:	2b08      	cmp	r3, #8
 8007702:	d005      	beq.n	8007710 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	2208      	movs	r2, #8
 8007708:	71da      	strb	r2, [r3, #7]
 800770a:	e001      	b.n	8007710 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800770c:	2303      	movs	r3, #3
 800770e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007710:	88fb      	ldrh	r3, [r7, #6]
 8007712:	2b08      	cmp	r3, #8
 8007714:	d936      	bls.n	8007784 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	3308      	adds	r3, #8
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	461a      	mov	r2, r3
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	3309      	adds	r3, #9
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	021b      	lsls	r3, r3, #8
 8007726:	b29b      	uxth	r3, r3
 8007728:	4313      	orrs	r3, r2
 800772a:	b29a      	uxth	r2, r3
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	330a      	adds	r3, #10
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	461a      	mov	r2, r3
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	330b      	adds	r3, #11
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	021b      	lsls	r3, r3, #8
 8007740:	b29b      	uxth	r3, r3
 8007742:	4313      	orrs	r3, r2
 8007744:	b29a      	uxth	r2, r3
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	330c      	adds	r3, #12
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	461a      	mov	r2, r3
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	330d      	adds	r3, #13
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	021b      	lsls	r3, r3, #8
 800775a:	b29b      	uxth	r3, r3
 800775c:	4313      	orrs	r3, r2
 800775e:	b29a      	uxth	r2, r3
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	7b9a      	ldrb	r2, [r3, #14]
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	7bda      	ldrb	r2, [r3, #15]
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	7c1a      	ldrb	r2, [r3, #16]
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	7c5a      	ldrb	r2, [r3, #17]
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007784:	7dfb      	ldrb	r3, [r7, #23]
}
 8007786:	4618      	mov	r0, r3
 8007788:	371c      	adds	r7, #28
 800778a:	46bd      	mov	sp, r7
 800778c:	bc80      	pop	{r7}
 800778e:	4770      	bx	lr
 8007790:	01000101 	.word	0x01000101

08007794 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b08c      	sub	sp, #48	@ 0x30
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	4613      	mov	r3, r2
 80077a0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80077a8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80077b0:	2300      	movs	r3, #0
 80077b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80077b6:	2300      	movs	r3, #0
 80077b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d101      	bne.n	80077c6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80077c2:	2302      	movs	r3, #2
 80077c4:	e0de      	b.n	8007984 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80077ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	2b09      	cmp	r3, #9
 80077d0:	d002      	beq.n	80077d8 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80077d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d4:	2209      	movs	r2, #9
 80077d6:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	781a      	ldrb	r2, [r3, #0]
 80077dc:	6a3b      	ldr	r3, [r7, #32]
 80077de:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	785a      	ldrb	r2, [r3, #1]
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	3302      	adds	r3, #2
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	461a      	mov	r2, r3
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	3303      	adds	r3, #3
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	021b      	lsls	r3, r3, #8
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	4313      	orrs	r3, r2
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007802:	bf28      	it	cs
 8007804:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8007808:	b29a      	uxth	r2, r3
 800780a:	6a3b      	ldr	r3, [r7, #32]
 800780c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	791a      	ldrb	r2, [r3, #4]
 8007812:	6a3b      	ldr	r3, [r7, #32]
 8007814:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	795a      	ldrb	r2, [r3, #5]
 800781a:	6a3b      	ldr	r3, [r7, #32]
 800781c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	799a      	ldrb	r2, [r3, #6]
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	79da      	ldrb	r2, [r3, #7]
 800782a:	6a3b      	ldr	r3, [r7, #32]
 800782c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	7a1a      	ldrb	r2, [r3, #8]
 8007832:	6a3b      	ldr	r3, [r7, #32]
 8007834:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007836:	88fb      	ldrh	r3, [r7, #6]
 8007838:	2b09      	cmp	r3, #9
 800783a:	f240 80a1 	bls.w	8007980 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800783e:	2309      	movs	r3, #9
 8007840:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007842:	2300      	movs	r3, #0
 8007844:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007846:	e085      	b.n	8007954 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007848:	f107 0316 	add.w	r3, r7, #22
 800784c:	4619      	mov	r1, r3
 800784e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007850:	f000 f9e3 	bl	8007c1a <USBH_GetNextDesc>
 8007854:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007858:	785b      	ldrb	r3, [r3, #1]
 800785a:	2b04      	cmp	r3, #4
 800785c:	d17a      	bne.n	8007954 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800785e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	2b09      	cmp	r3, #9
 8007864:	d002      	beq.n	800786c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007868:	2209      	movs	r2, #9
 800786a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800786c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007870:	221a      	movs	r2, #26
 8007872:	fb02 f303 	mul.w	r3, r2, r3
 8007876:	3308      	adds	r3, #8
 8007878:	6a3a      	ldr	r2, [r7, #32]
 800787a:	4413      	add	r3, r2
 800787c:	3302      	adds	r3, #2
 800787e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007880:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007882:	69f8      	ldr	r0, [r7, #28]
 8007884:	f000 f882 	bl	800798c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007888:	2300      	movs	r3, #0
 800788a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800788e:	2300      	movs	r3, #0
 8007890:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007892:	e043      	b.n	800791c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007894:	f107 0316 	add.w	r3, r7, #22
 8007898:	4619      	mov	r1, r3
 800789a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800789c:	f000 f9bd 	bl	8007c1a <USBH_GetNextDesc>
 80078a0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80078a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a4:	785b      	ldrb	r3, [r3, #1]
 80078a6:	2b05      	cmp	r3, #5
 80078a8:	d138      	bne.n	800791c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	795b      	ldrb	r3, [r3, #5]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d113      	bne.n	80078da <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d003      	beq.n	80078c2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	799b      	ldrb	r3, [r3, #6]
 80078be:	2b03      	cmp	r3, #3
 80078c0:	d10b      	bne.n	80078da <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	79db      	ldrb	r3, [r3, #7]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10b      	bne.n	80078e2 <USBH_ParseCfgDesc+0x14e>
 80078ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	2b09      	cmp	r3, #9
 80078d0:	d007      	beq.n	80078e2 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80078d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d4:	2209      	movs	r2, #9
 80078d6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80078d8:	e003      	b.n	80078e2 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80078da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078dc:	2207      	movs	r2, #7
 80078de:	701a      	strb	r2, [r3, #0]
 80078e0:	e000      	b.n	80078e4 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80078e2:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80078e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078e8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80078ec:	3201      	adds	r2, #1
 80078ee:	00d2      	lsls	r2, r2, #3
 80078f0:	211a      	movs	r1, #26
 80078f2:	fb01 f303 	mul.w	r3, r1, r3
 80078f6:	4413      	add	r3, r2
 80078f8:	3308      	adds	r3, #8
 80078fa:	6a3a      	ldr	r2, [r7, #32]
 80078fc:	4413      	add	r3, r2
 80078fe:	3304      	adds	r3, #4
 8007900:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007902:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007904:	69b9      	ldr	r1, [r7, #24]
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f000 f86e 	bl	80079e8 <USBH_ParseEPDesc>
 800790c:	4603      	mov	r3, r0
 800790e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8007912:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007916:	3301      	adds	r3, #1
 8007918:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800791c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007920:	2b01      	cmp	r3, #1
 8007922:	d80a      	bhi.n	800793a <USBH_ParseCfgDesc+0x1a6>
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	791b      	ldrb	r3, [r3, #4]
 8007928:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800792c:	429a      	cmp	r2, r3
 800792e:	d204      	bcs.n	800793a <USBH_ParseCfgDesc+0x1a6>
 8007930:	6a3b      	ldr	r3, [r7, #32]
 8007932:	885a      	ldrh	r2, [r3, #2]
 8007934:	8afb      	ldrh	r3, [r7, #22]
 8007936:	429a      	cmp	r2, r3
 8007938:	d8ac      	bhi.n	8007894 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	791b      	ldrb	r3, [r3, #4]
 800793e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007942:	429a      	cmp	r2, r3
 8007944:	d201      	bcs.n	800794a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8007946:	2303      	movs	r3, #3
 8007948:	e01c      	b.n	8007984 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800794a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800794e:	3301      	adds	r3, #1
 8007950:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007954:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007958:	2b01      	cmp	r3, #1
 800795a:	d805      	bhi.n	8007968 <USBH_ParseCfgDesc+0x1d4>
 800795c:	6a3b      	ldr	r3, [r7, #32]
 800795e:	885a      	ldrh	r2, [r3, #2]
 8007960:	8afb      	ldrh	r3, [r7, #22]
 8007962:	429a      	cmp	r2, r3
 8007964:	f63f af70 	bhi.w	8007848 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	791b      	ldrb	r3, [r3, #4]
 800796c:	2b02      	cmp	r3, #2
 800796e:	bf28      	it	cs
 8007970:	2302      	movcs	r3, #2
 8007972:	b2db      	uxtb	r3, r3
 8007974:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007978:	429a      	cmp	r2, r3
 800797a:	d201      	bcs.n	8007980 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800797c:	2303      	movs	r3, #3
 800797e:	e001      	b.n	8007984 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8007980:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007984:	4618      	mov	r0, r3
 8007986:	3730      	adds	r7, #48	@ 0x30
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	781a      	ldrb	r2, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	785a      	ldrb	r2, [r3, #1]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	789a      	ldrb	r2, [r3, #2]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	78da      	ldrb	r2, [r3, #3]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	791a      	ldrb	r2, [r3, #4]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	795a      	ldrb	r2, [r3, #5]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	799a      	ldrb	r2, [r3, #6]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	79da      	ldrb	r2, [r3, #7]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	7a1a      	ldrb	r2, [r3, #8]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	721a      	strb	r2, [r3, #8]
}
 80079de:	bf00      	nop
 80079e0:	370c      	adds	r7, #12
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bc80      	pop	{r7}
 80079e6:	4770      	bx	lr

080079e8 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80079f4:	2300      	movs	r3, #0
 80079f6:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	781a      	ldrb	r2, [r3, #0]
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	785a      	ldrb	r2, [r3, #1]
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	789a      	ldrb	r2, [r3, #2]
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	78da      	ldrb	r2, [r3, #3]
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	3305      	adds	r3, #5
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	021b      	lsls	r3, r3, #8
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	b29a      	uxth	r2, r3
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	799a      	ldrb	r2, [r3, #6]
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	889b      	ldrh	r3, [r3, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d009      	beq.n	8007a56 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a4a:	d804      	bhi.n	8007a56 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007a50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a54:	d901      	bls.n	8007a5a <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8007a56:	2303      	movs	r3, #3
 8007a58:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d136      	bne.n	8007ad2 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	78db      	ldrb	r3, [r3, #3]
 8007a68:	f003 0303 	and.w	r3, r3, #3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d108      	bne.n	8007a82 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	889b      	ldrh	r3, [r3, #4]
 8007a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a78:	f240 8097 	bls.w	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	75fb      	strb	r3, [r7, #23]
 8007a80:	e093      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	78db      	ldrb	r3, [r3, #3]
 8007a86:	f003 0303 	and.w	r3, r3, #3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d107      	bne.n	8007a9e <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	889b      	ldrh	r3, [r3, #4]
 8007a92:	2b40      	cmp	r3, #64	@ 0x40
 8007a94:	f240 8089 	bls.w	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007a98:	2303      	movs	r3, #3
 8007a9a:	75fb      	strb	r3, [r7, #23]
 8007a9c:	e085      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	78db      	ldrb	r3, [r3, #3]
 8007aa2:	f003 0303 	and.w	r3, r3, #3
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d005      	beq.n	8007ab6 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	78db      	ldrb	r3, [r3, #3]
 8007aae:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007ab2:	2b03      	cmp	r3, #3
 8007ab4:	d10a      	bne.n	8007acc <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	799b      	ldrb	r3, [r3, #6]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d003      	beq.n	8007ac6 <USBH_ParseEPDesc+0xde>
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	799b      	ldrb	r3, [r3, #6]
 8007ac2:	2b10      	cmp	r3, #16
 8007ac4:	d970      	bls.n	8007ba8 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007aca:	e06d      	b.n	8007ba8 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007acc:	2303      	movs	r3, #3
 8007ace:	75fb      	strb	r3, [r7, #23]
 8007ad0:	e06b      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d13c      	bne.n	8007b56 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	78db      	ldrb	r3, [r3, #3]
 8007ae0:	f003 0303 	and.w	r3, r3, #3
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d005      	beq.n	8007af4 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	78db      	ldrb	r3, [r3, #3]
 8007aec:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d106      	bne.n	8007b02 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	889b      	ldrh	r3, [r3, #4]
 8007af8:	2b40      	cmp	r3, #64	@ 0x40
 8007afa:	d956      	bls.n	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007afc:	2303      	movs	r3, #3
 8007afe:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007b00:	e053      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	78db      	ldrb	r3, [r3, #3]
 8007b06:	f003 0303 	and.w	r3, r3, #3
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d10e      	bne.n	8007b2c <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	799b      	ldrb	r3, [r3, #6]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d007      	beq.n	8007b26 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8007b1a:	2b10      	cmp	r3, #16
 8007b1c:	d803      	bhi.n	8007b26 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8007b22:	2b40      	cmp	r3, #64	@ 0x40
 8007b24:	d941      	bls.n	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007b26:	2303      	movs	r3, #3
 8007b28:	75fb      	strb	r3, [r7, #23]
 8007b2a:	e03e      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	78db      	ldrb	r3, [r3, #3]
 8007b30:	f003 0303 	and.w	r3, r3, #3
 8007b34:	2b03      	cmp	r3, #3
 8007b36:	d10b      	bne.n	8007b50 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	799b      	ldrb	r3, [r3, #6]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d004      	beq.n	8007b4a <USBH_ParseEPDesc+0x162>
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	889b      	ldrh	r3, [r3, #4]
 8007b44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b48:	d32f      	bcc.n	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	75fb      	strb	r3, [r7, #23]
 8007b4e:	e02c      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007b50:	2303      	movs	r3, #3
 8007b52:	75fb      	strb	r3, [r7, #23]
 8007b54:	e029      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	d120      	bne.n	8007ba2 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	78db      	ldrb	r3, [r3, #3]
 8007b64:	f003 0303 	and.w	r3, r3, #3
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d106      	bne.n	8007b7a <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	889b      	ldrh	r3, [r3, #4]
 8007b70:	2b08      	cmp	r3, #8
 8007b72:	d01a      	beq.n	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007b74:	2303      	movs	r3, #3
 8007b76:	75fb      	strb	r3, [r7, #23]
 8007b78:	e017      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	78db      	ldrb	r3, [r3, #3]
 8007b7e:	f003 0303 	and.w	r3, r3, #3
 8007b82:	2b03      	cmp	r3, #3
 8007b84:	d10a      	bne.n	8007b9c <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	799b      	ldrb	r3, [r3, #6]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d003      	beq.n	8007b96 <USBH_ParseEPDesc+0x1ae>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	889b      	ldrh	r3, [r3, #4]
 8007b92:	2b08      	cmp	r3, #8
 8007b94:	d909      	bls.n	8007baa <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007b96:	2303      	movs	r3, #3
 8007b98:	75fb      	strb	r3, [r7, #23]
 8007b9a:	e006      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	75fb      	strb	r3, [r7, #23]
 8007ba0:	e003      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	75fb      	strb	r3, [r7, #23]
 8007ba6:	e000      	b.n	8007baa <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007ba8:	bf00      	nop
  }

  return status;
 8007baa:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	371c      	adds	r7, #28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bc80      	pop	{r7}
 8007bb4:	4770      	bx	lr

08007bb6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b087      	sub	sp, #28
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	60f8      	str	r0, [r7, #12]
 8007bbe:	60b9      	str	r1, [r7, #8]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d120      	bne.n	8007c10 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	1e9a      	subs	r2, r3, #2
 8007bd4:	88fb      	ldrh	r3, [r7, #6]
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	bf28      	it	cs
 8007bda:	4613      	movcs	r3, r2
 8007bdc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3302      	adds	r3, #2
 8007be2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007be4:	2300      	movs	r3, #0
 8007be6:	82fb      	strh	r3, [r7, #22]
 8007be8:	e00b      	b.n	8007c02 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007bea:	8afb      	ldrh	r3, [r7, #22]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	4413      	add	r3, r2
 8007bf0:	781a      	ldrb	r2, [r3, #0]
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007bfc:	8afb      	ldrh	r3, [r7, #22]
 8007bfe:	3302      	adds	r3, #2
 8007c00:	82fb      	strh	r3, [r7, #22]
 8007c02:	8afa      	ldrh	r2, [r7, #22]
 8007c04:	8abb      	ldrh	r3, [r7, #20]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d3ef      	bcc.n	8007bea <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	701a      	strb	r2, [r3, #0]
  }
}
 8007c10:	bf00      	nop
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bc80      	pop	{r7}
 8007c18:	4770      	bx	lr

08007c1a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007c1a:	b480      	push	{r7}
 8007c1c:	b085      	sub	sp, #20
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	881b      	ldrh	r3, [r3, #0]
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	7812      	ldrb	r2, [r2, #0]
 8007c2c:	4413      	add	r3, r2
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c40:	68fb      	ldr	r3, [r7, #12]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3714      	adds	r7, #20
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bc80      	pop	{r7}
 8007c4a:	4770      	bx	lr

08007c4c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	4613      	mov	r3, r2
 8007c58:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	789b      	ldrb	r3, [r3, #2]
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d002      	beq.n	8007c6c <USBH_CtlReq+0x20>
 8007c66:	2b02      	cmp	r3, #2
 8007c68:	d00f      	beq.n	8007c8a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8007c6a:	e027      	b.n	8007cbc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	88fa      	ldrh	r2, [r7, #6]
 8007c76:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2202      	movs	r2, #2
 8007c82:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007c84:	2301      	movs	r3, #1
 8007c86:	75fb      	strb	r3, [r7, #23]
      break;
 8007c88:	e018      	b.n	8007cbc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007c8a:	68f8      	ldr	r0, [r7, #12]
 8007c8c:	f000 f81c 	bl	8007cc8 <USBH_HandleControl>
 8007c90:	4603      	mov	r3, r0
 8007c92:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007c94:	7dfb      	ldrb	r3, [r7, #23]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d002      	beq.n	8007ca0 <USBH_CtlReq+0x54>
 8007c9a:	7dfb      	ldrb	r3, [r7, #23]
 8007c9c:	2b03      	cmp	r3, #3
 8007c9e:	d106      	bne.n	8007cae <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	761a      	strb	r2, [r3, #24]
      break;
 8007cac:	e005      	b.n	8007cba <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007cae:	7dfb      	ldrb	r3, [r7, #23]
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d102      	bne.n	8007cba <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	709a      	strb	r2, [r3, #2]
      break;
 8007cba:	bf00      	nop
  }
  return status;
 8007cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3718      	adds	r7, #24
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b086      	sub	sp, #24
 8007ccc:	af02      	add	r7, sp, #8
 8007cce:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	7e1b      	ldrb	r3, [r3, #24]
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	2b0a      	cmp	r3, #10
 8007ce0:	f200 8157 	bhi.w	8007f92 <USBH_HandleControl+0x2ca>
 8007ce4:	a201      	add	r2, pc, #4	@ (adr r2, 8007cec <USBH_HandleControl+0x24>)
 8007ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cea:	bf00      	nop
 8007cec:	08007d19 	.word	0x08007d19
 8007cf0:	08007d33 	.word	0x08007d33
 8007cf4:	08007d9d 	.word	0x08007d9d
 8007cf8:	08007dc3 	.word	0x08007dc3
 8007cfc:	08007dfd 	.word	0x08007dfd
 8007d00:	08007e27 	.word	0x08007e27
 8007d04:	08007e79 	.word	0x08007e79
 8007d08:	08007e9b 	.word	0x08007e9b
 8007d0c:	08007ed7 	.word	0x08007ed7
 8007d10:	08007efd 	.word	0x08007efd
 8007d14:	08007f3b 	.word	0x08007f3b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f103 0110 	add.w	r1, r3, #16
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	795b      	ldrb	r3, [r3, #5]
 8007d22:	461a      	mov	r2, r3
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 f945 	bl	8007fb4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2202      	movs	r2, #2
 8007d2e:	761a      	strb	r2, [r3, #24]
      break;
 8007d30:	e13a      	b.n	8007fa8 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	795b      	ldrb	r3, [r3, #5]
 8007d36:	4619      	mov	r1, r3
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fcb0 	bl	800869e <USBH_LL_GetURBState>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007d42:	7bbb      	ldrb	r3, [r7, #14]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d11e      	bne.n	8007d86 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	7c1b      	ldrb	r3, [r3, #16]
 8007d4c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007d50:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	8adb      	ldrh	r3, [r3, #22]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00a      	beq.n	8007d70 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007d5a:	7b7b      	ldrb	r3, [r7, #13]
 8007d5c:	2b80      	cmp	r3, #128	@ 0x80
 8007d5e:	d103      	bne.n	8007d68 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2203      	movs	r2, #3
 8007d64:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007d66:	e116      	b.n	8007f96 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2205      	movs	r2, #5
 8007d6c:	761a      	strb	r2, [r3, #24]
      break;
 8007d6e:	e112      	b.n	8007f96 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8007d70:	7b7b      	ldrb	r3, [r7, #13]
 8007d72:	2b80      	cmp	r3, #128	@ 0x80
 8007d74:	d103      	bne.n	8007d7e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2209      	movs	r2, #9
 8007d7a:	761a      	strb	r2, [r3, #24]
      break;
 8007d7c:	e10b      	b.n	8007f96 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2207      	movs	r2, #7
 8007d82:	761a      	strb	r2, [r3, #24]
      break;
 8007d84:	e107      	b.n	8007f96 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007d86:	7bbb      	ldrb	r3, [r7, #14]
 8007d88:	2b04      	cmp	r3, #4
 8007d8a:	d003      	beq.n	8007d94 <USBH_HandleControl+0xcc>
 8007d8c:	7bbb      	ldrb	r3, [r7, #14]
 8007d8e:	2b02      	cmp	r3, #2
 8007d90:	f040 8101 	bne.w	8007f96 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	220b      	movs	r2, #11
 8007d98:	761a      	strb	r2, [r3, #24]
      break;
 8007d9a:	e0fc      	b.n	8007f96 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007da2:	b29a      	uxth	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6899      	ldr	r1, [r3, #8]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	899a      	ldrh	r2, [r3, #12]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	791b      	ldrb	r3, [r3, #4]
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 f93c 	bl	8008032 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2204      	movs	r2, #4
 8007dbe:	761a      	strb	r2, [r3, #24]
      break;
 8007dc0:	e0f2      	b.n	8007fa8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	791b      	ldrb	r3, [r3, #4]
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 fc68 	bl	800869e <USBH_LL_GetURBState>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007dd2:	7bbb      	ldrb	r3, [r7, #14]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d103      	bne.n	8007de0 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2209      	movs	r2, #9
 8007ddc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007dde:	e0dc      	b.n	8007f9a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8007de0:	7bbb      	ldrb	r3, [r7, #14]
 8007de2:	2b05      	cmp	r3, #5
 8007de4:	d102      	bne.n	8007dec <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8007de6:	2303      	movs	r3, #3
 8007de8:	73fb      	strb	r3, [r7, #15]
      break;
 8007dea:	e0d6      	b.n	8007f9a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8007dec:	7bbb      	ldrb	r3, [r7, #14]
 8007dee:	2b04      	cmp	r3, #4
 8007df0:	f040 80d3 	bne.w	8007f9a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	220b      	movs	r2, #11
 8007df8:	761a      	strb	r2, [r3, #24]
      break;
 8007dfa:	e0ce      	b.n	8007f9a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6899      	ldr	r1, [r3, #8]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	899a      	ldrh	r2, [r3, #12]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	795b      	ldrb	r3, [r3, #5]
 8007e08:	2001      	movs	r0, #1
 8007e0a:	9000      	str	r0, [sp, #0]
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 f8eb 	bl	8007fe8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007e18:	b29a      	uxth	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2206      	movs	r2, #6
 8007e22:	761a      	strb	r2, [r3, #24]
      break;
 8007e24:	e0c0      	b.n	8007fa8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	795b      	ldrb	r3, [r3, #5]
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f000 fc36 	bl	800869e <USBH_LL_GetURBState>
 8007e32:	4603      	mov	r3, r0
 8007e34:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007e36:	7bbb      	ldrb	r3, [r7, #14]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d103      	bne.n	8007e44 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2207      	movs	r2, #7
 8007e40:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007e42:	e0ac      	b.n	8007f9e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8007e44:	7bbb      	ldrb	r3, [r7, #14]
 8007e46:	2b05      	cmp	r3, #5
 8007e48:	d105      	bne.n	8007e56 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	220c      	movs	r2, #12
 8007e4e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007e50:	2303      	movs	r3, #3
 8007e52:	73fb      	strb	r3, [r7, #15]
      break;
 8007e54:	e0a3      	b.n	8007f9e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007e56:	7bbb      	ldrb	r3, [r7, #14]
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	d103      	bne.n	8007e64 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2205      	movs	r2, #5
 8007e60:	761a      	strb	r2, [r3, #24]
      break;
 8007e62:	e09c      	b.n	8007f9e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8007e64:	7bbb      	ldrb	r3, [r7, #14]
 8007e66:	2b04      	cmp	r3, #4
 8007e68:	f040 8099 	bne.w	8007f9e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	220b      	movs	r2, #11
 8007e70:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007e72:	2302      	movs	r3, #2
 8007e74:	73fb      	strb	r3, [r7, #15]
      break;
 8007e76:	e092      	b.n	8007f9e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	791b      	ldrb	r3, [r3, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2100      	movs	r1, #0
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 f8d6 	bl	8008032 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2208      	movs	r2, #8
 8007e96:	761a      	strb	r2, [r3, #24]

      break;
 8007e98:	e086      	b.n	8007fa8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	791b      	ldrb	r3, [r3, #4]
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 fbfc 	bl	800869e <USBH_LL_GetURBState>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007eaa:	7bbb      	ldrb	r3, [r7, #14]
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d105      	bne.n	8007ebc <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	220d      	movs	r2, #13
 8007eb4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007eba:	e072      	b.n	8007fa2 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8007ebc:	7bbb      	ldrb	r3, [r7, #14]
 8007ebe:	2b04      	cmp	r3, #4
 8007ec0:	d103      	bne.n	8007eca <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	220b      	movs	r2, #11
 8007ec6:	761a      	strb	r2, [r3, #24]
      break;
 8007ec8:	e06b      	b.n	8007fa2 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8007eca:	7bbb      	ldrb	r3, [r7, #14]
 8007ecc:	2b05      	cmp	r3, #5
 8007ece:	d168      	bne.n	8007fa2 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8007ed0:	2303      	movs	r3, #3
 8007ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ed4:	e065      	b.n	8007fa2 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	795b      	ldrb	r3, [r3, #5]
 8007eda:	2201      	movs	r2, #1
 8007edc:	9200      	str	r2, [sp, #0]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 f880 	bl	8007fe8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007eee:	b29a      	uxth	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	220a      	movs	r2, #10
 8007ef8:	761a      	strb	r2, [r3, #24]
      break;
 8007efa:	e055      	b.n	8007fa8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	795b      	ldrb	r3, [r3, #5]
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fbcb 	bl	800869e <USBH_LL_GetURBState>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007f0c:	7bbb      	ldrb	r3, [r7, #14]
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d105      	bne.n	8007f1e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8007f12:	2300      	movs	r3, #0
 8007f14:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	220d      	movs	r2, #13
 8007f1a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8007f1c:	e043      	b.n	8007fa6 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007f1e:	7bbb      	ldrb	r3, [r7, #14]
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d103      	bne.n	8007f2c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2209      	movs	r2, #9
 8007f28:	761a      	strb	r2, [r3, #24]
      break;
 8007f2a:	e03c      	b.n	8007fa6 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8007f2c:	7bbb      	ldrb	r3, [r7, #14]
 8007f2e:	2b04      	cmp	r3, #4
 8007f30:	d139      	bne.n	8007fa6 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	220b      	movs	r2, #11
 8007f36:	761a      	strb	r2, [r3, #24]
      break;
 8007f38:	e035      	b.n	8007fa6 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	7e5b      	ldrb	r3, [r3, #25]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	b2da      	uxtb	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	765a      	strb	r2, [r3, #25]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	7e5b      	ldrb	r3, [r3, #25]
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d806      	bhi.n	8007f5c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007f5a:	e025      	b.n	8007fa8 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f62:	2106      	movs	r1, #6
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	795b      	ldrb	r3, [r3, #5]
 8007f72:	4619      	mov	r1, r3
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f90d 	bl	8008194 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	791b      	ldrb	r3, [r3, #4]
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 f907 	bl	8008194 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007f90:	e00a      	b.n	8007fa8 <USBH_HandleControl+0x2e0>

    default:
      break;
 8007f92:	bf00      	nop
 8007f94:	e008      	b.n	8007fa8 <USBH_HandleControl+0x2e0>
      break;
 8007f96:	bf00      	nop
 8007f98:	e006      	b.n	8007fa8 <USBH_HandleControl+0x2e0>
      break;
 8007f9a:	bf00      	nop
 8007f9c:	e004      	b.n	8007fa8 <USBH_HandleControl+0x2e0>
      break;
 8007f9e:	bf00      	nop
 8007fa0:	e002      	b.n	8007fa8 <USBH_HandleControl+0x2e0>
      break;
 8007fa2:	bf00      	nop
 8007fa4:	e000      	b.n	8007fa8 <USBH_HandleControl+0x2e0>
      break;
 8007fa6:	bf00      	nop
  }

  return status;
 8007fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3710      	adds	r7, #16
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop

08007fb4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b088      	sub	sp, #32
 8007fb8:	af04      	add	r7, sp, #16
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007fc2:	79f9      	ldrb	r1, [r7, #7]
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	9303      	str	r3, [sp, #12]
 8007fc8:	2308      	movs	r3, #8
 8007fca:	9302      	str	r3, [sp, #8]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	9301      	str	r3, [sp, #4]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 fb2f 	bl	800863c <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b088      	sub	sp, #32
 8007fec:	af04      	add	r7, sp, #16
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	4611      	mov	r1, r2
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	80fb      	strh	r3, [r7, #6]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008004:	2b00      	cmp	r3, #0
 8008006:	d001      	beq.n	800800c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008008:	2300      	movs	r3, #0
 800800a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800800c:	7979      	ldrb	r1, [r7, #5]
 800800e:	7e3b      	ldrb	r3, [r7, #24]
 8008010:	9303      	str	r3, [sp, #12]
 8008012:	88fb      	ldrh	r3, [r7, #6]
 8008014:	9302      	str	r3, [sp, #8]
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	2301      	movs	r3, #1
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	2300      	movs	r3, #0
 8008020:	2200      	movs	r2, #0
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 fb0a 	bl	800863c <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}

08008032 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b088      	sub	sp, #32
 8008036:	af04      	add	r7, sp, #16
 8008038:	60f8      	str	r0, [r7, #12]
 800803a:	60b9      	str	r1, [r7, #8]
 800803c:	4611      	mov	r1, r2
 800803e:	461a      	mov	r2, r3
 8008040:	460b      	mov	r3, r1
 8008042:	80fb      	strh	r3, [r7, #6]
 8008044:	4613      	mov	r3, r2
 8008046:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008048:	7979      	ldrb	r1, [r7, #5]
 800804a:	2300      	movs	r3, #0
 800804c:	9303      	str	r3, [sp, #12]
 800804e:	88fb      	ldrh	r3, [r7, #6]
 8008050:	9302      	str	r3, [sp, #8]
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	2301      	movs	r3, #1
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	2300      	movs	r3, #0
 800805c:	2201      	movs	r2, #1
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f000 faec 	bl	800863c <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008064:	2300      	movs	r3, #0

}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b088      	sub	sp, #32
 8008072:	af04      	add	r7, sp, #16
 8008074:	60f8      	str	r0, [r7, #12]
 8008076:	60b9      	str	r1, [r7, #8]
 8008078:	4611      	mov	r1, r2
 800807a:	461a      	mov	r2, r3
 800807c:	460b      	mov	r3, r1
 800807e:	80fb      	strh	r3, [r7, #6]
 8008080:	4613      	mov	r3, r2
 8008082:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800808e:	2300      	movs	r3, #0
 8008090:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008092:	7979      	ldrb	r1, [r7, #5]
 8008094:	7e3b      	ldrb	r3, [r7, #24]
 8008096:	9303      	str	r3, [sp, #12]
 8008098:	88fb      	ldrh	r3, [r7, #6]
 800809a:	9302      	str	r3, [sp, #8]
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	9301      	str	r3, [sp, #4]
 80080a0:	2301      	movs	r3, #1
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	2302      	movs	r3, #2
 80080a6:	2200      	movs	r2, #0
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f000 fac7 	bl	800863c <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af04      	add	r7, sp, #16
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	4611      	mov	r1, r2
 80080c4:	461a      	mov	r2, r3
 80080c6:	460b      	mov	r3, r1
 80080c8:	80fb      	strh	r3, [r7, #6]
 80080ca:	4613      	mov	r3, r2
 80080cc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80080ce:	7979      	ldrb	r1, [r7, #5]
 80080d0:	2300      	movs	r3, #0
 80080d2:	9303      	str	r3, [sp, #12]
 80080d4:	88fb      	ldrh	r3, [r7, #6]
 80080d6:	9302      	str	r3, [sp, #8]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	2301      	movs	r3, #1
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	2302      	movs	r3, #2
 80080e2:	2201      	movs	r2, #1
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f000 faa9 	bl	800863c <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af04      	add	r7, sp, #16
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	4608      	mov	r0, r1
 80080fe:	4611      	mov	r1, r2
 8008100:	461a      	mov	r2, r3
 8008102:	4603      	mov	r3, r0
 8008104:	70fb      	strb	r3, [r7, #3]
 8008106:	460b      	mov	r3, r1
 8008108:	70bb      	strb	r3, [r7, #2]
 800810a:	4613      	mov	r3, r2
 800810c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800810e:	7878      	ldrb	r0, [r7, #1]
 8008110:	78ba      	ldrb	r2, [r7, #2]
 8008112:	78f9      	ldrb	r1, [r7, #3]
 8008114:	8b3b      	ldrh	r3, [r7, #24]
 8008116:	9302      	str	r3, [sp, #8]
 8008118:	7d3b      	ldrb	r3, [r7, #20]
 800811a:	9301      	str	r3, [sp, #4]
 800811c:	7c3b      	ldrb	r3, [r7, #16]
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	4603      	mov	r3, r0
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 fa4f 	bl	80085c6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}

08008132 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b082      	sub	sp, #8
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	460b      	mov	r3, r1
 800813c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800813e:	78fb      	ldrb	r3, [r7, #3]
 8008140:	4619      	mov	r1, r3
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fa6e 	bl	8008624 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	460b      	mov	r3, r1
 800815c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f835 	bl	80081ce <USBH_GetFreePipe>
 8008164:	4603      	mov	r3, r0
 8008166:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008168:	89fb      	ldrh	r3, [r7, #14]
 800816a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800816e:	4293      	cmp	r3, r2
 8008170:	d00a      	beq.n	8008188 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008172:	78fa      	ldrb	r2, [r7, #3]
 8008174:	89fb      	ldrh	r3, [r7, #14]
 8008176:	f003 030f 	and.w	r3, r3, #15
 800817a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800817e:	6879      	ldr	r1, [r7, #4]
 8008180:	33e0      	adds	r3, #224	@ 0xe0
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	440b      	add	r3, r1
 8008186:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008188:	89fb      	ldrh	r3, [r7, #14]
 800818a:	b2db      	uxtb	r3, r3
}
 800818c:	4618      	mov	r0, r3
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	460b      	mov	r3, r1
 800819e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80081a0:	78fb      	ldrb	r3, [r7, #3]
 80081a2:	2b0f      	cmp	r3, #15
 80081a4:	d80d      	bhi.n	80081c2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80081a6:	78fb      	ldrb	r3, [r7, #3]
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	33e0      	adds	r3, #224	@ 0xe0
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	685a      	ldr	r2, [r3, #4]
 80081b2:	78fb      	ldrb	r3, [r7, #3]
 80081b4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	33e0      	adds	r3, #224	@ 0xe0
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	440b      	add	r3, r1
 80081c0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bc80      	pop	{r7}
 80081cc:	4770      	bx	lr

080081ce <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80081ce:	b480      	push	{r7}
 80081d0:	b085      	sub	sp, #20
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80081d6:	2300      	movs	r3, #0
 80081d8:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80081da:	2300      	movs	r3, #0
 80081dc:	73fb      	strb	r3, [r7, #15]
 80081de:	e00f      	b.n	8008200 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	33e0      	adds	r3, #224	@ 0xe0
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d102      	bne.n	80081fa <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80081f4:	7bfb      	ldrb	r3, [r7, #15]
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	e007      	b.n	800820a <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80081fa:	7bfb      	ldrb	r3, [r7, #15]
 80081fc:	3301      	adds	r3, #1
 80081fe:	73fb      	strb	r3, [r7, #15]
 8008200:	7bfb      	ldrb	r3, [r7, #15]
 8008202:	2b0f      	cmp	r3, #15
 8008204:	d9ec      	bls.n	80081e0 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008206:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800820a:	4618      	mov	r0, r3
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	bc80      	pop	{r7}
 8008212:	4770      	bx	lr

08008214 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008218:	2201      	movs	r2, #1
 800821a:	490e      	ldr	r1, [pc, #56]	@ (8008254 <MX_USB_HOST_Init+0x40>)
 800821c:	480e      	ldr	r0, [pc, #56]	@ (8008258 <MX_USB_HOST_Init+0x44>)
 800821e:	f7fe fb1f 	bl	8006860 <USBH_Init>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d001      	beq.n	800822c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008228:	f7f8 fbb6 	bl	8000998 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800822c:	490b      	ldr	r1, [pc, #44]	@ (800825c <MX_USB_HOST_Init+0x48>)
 800822e:	480a      	ldr	r0, [pc, #40]	@ (8008258 <MX_USB_HOST_Init+0x44>)
 8008230:	f7fe fbc1 	bl	80069b6 <USBH_RegisterClass>
 8008234:	4603      	mov	r3, r0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d001      	beq.n	800823e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800823a:	f7f8 fbad 	bl	8000998 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800823e:	4806      	ldr	r0, [pc, #24]	@ (8008258 <MX_USB_HOST_Init+0x44>)
 8008240:	f7fe fc42 	bl	8006ac8 <USBH_Start>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800824a:	f7f8 fba5 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800824e:	bf00      	nop
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	08008275 	.word	0x08008275
 8008258:	20000194 	.word	0x20000194
 800825c:	2000000c 	.word	0x2000000c

08008260 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008264:	4802      	ldr	r0, [pc, #8]	@ (8008270 <MX_USB_HOST_Process+0x10>)
 8008266:	f7fe fc3f 	bl	8006ae8 <USBH_Process>
}
 800826a:	bf00      	nop
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000194 	.word	0x20000194

08008274 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	460b      	mov	r3, r1
 800827e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008280:	78fb      	ldrb	r3, [r7, #3]
 8008282:	3b01      	subs	r3, #1
 8008284:	2b04      	cmp	r3, #4
 8008286:	d819      	bhi.n	80082bc <USBH_UserProcess+0x48>
 8008288:	a201      	add	r2, pc, #4	@ (adr r2, 8008290 <USBH_UserProcess+0x1c>)
 800828a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800828e:	bf00      	nop
 8008290:	080082bd 	.word	0x080082bd
 8008294:	080082ad 	.word	0x080082ad
 8008298:	080082bd 	.word	0x080082bd
 800829c:	080082b5 	.word	0x080082b5
 80082a0:	080082a5 	.word	0x080082a5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80082a4:	4b08      	ldr	r3, [pc, #32]	@ (80082c8 <USBH_UserProcess+0x54>)
 80082a6:	2203      	movs	r2, #3
 80082a8:	701a      	strb	r2, [r3, #0]
  break;
 80082aa:	e008      	b.n	80082be <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80082ac:	4b06      	ldr	r3, [pc, #24]	@ (80082c8 <USBH_UserProcess+0x54>)
 80082ae:	2202      	movs	r2, #2
 80082b0:	701a      	strb	r2, [r3, #0]
  break;
 80082b2:	e004      	b.n	80082be <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80082b4:	4b04      	ldr	r3, [pc, #16]	@ (80082c8 <USBH_UserProcess+0x54>)
 80082b6:	2201      	movs	r2, #1
 80082b8:	701a      	strb	r2, [r3, #0]
  break;
 80082ba:	e000      	b.n	80082be <USBH_UserProcess+0x4a>

  default:
  break;
 80082bc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80082be:	bf00      	nop
 80082c0:	370c      	adds	r7, #12
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bc80      	pop	{r7}
 80082c6:	4770      	bx	lr
 80082c8:	2000056c 	.word	0x2000056c

080082cc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08a      	sub	sp, #40	@ 0x28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082d4:	f107 0314 	add.w	r3, r7, #20
 80082d8:	2200      	movs	r2, #0
 80082da:	601a      	str	r2, [r3, #0]
 80082dc:	605a      	str	r2, [r3, #4]
 80082de:	609a      	str	r2, [r3, #8]
 80082e0:	60da      	str	r2, [r3, #12]
 80082e2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80082ec:	d147      	bne.n	800837e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082ee:	2300      	movs	r3, #0
 80082f0:	613b      	str	r3, [r7, #16]
 80082f2:	4b25      	ldr	r3, [pc, #148]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 80082f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f6:	4a24      	ldr	r2, [pc, #144]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 80082f8:	f043 0301 	orr.w	r3, r3, #1
 80082fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80082fe:	4b22      	ldr	r3, [pc, #136]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 8008300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	613b      	str	r3, [r7, #16]
 8008308:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800830a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800830e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008310:	2300      	movs	r3, #0
 8008312:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008314:	2300      	movs	r3, #0
 8008316:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008318:	f107 0314 	add.w	r3, r7, #20
 800831c:	4619      	mov	r1, r3
 800831e:	481b      	ldr	r0, [pc, #108]	@ (800838c <HAL_HCD_MspInit+0xc0>)
 8008320:	f7f8 feb4 	bl	800108c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008324:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800832a:	2302      	movs	r3, #2
 800832c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800832e:	2300      	movs	r3, #0
 8008330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008332:	2300      	movs	r3, #0
 8008334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008336:	230a      	movs	r3, #10
 8008338:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800833a:	f107 0314 	add.w	r3, r7, #20
 800833e:	4619      	mov	r1, r3
 8008340:	4812      	ldr	r0, [pc, #72]	@ (800838c <HAL_HCD_MspInit+0xc0>)
 8008342:	f7f8 fea3 	bl	800108c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008346:	4b10      	ldr	r3, [pc, #64]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 8008348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800834a:	4a0f      	ldr	r2, [pc, #60]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 800834c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008350:	6353      	str	r3, [r2, #52]	@ 0x34
 8008352:	2300      	movs	r3, #0
 8008354:	60fb      	str	r3, [r7, #12]
 8008356:	4b0c      	ldr	r3, [pc, #48]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 8008358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800835a:	4a0b      	ldr	r2, [pc, #44]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 800835c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008360:	6453      	str	r3, [r2, #68]	@ 0x44
 8008362:	4b09      	ldr	r3, [pc, #36]	@ (8008388 <HAL_HCD_MspInit+0xbc>)
 8008364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008366:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800836a:	60fb      	str	r3, [r7, #12]
 800836c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800836e:	2200      	movs	r2, #0
 8008370:	2100      	movs	r1, #0
 8008372:	2043      	movs	r0, #67	@ 0x43
 8008374:	f7f8 fe53 	bl	800101e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008378:	2043      	movs	r0, #67	@ 0x43
 800837a:	f7f8 fe6c 	bl	8001056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800837e:	bf00      	nop
 8008380:	3728      	adds	r7, #40	@ 0x28
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	40023800 	.word	0x40023800
 800838c:	40020000 	.word	0x40020000

08008390 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800839e:	4618      	mov	r0, r3
 80083a0:	f7fe ff7a 	bl	8007298 <USBH_LL_IncTimer>
}
 80083a4:	bf00      	nop
 80083a6:	3708      	adds	r7, #8
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}

080083ac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80083ba:	4618      	mov	r0, r3
 80083bc:	f7fe ffb4 	bl	8007328 <USBH_LL_Connect>
}
 80083c0:	bf00      	nop
 80083c2:	3708      	adds	r7, #8
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7fe ffbc 	bl	8007354 <USBH_LL_Disconnect>
}
 80083dc:	bf00      	nop
 80083de:	3708      	adds	r7, #8
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b083      	sub	sp, #12
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	460b      	mov	r3, r1
 80083ee:	70fb      	strb	r3, [r7, #3]
 80083f0:	4613      	mov	r3, r2
 80083f2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bc80      	pop	{r7}
 80083fc:	4770      	bx	lr

080083fe <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b082      	sub	sp, #8
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800840c:	4618      	mov	r0, r3
 800840e:	f7fe ff6d 	bl	80072ec <USBH_LL_PortEnabled>
}
 8008412:	bf00      	nop
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b082      	sub	sp, #8
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008428:	4618      	mov	r0, r3
 800842a:	f7fe ff6c 	bl	8007306 <USBH_LL_PortDisabled>
}
 800842e:	bf00      	nop
 8008430:	3708      	adds	r7, #8
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
	...

08008438 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008446:	2b01      	cmp	r3, #1
 8008448:	d12a      	bne.n	80084a0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800844a:	4a18      	ldr	r2, [pc, #96]	@ (80084ac <USBH_LL_Init+0x74>)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a15      	ldr	r2, [pc, #84]	@ (80084ac <USBH_LL_Init+0x74>)
 8008456:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800845a:	4b14      	ldr	r3, [pc, #80]	@ (80084ac <USBH_LL_Init+0x74>)
 800845c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008460:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008462:	4b12      	ldr	r3, [pc, #72]	@ (80084ac <USBH_LL_Init+0x74>)
 8008464:	2208      	movs	r2, #8
 8008466:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008468:	4b10      	ldr	r3, [pc, #64]	@ (80084ac <USBH_LL_Init+0x74>)
 800846a:	2201      	movs	r2, #1
 800846c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800846e:	4b0f      	ldr	r3, [pc, #60]	@ (80084ac <USBH_LL_Init+0x74>)
 8008470:	2200      	movs	r2, #0
 8008472:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008474:	4b0d      	ldr	r3, [pc, #52]	@ (80084ac <USBH_LL_Init+0x74>)
 8008476:	2202      	movs	r2, #2
 8008478:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800847a:	4b0c      	ldr	r3, [pc, #48]	@ (80084ac <USBH_LL_Init+0x74>)
 800847c:	2200      	movs	r2, #0
 800847e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008480:	480a      	ldr	r0, [pc, #40]	@ (80084ac <USBH_LL_Init+0x74>)
 8008482:	f7f8 ffb5 	bl	80013f0 <HAL_HCD_Init>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d001      	beq.n	8008490 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800848c:	f7f8 fa84 	bl	8000998 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008490:	4806      	ldr	r0, [pc, #24]	@ (80084ac <USBH_LL_Init+0x74>)
 8008492:	f7f9 fbf1 	bl	8001c78 <HAL_HCD_GetCurrentFrame>
 8008496:	4603      	mov	r3, r0
 8008498:	4619      	mov	r1, r3
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f7fe feee 	bl	800727c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	20000570 	.word	0x20000570

080084b0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084b8:	2300      	movs	r3, #0
 80084ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084bc:	2300      	movs	r3, #0
 80084be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7f9 fb60 	bl	8001b8c <HAL_HCD_Start>
 80084cc:	4603      	mov	r3, r0
 80084ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80084d0:	7bfb      	ldrb	r3, [r7, #15]
 80084d2:	4618      	mov	r0, r3
 80084d4:	f000 f94a 	bl	800876c <USBH_Get_USB_Status>
 80084d8:	4603      	mov	r3, r0
 80084da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80084e6:	b580      	push	{r7, lr}
 80084e8:	b084      	sub	sp, #16
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084f2:	2300      	movs	r3, #0
 80084f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80084fc:	4618      	mov	r0, r3
 80084fe:	f7f9 fb68 	bl	8001bd2 <HAL_HCD_Stop>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008506:	7bfb      	ldrb	r3, [r7, #15]
 8008508:	4618      	mov	r0, r3
 800850a:	f000 f92f 	bl	800876c <USBH_Get_USB_Status>
 800850e:	4603      	mov	r3, r0
 8008510:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008512:	7bbb      	ldrb	r3, [r7, #14]
}
 8008514:	4618      	mov	r0, r3
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008524:	2301      	movs	r3, #1
 8008526:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800852e:	4618      	mov	r0, r3
 8008530:	f7f9 fbb0 	bl	8001c94 <HAL_HCD_GetCurrentSpeed>
 8008534:	4603      	mov	r3, r0
 8008536:	2b02      	cmp	r3, #2
 8008538:	d00c      	beq.n	8008554 <USBH_LL_GetSpeed+0x38>
 800853a:	2b02      	cmp	r3, #2
 800853c:	d80d      	bhi.n	800855a <USBH_LL_GetSpeed+0x3e>
 800853e:	2b00      	cmp	r3, #0
 8008540:	d002      	beq.n	8008548 <USBH_LL_GetSpeed+0x2c>
 8008542:	2b01      	cmp	r3, #1
 8008544:	d003      	beq.n	800854e <USBH_LL_GetSpeed+0x32>
 8008546:	e008      	b.n	800855a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008548:	2300      	movs	r3, #0
 800854a:	73fb      	strb	r3, [r7, #15]
    break;
 800854c:	e008      	b.n	8008560 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800854e:	2301      	movs	r3, #1
 8008550:	73fb      	strb	r3, [r7, #15]
    break;
 8008552:	e005      	b.n	8008560 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008554:	2302      	movs	r3, #2
 8008556:	73fb      	strb	r3, [r7, #15]
    break;
 8008558:	e002      	b.n	8008560 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800855a:	2301      	movs	r3, #1
 800855c:	73fb      	strb	r3, [r7, #15]
    break;
 800855e:	bf00      	nop
  }
  return  speed;
 8008560:	7bfb      	ldrb	r3, [r7, #15]
}
 8008562:	4618      	mov	r0, r3
 8008564:	3710      	adds	r7, #16
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b084      	sub	sp, #16
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008572:	2300      	movs	r3, #0
 8008574:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008580:	4618      	mov	r0, r3
 8008582:	f7f9 fb43 	bl	8001c0c <HAL_HCD_ResetPort>
 8008586:	4603      	mov	r3, r0
 8008588:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800858a:	7bfb      	ldrb	r3, [r7, #15]
 800858c:	4618      	mov	r0, r3
 800858e:	f000 f8ed 	bl	800876c <USBH_Get_USB_Status>
 8008592:	4603      	mov	r3, r0
 8008594:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008596:	7bbb      	ldrb	r3, [r7, #14]
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	460b      	mov	r3, r1
 80085aa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80085b2:	78fa      	ldrb	r2, [r7, #3]
 80085b4:	4611      	mov	r1, r2
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7f9 fb4a 	bl	8001c50 <HAL_HCD_HC_GetXferCount>
 80085bc:	4603      	mov	r3, r0
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 80085c6:	b590      	push	{r4, r7, lr}
 80085c8:	b089      	sub	sp, #36	@ 0x24
 80085ca:	af04      	add	r7, sp, #16
 80085cc:	6078      	str	r0, [r7, #4]
 80085ce:	4608      	mov	r0, r1
 80085d0:	4611      	mov	r1, r2
 80085d2:	461a      	mov	r2, r3
 80085d4:	4603      	mov	r3, r0
 80085d6:	70fb      	strb	r3, [r7, #3]
 80085d8:	460b      	mov	r3, r1
 80085da:	70bb      	strb	r3, [r7, #2]
 80085dc:	4613      	mov	r3, r2
 80085de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085e0:	2300      	movs	r3, #0
 80085e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80085e4:	2300      	movs	r3, #0
 80085e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80085ee:	787c      	ldrb	r4, [r7, #1]
 80085f0:	78ba      	ldrb	r2, [r7, #2]
 80085f2:	78f9      	ldrb	r1, [r7, #3]
 80085f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80085f6:	9302      	str	r3, [sp, #8]
 80085f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80085fc:	9301      	str	r3, [sp, #4]
 80085fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008602:	9300      	str	r3, [sp, #0]
 8008604:	4623      	mov	r3, r4
 8008606:	f7f8 ff5a 	bl	80014be <HAL_HCD_HC_Init>
 800860a:	4603      	mov	r3, r0
 800860c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800860e:	7bfb      	ldrb	r3, [r7, #15]
 8008610:	4618      	mov	r0, r3
 8008612:	f000 f8ab 	bl	800876c <USBH_Get_USB_Status>
 8008616:	4603      	mov	r3, r0
 8008618:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800861a:	7bbb      	ldrb	r3, [r7, #14]
}
 800861c:	4618      	mov	r0, r3
 800861e:	3714      	adds	r7, #20
 8008620:	46bd      	mov	sp, r7
 8008622:	bd90      	pop	{r4, r7, pc}

08008624 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	bc80      	pop	{r7}
 800863a:	4770      	bx	lr

0800863c <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800863c:	b590      	push	{r4, r7, lr}
 800863e:	b089      	sub	sp, #36	@ 0x24
 8008640:	af04      	add	r7, sp, #16
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	4608      	mov	r0, r1
 8008646:	4611      	mov	r1, r2
 8008648:	461a      	mov	r2, r3
 800864a:	4603      	mov	r3, r0
 800864c:	70fb      	strb	r3, [r7, #3]
 800864e:	460b      	mov	r3, r1
 8008650:	70bb      	strb	r3, [r7, #2]
 8008652:	4613      	mov	r3, r2
 8008654:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008656:	2300      	movs	r3, #0
 8008658:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800865a:	2300      	movs	r3, #0
 800865c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008664:	787c      	ldrb	r4, [r7, #1]
 8008666:	78ba      	ldrb	r2, [r7, #2]
 8008668:	78f9      	ldrb	r1, [r7, #3]
 800866a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800866e:	9303      	str	r3, [sp, #12]
 8008670:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008672:	9302      	str	r3, [sp, #8]
 8008674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008676:	9301      	str	r3, [sp, #4]
 8008678:	f897 3020 	ldrb.w	r3, [r7, #32]
 800867c:	9300      	str	r3, [sp, #0]
 800867e:	4623      	mov	r3, r4
 8008680:	f7f8 ffd6 	bl	8001630 <HAL_HCD_HC_SubmitRequest>
 8008684:	4603      	mov	r3, r0
 8008686:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008688:	7bfb      	ldrb	r3, [r7, #15]
 800868a:	4618      	mov	r0, r3
 800868c:	f000 f86e 	bl	800876c <USBH_Get_USB_Status>
 8008690:	4603      	mov	r3, r0
 8008692:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008694:	7bbb      	ldrb	r3, [r7, #14]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3714      	adds	r7, #20
 800869a:	46bd      	mov	sp, r7
 800869c:	bd90      	pop	{r4, r7, pc}

0800869e <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b082      	sub	sp, #8
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
 80086a6:	460b      	mov	r3, r1
 80086a8:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80086b0:	78fa      	ldrb	r2, [r7, #3]
 80086b2:	4611      	mov	r1, r2
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7f9 fab7 	bl	8001c28 <HAL_HCD_HC_GetURBState>
 80086ba:	4603      	mov	r3, r0
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3708      	adds	r7, #8
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b082      	sub	sp, #8
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	460b      	mov	r3, r1
 80086ce:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d103      	bne.n	80086e2 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80086da:	78fb      	ldrb	r3, [r7, #3]
 80086dc:	4618      	mov	r0, r3
 80086de:	f000 f871 	bl	80087c4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80086e2:	20c8      	movs	r0, #200	@ 0xc8
 80086e4:	f7f8 fba0 	bl	8000e28 <HAL_Delay>
  return USBH_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80086f2:	b480      	push	{r7}
 80086f4:	b085      	sub	sp, #20
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	460b      	mov	r3, r1
 80086fc:	70fb      	strb	r3, [r7, #3]
 80086fe:	4613      	mov	r3, r2
 8008700:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008708:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800870a:	78fa      	ldrb	r2, [r7, #3]
 800870c:	68f9      	ldr	r1, [r7, #12]
 800870e:	4613      	mov	r3, r2
 8008710:	011b      	lsls	r3, r3, #4
 8008712:	1a9b      	subs	r3, r3, r2
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	440b      	add	r3, r1
 8008718:	3317      	adds	r3, #23
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00a      	beq.n	8008736 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008720:	78fa      	ldrb	r2, [r7, #3]
 8008722:	68f9      	ldr	r1, [r7, #12]
 8008724:	4613      	mov	r3, r2
 8008726:	011b      	lsls	r3, r3, #4
 8008728:	1a9b      	subs	r3, r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	440b      	add	r3, r1
 800872e:	333c      	adds	r3, #60	@ 0x3c
 8008730:	78ba      	ldrb	r2, [r7, #2]
 8008732:	701a      	strb	r2, [r3, #0]
 8008734:	e009      	b.n	800874a <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008736:	78fa      	ldrb	r2, [r7, #3]
 8008738:	68f9      	ldr	r1, [r7, #12]
 800873a:	4613      	mov	r3, r2
 800873c:	011b      	lsls	r3, r3, #4
 800873e:	1a9b      	subs	r3, r3, r2
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	440b      	add	r3, r1
 8008744:	333d      	adds	r3, #61	@ 0x3d
 8008746:	78ba      	ldrb	r2, [r7, #2]
 8008748:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3714      	adds	r7, #20
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b082      	sub	sp, #8
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f7f8 fb62 	bl	8000e28 <HAL_Delay>
}
 8008764:	bf00      	nop
 8008766:	3708      	adds	r7, #8
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800876c:	b480      	push	{r7}
 800876e:	b085      	sub	sp, #20
 8008770:	af00      	add	r7, sp, #0
 8008772:	4603      	mov	r3, r0
 8008774:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008776:	2300      	movs	r3, #0
 8008778:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800877a:	79fb      	ldrb	r3, [r7, #7]
 800877c:	2b03      	cmp	r3, #3
 800877e:	d817      	bhi.n	80087b0 <USBH_Get_USB_Status+0x44>
 8008780:	a201      	add	r2, pc, #4	@ (adr r2, 8008788 <USBH_Get_USB_Status+0x1c>)
 8008782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008786:	bf00      	nop
 8008788:	08008799 	.word	0x08008799
 800878c:	0800879f 	.word	0x0800879f
 8008790:	080087a5 	.word	0x080087a5
 8008794:	080087ab 	.word	0x080087ab
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008798:	2300      	movs	r3, #0
 800879a:	73fb      	strb	r3, [r7, #15]
    break;
 800879c:	e00b      	b.n	80087b6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800879e:	2302      	movs	r3, #2
 80087a0:	73fb      	strb	r3, [r7, #15]
    break;
 80087a2:	e008      	b.n	80087b6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80087a4:	2301      	movs	r3, #1
 80087a6:	73fb      	strb	r3, [r7, #15]
    break;
 80087a8:	e005      	b.n	80087b6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80087aa:	2302      	movs	r3, #2
 80087ac:	73fb      	strb	r3, [r7, #15]
    break;
 80087ae:	e002      	b.n	80087b6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80087b0:	2302      	movs	r3, #2
 80087b2:	73fb      	strb	r3, [r7, #15]
    break;
 80087b4:	bf00      	nop
  }
  return usb_status;
 80087b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3714      	adds	r7, #20
 80087bc:	46bd      	mov	sp, r7
 80087be:	bc80      	pop	{r7}
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop

080087c4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	4603      	mov	r3, r0
 80087cc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80087ce:	79fb      	ldrb	r3, [r7, #7]
 80087d0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80087d2:	79fb      	ldrb	r3, [r7, #7]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d102      	bne.n	80087de <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80087d8:	2300      	movs	r3, #0
 80087da:	73fb      	strb	r3, [r7, #15]
 80087dc:	e001      	b.n	80087e2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80087de:	2301      	movs	r3, #1
 80087e0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
 80087e4:	461a      	mov	r2, r3
 80087e6:	2101      	movs	r1, #1
 80087e8:	4803      	ldr	r0, [pc, #12]	@ (80087f8 <MX_DriverVbusFS+0x34>)
 80087ea:	f7f8 fde9 	bl	80013c0 <HAL_GPIO_WritePin>
}
 80087ee:	bf00      	nop
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	40020800 	.word	0x40020800

080087fc <malloc>:
 80087fc:	4b02      	ldr	r3, [pc, #8]	@ (8008808 <malloc+0xc>)
 80087fe:	4601      	mov	r1, r0
 8008800:	6818      	ldr	r0, [r3, #0]
 8008802:	f000 b82d 	b.w	8008860 <_malloc_r>
 8008806:	bf00      	nop
 8008808:	2000002c 	.word	0x2000002c

0800880c <free>:
 800880c:	4b02      	ldr	r3, [pc, #8]	@ (8008818 <free+0xc>)
 800880e:	4601      	mov	r1, r0
 8008810:	6818      	ldr	r0, [r3, #0]
 8008812:	f000 b8f5 	b.w	8008a00 <_free_r>
 8008816:	bf00      	nop
 8008818:	2000002c 	.word	0x2000002c

0800881c <sbrk_aligned>:
 800881c:	b570      	push	{r4, r5, r6, lr}
 800881e:	4e0f      	ldr	r6, [pc, #60]	@ (800885c <sbrk_aligned+0x40>)
 8008820:	460c      	mov	r4, r1
 8008822:	6831      	ldr	r1, [r6, #0]
 8008824:	4605      	mov	r5, r0
 8008826:	b911      	cbnz	r1, 800882e <sbrk_aligned+0x12>
 8008828:	f000 f8ae 	bl	8008988 <_sbrk_r>
 800882c:	6030      	str	r0, [r6, #0]
 800882e:	4621      	mov	r1, r4
 8008830:	4628      	mov	r0, r5
 8008832:	f000 f8a9 	bl	8008988 <_sbrk_r>
 8008836:	1c43      	adds	r3, r0, #1
 8008838:	d103      	bne.n	8008842 <sbrk_aligned+0x26>
 800883a:	f04f 34ff 	mov.w	r4, #4294967295
 800883e:	4620      	mov	r0, r4
 8008840:	bd70      	pop	{r4, r5, r6, pc}
 8008842:	1cc4      	adds	r4, r0, #3
 8008844:	f024 0403 	bic.w	r4, r4, #3
 8008848:	42a0      	cmp	r0, r4
 800884a:	d0f8      	beq.n	800883e <sbrk_aligned+0x22>
 800884c:	1a21      	subs	r1, r4, r0
 800884e:	4628      	mov	r0, r5
 8008850:	f000 f89a 	bl	8008988 <_sbrk_r>
 8008854:	3001      	adds	r0, #1
 8008856:	d1f2      	bne.n	800883e <sbrk_aligned+0x22>
 8008858:	e7ef      	b.n	800883a <sbrk_aligned+0x1e>
 800885a:	bf00      	nop
 800885c:	20000950 	.word	0x20000950

08008860 <_malloc_r>:
 8008860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008864:	1ccd      	adds	r5, r1, #3
 8008866:	f025 0503 	bic.w	r5, r5, #3
 800886a:	3508      	adds	r5, #8
 800886c:	2d0c      	cmp	r5, #12
 800886e:	bf38      	it	cc
 8008870:	250c      	movcc	r5, #12
 8008872:	2d00      	cmp	r5, #0
 8008874:	4606      	mov	r6, r0
 8008876:	db01      	blt.n	800887c <_malloc_r+0x1c>
 8008878:	42a9      	cmp	r1, r5
 800887a:	d904      	bls.n	8008886 <_malloc_r+0x26>
 800887c:	230c      	movs	r3, #12
 800887e:	6033      	str	r3, [r6, #0]
 8008880:	2000      	movs	r0, #0
 8008882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008886:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800895c <_malloc_r+0xfc>
 800888a:	f000 f869 	bl	8008960 <__malloc_lock>
 800888e:	f8d8 3000 	ldr.w	r3, [r8]
 8008892:	461c      	mov	r4, r3
 8008894:	bb44      	cbnz	r4, 80088e8 <_malloc_r+0x88>
 8008896:	4629      	mov	r1, r5
 8008898:	4630      	mov	r0, r6
 800889a:	f7ff ffbf 	bl	800881c <sbrk_aligned>
 800889e:	1c43      	adds	r3, r0, #1
 80088a0:	4604      	mov	r4, r0
 80088a2:	d158      	bne.n	8008956 <_malloc_r+0xf6>
 80088a4:	f8d8 4000 	ldr.w	r4, [r8]
 80088a8:	4627      	mov	r7, r4
 80088aa:	2f00      	cmp	r7, #0
 80088ac:	d143      	bne.n	8008936 <_malloc_r+0xd6>
 80088ae:	2c00      	cmp	r4, #0
 80088b0:	d04b      	beq.n	800894a <_malloc_r+0xea>
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	4639      	mov	r1, r7
 80088b6:	4630      	mov	r0, r6
 80088b8:	eb04 0903 	add.w	r9, r4, r3
 80088bc:	f000 f864 	bl	8008988 <_sbrk_r>
 80088c0:	4581      	cmp	r9, r0
 80088c2:	d142      	bne.n	800894a <_malloc_r+0xea>
 80088c4:	6821      	ldr	r1, [r4, #0]
 80088c6:	1a6d      	subs	r5, r5, r1
 80088c8:	4629      	mov	r1, r5
 80088ca:	4630      	mov	r0, r6
 80088cc:	f7ff ffa6 	bl	800881c <sbrk_aligned>
 80088d0:	3001      	adds	r0, #1
 80088d2:	d03a      	beq.n	800894a <_malloc_r+0xea>
 80088d4:	6823      	ldr	r3, [r4, #0]
 80088d6:	442b      	add	r3, r5
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	f8d8 3000 	ldr.w	r3, [r8]
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	bb62      	cbnz	r2, 800893c <_malloc_r+0xdc>
 80088e2:	f8c8 7000 	str.w	r7, [r8]
 80088e6:	e00f      	b.n	8008908 <_malloc_r+0xa8>
 80088e8:	6822      	ldr	r2, [r4, #0]
 80088ea:	1b52      	subs	r2, r2, r5
 80088ec:	d420      	bmi.n	8008930 <_malloc_r+0xd0>
 80088ee:	2a0b      	cmp	r2, #11
 80088f0:	d917      	bls.n	8008922 <_malloc_r+0xc2>
 80088f2:	1961      	adds	r1, r4, r5
 80088f4:	42a3      	cmp	r3, r4
 80088f6:	6025      	str	r5, [r4, #0]
 80088f8:	bf18      	it	ne
 80088fa:	6059      	strne	r1, [r3, #4]
 80088fc:	6863      	ldr	r3, [r4, #4]
 80088fe:	bf08      	it	eq
 8008900:	f8c8 1000 	streq.w	r1, [r8]
 8008904:	5162      	str	r2, [r4, r5]
 8008906:	604b      	str	r3, [r1, #4]
 8008908:	4630      	mov	r0, r6
 800890a:	f000 f82f 	bl	800896c <__malloc_unlock>
 800890e:	f104 000b 	add.w	r0, r4, #11
 8008912:	1d23      	adds	r3, r4, #4
 8008914:	f020 0007 	bic.w	r0, r0, #7
 8008918:	1ac2      	subs	r2, r0, r3
 800891a:	bf1c      	itt	ne
 800891c:	1a1b      	subne	r3, r3, r0
 800891e:	50a3      	strne	r3, [r4, r2]
 8008920:	e7af      	b.n	8008882 <_malloc_r+0x22>
 8008922:	6862      	ldr	r2, [r4, #4]
 8008924:	42a3      	cmp	r3, r4
 8008926:	bf0c      	ite	eq
 8008928:	f8c8 2000 	streq.w	r2, [r8]
 800892c:	605a      	strne	r2, [r3, #4]
 800892e:	e7eb      	b.n	8008908 <_malloc_r+0xa8>
 8008930:	4623      	mov	r3, r4
 8008932:	6864      	ldr	r4, [r4, #4]
 8008934:	e7ae      	b.n	8008894 <_malloc_r+0x34>
 8008936:	463c      	mov	r4, r7
 8008938:	687f      	ldr	r7, [r7, #4]
 800893a:	e7b6      	b.n	80088aa <_malloc_r+0x4a>
 800893c:	461a      	mov	r2, r3
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	42a3      	cmp	r3, r4
 8008942:	d1fb      	bne.n	800893c <_malloc_r+0xdc>
 8008944:	2300      	movs	r3, #0
 8008946:	6053      	str	r3, [r2, #4]
 8008948:	e7de      	b.n	8008908 <_malloc_r+0xa8>
 800894a:	230c      	movs	r3, #12
 800894c:	6033      	str	r3, [r6, #0]
 800894e:	4630      	mov	r0, r6
 8008950:	f000 f80c 	bl	800896c <__malloc_unlock>
 8008954:	e794      	b.n	8008880 <_malloc_r+0x20>
 8008956:	6005      	str	r5, [r0, #0]
 8008958:	e7d6      	b.n	8008908 <_malloc_r+0xa8>
 800895a:	bf00      	nop
 800895c:	20000954 	.word	0x20000954

08008960 <__malloc_lock>:
 8008960:	4801      	ldr	r0, [pc, #4]	@ (8008968 <__malloc_lock+0x8>)
 8008962:	f000 b84b 	b.w	80089fc <__retarget_lock_acquire_recursive>
 8008966:	bf00      	nop
 8008968:	20000a94 	.word	0x20000a94

0800896c <__malloc_unlock>:
 800896c:	4801      	ldr	r0, [pc, #4]	@ (8008974 <__malloc_unlock+0x8>)
 800896e:	f000 b846 	b.w	80089fe <__retarget_lock_release_recursive>
 8008972:	bf00      	nop
 8008974:	20000a94 	.word	0x20000a94

08008978 <memset>:
 8008978:	4402      	add	r2, r0
 800897a:	4603      	mov	r3, r0
 800897c:	4293      	cmp	r3, r2
 800897e:	d100      	bne.n	8008982 <memset+0xa>
 8008980:	4770      	bx	lr
 8008982:	f803 1b01 	strb.w	r1, [r3], #1
 8008986:	e7f9      	b.n	800897c <memset+0x4>

08008988 <_sbrk_r>:
 8008988:	b538      	push	{r3, r4, r5, lr}
 800898a:	4d06      	ldr	r5, [pc, #24]	@ (80089a4 <_sbrk_r+0x1c>)
 800898c:	2300      	movs	r3, #0
 800898e:	4604      	mov	r4, r0
 8008990:	4608      	mov	r0, r1
 8008992:	602b      	str	r3, [r5, #0]
 8008994:	f7f8 f974 	bl	8000c80 <_sbrk>
 8008998:	1c43      	adds	r3, r0, #1
 800899a:	d102      	bne.n	80089a2 <_sbrk_r+0x1a>
 800899c:	682b      	ldr	r3, [r5, #0]
 800899e:	b103      	cbz	r3, 80089a2 <_sbrk_r+0x1a>
 80089a0:	6023      	str	r3, [r4, #0]
 80089a2:	bd38      	pop	{r3, r4, r5, pc}
 80089a4:	20000a90 	.word	0x20000a90

080089a8 <__errno>:
 80089a8:	4b01      	ldr	r3, [pc, #4]	@ (80089b0 <__errno+0x8>)
 80089aa:	6818      	ldr	r0, [r3, #0]
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	2000002c 	.word	0x2000002c

080089b4 <__libc_init_array>:
 80089b4:	b570      	push	{r4, r5, r6, lr}
 80089b6:	4d0d      	ldr	r5, [pc, #52]	@ (80089ec <__libc_init_array+0x38>)
 80089b8:	4c0d      	ldr	r4, [pc, #52]	@ (80089f0 <__libc_init_array+0x3c>)
 80089ba:	1b64      	subs	r4, r4, r5
 80089bc:	10a4      	asrs	r4, r4, #2
 80089be:	2600      	movs	r6, #0
 80089c0:	42a6      	cmp	r6, r4
 80089c2:	d109      	bne.n	80089d8 <__libc_init_array+0x24>
 80089c4:	4d0b      	ldr	r5, [pc, #44]	@ (80089f4 <__libc_init_array+0x40>)
 80089c6:	4c0c      	ldr	r4, [pc, #48]	@ (80089f8 <__libc_init_array+0x44>)
 80089c8:	f000 f864 	bl	8008a94 <_init>
 80089cc:	1b64      	subs	r4, r4, r5
 80089ce:	10a4      	asrs	r4, r4, #2
 80089d0:	2600      	movs	r6, #0
 80089d2:	42a6      	cmp	r6, r4
 80089d4:	d105      	bne.n	80089e2 <__libc_init_array+0x2e>
 80089d6:	bd70      	pop	{r4, r5, r6, pc}
 80089d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80089dc:	4798      	blx	r3
 80089de:	3601      	adds	r6, #1
 80089e0:	e7ee      	b.n	80089c0 <__libc_init_array+0xc>
 80089e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80089e6:	4798      	blx	r3
 80089e8:	3601      	adds	r6, #1
 80089ea:	e7f2      	b.n	80089d2 <__libc_init_array+0x1e>
 80089ec:	08008ad0 	.word	0x08008ad0
 80089f0:	08008ad0 	.word	0x08008ad0
 80089f4:	08008ad0 	.word	0x08008ad0
 80089f8:	08008ad4 	.word	0x08008ad4

080089fc <__retarget_lock_acquire_recursive>:
 80089fc:	4770      	bx	lr

080089fe <__retarget_lock_release_recursive>:
 80089fe:	4770      	bx	lr

08008a00 <_free_r>:
 8008a00:	b538      	push	{r3, r4, r5, lr}
 8008a02:	4605      	mov	r5, r0
 8008a04:	2900      	cmp	r1, #0
 8008a06:	d041      	beq.n	8008a8c <_free_r+0x8c>
 8008a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a0c:	1f0c      	subs	r4, r1, #4
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	bfb8      	it	lt
 8008a12:	18e4      	addlt	r4, r4, r3
 8008a14:	f7ff ffa4 	bl	8008960 <__malloc_lock>
 8008a18:	4a1d      	ldr	r2, [pc, #116]	@ (8008a90 <_free_r+0x90>)
 8008a1a:	6813      	ldr	r3, [r2, #0]
 8008a1c:	b933      	cbnz	r3, 8008a2c <_free_r+0x2c>
 8008a1e:	6063      	str	r3, [r4, #4]
 8008a20:	6014      	str	r4, [r2, #0]
 8008a22:	4628      	mov	r0, r5
 8008a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a28:	f7ff bfa0 	b.w	800896c <__malloc_unlock>
 8008a2c:	42a3      	cmp	r3, r4
 8008a2e:	d908      	bls.n	8008a42 <_free_r+0x42>
 8008a30:	6820      	ldr	r0, [r4, #0]
 8008a32:	1821      	adds	r1, r4, r0
 8008a34:	428b      	cmp	r3, r1
 8008a36:	bf01      	itttt	eq
 8008a38:	6819      	ldreq	r1, [r3, #0]
 8008a3a:	685b      	ldreq	r3, [r3, #4]
 8008a3c:	1809      	addeq	r1, r1, r0
 8008a3e:	6021      	streq	r1, [r4, #0]
 8008a40:	e7ed      	b.n	8008a1e <_free_r+0x1e>
 8008a42:	461a      	mov	r2, r3
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	b10b      	cbz	r3, 8008a4c <_free_r+0x4c>
 8008a48:	42a3      	cmp	r3, r4
 8008a4a:	d9fa      	bls.n	8008a42 <_free_r+0x42>
 8008a4c:	6811      	ldr	r1, [r2, #0]
 8008a4e:	1850      	adds	r0, r2, r1
 8008a50:	42a0      	cmp	r0, r4
 8008a52:	d10b      	bne.n	8008a6c <_free_r+0x6c>
 8008a54:	6820      	ldr	r0, [r4, #0]
 8008a56:	4401      	add	r1, r0
 8008a58:	1850      	adds	r0, r2, r1
 8008a5a:	4283      	cmp	r3, r0
 8008a5c:	6011      	str	r1, [r2, #0]
 8008a5e:	d1e0      	bne.n	8008a22 <_free_r+0x22>
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	6053      	str	r3, [r2, #4]
 8008a66:	4408      	add	r0, r1
 8008a68:	6010      	str	r0, [r2, #0]
 8008a6a:	e7da      	b.n	8008a22 <_free_r+0x22>
 8008a6c:	d902      	bls.n	8008a74 <_free_r+0x74>
 8008a6e:	230c      	movs	r3, #12
 8008a70:	602b      	str	r3, [r5, #0]
 8008a72:	e7d6      	b.n	8008a22 <_free_r+0x22>
 8008a74:	6820      	ldr	r0, [r4, #0]
 8008a76:	1821      	adds	r1, r4, r0
 8008a78:	428b      	cmp	r3, r1
 8008a7a:	bf04      	itt	eq
 8008a7c:	6819      	ldreq	r1, [r3, #0]
 8008a7e:	685b      	ldreq	r3, [r3, #4]
 8008a80:	6063      	str	r3, [r4, #4]
 8008a82:	bf04      	itt	eq
 8008a84:	1809      	addeq	r1, r1, r0
 8008a86:	6021      	streq	r1, [r4, #0]
 8008a88:	6054      	str	r4, [r2, #4]
 8008a8a:	e7ca      	b.n	8008a22 <_free_r+0x22>
 8008a8c:	bd38      	pop	{r3, r4, r5, pc}
 8008a8e:	bf00      	nop
 8008a90:	20000954 	.word	0x20000954

08008a94 <_init>:
 8008a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a96:	bf00      	nop
 8008a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9a:	bc08      	pop	{r3}
 8008a9c:	469e      	mov	lr, r3
 8008a9e:	4770      	bx	lr

08008aa0 <_fini>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	bf00      	nop
 8008aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa6:	bc08      	pop	{r3}
 8008aa8:	469e      	mov	lr, r3
 8008aaa:	4770      	bx	lr
