# *Digital-electronics-1*

## *Laborotory 4*

[My Digital-electronics-1 git repository](https://github.com/shad0w3y3/Digital-electronics-1)

### *1. Preperation tasks*

#### *Nexys A7 7-segment display connections*
![Image](https://github.com/shad0w3y3/Digital-electronics-1/blob/main/Labs/04-segment/Pictures/7-segment%20display%20pinout.png)

#### *7-segment display truth table*

  HEX    |    Inputs   |    A   |    B   |    C   |    D    |    E   |    F    |    G    
---|---|---|---|---|---|---|---|---
0 |     0000     |     0    |     0      |     0    |      0  |      0    |       0      |     1        
1 |     0001     |     1    |     0      |     0    |      1  |      1    |       1      |     1        
2 |     0010     |     0    |     0      |     1    |      0  |      0    |       1      |     0      
3 |     0011     |     0    |     0      |     0    |      0  |      1    |       1      |     0      
4 |     0100     |     1    |     0      |     0    |      1  |      1    |       0      |     0       
5 |     0101     |     0    |     1      |     0    |      0  |      1    |       0      |     0      
6 |     0110     |     0    |     1      |     0    |      0  |      0    |       0      |     0       
7 |     0111     |     0    |     0      |     0    |      1  |      1    |       1      |     1       
8 |     1000     |     0    |     0      |     0    |      0  |      0    |       0      |     0      
9 |     1001     |     0    |     0      |     0    |      1  |      1    |       0      |     0       
A |     1010     |     0    |     0      |     0    |      1  |      0    |       0      |     0        
B |     1011     |     1    |     1      |     0    |      0  |      0    |       0      |     0       
C |     1100     |     0    |     1      |     1    |      0  |      0    |       0      |     1       
D |     1101     |     1    |     0      |     0    |      0  |      0    |       1      |     0       
E |     1110     |     0    |     1      |     1    |      0  |      0    |       0      |     0      
F |     1111     |     0    |     1      |     1    |      1  |      0    |       0      |     0      

### *2. 7-segment display decoder*

#### *VHDL architecture from source file*
``` VHDL code
architecture Behavioral of hex_7seg is
begin
    p_7seg_decoder : process(hex_i)
    begin
        case hex_i is
            when "0000" =>
                seg_o <= "0000001";     -- 0
            when "0001" =>
                seg_o <= "1001111";     -- 1
    
            -- WRITE YOUR CODE HERE
            when "0010" =>
                seg_o <= "0010010";     -- 2
            when "0011" =>
                seg_o <= "0000110";     -- 3
            when "0100" =>
                seg_o <= "1001100";     -- 4
             when "0101" =>
                seg_o <= "0100100";     -- 5
             when "0110" =>
                seg_o <= "0100000";     -- 6
             when "0111" =>
                seg_o <= "0001111";     -- 7
            when "1000" =>
                seg_o <= "0000000";     -- 8
            when "1001" =>
                seg_o <= "0001100";     -- 9
            when "1010" =>
                seg_o <= "0001000";     -- A
            when "1011" =>
                seg_o <= "1100000";     -- B
            when "1100" =>
                seg_o <= "0110001";     -- C
            when "1101" =>
                seg_o <= "1000010";     -- D
            when "1110" =>
                seg_o <= "0110000";     -- E
            when others =>
                seg_o <= "0111000";     -- F
        end case;
    end process p_7seg_decoder;

end architecture Behavioral;
```

#### *VHDL stimulus process from testbench file*
``` VHDL code

```

####  Simulated time waveform
![Image]()

#### *Listing of VHDL code from source file*
``` VHDL code

```

### *2. LED (7:4) indicators*

