#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 31 12:48:29 2022
# Process ID: 23698
# Current directory: /home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_PWM_0_synth_1
# Command line: vivado -log design_1_PWM_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PWM_0.tcl
# Log file: /home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_PWM_0_synth_1/design_1_PWM_0.vds
# Journal file: /home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_PWM_0_synth_1/vivado.jou
# Running On: mklab-ssd-2, OS: Linux, CPU Frequency: 3594.441 MHz, CPU Physical cores: 6, Host memory: 15694 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/mklab/.Xilinx/Vivado/Vivado_init.tcl'
58 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.582 ; gain = 0.426 ; free physical = 7058 ; free virtual = 56084
source design_1_PWM_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/src/ipRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mklab/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_PWM_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24018
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 3219.109 ; gain = 158.766 ; free physical = 157 ; free virtual = 41231
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_PWM_0' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_PWM_0/synth/design_1_PWM_0.vhd:69]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_CHANNELS bound to: 3 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 2 - type: integer 
	Parameter C_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_PWM_FREQ bound to: 20000 - type: integer 
	Parameter C_TYPE bound to: 1 - type: integer 
	Parameter C_DEADTIME_SYCLES bound to: 50 - type: integer 
	Parameter C_IN_TYPE bound to: 1 - type: integer 
	Parameter C_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axis_pwm_v1_0' declared at '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/543d/hdl/axis_pwm_v1_0.vhd:23' bound to instance 'U0' of component 'axis_pwm_v1_0' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_PWM_0/synth/design_1_PWM_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'axis_pwm_v1_0' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/543d/hdl/axis_pwm_v1_0.vhd:50]
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_A bound to: 18 - type: integer 
	Parameter WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at '/home/mklab/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'MULT_MACRO_inst' of component 'MULT_MACRO' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/543d/hdl/axis_pwm_v1_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'unimacro_MULT_MACRO' [/home/mklab/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:54]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter MREG bound to: 1 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
	Parameter USE_MULT bound to: MULT_S - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'DSP48E_1' of component 'DSP48E' [/home/mklab/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'unimacro_MULT_MACRO' (1#1) [/home/mklab/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:54]
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_A bound to: 18 - type: integer 
	Parameter WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at '/home/mklab/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'MULT_MACRO_inst' of component 'MULT_MACRO' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/543d/hdl/axis_pwm_v1_0.vhd:113]
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter WIDTH_A bound to: 18 - type: integer 
	Parameter WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'MULT_MACRO' declared at '/home/mklab/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhd:35' bound to instance 'MULT_MACRO_inst' of component 'MULT_MACRO' [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/543d/hdl/axis_pwm_v1_0.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'axis_pwm_v1_0' (2#1) [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ipshared/543d/hdl/axis_pwm_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_PWM_0' (3#1) [/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.gen/sources_1/bd/design_1/ip/design_1_PWM_0/synth/design_1_PWM_0.vhd:69]
WARNING: [Synth 8-7129] Port s_axis_aresetn in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[63] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[62] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[61] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[60] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[59] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[58] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[57] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[56] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[55] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[54] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[53] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[52] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[51] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[50] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[49] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[48] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_pwm_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_pwm_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 3268.047 ; gain = 207.703 ; free physical = 831 ; free virtual = 41052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3285.859 ; gain = 225.516 ; free physical = 725 ; free virtual = 41003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3285.859 ; gain = 225.516 ; free physical = 725 ; free virtual = 41003
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3296.766 ; gain = 0.000 ; free physical = 720 ; free virtual = 41009
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3393.734 ; gain = 0.000 ; free physical = 139 ; free virtual = 38436
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:12 . Memory (MB): peak = 3416.547 ; gain = 22.812 ; free physical = 154 ; free virtual = 37205
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:03:02 . Memory (MB): peak = 3416.547 ; gain = 356.203 ; free physical = 6726 ; free virtual = 39735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:03:02 . Memory (MB): peak = 3416.547 ; gain = 356.203 ; free physical = 6725 ; free virtual = 39735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:03:02 . Memory (MB): peak = 3416.547 ; gain = 356.203 ; free physical = 6724 ; free virtual = 39735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:03:02 . Memory (MB): peak = 3416.547 ; gain = 356.203 ; free physical = 6832 ; free virtual = 39855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 13    
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_PWM_0 has port s_axis_tready driven by constant 1
WARNING: [Synth 8-7129] Port s_axis_tdata[63] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[62] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[61] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[60] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[59] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[58] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[57] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[56] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[55] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[54] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[53] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[52] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[51] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[50] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[49] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[48] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module design_1_PWM_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aresetn in module design_1_PWM_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:03:06 . Memory (MB): peak = 3416.547 ; gain = 356.203 ; free physical = 6374 ; free virtual = 39433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:03:27 . Memory (MB): peak = 3821.289 ; gain = 760.945 ; free physical = 170 ; free virtual = 33385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:03:27 . Memory (MB): peak = 3821.289 ; gain = 760.945 ; free physical = 152 ; free virtual = 33369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:03:28 . Memory (MB): peak = 3840.320 ; gain = 779.977 ; free physical = 175 ; free virtual = 33298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:03:34 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 159 ; free virtual = 33175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:03:35 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 158 ; free virtual = 33173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:03:35 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 175 ; free virtual = 33114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:03:35 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 175 ; free virtual = 33114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:03:35 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 174 ; free virtual = 33113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:03:35 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 174 ; free virtual = 33113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DSP48E_bbox   |     1|
|2     |DSP48E_bbox_0 |     2|
|4     |CARRY8        |    45|
|5     |LUT1          |   100|
|6     |LUT2          |    73|
|7     |LUT3          |     4|
|8     |LUT4          |    20|
|9     |LUT5          |     6|
|10    |LUT6          |    36|
|11    |FDRE          |   215|
|12    |FDSE          |    24|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:03:35 . Memory (MB): peak = 3846.258 ; gain = 785.914 ; free physical = 174 ; free virtual = 33115
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:02:10 . Memory (MB): peak = 3846.258 ; gain = 655.227 ; free physical = 285 ; free virtual = 33139
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:03:37 . Memory (MB): peak = 3846.266 ; gain = 785.914 ; free physical = 287 ; free virtual = 33141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3846.266 ; gain = 0.000 ; free physical = 182 ; free virtual = 33045
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'U0/mult_gen[0].MULT_MACRO_inst/v5.v5_2.DSP48E_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'U0/mult_gen[1].MULT_MACRO_inst/v5.v5_2.DSP48E_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'U0/mult_gen[2].MULT_MACRO_inst/v5.v5_2.DSP48E_1'
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3886.883 ; gain = 0.000 ; free physical = 399 ; free virtual = 33459
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances

Synth Design complete, checksum: cc647b9f
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:05:02 . Memory (MB): peak = 3886.883 ; gain = 1075.301 ; free physical = 488 ; free virtual = 33568
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_PWM_0_synth_1/design_1_PWM_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PWM_0, cache-ID = 18ae8c567500a38d
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mklab/workspace/iiot-eddp/Vitis/zcu104_foc_pkg/vivado/output/temp/vv/k26_foc.runs/design_1_PWM_0_synth_1/design_1_PWM_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PWM_0_utilization_synth.rpt -pb design_1_PWM_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 12:54:01 2022...
