
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/raghavprasad/brandon/Homework2/traces/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000003 cycles: 2504744 heartbeat IPC: 3.99243 cumulative IPC: 3.99243 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2504744 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 32286404 heartbeat IPC: 0.335777 cumulative IPC: 0.335777 (Simulation time: 0 hr 3 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 61672913 heartbeat IPC: 0.340292 cumulative IPC: 0.33802 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 91286221 heartbeat IPC: 0.337686 cumulative IPC: 0.337908 (Simulation time: 0 hr 9 min 11 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 121187339 heartbeat IPC: 0.334436 cumulative IPC: 0.337033 (Simulation time: 0 hr 12 min 3 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 149936929 heartbeat IPC: 0.347831 cumulative IPC: 0.339139 (Simulation time: 0 hr 14 min 55 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 179255844 heartbeat IPC: 0.341077 cumulative IPC: 0.33946 (Simulation time: 0 hr 17 min 44 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 233303040 heartbeat IPC: 0.185023 cumulative IPC: 0.303295 (Simulation time: 0 hr 24 min 9 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 262047514 heartbeat IPC: 0.347893 cumulative IPC: 0.308234 (Simulation time: 0 hr 26 min 56 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 292413466 heartbeat IPC: 0.329316 cumulative IPC: 0.310443 (Simulation time: 0 hr 29 min 50 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 323152875 heartbeat IPC: 0.325315 cumulative IPC: 0.311868 (Simulation time: 0 hr 32 min 48 sec) 
Finished CPU 0 instructions: 100000000 cycles: 320648131 cumulative IPC: 0.311868 (Simulation time: 0 hr 32 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.311868 instructions: 100000000 cycles: 320648131
cpu0_DTLB TOTAL     ACCESS:   13655892  HIT:   13605442  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6951672  HIT:    6939053  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6704220  HIT:    6666389  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 351.317 cycles
cpu0_ITLB TOTAL     ACCESS:     118487  HIT:     118486  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118487  HIT:     118486  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 547 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 369.5 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 342.355 cycles
cpu0_L1D TOTAL     ACCESS:   15131902  HIT:    9811376  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4359769  HIT:    3553406  MISS:     806363
cpu0_L1D RFO       ACCESS:   10721701  HIT:    6207587  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50432  HIT:      50383  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 416.627 cycles
cpu0_L2C TOTAL     ACCESS:    9834650  HIT:    6608149  MISS:    3226501
cpu0_L2C LOAD      ACCESS:     806369  HIT:        191  MISS:     806178
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093935  MISS:    2420179
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514118  HIT:    4514023  MISS:         95
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 667.494 cycles
LLC TOTAL     ACCESS:    5646884  HIT:    1671746  MISS:    3975138
LLC LOAD      ACCESS:     806178  HIT:         76  MISS:     806102
LLC RFO       ACCESS:    2420179  HIT:     629602  MISS:    1790577
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420478  HIT:    1042043  MISS:    1378435
LLC TRANSLATION ACCESS:         49  HIT:         25  MISS:         24
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 524.74 cycles
OPTgen accesses: 55018
OPTgen hits: 14368
OPTgen hit rate: 26.1151



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      43370  ROW_BUFFER_MISS:    2553131
 DBUS AVG_CONGESTED_CYCLE:    3.99577
 WQ ROW_BUFFER_HIT:      25982  ROW_BUFFER_MISS:    2045020  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.719
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

