# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 310 0.000512 4096 65 2530 15872 5.79478 6.63504 165.658 209.392 387.561 387.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000128 1024 125 850 96256 18.0549 6.82803 102.142 209.148 336.362 336.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.000128 1024 300 1690 138752 11.0183 6.83107 276.222 209.805 504.007 504.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 290 3.2e-05 2048 70 1370 163840 196.627 56.0005 1037.48 1676.81 2967.12 2967.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 6.4e-05 2048 150 900 242688 54.4715 28.365 554.845 838.572 1476.43 1476.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000128 4096 190 1500 142976 28.4318 808.114 838.926 1675.52 1675.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.000256 1024 360 760 70656 4.47027 3.40714 58.2105 126.063 192.251 192.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 0.000128 2048 410 1550 114688 24.1024 14.342 425.32 419.512 883.405 883.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 3.2e-05 512 100 240 577536 25.2702 13.3572 90.058 419.41 548.279 548.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.000256 512 150 360 20480 7.14099 1.70189 4.82595 59.2021 73.0814 73.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 0.000512 4096 65 2530 15840 5.79878 6.61299 188.676 209.042 410.211 410.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000128 1024 125 850 94464 18.0518 6.82739 115.387 207.21 347.667 347.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.000128 1024 300 1690 138816 11.0332 6.84173 324.079 209.501 551.585 551.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 290 3.2e-05 2048 70 1370 163584 197.108 56.1521 1097.93 1674.32 3025.7 3025.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 6.4e-05 2048 150 900 243072 54.5388 28.3437 629.647 837.439 1550.15 1550.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000128 4096 190 1500 142920 28.4157 913.272 837.748 1779.48 1779.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.000256 1024 360 760 70848 4.50566 3.42198 66.9257 126.879 201.831 201.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 0.000128 2048 410 1550 114624 24.16 14.4015 487.223 421.266 947.179 947.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 3.2e-05 512 100 240 578304 25.2736 13.3796 102.461 418.717 560.015 560.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.000256 512 150 360 13824 7.22413 1.61997 3.87315 57.4641 70.393 70.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 0.000512 4096 65 2530 15840 5.78765 6.62054 197.107 209.315 418.913 418.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000128 1024 125 850 94720 18.315 6.83907 121.083 209.853 356.291 356.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.000128 1024 300 1690 138880 11.0064 6.83354 338.49 209.833 566.293 566.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 290 3.2e-05 2048 70 1370 163840 196.773 56.1832 1169.48 1677.08 3099.71 3099.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 6.4e-05 2048 150 900 243200 54.4108 28.3512 658.031 839.184 1580.17 1580.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000128 4096 190 1500 142960 28.4323 949.645 840.264 1818.39 1818.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.000256 1024 360 760 70720 4.47683 3.40816 70.5446 124.134 202.668 202.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 0.000128 2048 410 1550 114560 24.1371 14.3585 509.417 419.57 967.616 967.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 3.2e-05 512 100 240 578560 25.2346 13.3714 107.084 422.263 568.148 568.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.000256 512 150 360 20480 7.04394 1.6855 5.85814 58.5517 73.3473 73.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 0.000512 4096 65 2530 15744 5.76125 6.6048 182.014 208.732 403.193 403.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000128 1024 125 850 92160 18.1165 6.79427 109.868 206.296 341.273 341.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.000128 1024 300 1690 138240 10.998 6.82858 314.023 209.362 541.345 541.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 290 3.2e-05 2048 70 1370 162816 195.705 56.0026 676.907 1672.97 2601.78 2601.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 6.4e-05 2048 150 900 242688 54.2936 28.5533 611.536 836.719 1531.27 1531.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000128 4096 190 1500 142944 28.4385 886.152 838.954 1753.59 1753.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.000256 1024 360 760 70656 4.4743 3.41606 65.3135 126.696 200.005 200.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 0.000128 2048 410 1550 114432 24.0457 14.3315 473.95 418.614 931.078 931.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 3.2e-05 512 100 240 577536 25.1711 13.3465 99.2941 418.379 556.377 556.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.000256 512 150 360 12288 7.31834 1.6208 3.40176 57.4855 70.0402 70.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 0.000512 4096 65 2530 15800 5.79869 6.61498 191.609 208.806 412.91 412.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000128 1024 125 850 92800 18.1133 6.8137 111.132 206.365 342.612 342.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.000128 1024 300 1690 138400 11.0783 6.84646 317.365 209.568 544.989 545.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 290 3.2e-05 2048 70 1370 163200 196.468 56.1116 686.478 1674.04 2613.28 2613.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 6.4e-05 2048 150 900 241600 54.711 28.4012 616.369 837.276 1536.92 1537.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000128 4096 190 1500 142900 28.4059 894.196 837.952 1760.6 1760.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.000256 1024 360 760 70800 4.51203 3.42106 66.4895 127.087 201.609 201.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 0.000128 2048 410 1550 114400 24.244 14.3956 479.375 418.757 936.904 937.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 3.2e-05 512 100 240 576000 25.3455 13.3826 100.285 418.571 557.77 557.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.000256 512 150 360 19200 7.15539 1.68928 5.22685 58.4287 72.7134 72.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 0.000512 4096 65 2530 15680 5.7607 6.58954 188.912 208.722 410.064 410.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000128 1024 125 850 93184 18.1173 6.81882 115.758 206.98 347.864 348.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.000128 1024 300 1690 138880 11.0009 6.83418 327.479 209.35 554.793 554.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 290 3.2e-05 2048 70 1370 161280 196.288 56.0724 696.578 1672.8 2621.93 2622.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 6.4e-05 2048 150 900 241920 54.4774 28.3181 633.878 836.693 1553.53 1553.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000128 4096 190 1500 142912 28.4208 915.011 838.093 1781.57 1781.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.000256 1024 360 760 70784 4.4777 3.41357 67.9626 125.256 201.215 201.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 0.000128 2048 410 1550 113792 24.1744 14.3604 487.922 418.551 945.142 945.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 3.2e-05 512 100 240 577024 25.221 13.3592 103.745 418.336 560.847 560.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.000256 512 150 360 14336 6.93981 1.58022 4.10147 55.0291 67.8606 68.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 0.000512 4096 65 2530 15840 5.8111 6.62666 191.23 209.353 413.102 413.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000128 1024 125 850 92160 18.1886 6.81984 114.746 206.299 346.246 346.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.000128 1024 300 1690 138240 10.9974 6.84237 327.158 208.847 553.975 554.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 290 3.2e-05 2048 70 1370 161280 196.026 55.9448 699.16 1668.69 2620.02 2620.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 6.4e-05 2048 150 900 241920 54.4979 28.3302 638.121 834.674 1555.79 1555.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000128 4096 190 1500 142920 28.4365 923.443 838.172 1790.1 1790.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.000256 1024 360 760 70560 4.49446 3.41792 68.1157 125.718 201.851 201.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 0.000128 2048 410 1550 113280 24.1804 14.3606 489.765 417.597 946.039 946.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 3.2e-05 512 100 240 576000 25.1698 13.3501 104.262 417.387 560.359 560.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.000256 512 150 360 15360 7.43811 1.68755 4.3935 58.2599 71.9888 72.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 0.000512 4096 65 2530 15872 5.80422 6.63888 186.324 209.6 408.455 408.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000128 1024 125 850 94208 18.2895 6.82714 113.675 209.087 348.074 348.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.000128 1024 300 1690 138240 10.9766 6.82938 316.705 209.061 543.704 543.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 290 3.2e-05 2048 70 1370 159744 196.32 55.935 671.011 1670.35 2593.82 2593.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 6.4e-05 2048 150 900 241664 54.3038 28.3069 616.381 835.436 1534.59 1534.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000128 4096 190 1500 142848 28.4015 892.133 837.878 1758.46 1758.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.000256 1024 360 760 70656 4.47466 3.40966 66.4683 126.543 200.999 201.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 0.000128 2048 410 1550 113664 24.1437 14.3299 474.981 418.042 931.632 931.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 3.2e-05 512 100 240 573440 25.3149 13.3285 100.215 417.735 556.785 556.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.000256 512 150 360 16384 7.01552 1.61811 4.52717 56.3705 69.7388 69.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 310 0.000512 4096 65 2530 15744 5.7856 6.62621 185.681 209.398 407.568 407.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000128 1024 125 850 92160 18.1433 6.80141 111.997 206.57 343.7 343.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.000128 1024 300 1690 136704 11.0064 6.82394 316.324 208.603 542.886 542.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 290 3.2e-05 2048 70 1370 159744 195.307 55.6749 675.066 1666.29 2592.52 2592.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 6.4e-05 2048 150 900 239616 54.3877 28.1902 614.567 833.417 1530.72 1530.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000128 4096 190 1500 142848 28.4471 899.447 838.909 1766.85 1766.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.000256 1024 360 760 69888 4.47389 3.40381 65.8038 125.094 198.875 198.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 0.000128 2048 410 1550 113664 23.9993 14.3138 480.811 417.113 936.372 936.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 3.2e-05 512 100 240 571392 25.2033 13.2774 100.546 416.68 555.892 556.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.000256 512 150 360 12288 7.33658 1.62394 3.54195 56.2316 68.9408 69.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 310 0.000512 4096 65 2530 15600 5.81216 6.61914 196.141 209.498 418.149 418.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000128 1024 125 850 89600 18.4695 6.81562 116.717 206.551 348.743 348.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.000128 1024 300 1690 137600 11.0107 6.8431 342.33 208.666 568.981 569.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 290 3.2e-05 2048 70 1370 160000 195.613 55.9092 723.152 1666.64 2641.5 2641.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 6.4e-05 2048 150 900 240000 54.5656 28.2612 657.583 833.734 1574.3 1574.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000128 4096 190 1500 142800 28.4109 958.967 838.547 1825.97 1826.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.000256 1024 360 760 70400 4.4817 3.41482 70.4443 125.905 204.346 204.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 0.000128 2048 410 1550 113600 24.1177 14.3653 508.826 418.421 965.865 965.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 3.2e-05 512 100 240 569600 25.3761 13.3079 106.839 416.787 562.492 562.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.000256 512 150 360 12800 7.65472 1.68611 3.90819 58.1908 71.649 71.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 310 0.000512 4096 65 2530 15360 5.72621 6.55974 226.468 207.502 446.337 446.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000128 1024 125 850 90112 18.7945 6.82909 137.136 209.221 372.169 372.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.000128 1024 300 1690 137216 11.0169 6.82698 395.456 209.195 622.625 622.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 290 3.2e-05 2048 70 1370 155648 197.272 55.9118 821.259 1670.4 2745.03 2745.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 6.4e-05 2048 150 900 241664 54.2937 28.3303 777.563 835.622 1695.96 1696.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000128 4096 190 1500 142592 28.4273 1120.38 837.157 1986.01 1986.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.000256 1024 360 760 70656 4.47549 3.40992 83.4344 124.216 215.634 215.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 0.000128 2048 410 1550 112640 24.235 14.3322 592.811 420.864 1052.37 1052.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 3.2e-05 512 100 240 573440 25.2821 13.3284 127.032 417.737 583.56 583.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 460 0.000256 512 150 360 0 1.45229 0.005504 50.73 52.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 310 0.000512 4096 65 2535 15872 5.78038 7.42477 163.02 209.858 386.173 386.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000128 1024 125 855 96256 18.0172 6.82698 100.53 208.958 334.526 334.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1550 0.000128 1024 300 1695 138752 11.0022 7.16733 276.633 209.619 504.554 504.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 290 3.2e-05 2048 70 1365 164864 197.905 55.9988 1218.29 1675.58 3147.97 3148.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 770 6.4e-05 2048 150 900 242688 54.6283 28.3156 1038.43 838.757 1960.29 1960.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1390 0.000128 4096 190 1500 143008 28.4347 1525.38 838.313 2392.18 2392.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.000256 1024 360 765 70784 4.48941 3.41456 57.4947 128.067 193.571 193.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1180 0.000128 2048 410 1560 114432 24.1382 14.3993 443.044 421.755 903.463 903.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1130 3.2e-05 512 100 240 577536 25.3782 13.355 172.56 419.029 630.513 630.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 460 0.000256 512 150 360 16384 7.43395 1.70285 3.90317 60.2304 73.4839 73.6452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 310 0.000512 4096 65 2535 15840 5.81395 6.62438 164.002 209.349 385.872 385.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000128 1024 125 855 96000 18.2019 6.84634 101.857 209.624 336.723 336.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.000128 1024 300 1695 138880 11.044 6.84134 280.101 209.6 507.718 507.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 290 3.2e-05 2048 70 1365 165120 197.67 56.293 1175.03 1675.54 3104.72 3104.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 770 6.4e-05 2048 150 900 242560 54.8212 28.3994 1089.42 838.56 2011.37 2011.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1390 0.000128 4096 190 1500 143000 28.4324 1606.02 838.238 2472.74 2472.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.000256 1024 360 765 70720 4.50573 3.4263 57.6565 127.566 193.256 193.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1180 0.000128 2048 410 1560 114560 24.2345 14.3744 423.544 421.874 884.162 884.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 3.2e-05 512 100 240 577280 25.4728 13.3837 182.036 418.984 640.061 640.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 460 0.000256 512 150 360 15360 7.42755 1.68586 3.66762 59.6057 72.6024 72.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 310 0.000512 4096 65 2535 15840 5.81066 6.62864 162.472 209.428 384.431 384.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000128 1024 125 855 95232 18.0836 6.82435 100.297 208.214 333.605 333.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.000128 1024 300 1695 138624 11.0044 6.83168 278.061 209.213 505.245 505.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 290 3.2e-05 2048 70 1365 164352 196.397 56.1855 1047.4 1672.22 2972.39 2972.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 6.4e-05 2048 150 900 241920 54.5411 28.3115 540.841 836.342 1460.21 1460.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000128 4096 190 1500 142992 28.4365 784.888 837.917 1651.29 1651.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.000256 1024 360 765 70656 4.4879 3.41254 57.5532 126.439 191.996 192.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1180 0.000128 2048 410 1560 114048 24.1732 14.3592 416.893 418.274 873.829 873.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 3.2e-05 512 100 240 576000 25.3009 13.3571 99.6443 418.196 556.683 556.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.000256 512 150 360 15360 7.42349 1.68531 3.67469 58.7828 71.7759 71.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 310 0.000512 4096 65 2535 15792 5.82042 6.62666 166.666 209.554 388.751 388.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000128 1024 125 855 96768 18.0946 6.84237 104.576 209.341 339.041 339.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.000128 1024 300 1695 138432 11.047 7.03693 283.931 209.306 511.447 511.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 290 3.2e-05 2048 70 1365 163072 197.132 56.1456 1051.1 1672.89 2977.45 2977.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 6.4e-05 2048 150 900 241920 54.7082 28.3401 557.555 836.673 1477.45 1477.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000128 4096 190 1500 142968 28.4119 807.003 838.27 1673.73 1673.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.000256 1024 360 765 70560 4.50618 3.41606 59.2698 125.327 192.618 192.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 0.000128 2048 410 1560 114240 24.2226 14.4153 430.916 418.529 888.212 888.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 3.2e-05 512 100 240 575232 25.417 13.3742 91.5073 418.424 548.907 549.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.000256 512 150 360 14336 7.34218 1.65107 3.56304 57.4224 70.1921 70.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 0.000512 4096 65 2535 15744 5.7897 6.62986 169.466 209.254 391.22 391.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000128 1024 125 855 96256 18.0465 6.83155 106.584 209.002 340.654 340.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.000128 1024 300 1695 138752 11.0148 6.83008 285.315 209.66 512.952 513.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 290 3.2e-05 2048 70 1365 163840 196.845 55.9697 985.025 1675.66 2913.69 2913.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 6.4e-05 2048 150 900 242688 54.3992 28.2808 570.954 838.273 1492.08 1492.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000128 4096 190 1500 142976 28.4324 825.862 838.259 1692.6 1692.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.000256 1024 360 765 70400 4.48054 3.40518 60.4564 125.88 194.322 194.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 0.000128 2048 410 1560 114176 24.1788 14.3804 436.129 431.947 906.771 906.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 3.2e-05 512 100 240 577536 25.2304 13.355 93.6358 423.564 555.975 556.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.000256 512 150 360 16384 7.44893 1.70189 4.15866 59.0778 72.5904 72.7473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 310 0.000512 4096 65 2535 15696 5.78381 6.61299 191.022 209.045 412.546 412.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000128 1024 125 855 94464 18.0566 6.82323 119.379 207.222 351.676 351.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.000128 1024 300 1695 138816 11.034 6.84454 331.295 209.51 558.81 558.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 290 3.2e-05 2048 70 1365 163584 196.644 56.1603 1090.96 1674.36 3018.32 3018.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 6.4e-05 2048 150 900 241920 54.6153 28.3305 639.745 837.483 1560.36 1560.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000128 4096 190 1500 142920 28.4363 923.939 837.72 1790.14 1790.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.000256 1024 360 765 70560 4.50669 3.42931 68.8462 124.406 201.29 201.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 0.000128 2048 410 1560 114048 24.231 14.3578 496.135 422.859 957.717 957.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 3.2e-05 512 100 240 576000 25.3459 13.3839 105.61 423.209 567.823 567.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.000256 512 150 360 9216 7.57459 1.62243 2.82326 56.2724 68.5016 68.6582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 310 0.000512 4096 65 2535 15680 5.77296 6.61939 186.35 209.314 408.138 408.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000128 1024 125 855 94720 18.3211 6.8463 116.892 209.856 352.108 352.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.000128 1024 300 1695 138880 11.0032 6.84224 323.83 209.828 551.631 551.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 290 3.2e-05 2048 70 1365 163840 195.931 56.1099 694.753 1676.84 2623.83 2623.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 6.4e-05 2048 150 900 241920 54.5195 28.3832 623.425 838.71 1545.2 1545.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000128 4096 190 1500 142960 28.4324 898.634 838.865 1765.98 1766.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.000256 1024 360 765 70400 4.46822 3.41392 67.4048 124.863 200.251 200.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 0.000128 2048 410 1560 114560 24.1423 14.3705 486.057 419.575 944.274 944.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 3.2e-05 512 100 240 576000 25.3131 13.3752 102.875 419.358 561.11 561.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.000256 512 150 360 15360 7.42195 1.68755 4.31718 58.4617 72.1008 72.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 310 0.000512 4096 65 2535 15552 5.75898 6.6009 197.077 208.68 418.197 418.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000128 1024 125 855 92160 18.0987 6.79549 121.445 206.235 352.773 352.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.000128 1024 300 1695 138240 10.9948 6.82666 343.834 209.298 571.081 571.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 290 3.2e-05 2048 70 1365 162816 195.319 55.9379 738.113 1672.51 2662.07 2662.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 6.4e-05 2048 150 900 241152 54.409 28.3142 664.604 836.671 1584.16 1584.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000128 4096 190 1500 142944 28.4303 959.669 838.044 1826.19 1826.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.000256 1024 360 765 70656 4.4775 3.40848 71.9355 125.626 205.543 205.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 0.000128 2048 410 1560 113664 24.1483 14.3463 514.284 418.495 971.413 971.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 3.2e-05 512 100 240 574464 25.2866 13.3448 110.125 418.317 567.26 567.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.000256 512 150 360 12288 7.31437 1.61987 3.84141 56.1911 69.1746 69.3349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 310 0.000512 4096 65 2535 15600 5.80198 6.59718 196.095 209.015 417.591 417.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000128 1024 125 855 92800 18.1111 6.8137 121.193 206.468 352.776 352.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.000128 1024 300 1695 138400 11.0615 6.85248 340.625 209.662 568.332 568.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 290 3.2e-05 2048 70 1365 163200 196.068 56.1657 733.804 1675.37 2661.59 2661.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 6.4e-05 2048 150 900 241600 54.6828 28.4801 661.095 839.584 1584 1584.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000128 4096 190 1500 142900 28.4002 951.674 838.72 1818.84 1818.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.000256 1024 360 765 70400 4.5128 3.42221 71.4155 124.618 204.074 204.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 0.000128 2048 410 1560 114400 24.24 14.4046 513.503 419.252 971.532 971.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 3.2e-05 512 100 240 576000 25.3242 13.3919 109.829 422.343 571.076 571.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.000256 512 150 360 12800 7.6359 1.68893 3.96192 58.2903 71.7867 71.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 310 0.000512 4096 65 2535 15456 5.76717 6.58448 195.812 208.772 417.014 417.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000128 1024 125 855 93184 18.1123 6.81789 122.518 207.128 354.761 354.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.000128 1024 300 1695 137984 11.017 6.83418 343.095 209.506 570.579 570.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 290 3.2e-05 2048 70 1365 161280 196.161 56.0135 731.555 1674.04 2657.96 2658.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 6.4e-05 2048 150 900 241920 54.4564 28.3613 667.374 837.249 1587.6 1587.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000128 4096 190 1500 142912 28.4324 961.31 839.796 1829.58 1829.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.000256 1024 360 765 70336 4.4912 3.41462 71.7083 125.935 205.648 205.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 0.000128 2048 410 1560 113792 24.1542 14.3556 514.872 423.519 977.032 977.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 3.2e-05 512 100 240 573440 25.3783 13.3591 109.832 418.724 567.477 567.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.000256 512 150 360 7168 7.47827 1.57734 2.37834 54.8765 66.5212 66.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 310 0.000512 4096 65 2535 15600 5.81222 6.62733 195.267 209.49 417.278 417.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000128 1024 125 855 92160 18.1995 6.8137 118.704 206.431 350.339 350.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.000128 1024 300 1695 138240 11.0024 6.84618 337.12 208.983 564.087 564.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 290 3.2e-05 2048 70 1365 161280 195.865 56.0315 717.5 1669.77 2639.36 2639.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 6.4e-05 2048 150 900 240000 54.6936 28.3208 649.173 835.188 1567.53 1567.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000128 4096 190 1500 142920 28.4379 946.463 838.694 1813.65 1813.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.000256 1024 360 765 70080 4.49939 3.4161 70.2072 123.376 201.598 201.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 0.000128 2048 410 1560 113280 24.1461 14.3742 503.505 417.894 960.047 960.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 3.2e-05 512 100 240 572160 25.3953 13.3497 107.406 417.574 563.909 564.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.000256 512 150 360 15360 7.43728 1.69126 4.6848 58.2611 72.283 72.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 310 0.000512 4096 65 2535 15616 5.81053 6.64384 187.334 209.762 409.633 409.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000128 1024 125 855 94208 18.2725 6.83622 116.658 209.25 351.214 351.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.000128 1024 300 1695 138240 10.9712 6.83267 322.893 209.224 550.055 550.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 290 3.2e-05 2048 70 1365 159744 196.208 55.9679 681.921 1671.65 2605.94 2606.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 6.4e-05 2048 150 900 241664 54.3003 28.2791 627.834 836.091 1546.67 1546.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000128 4096 190 1500 142848 28.4183 907.086 838.573 1774.12 1774.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.000256 1024 360 765 70144 4.48467 3.41008 67.541 125.727 201.267 201.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 0.000128 2048 410 1560 113664 24.1228 14.3353 484.182 418.367 941.145 941.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 3.2e-05 512 100 240 573440 25.2969 13.326 102.957 418.043 559.807 559.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.000256 512 150 360 8192 7.63731 1.61997 2.5983 56.2193 68.2868 68.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 310 0.000512 4096 65 2535 15360 5.78602 6.62947 214.205 209.377 436.081 436.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000128 1024 125 855 92160 18.1431 6.80144 133.79 206.543 365.47 365.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.000128 1024 300 1695 136704 10.9964 6.84115 372.667 208.577 599.213 599.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 290 3.2e-05 2048 70 1365 159744 195.046 55.6278 793.317 1665.97 2710.15 2710.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 6.4e-05 2048 150 900 239616 54.3611 28.158 725.315 833.374 1641.37 1641.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000128 4096 190 1500 142848 28.4418 1052.12 840.021 1920.64 1920.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.000256 1024 360 765 69888 4.46624 3.40499 78.4002 125 211.369 211.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 0.000128 2048 410 1560 112128 24.1527 14.4223 557.221 416.995 1012.92 1013.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 3.2e-05 512 100 240 571392 25.1673 13.2813 120.404 416.629 575.669 575.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.000256 512 150 360 12288 7.32608 1.62451 4.3601 57.1949 70.7166 70.8792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 310 0.000512 4096 65 2535 15600 5.81427 6.61504 218.846 209.392 440.753 440.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000128 1024 125 855 89600 18.444 6.81798 130.012 206.437 361.903 362.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.000128 1024 300 1695 137600 11.0015 6.84208 377.15 208.558 603.679 603.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 290 3.2e-05 2048 70 1365 160000 195.413 55.8222 796.647 1665.8 2713.87 2714.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 6.4e-05 2048 150 900 240000 54.5571 28.2492 727.011 833.276 1643.26 1643.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000128 4096 190 1500 142800 28.4046 1059.57 838.048 1926.07 1926.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.000256 1024 360 765 69600 4.50243 3.41341 77.9588 123.933 209.906 210.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 0.000128 2048 410 1560 113600 24.1138 14.3619 563.641 417.006 1019.26 1019.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 3.2e-05 512 100 240 569600 25.3817 13.3222 120.914 416.632 576.437 576.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.000256 512 150 360 12800 7.65379 1.68906 4.56099 58.163 72.2738 72.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 310 0.000512 4096 65 2535 14848 5.73229 6.55379 189.045 207.699 409.107 409.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000128 1024 125 855 90112 18.8101 6.87546 119.244 209.422 354.537 354.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.000128 1024 300 1695 137216 11.0175 6.82598 341.949 209.394 569.31 569.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 290 3.2e-05 2048 70 1365 155648 197.354 55.9464 709.267 1672.02 2634.78 2634.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 6.4e-05 2048 150 900 241664 54.2832 28.2849 670.282 836.43 1589.44 1589.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000128 4096 190 1500 142592 28.4221 967.736 837.912 1834.11 1834.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.000256 1024 360 765 69632 4.50192 3.41331 71.1587 125.368 204.54 204.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 0.000128 2048 410 1560 112640 24.2684 14.334 512.43 418.736 969.899 970.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 3.2e-05 512 100 240 573440 25.2849 13.3267 110.525 418.141 567.458 567.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 460 0.000256 512 150 360 0 1.45472 0.004096 51.8257 53.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 310 0.000512 4096 65 2540 15936 5.79734 6.63158 154.81 209.4 376.718 376.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000128 1024 125 860 95232 18.1206 6.83418 95.3041 208.933 329.382 329.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.000128 1024 300 1700 139008 10.9938 6.83421 263 209.594 490.548 490.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 290 3.2e-05 2048 70 1380 161792 198.349 56.1949 1253.86 1675.37 3183.96 3184.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 770 6.4e-05 2048 150 900 242688 54.5687 28.3431 1018.95 837.938 1939.97 1940.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1390 0.000128 4096 190 1500 143008 28.4385 1511.24 838.216 2377.94 2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.000256 1024 360 760 71040 4.4801 3.41728 53.9031 128.416 190.32 190.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1180 0.000128 2048 410 1560 114176 24.1472 14.3584 396.695 419.034 854.366 854.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1130 3.2e-05 512 100 240 578560 25.3244 13.3591 166.734 418.981 624.583 624.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 460 0.000256 512 150 360 14336 7.61062 1.70189 3.26816 61.2884 74.0761 74.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 310 0.000512 4096 65 2540 15920 5.80806 6.61626 172.568 209.355 394.427 394.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000128 1024 125 860 96000 18.1677 6.84646 108.191 209.63 343.024 343.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.000128 1024 300 1700 138880 11.0423 6.84419 295.851 209.603 523.471 523.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 290 3.2e-05 2048 70 1380 161280 197.941 56.0968 1127.76 1675.98 3057.97 3058.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 770 6.4e-05 2048 150 900 242560 54.7984 28.3894 1107.54 837.904 2028.8 2028.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1390 0.000128 4096 190 1500 143000 28.4385 1655.03 841.581 2525.09 2525.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.000256 1024 360 760 71040 4.49878 3.42797 61.4443 127.373 196.847 196.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1180 0.000128 2048 410 1560 114240 24.2459 14.4304 444.346 419.245 902.398 902.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 3.2e-05 512 100 240 578560 25.2951 13.3836 105.162 418.979 563.008 563.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.000256 512 150 360 12800 7.64157 1.68861 3.3527 60.0306 72.9208 73.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 310 0.000512 4096 65 2540 15936 5.80963 6.62323 161.345 209.676 383.528 383.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000128 1024 125 860 93696 18.2679 6.8273 98.1369 208.452 331.872 332.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.000128 1024 300 1700 138624 11.0077 6.84029 275.934 209.46 503.37 503.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 290 3.2e-05 2048 70 1380 161280 197.097 56.1438 961.794 1674.19 2889.42 2889.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 6.4e-05 2048 150 900 241920 54.5016 28.3732 535.187 837.343 1455.58 1455.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000128 4096 190 1500 142992 28.438 769.978 839.013 1637.47 1637.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.000256 1024 360 760 70848 4.4751 3.41181 56.8903 126.064 190.938 191.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 0.000128 2048 410 1560 113664 24.2176 14.4214 411.648 418.771 869.186 869.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 3.2e-05 512 100 240 577536 25.2124 13.3582 86.3867 418.687 543.828 543.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.000256 512 150 360 12288 7.66755 1.69123 3.02592 58.4988 71.0843 71.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 0.000512 4096 65 2540 15904 5.82874 6.61978 164.793 209.52 386.84 386.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000128 1024 125 860 94976 18.2811 6.84669 101.753 209.294 336.369 336.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.000128 1024 300 1700 138432 11.0425 6.84269 280.218 209.273 507.51 507.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 290 3.2e-05 2048 70 1380 161280 197.335 56.0333 1008.36 1672.63 2934.55 2934.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 6.4e-05 2048 150 900 241920 54.7078 28.3218 546.632 836.587 1466.42 1466.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000128 4096 190 1500 142968 28.4242 790.399 838.052 1656.92 1656.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.000256 1024 360 760 70784 4.49747 3.41987 58.0943 124.85 190.959 191.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 0.000128 2048 410 1560 113792 24.286 14.3787 417.083 418.453 874.331 874.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 3.2e-05 512 100 240 577024 25.2938 13.38 88.9752 418.373 546.211 546.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.000256 512 150 360 10752 7.61357 1.65654 2.74832 57.2722 69.4988 69.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 0.000512 4096 65 2540 15872 5.78566 6.62698 165.927 209.398 387.818 387.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000128 1024 125 860 94208 18.2825 6.83075 101.315 209.14 335.761 335.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.000128 1024 300 1700 138752 11.0089 6.8375 276.307 209.807 504.086 504.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 290 3.2e-05 2048 70 1380 161792 197.225 56.0164 943.788 1676.81 2874.02 2874.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 6.4e-05 2048 150 900 242688 54.4178 28.2829 555.381 838.648 1476.91 1477.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000128 4096 190 1500 142976 28.4379 799.948 838.835 1667.27 1667.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.000256 1024 360 760 70656 4.46874 3.40822 58.572 125.86 192.411 192.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 0.000128 2048 410 1560 114176 24.1559 14.3733 423.897 420.893 883.451 883.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 3.2e-05 512 100 240 577536 25.231 13.3534 89.3657 419.447 547.586 547.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.000256 512 150 360 12288 7.77181 1.70067 3.09613 60.1468 72.9261 73.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 0.000512 4096 65 2540 15840 5.80608 6.61504 203.207 209.096 424.806 424.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000128 1024 125 860 92160 18.3185 6.82189 123.44 207.251 356.023 356.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.000128 1024 300 1700 138816 11.0245 6.85261 350.17 209.551 577.727 577.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 290 3.2e-05 2048 70 1380 161280 196.896 56.135 744.935 1674.71 2672.86 2673.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 6.4e-05 2048 150 900 241920 54.5923 28.3361 673.68 837.53 1594.3 1594.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000128 4096 190 1500 142920 28.4215 968.724 837.93 1835.12 1835.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.000256 1024 360 760 70848 4.49741 3.42838 72.5116 124.838 205.376 205.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 0.000128 2048 410 1560 114048 24.2009 14.3685 521.365 419.004 979.07 979.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 3.2e-05 512 100 240 578304 25.2136 13.3856 110.142 419.041 567.963 568.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.000256 512 150 360 9216 7.57005 1.62422 2.91424 56.1778 68.4943 68.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 310 0.000512 4096 65 2540 15840 5.7897 6.62243 141.23 209.478 363.202 363.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000128 1024 125 860 87552 18.4106 6.78912 81.8313 204.272 311.493 311.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.000128 1024 300 1700 138240 10.9851 6.84851 242.522 208.883 469.374 469.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 290 3.2e-05 2048 70 1380 156672 197.325 55.9501 1032.72 1668.78 2954.97 2955.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 6.4e-05 2048 150 900 239616 54.5887 28.3083 463.641 834.752 1381.47 1381.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000128 4096 190 1500 142848 28.414 671.511 837.832 1537.81 1537.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.000256 1024 360 760 70272 4.47315 3.41075 50.3587 123.006 181.35 181.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 0.000128 2048 410 1560 112896 24.1831 14.4031 359.748 417.665 816.135 816.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 3.2e-05 512 100 240 576000 25.0846 13.3284 76.6889 417.325 532.613 532.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.000256 512 150 360 9216 7.56928 1.62029 2.25725 56.1114 67.7694 67.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 0.000512 4096 65 2540 15840 5.7752 6.61715 195.639 209.336 417.448 417.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000128 1024 125 860 94720 18.3016 6.84246 121.467 209.874 356.68 356.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.000128 1024 300 1700 138880 11.0014 6.84237 336.872 209.848 564.692 564.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 290 3.2e-05 2048 70 1380 161280 196.573 56.1699 715.63 1677 2645.56 2645.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 6.4e-05 2048 150 900 241920 54.4994 28.4258 647.544 838.749 1569.38 1569.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000128 4096 190 1500 142960 28.4287 934.578 839.006 1802.06 1802.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.000256 1024 360 760 70720 4.46403 3.40835 69.507 124.778 202.255 202.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 0.000128 2048 410 1560 113920 24.1801 14.3688 503.808 419.667 962.159 962.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 3.2e-05 512 100 240 578560 25.1908 13.3674 105.996 419.389 564.127 564.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.000256 512 150 360 10240 7.81546 1.68755 3.11357 58.4328 71.2548 71.4167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 310 0.000512 4096 65 2540 15680 5.76096 6.60685 135.408 208.735 356.594 356.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000128 1024 125 860 92160 18.1232 6.80355 83.6171 206.382 315.117 315.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.000128 1024 300 1700 136960 10.9434 6.82189 232.983 208.061 458.938 459.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 290 3.2e-05 2048 70 1380 158720 197.08 56.0593 980.633 1675.87 2909.84 2910
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 6.4e-05 2048 150 900 240640 54.6379 28.3386 449.98 838.349 1371.49 1371.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000128 4096 190 1500 142880 28.4585 651.267 838.218 1517.99 1518.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.000256 1024 360 760 70400 4.44752 3.39242 48.9584 124.719 181.618 181.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 0.000128 2048 410 1560 112640 24.0578 14.4655 346.548 416.146 801.351 801.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 3.2e-05 512 100 240 578560 25.1527 13.358 74.9075 419.18 532.785 532.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 460 0.000256 512 150 360 0 1.57859 0.005728 54.9463 56.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 0.000512 4096 65 2540 15744 5.76474 6.6089 182.079 208.9 403.432 403.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000128 1024 125 860 92160 18.0899 6.79738 111.003 206.461 342.547 342.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.000128 1024 300 1700 138240 10.9988 6.83187 313.981 209.535 541.477 541.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 290 3.2e-05 2048 70 1380 159744 196.398 56.0188 666.227 1674.34 2593.17 2593.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 6.4e-05 2048 150 900 241152 54.4432 28.289 606.003 837.391 1526.29 1526.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000128 4096 190 1500 142944 28.4286 877.668 852.419 1758.57 1758.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.000256 1024 360 760 70656 4.47725 3.41091 65.2715 126.434 199.695 199.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 0.000128 2048 410 1560 113664 24.1313 14.3537 469.646 418.952 927.213 927.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 3.2e-05 512 100 240 577536 25.1171 13.3402 99.1926 418.793 556.624 556.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.000256 512 150 360 6144 7.76643 1.61629 1.95523 56.2476 67.7976 67.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 310 0.000512 4096 65 2540 15744 5.77741 6.63552 130.081 209.423 351.998 352.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000128 1024 125 860 92160 18.1428 6.82035 79.6873 206.593 311.431 311.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.000128 1024 300 1700 136704 10.9962 6.82938 222.779 208.628 449.363 449.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 290 3.2e-05 2048 70 1380 153600 196.726 55.8035 456.319 1666.36 2375.39 2375.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 6.4e-05 2048 150 900 239616 54.3148 28.17 430.255 834.07 1346.97 1347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000128 4096 190 1500 142848 28.4308 624.766 838.832 1492.07 1492.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.000256 1024 360 760 69888 4.46704 3.40496 46.5566 125.27 179.797 179.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 0.000128 2048 410 1560 112128 24.1436 14.3155 330.461 417.193 786.242 786.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 3.2e-05 512 100 240 571392 25.1873 13.2803 70.6072 416.786 526.047 526.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 460 0.000256 512 150 360 0 1.62816 0.005472 56.9148 58.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 0.000512 4096 65 2540 15800 5.79386 6.6007 191.294 209.005 412.779 412.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000128 1024 125 860 92800 18.1138 6.8169 116.861 206.466 348.446 348.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.000128 1024 300 1700 138400 11.0662 6.85546 328.062 209.655 555.774 555.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 290 3.2e-05 2048 70 1380 160000 196.977 56.1644 696.308 1675.33 2624.97 2625.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 6.4e-05 2048 150 900 241600 54.7381 28.5117 635.18 837.971 1556.56 1556.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000128 4096 190 1500 142900 28.3923 913.441 840.244 1782.12 1782.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.000256 1024 360 760 70800 4.50496 3.42262 68.7416 125.763 202.54 202.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 0.000128 2048 410 1560 113600 24.3447 14.3742 491.213 419.162 949.228 949.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 3.2e-05 512 100 240 576000 25.3349 13.3881 103.425 419.037 561.371 561.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.000256 512 150 360 12800 7.63987 1.6896 3.77482 58.2904 71.6083 71.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 310 0.000512 4096 65 2540 15600 5.79245 6.61981 132.947 209.35 354.789 354.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000128 1024 125 860 89600 18.4577 6.81904 79.8041 206.402 311.673 311.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.000128 1024 300 1700 137600 11.0164 6.84099 230.253 208.52 456.759 456.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 290 3.2e-05 2048 70 1380 153600 197.264 55.8055 471.034 1665.62 2389.91 2390.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 6.4e-05 2048 150 900 240000 54.5483 28.2522 443.47 833.089 1359.52 1359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000128 4096 190 1500 142800 28.4119 640.939 837.814 1507.21 1507.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.000256 1024 360 760 70400 4.47706 3.41469 48.2744 124.028 180.294 180.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 0.000128 2048 410 1560 112000 24.2948 14.3909 340.037 416.991 795.844 795.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 3.2e-05 512 100 240 569600 25.368 13.3212 72.3317 416.576 527.783 527.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.000256 512 150 360 12800 7.65299 1.68979 2.87699 57.94 70.3716 70.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 310 0.000512 4096 65 2540 15680 5.75898 6.58336 242.195 208.626 463.245 463.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000128 1024 125 860 93184 18.1084 6.82026 149.774 206.978 381.871 382.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.000128 1024 300 1700 137984 11.0049 6.84141 416.254 209.349 643.581 643.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 290 3.2e-05 2048 70 1380 161280 196.029 56.1879 892.883 1673.01 2818.3 2818.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 6.4e-05 2048 150 900 241920 54.4498 28.3502 808.46 836.689 1728.11 1728.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000128 4096 190 1500 142912 28.4298 1161.37 845.926 2035.78 2035.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.000256 1024 360 760 70784 4.48019 3.41587 87.1165 124.277 219.386 219.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 0.000128 2048 410 1560 113792 24.1603 14.3544 623.582 418.541 1080.77 1080.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 3.2e-05 512 100 240 577024 25.1823 13.3697 132.13 418.343 589.209 589.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.000256 512 150 360 7168 7.47706 1.57939 2.84592 54.8405 66.9467 67.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 310 0.000512 4096 65 2540 15232 5.74842 6.57171 152.389 208.026 372.812 372.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000128 1024 125 860 86016 18.2282 6.75709 90.2527 202.318 317.746 317.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.000128 1024 300 1700 137984 11.0064 6.83622 271.386 209.506 498.867 498.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 290 3.2e-05 2048 70 1380 157696 196.762 55.9702 569.047 1673.12 2495.1 2495.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 6.4e-05 2048 150 900 240128 54.6517 28.3241 522.268 836.946 1442.35 1442.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000128 4096 190 1500 142688 28.43 761.219 837.357 1627.05 1627.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 0.000256 1024 360 760 69888 4.42803 3.37587 56.8639 123.353 188.121 188.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 0.000128 2048 410 1560 112896 24.2065 14.4241 407.484 418.846 865.087 865.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 3.2e-05 512 100 240 573440 25.3363 13.3414 87.2227 418.415 544.501 544.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 460 0.000256 512 150 360 0 1.58102 0.004096 54.8418 56.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 310 0.000512 4096 65 2540 15840 5.78291 6.62979 234.902 209.553 456.948 457.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000128 1024 125 860 92160 18.1847 6.81478 141.437 206.495 373.121 373.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.000128 1024 300 1700 138240 11.0009 6.83859 398.667 209.04 625.678 625.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 290 3.2e-05 2048 70 1380 157440 196.797 55.9882 832.477 1670.25 2755.71 2755.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 6.4e-05 2048 150 900 240000 54.7073 28.3262 768.005 835.761 1686.97 1687.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000128 4096 190 1500 142920 28.4381 1117.63 838.973 1985.09 1985.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.000256 1024 360 760 70560 4.48602 3.41811 83.211 125.18 216.396 216.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 0.000128 2048 410 1560 113280 24.1467 14.3571 595.538 417.981 1052.16 1052.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 3.2e-05 512 100 240 576000 25.1349 13.3477 126.947 417.714 583.332 583.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.000256 512 150 360 7680 8.02221 1.68854 2.93123 58.1893 71.0367 71.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 310 0.000512 4096 65 2540 15360 5.73174 6.5335 153.946 207.483 373.772 373.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000128 1024 125 860 92160 18.1482 6.80429 96.1978 206.464 327.803 327.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.000128 1024 300 1700 138240 10.9778 6.84646 270.757 209.008 497.717 497.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 290 3.2e-05 2048 70 1380 153600 197.552 55.9114 551.848 1669.04 2474.53 2474.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 6.4e-05 2048 150 900 238080 54.8964 28.3396 516.541 835.538 1435.48 1435.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000128 4096 190 1500 142800 28.438 754.012 838.049 1620.55 1620.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.000256 1024 360 760 70080 4.49222 3.41402 56.5298 124.43 188.965 189.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 0.000128 2048 410 1560 113280 24.1644 14.3544 403.159 417.96 859.769 859.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 3.2e-05 512 100 240 576000 25.0765 13.3386 85.5956 417.393 541.59 541.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 460 0.000256 512 150 360 0 1.69354 0.00544 60.1161 61.8921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 310 0.000512 4096 65 2540 15872 5.80403 6.64154 228.756 209.742 451.028 451.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000128 1024 125 860 94208 18.2593 6.82822 139.802 209.229 374.309 374.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.000128 1024 300 1700 138240 10.9647 6.83008 385.632 209.211 612.77 612.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 290 3.2e-05 2048 70 1380 159744 195.988 55.8978 819.231 1671.5 2742.81 2742.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 6.4e-05 2048 150 900 241664 54.3173 28.2962 752.008 836.071 1670.85 1670.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000128 4096 190 1500 142848 28.4173 1087.07 839.321 1954.85 1954.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.000256 1024 360 760 70656 4.47248 3.40445 80.8937 124.21 213.084 213.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 0.000128 2048 410 1560 113664 24.1171 14.3892 581.336 418.248 1038.22 1038.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 3.2e-05 512 100 240 573440 25.2669 13.3222 122.928 418.019 579.72 579.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.000256 512 150 360 8192 7.63242 1.61968 3.01107 56.2173 68.6897 68.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 310 0.000512 4096 65 2540 15360 5.73312 6.54659 148.465 207.65 368.474 368.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000128 1024 125 860 90112 18.8247 6.82995 90.9868 209.372 326.202 326.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.000128 1024 300 1700 137216 11.0207 6.82803 259.028 209.351 486.356 486.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 290 3.2e-05 2048 70 1380 155648 197.271 55.8586 539.207 1671.62 2464.14 2464.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 6.4e-05 2048 150 900 241664 54.2892 28.2624 505.976 836.234 1424.92 1425.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000128 4096 190 1500 142592 28.4183 729.708 837.595 1595.77 1595.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.000256 1024 360 760 70656 4.47622 3.40787 54.8132 124.295 187.097 187.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 0.000128 2048 410 1560 112640 24.2374 14.4292 388.078 418.592 845.462 845.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 3.2e-05 512 100 240 573440 25.3015 13.3243 82.7784 418.047 539.636 539.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 460 0.000256 512 150 360 0 1.45459 0.004608 50.8593 52.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 310 0.000512 4096 65 2540 15744 5.78902 6.62803 197.768 209.392 419.659 419.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000128 1024 125 860 92160 18.137 6.79962 119.869 206.568 351.57 351.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.000128 1024 300 1700 136704 10.9934 6.83008 334.363 208.597 560.916 561.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 290 3.2e-05 2048 70 1380 153600 196.82 55.6175 692.433 1666.15 2611.22 2611.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 6.4e-05 2048 150 900 239616 54.3809 28.16 652.682 833.482 1568.87 1569.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000128 4096 190 1500 142848 28.4412 953.244 839.822 1821.56 1821.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.000256 1024 360 760 69888 4.4697 3.4079 69.6697 123.95 201.603 201.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 0.000128 2048 410 1560 112128 24.1287 14.6026 500.617 417.039 956.524 956.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 3.2e-05 512 100 240 571392 25.1715 13.2828 106.083 416.674 561.402 561.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 460 0.000256 512 150 360 0 1.62611 0.00496 56.0685 57.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 310 0.000512 4096 65 2540 15360 5.75078 6.58227 135.283 208.368 356.063 356.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000128 1024 125 860 86016 17.7396 6.72307 79.6989 198.574 302.929 303.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.000128 1024 300 1700 135168 10.9032 6.80922 233.759 206.798 458.401 458.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 290 3.2e-05 2048 70 1380 147456 195.899 55.032 466.673 1650.18 2367.97 2368.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 6.4e-05 2048 150 900 233472 54.5565 27.9717 446.65 825.904 1355.25 1355.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000128 4096 190 1500 142464 28.422 660.941 837.693 1527.1 1527.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.000256 1024 360 760 69120 4.43699 3.37392 49.0789 123.261 180.25 180.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 0.000128 2048 410 1560 110592 24.0379 14.2765 346.455 413.53 798.429 798.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 3.2e-05 512 100 240 565248 24.9424 13.1359 74.1734 412.683 525.123 525.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 460 0.000256 512 150 360 0 1.62934 0.004672 55.6251 57.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 310 0.000512 4096 65 2540 15600 5.80358 6.61709 202.301 209.31 424.108 424.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000128 1024 125 860 89600 18.46 6.82419 121.284 206.365 353.127 353.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.000128 1024 300 1700 137600 11.0136 6.84032 351.319 208.485 577.787 577.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 290 3.2e-05 2048 70 1380 153600 197.32 55.8343 715.556 1665.17 2634.07 2634.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 6.4e-05 2048 150 900 240000 54.5532 28.3191 674.248 833 1590.28 1590.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000128 4096 190 1500 142800 28.3998 976.069 837.765 1842.28 1842.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.000256 1024 360 760 70400 4.48246 3.41011 73.096 124.224 205.318 205.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 0.000128 2048 410 1560 112000 24.2741 14.4569 516.44 416.81 972.112 972.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 3.2e-05 512 100 240 569600 25.3575 13.312 109.892 416.421 565.164 565.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.000256 512 150 360 12800 7.65197 1.68682 4.18688 58.1429 71.8806 72.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 310 0.000512 4096 65 2540 15200 5.7511 6.56998 138.873 208.478 359.755 359.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000128 1024 125 860 89600 18.4681 6.80995 87.0854 206.995 319.549 319.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.000128 1024 300 1700 134400 10.9524 6.8096 248.361 206.842 473.096 473.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 290 3.2e-05 2048 70 1380 140800 197.71 55.1162 468.229 1650.41 2371.66 2371.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 6.4e-05 2048 150 900 236800 54.0397 27.9568 472.801 825.818 1380.78 1380.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000128 4096 190 1500 142400 28.416 695.254 838.241 1561.96 1562.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.000256 1024 360 760 68800 4.44758 3.37997 50.8789 124.161 182.97 183.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 0.000128 2048 410 1560 108800 24.2137 14.2991 356.263 413.571 808.481 808.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 3.2e-05 512 100 240 563200 25.125 13.1491 77.8721 412.796 529.126 529.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 460 0.000256 512 150 360 0 1.68861 0.00544 59.0428 60.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 310 0.000512 4096 65 2544 15872 5.79869 6.63066 152.79 209.572 374.876 374.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000128 1024 125 864 97280 17.8904 6.82954 96.1165 209.099 330.132 330.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.000128 1024 300 1704 138752 10.9891 6.83213 260.285 209.759 488 488.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 290 3.2e-05 2048 70 1368 165888 197.321 56.0107 1209.25 1676.75 3139.52 3139.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 770 6.4e-05 2048 150 912 240640 54.8698 28.6112 984.489 838.624 1906.76 1906.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1390 0.000128 4096 190 1512 142912 28.4416 1431.54 838.9 2298.93 2298.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.000256 1024 360 768 70784 4.48394 3.42064 53.9448 127.736 189.685 189.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1180 0.000128 2048 410 1560 113920 24.1526 14.4224 392.331 419.363 850.41 850.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1130 3.2e-05 512 100 240 577536 25.3602 13.3556 158.527 419.321 616.761 616.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 460 0.000256 512 150 360 12288 7.75126 1.7039 2.82547 60.2015 72.6947 72.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 310 0.000512 4096 65 2544 15840 5.81997 6.61754 160.344 209.523 382.387 382.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000128 1024 125 864 97280 18.0614 6.8433 101.885 209.8 336.785 336.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.000128 1024 300 1704 138880 11.0424 6.84214 276.419 209.774 504.21 504.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 290 3.2e-05 2048 70 1368 165120 197.555 56.1496 1029.09 1676.75 2959.75 2959.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 6.4e-05 2048 150 912 240640 55.1513 28.419 977.372 838.625 1899.73 1899.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1390 0.000128 4096 190 1512 142880 28.4382 1449.32 838.779 2316.58 2316.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.000256 1024 360 768 70720 4.50547 3.42806 57.496 129.275 194.805 194.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1180 0.000128 2048 410 1560 113920 24.2833 14.3877 414.702 419.386 872.894 873.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 3.2e-05 512 100 240 577280 25.3469 13.3837 94.225 419.326 552.469 552.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.000256 512 150 360 10240 7.83018 1.68832 2.60634 60.444 72.7777 72.9373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 310 0.000512 4096 65 2544 15840 5.80813 6.632 158.765 209.456 380.742 380.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000128 1024 125 864 96768 17.9218 6.82394 100.24 208.234 333.415 333.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.000128 1024 300 1704 138624 11.0064 6.83997 272.497 209.241 499.72 499.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 290 3.2e-05 2048 70 1368 164352 196.297 56.0801 994.069 1672.4 2919.05 2919.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 6.4e-05 2048 150 912 240384 54.7457 28.3234 528.058 836.469 1447.78 1447.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000128 4096 190 1512 142896 28.4426 761.925 838.173 1628.59 1628.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.000256 1024 360 768 70656 4.48477 3.41779 56.8737 125.162 190.037 190.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 0.000128 2048 410 1560 113664 24.1956 14.3503 405.728 419.777 864.191 864.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 3.2e-05 512 100 240 576000 25.2878 13.3615 84.5839 418.305 541.722 541.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.000256 512 150 360 9216 7.87581 1.6855 2.37773 58.4667 70.6166 70.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 310 0.000512 4096 65 2544 15552 5.76102 6.60531 100.065 208.704 321.216 321.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000128 1024 125 864 95232 17.7659 6.80346 64.1386 206.264 295.163 295.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.000128 1024 300 1704 138240 10.9808 6.86899 176.059 209.326 403.363 403.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 290 3.2e-05 2048 70 1368 162816 196.538 55.9395 979.515 1672.72 2904.9 2905.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 770 6.4e-05 2048 150 912 239616 54.8983 28.3633 977.207 837.403 1898.03 1898.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1390 0.000128 4096 190 1512 142848 28.4322 1519.4 838.239 2386.13 2386.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.000256 1024 360 768 70656 4.47629 3.41094 36.923 126.086 170.997 171.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1180 0.000128 2048 410 1560 113664 24.1604 14.3855 263.466 418.498 720.643 720.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 3.2e-05 512 100 240 574464 25.3022 13.348 68.3033 418.327 525.463 525.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.000256 512 150 360 6144 7.77526 1.61885 1.34368 56.6403 67.5901 67.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 310 0.000512 4096 65 2544 15904 5.81821 6.6208 184.815 209.52 406.853 406.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000128 1024 125 864 96768 18.0849 6.84842 115.982 209.299 350.409 350.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.000128 1024 300 1704 138432 11.027 6.84384 314.248 209.268 541.517 541.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 290 3.2e-05 2048 70 1368 164864 196.179 56.0456 1145.41 1672.81 3070.64 3070.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 6.4e-05 2048 150 912 240128 54.9092 28.3616 613.072 837.234 1533.76 1533.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000128 4096 190 1512 142856 28.4413 889.358 838.054 1755.9 1755.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.000256 1024 360 768 70560 4.4936 3.4177 66.0409 124.751 198.806 198.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 0.000128 2048 410 1560 113344 24.2972 14.3729 467.797 418.378 924.978 925.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 3.2e-05 512 100 240 575232 25.3435 13.3749 98.3601 418.283 555.547 555.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.000256 512 150 360 7168 7.87613 1.65478 2.18893 58.273 70.202 70.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 310 0.000512 4096 65 2544 15680 5.76112 6.58496 115.082 208.818 336.327 336.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000128 1024 125 864 93184 18.111 6.81731 71.1961 207.168 303.484 303.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.000128 1024 300 1704 137984 11.0141 6.8376 198.944 209.548 426.476 426.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 290 3.2e-05 2048 70 1368 164864 195.667 56.1152 1081.85 1674.37 3008.2 3008.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 6.4e-05 2048 150 912 240128 54.7578 28.3221 392.539 837.413 1313.21 1313.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000128 4096 190 1512 142800 28.4467 566.821 839.888 1435.2 1435.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.000256 1024 360 768 70336 4.49174 3.41344 41.9252 124.577 174.511 174.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1180 0.000128 2048 410 1560 112896 24.2378 14.3562 295.637 419.11 753.47 753.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 3.2e-05 512 100 240 573440 25.3589 13.3657 78.766 418.73 536.404 536.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 460 0.000256 512 150 360 0 1.5809 0.0056 54.85 56.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 310 0.000512 4096 65 2544 15744 5.79219 6.62883 177.173 209.17 398.843 398.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000128 1024 125 864 96256 18.0282 6.82867 111.214 208.911 345.174 345.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.000128 1024 300 1704 138752 11.0134 6.83008 299.052 209.577 526.599 526.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 290 3.2e-05 2048 70 1368 165888 195.897 56.1049 1077.49 1674.96 3004.64 3004.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 6.4e-05 2048 150 912 240640 54.6955 28.2972 598.315 837.64 1519.12 1519.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000128 4096 190 1512 142848 28.4359 865.018 837.883 1731.38 1731.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.000256 1024 360 768 70400 4.46909 3.40582 64.4023 124.314 196.689 196.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 0.000128 2048 410 1560 113664 24.1905 14.3543 456.218 421.153 916.047 916.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 3.2e-05 512 100 240 577536 25.2036 13.3511 95.7314 418.937 553.409 553.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.000256 512 150 360 12288 7.76589 1.70394 3.43923 59.0434 72.161 72.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 310 0.000512 4096 65 2544 15616 5.80144 6.63952 117.024 209.878 339.418 339.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000128 1024 125 864 94208 18.2695 6.82938 72.4465 209.232 306.969 307.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.000128 1024 300 1704 138240 10.9916 6.83322 194.785 209.207 421.946 422.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 290 3.2e-05 2048 70 1368 163840 195.477 55.9555 991.117 1671.5 2914.24 2914.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 6.4e-05 2048 150 912 239616 54.6104 28.2911 398.368 836.066 1317.51 1317.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000128 4096 190 1512 142720 28.42 576.956 838.336 1443.76 1443.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 0.000256 1024 360 768 70144 4.47722 3.41126 42.7871 123.316 174.092 174.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 0.000128 2048 410 1560 112640 24.2093 14.3319 296.919 418.367 753.96 754.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 3.2e-05 512 100 240 573440 25.2955 13.3227 64.3843 421.161 524.34 524.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.000256 512 150 360 8192 7.63021 1.62131 1.83955 56.3196 67.62 67.7784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 310 0.000512 4096 65 2544 15696 5.78973 6.61914 192.787 209.098 414.378 414.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000128 1024 125 864 94464 18.0373 6.82659 120.612 207.269 352.932 353.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.000128 1024 300 1704 138816 11.0133 6.84227 335.948 209.56 563.491 563.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 290 3.2e-05 2048 70 1368 163584 195.994 56.119 721.535 1674.77 2648.61 2648.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 6.4e-05 2048 150 912 240768 54.8599 28.3773 649.363 837.57 1570.34 1570.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000128 4096 190 1512 142848 28.4299 937.159 838.727 1804.36 1804.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.000256 1024 360 768 70560 4.49878 3.4241 70.1496 125.112 203.282 203.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 0.000128 2048 410 1560 113472 24.2512 14.3749 498.659 420.122 957.538 957.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 3.2e-05 512 100 240 576000 25.3358 13.3782 103.946 418.824 561.67 561.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.000256 512 150 360 4608 7.90368 1.62093 1.66214 56.267 67.6666 67.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 310 0.000512 4096 65 2544 15552 5.79584 6.63347 133.7 209.655 355.866 355.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000128 1024 125 864 92160 17.9075 6.78707 82.6985 204.436 312.02 312.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.000128 1024 300 1704 138240 10.9645 6.83622 234.298 209.053 461.28 461.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 290 3.2e-05 2048 70 1368 161280 195.842 55.9739 948.201 1670.16 2870.37 2870.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 6.4e-05 2048 150 912 239616 54.5576 28.3689 451.171 835.421 1369.7 1369.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000128 4096 190 1512 142704 28.4221 653.368 838.329 1520.17 1520.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 0.000256 1024 360 768 70272 4.47274 3.40992 49.1848 124.075 181.243 181.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 0.000128 2048 410 1560 112896 24.1587 14.4896 346.655 418.049 803.485 803.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 3.2e-05 512 100 240 571392 25.3825 13.3366 72.8129 417.734 529.45 529.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 460 0.000256 512 150 360 0 1.62115 0.005888 56.1848 57.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 310 0.000512 4096 65 2544 15680 5.77366 6.61997 182.924 209.11 404.508 404.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000128 1024 125 864 97280 18.0222 6.83827 118.074 209.657 352.789 352.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.000128 1024 300 1704 138880 11.0162 6.83827 319.123 209.628 546.74 546.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 290 3.2e-05 2048 70 1368 163840 195.847 56.1316 684.82 1675.26 2612.25 2612.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 6.4e-05 2048 150 912 240640 54.7435 28.3689 614.626 837.826 1535.73 1535.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000128 4096 190 1512 142800 28.4085 887.661 838.554 1754.67 1754.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.000256 1024 360 768 70400 4.47008 3.40912 66.286 125.287 199.554 199.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 0.000128 2048 410 1560 113920 24.1846 14.4526 475.874 419.1 933.742 933.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 3.2e-05 512 100 240 576000 25.2896 13.3714 98.2083 418.955 556.011 556.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.000256 512 150 360 10240 7.81165 1.68755 3.07923 58.3008 71.0921 71.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 310 0.000512 4096 65 2544 15360 5.75405 6.60275 128.731 210.75 351.918 351.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000128 1024 125 864 92160 18.123 6.79731 80.4121 208.367 313.888 314.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.000128 1024 300 1704 136960 10.9463 6.8168 225.733 210.082 453.703 453.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 290 3.2e-05 2048 70 1368 163840 195.839 56.2278 897.319 1692.18 2841.76 2841.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 6.4e-05 2048 150 912 240640 54.641 28.3218 439.291 846.394 1368.84 1368.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000128 4096 190 1512 142720 28.4037 632.359 845.989 1506.8 1506.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.000256 1024 360 768 69760 4.45824 3.39763 47.5526 125.726 181.232 181.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 0.000128 2048 410 1560 112640 24.0367 14.3132 336 420.049 794.53 794.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 3.2e-05 512 100 240 573440 25.3732 13.3533 70.2343 423.169 532.316 532.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 460 0.000256 512 150 360 0 1.57933 0.004832 55.0713 56.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 310 0.000512 4096 65 2544 15552 5.75366 6.60685 232.916 208.739 454.097 454.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000128 1024 125 864 95232 17.7476 6.80144 148.605 206.303 379.65 379.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.000128 1024 300 1704 138240 10.9996 6.82835 405.891 209.353 633.201 633.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 290 3.2e-05 2048 70 1368 162816 195.235 55.9227 872.262 1672.97 2796.59 2796.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 6.4e-05 2048 150 912 239616 54.7041 28.2782 784.837 836.759 1704.74 1704.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000128 4096 190 1512 142848 28.4423 1133.21 838.305 2000.01 2000.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.000256 1024 360 768 70656 4.47299 3.40582 85.4225 126.063 219.465 219.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 0.000128 2048 410 1560 113664 24.1381 14.4282 606.714 418.56 1063.97 1064.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 3.2e-05 512 100 240 574464 25.2776 13.3386 126.098 418.394 583.294 583.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.000256 512 150 360 6144 7.77021 1.61782 2.49667 56.2016 68.297 68.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 310 0.000512 4096 65 2544 15360 5.77782 6.63142 146.721 209.249 368.463 368.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000128 1024 125 864 92160 18.1476 7.78115 92.0591 206.427 324.605 324.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.000128 1024 300 1704 136704 11.0021 6.82998 257.19 208.462 483.613 483.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 290 3.2e-05 2048 70 1368 159744 194.957 55.6665 544.865 1665.01 2460.68 2460.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 6.4e-05 2048 150 912 236544 54.8504 28.1551 494.1 832.851 1410.12 1410.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000128 4096 190 1512 142656 28.4207 727.388 837.69 1593.55 1593.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 0.000256 1024 360 768 69888 4.47206 3.40698 54.25 124.477 186.705 186.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 0.000128 2048 410 1560 112128 24.134 14.3219 381.648 416.804 837.038 837.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 3.2e-05 512 100 240 571392 25.162 13.2772 82.1524 416.446 537.221 537.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 460 0.000256 512 150 360 0 1.62582 0.005504 56.0396 57.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 310 0.000512 4096 65 2544 15600 5.78765 6.60227 230.25 208.845 451.564 451.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000128 1024 125 864 92800 18.1075 6.81603 141.841 206.302 373.263 373.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.000128 1024 300 1704 138400 11.0595 6.8537 399.121 209.493 626.658 626.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 290 3.2e-05 2048 70 1368 163200 196.047 56.2139 856.526 1674.21 2783.2 2783.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 6.4e-05 2048 150 912 240000 54.9312 28.375 772.498 837.355 1693.32 1693.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000128 4096 190 1512 142800 28.418 1118.47 838.134 1985.07 1985.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.000256 1024 360 768 70400 4.51139 3.4232 83.7626 125.388 217.184 217.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 0.000128 2048 410 1560 113600 24.3193 14.4444 595.721 418.828 1053.45 1053.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 3.2e-05 512 100 240 576000 25.3078 13.3857 124.975 418.654 582.503 582.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.000256 512 150 360 6400 8.1233 1.68755 2.57149 59.3044 71.8933 72.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 310 0.000512 4096 65 2544 15600 5.79174 6.62515 156.174 209.528 378.199 378.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000128 1024 125 864 89600 18.4555 6.82077 93.3527 206.581 325.401 325.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.000128 1024 300 1704 137600 11.0075 6.84851 269.535 208.701 496.222 496.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 290 3.2e-05 2048 70 1368 160000 195.398 55.9636 571.689 1666.88 2490.12 2490.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 6.4e-05 2048 150 912 236800 55.0377 28.2893 517.235 834.179 1434.9 1435.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000128 4096 190 1512 142600 28.414 756.649 838.021 1623.13 1623.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.000256 1024 360 768 69600 4.49846 3.41581 56.4673 125.214 189.692 189.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 0.000128 2048 410 1560 112000 24.2954 14.3775 400.6 417.24 856.648 856.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 3.2e-05 512 100 240 569600 25.365 13.3121 83.6066 416.855 539.323 539.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 460 0.000256 512 150 360 0 1.69027 0.00544 59.9038 61.6815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 310 0.000512 4096 65 2544 15680 5.76141 6.58496 227.043 208.822 448.291 448.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000128 1024 125 864 93184 18.1076 6.8137 139.169 207.176 371.456 371.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.000128 1024 300 1704 137984 11.01 6.83827 388.553 209.55 616.08 616.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 290 3.2e-05 2048 70 1368 164864 195.204 56.0229 849.094 1674.41 2774.92 2775.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 6.4e-05 2048 150 912 240128 54.7637 28.3012 758.502 837.487 1679.22 1679.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000128 4096 190 1512 142800 28.4283 1099.5 838.906 1966.88 1966.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.000256 1024 360 768 70336 4.4905 3.41504 82.1883 124.559 214.753 214.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 0.000128 2048 410 1560 112896 24.2544 14.3534 583.616 418.946 1041.31 1041.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 3.2e-05 512 100 240 573440 25.3894 13.3643 121.996 418.756 579.694 579.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 460 0.000256 512 150 360 0 1.57901 0.00592 55.3239 56.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 310 0.000512 4096 65 2544 15232 5.74874 6.56848 145.301 208.192 365.891 365.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000128 1024 125 864 86016 18.2296 6.75606 85.8061 202.478 313.458 313.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.000128 1024 300 1704 137984 11.0019 6.83283 258.662 209.673 486.303 486.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 290 3.2e-05 2048 70 1368 164864 194.945 56.0676 562.764 1674.48 2488.45 2488.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 6.4e-05 2048 150 912 240128 54.6413 28.3689 501.548 837.781 1422.5 1422.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000128 4096 190 1512 142688 28.4419 721.558 838.609 1588.66 1588.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 0.000256 1024 360 768 68992 4.44896 3.38128 53.76 109.508 171.198 171.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 0.000128 2048 410 1560 112896 24.207 14.3667 384.62 419.189 842.512 842.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 3.2e-05 512 100 240 573440 25.3262 13.3465 80.4224 418.765 538.043 538.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 460 0.000256 512 150 360 0 1.57981 0.005792 54.6097 56.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 310 0.000512 4096 65 2544 15600 5.80669 6.62275 218.141 209.529 440.179 440.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000128 1024 125 864 92160 18.1932 6.81046 134.718 206.473 366.383 366.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.000128 1024 300 1704 138240 10.9978 6.84294 380.752 209.022 607.744 607.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 290 3.2e-05 2048 70 1368 161280 195.709 56.0172 807.021 1670.1 2729.04 2729.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 6.4e-05 2048 150 912 238080 55.0838 28.3095 729.832 835.354 1648.75 1648.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000128 4096 190 1512 142800 28.4344 1059.8 838.82 1927.1 1927.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.000256 1024 360 768 70080 4.49318 3.41453 79.6237 124.113 211.745 211.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 0.000128 2048 410 1560 113280 24.1493 14.3649 565.513 417.883 1022.04 1022.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 3.2e-05 512 100 240 572160 25.3938 13.3542 118.468 417.667 575.068 575.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.000256 512 150 360 7680 8.02374 1.68573 2.91088 58.1833 71.0171 71.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 310 0.000512 4096 65 2544 14880 5.74048 6.53734 134.707 207.365 354.429 354.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000128 1024 125 864 92160 18.153 6.86694 87.3425 206.402 318.957 319.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.000128 1024 300 1704 138240 10.9729 6.84346 246.42 208.947 473.313 473.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 290 3.2e-05 2048 70 1368 161280 195.446 55.8956 521.813 1668.56 2441.92 2442.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 6.4e-05 2048 150 912 238080 54.8913 28.327 471.621 834.691 1389.69 1389.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000128 4096 190 1512 142560 28.4221 680.907 837.088 1546.46 1546.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.000256 1024 360 768 70080 4.49408 3.41402 51.7003 124.323 184.036 184.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 0.000128 2048 410 1560 113280 24.1746 14.4445 365.172 417.833 821.755 821.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 3.2e-05 512 100 240 568320 25.5255 13.4204 76.1018 417.312 532.55 532.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 460 0.000256 512 150 360 0 1.68963 0.004672 57.8967 59.6721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 310 0.000512 4096 65 2544 15616 5.80259 6.64166 209.546 209.763 431.835 431.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000128 1024 125 864 94208 18.2716 7.11885 131.471 209.254 366.308 366.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.000128 1024 300 1704 138240 10.983 6.83914 363.853 209.229 591.038 591.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 290 3.2e-05 2048 70 1368 163840 195.082 55.8557 784.047 1671.68 2706.86 2707.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 6.4e-05 2048 150 912 239616 54.6376 28.2716 702.039 836.168 1621.28 1621.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000128 4096 190 1512 142720 28.4164 1013.01 838.478 1879.95 1880.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 0.000256 1024 360 768 70144 4.48422 3.4081 76.2188 124.156 208.369 208.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 0.000128 2048 410 1560 112640 24.2097 14.336 537.487 418.296 994.461 994.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 3.2e-05 512 100 240 573440 25.2846 13.332 112.357 418.165 569.326 569.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.000256 512 150 360 8192 7.62726 1.61971 2.97942 56.2268 68.6606 68.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 310 0.000512 4096 65 2544 14848 5.72826 6.5495 133.679 207.504 353.541 353.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000128 1024 125 864 90112 18.7876 6.84096 84.901 209.229 319.951 320.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.000128 1024 300 1704 137216 11.0223 6.83418 243.333 209.202 470.523 470.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 290 3.2e-05 2048 70 1368 163840 195.133 55.9082 528.125 1670.59 2449.94 2450.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 6.4e-05 2048 150 912 237568 54.8843 28.2788 469.064 835.652 1388.04 1388.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000128 4096 190 1512 142592 28.4446 686.393 837.633 1552.51 1552.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 0.000256 1024 360 768 69632 4.50074 3.4104 51.1163 113.893 173.019 173.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 0.000128 2048 410 1560 112640 24.2238 14.344 361.19 419.559 819.446 819.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 3.2e-05 512 100 240 573440 25.2746 13.329 76.7353 417.743 533.267 533.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 460 0.000256 512 150 360 0 1.45818 0.004096 51.5694 53.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 310 0.000512 4096 65 2525 16000 5.78918 6.62938 172.609 209.426 394.531 394.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000128 1024 125 850 94208 18.2477 6.82803 105.743 208.962 339.977 340.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.000128 1024 300 1700 138496 11.0024 6.82922 294.73 209.621 522.314 522.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 290 3.2e-05 2048 70 1375 163840 197.045 55.9758 1293.03 1675.58 3221.82 3221.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 770 6.4e-05 2048 150 900 241152 54.7162 28.2895 1088.59 838.025 2009.78 2009.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1390 0.000128 4096 190 1500 143008 28.4308 1609.18 838.273 2475.94 2475.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.000256 1024 360 775 70784 4.4807 3.42195 61.8564 126.276 196.136 196.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1180 0.000128 2048 410 1550 114432 24.106 14.3793 442.736 419.091 900.447 900.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1130 3.2e-05 512 100 250 575488 25.4527 13.3543 183.005 419.028 641.034 641.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 460 0.000256 512 150 375 10240 7.91565 1.70147 2.85034 59.8983 72.5786 72.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 310 0.000512 4096 65 2525 15920 5.82451 6.62877 153.992 209.381 375.909 375.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000128 1024 125 850 94720 18.3596 6.84518 95.7708 209.661 330.828 330.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.000128 1024 300 1700 138560 11.0447 6.84797 265.609 209.63 493.266 493.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 290 3.2e-05 2048 70 1375 163840 197.678 56.1316 996.224 1675.58 2925.81 2925.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 6.4e-05 2048 150 900 241280 55.0261 28.465 943.044 837.934 1864.64 1864.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1390 0.000128 4096 190 1500 143000 28.435 1393.73 838.271 2260.48 2260.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.000256 1024 360 775 70880 4.5072 3.4263 55.2122 127.851 191.094 191.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1180 0.000128 2048 410 1550 114560 24.2088 14.3626 398.344 419.106 856.155 856.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 3.2e-05 512 100 250 574720 25.5241 13.3816 94.4023 419.048 552.542 552.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.000256 512 150 375 10240 7.82701 1.68755 2.6224 58.7683 71.1141 71.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 310 0.000512 4096 65 2525 15840 5.77699 6.62528 99.1555 209.136 320.774 320.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000128 1024 125 850 94720 18.3243 6.83856 62.1081 209.675 297.137 297.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.000128 1024 300 1700 138240 11.0276 6.84442 171.202 209.644 398.848 398.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 290 3.2e-05 2048 70 1375 163840 198.352 56.1624 1113.82 1675.71 3044.25 3044.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 770 6.4e-05 2048 150 900 240640 54.9841 28.3534 925.065 838.578 1847.15 1847.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1390 0.000128 4096 190 1500 142960 28.459 1392.71 838.128 2259.34 2259.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.000256 1024 360 775 70400 4.47299 3.40803 35.9485 128.868 172.798 172.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1180 0.000128 2048 410 1550 114560 24.146 14.3756 257.632 419.131 715.414 715.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1130 3.2e-05 512 100 250 573440 25.6625 13.3703 159.028 419.009 617.264 617.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 460 0.000256 512 150 375 10240 7.82256 1.68829 1.87469 59.4104 71.0068 71.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 310 0.000512 4096 65 2525 15936 5.80397 6.62781 164.502 209.486 386.501 386.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000128 1024 125 850 93696 18.2654 6.82643 100.042 208.268 333.595 333.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.000128 1024 300 1700 138240 11.0126 6.84144 281.291 209.266 508.538 508.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 290 3.2e-05 2048 70 1375 162816 196.277 55.9718 982.894 1672.64 2907.97 2908.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 6.4e-05 2048 150 900 240384 54.7276 28.3202 546.022 836.582 1465.83 1465.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000128 4096 190 1500 142992 28.4348 786.293 838.186 1652.96 1653.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.000256 1024 360 775 70656 4.49376 3.41283 59.0873 125.815 192.911 193.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 0.000128 2048 410 1550 114048 24.143 14.3485 419.362 418.482 876.464 876.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 3.2e-05 512 100 250 574464 25.3651 13.355 90.9021 418.419 548.222 548.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.000256 512 150 375 9216 7.87533 1.6855 2.54694 58.2886 70.607 70.7624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 310 0.000512 4096 65 2525 15744 5.74966 6.60246 104.776 208.905 326.116 326.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000128 1024 125 850 92160 18.1268 6.8649 64.3317 206.467 295.984 296.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.000128 1024 300 1700 138240 10.9951 6.85312 182.562 209.525 410.064 410.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 290 3.2e-05 2048 70 1375 162816 196.612 55.9759 974.06 1674.3 2901.15 2901.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 770 6.4e-05 2048 150 900 239616 54.9534 28.4181 971.543 837.447 1892.53 1892.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1390 0.000128 4096 190 1500 142944 28.4436 1508.99 838.936 2376.41 2376.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.000256 1024 360 775 70656 4.4719 3.41402 38.3564 128.017 174.358 174.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1180 0.000128 2048 410 1550 113664 24.1484 14.3862 272.58 418.894 730.147 730.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 3.2e-05 512 100 250 574464 25.3072 13.3477 72.5687 418.732 530.144 530.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.000256 512 150 375 6144 7.77478 1.61997 1.42458 57.0764 68.1073 68.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 310 0.000512 4096 65 2525 15904 5.81222 6.62323 176.808 209.503 398.83 398.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000128 1024 125 850 94976 18.2846 6.85875 109.283 209.285 343.908 344.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.000128 1024 300 1700 138432 11.0281 6.84115 301.312 209.252 528.567 528.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 290 3.2e-05 2048 70 1375 163072 196.537 56.0759 1089.94 1672.5 3015.25 3015.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 6.4e-05 2048 150 900 241024 54.6797 28.3607 590.608 836.547 1510.38 1510.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000128 4096 190 1500 142968 28.4297 849.271 838.062 1715.81 1715.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.000256 1024 360 775 70560 4.49923 3.41366 63.3238 125.656 196.993 197.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 0.000128 2048 410 1550 114240 24.1612 14.4252 449.615 418.343 906.677 906.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 3.2e-05 512 100 250 573440 25.44 13.379 98.2382 418.471 555.711 555.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.000256 512 150 375 7168 7.87357 1.65312 2.19677 57.1852 69.1161 69.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 310 0.000512 4096 65 2525 15680 5.75898 6.58746 110.361 208.82 331.608 331.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000128 1024 125 850 93184 18.1062 6.87885 68.2058 207.17 300.552 300.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.000128 1024 300 1700 137984 11.0129 6.83738 190.719 209.547 418.249 418.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 290 3.2e-05 2048 70 1375 161280 196.433 56.0516 1018.43 1674.39 2945.48 2945.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 6.4e-05 2048 150 900 240128 54.7489 28.3095 377.127 837.519 1297.88 1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000128 4096 190 1500 142912 28.4201 543.412 838.748 1410.63 1410.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.000256 1024 360 775 70336 4.48458 3.41328 40.3313 125.42 173.75 173.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1180 0.000128 2048 410 1550 113792 24.1507 14.4121 284.118 418.99 741.804 741.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 3.2e-05 512 100 250 573440 25.3715 13.365 63.1106 418.732 520.761 520.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 460 0.000256 512 150 375 0 1.57846 0.004896 54.5387 56.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 310 0.000512 4096 65 2525 15872 5.79149 6.62528 182.738 209.236 404.475 404.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000128 1024 125 850 94208 18.2668 6.8313 113.522 208.975 347.792 347.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.000128 1024 300 1700 138240 11.026 6.83107 310.094 209.637 537.721 537.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 290 3.2e-05 2048 70 1375 163840 196.217 55.9922 1054.95 1675.49 2982.86 2983.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 6.4e-05 2048 150 900 240640 54.6922 28.5414 611.061 837.963 1532.45 1532.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000128 4096 190 1500 142976 28.4283 878.234 838.236 1744.95 1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.000256 1024 360 775 70400 4.47059 3.40685 66.0625 124.519 198.561 198.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 0.000128 2048 410 1550 114176 24.1496 14.3831 469.239 419.221 927.124 927.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 3.2e-05 512 100 250 575488 25.3326 13.3517 102.348 419.013 560.228 560.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.000256 512 150 375 8192 8.0927 1.7039 2.56861 59.0876 71.6588 71.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 310 0.000512 4096 65 2525 15872 5.79645 6.64221 121.801 209.597 343.916 343.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000128 1024 125 850 94208 18.275 6.82906 75.0379 209.09 309.42 309.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.000128 1024 300 1700 137216 10.997 6.83782 200.202 209.061 427.224 427.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 290 3.2e-05 2048 70 1375 159744 196.298 55.9084 957.382 1670.35 2880.12 2880.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 6.4e-05 2048 150 900 239616 54.616 28.2682 406.855 835.518 1325.44 1325.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000128 4096 190 1500 142848 28.4203 589.324 837.893 1455.68 1455.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 0.000256 1024 360 775 70144 4.47898 3.40822 44.1383 124.144 176.269 176.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 0.000128 2048 410 1550 113664 24.0965 14.3638 307.872 419.14 765.601 765.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 3.2e-05 512 100 250 573440 25.2996 13.3317 69.1255 417.784 525.731 525.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 460 0.000256 512 150 375 0 1.62202 0.005408 56.208 57.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 310 0.000512 4096 65 2525 15840 5.7999 6.61299 192.869 209.292 414.657 414.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000128 1024 125 850 92160 18.3128 6.82189 117.268 207.458 350.048 350.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.000128 1024 300 1700 138240 11.0425 6.84122 334.626 209.751 562.392 562.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 290 3.2e-05 2048 70 1375 163584 196.075 56.2482 719.814 1676.3 2648.63 2648.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 6.4e-05 2048 150 900 240768 54.839 28.3647 644.516 838.338 1566.22 1566.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000128 4096 190 1500 142920 28.4037 929.053 838.632 1796.13 1796.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.000256 1024 360 775 70848 4.49936 3.42282 70.9425 123.669 202.634 202.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 0.000128 2048 410 1550 114048 24.2269 14.4304 497.332 419.452 955.578 955.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 3.2e-05 512 100 250 573696 25.4818 13.3806 107.986 419.209 566.24 566.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.000256 512 150 375 4608 7.90525 1.6223 1.74515 56.2784 67.7629 67.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 310 0.000512 4096 65 2525 15840 5.79581 6.62528 138.697 209.514 360.712 360.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000128 1024 125 850 87552 18.4015 6.78502 80.3302 204.296 310.005 310.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.000128 1024 300 1700 137088 11.0012 6.83178 238.38 208.907 465.249 465.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 290 3.2e-05 2048 70 1375 161280 195.739 55.8858 939.426 1669.02 2860.26 2860.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 6.4e-05 2048 150 900 239616 54.5981 28.5049 460.333 834.852 1378.46 1378.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000128 4096 190 1500 142848 28.4285 664.067 838.58 1531.12 1531.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 0.000256 1024 360 775 70272 4.48102 3.41024 50.3316 125.132 183.454 183.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 0.000128 2048 410 1550 112896 24.1517 14.3466 352.382 417.771 808.786 808.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 3.2e-05 512 100 250 571392 25.3805 13.3303 77.415 417.392 533.7 533.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 460 0.000256 512 150 375 0 1.62627 0.004128 56.0457 57.7566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 310 0.000512 4096 65 2525 15840 5.7815 6.6224 188.391 209.108 409.982 410.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000128 1024 125 850 94720 18.2975 6.84534 117.549 209.651 352.535 352.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.000128 1024 300 1700 138240 11.0264 6.84346 324.461 209.62 552.079 552.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 290 3.2e-05 2048 70 1375 163840 195.831 56.0618 701.081 1675.22 2628.38 2628.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 6.4e-05 2048 150 900 240640 54.738 28.3404 627.394 837.863 1548.5 1548.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000128 4096 190 1500 142960 28.4441 901.127 838.048 1767.66 1767.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.000256 1024 360 775 70400 4.46976 3.40794 68.6611 124.323 200.961 201.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 0.000128 2048 410 1550 114560 24.1326 14.4247 487.179 419.086 944.959 945.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 3.2e-05 512 100 250 573440 25.4317 13.3722 104.279 418.938 562.21 562.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.000256 512 150 375 10240 7.81072 1.68563 3.24944 58.2986 71.2537 71.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 310 0.000512 4096 65 2525 15680 5.75411 6.60714 131.459 208.906 352.805 352.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000128 1024 125 850 92160 18.1144 6.80061 80.7812 206.546 312.434 312.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.000128 1024 300 1700 136960 10.9384 6.81862 226.495 208.234 452.617 452.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 290 3.2e-05 2048 70 1375 163840 195.825 56.0343 899.219 1677.24 2828.5 2828.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 6.4e-05 2048 150 900 240640 54.6538 28.3346 439.355 838.916 1361.44 1361.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000128 4096 190 1500 142880 28.4332 630.428 839.46 1498.37 1498.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.000256 1024 360 775 69760 4.46464 3.39235 47.812 123.84 179.609 179.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 0.000128 2048 410 1550 112640 24.0298 14.3301 336.252 416.474 791.219 791.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 3.2e-05 512 100 250 573440 25.3773 13.3507 73.6533 419.445 532.009 532.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 460 0.000256 512 150 375 0 1.57795 0.005824 54.7039 56.3674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 310 0.000512 4096 65 2525 15744 5.75062 6.61094 228.919 208.716 450.078 450.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000128 1024 125 850 92160 18.0895 6.80003 139.345 206.27 370.699 370.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.000128 1024 300 1700 138240 11.002 6.83213 394.699 209.33 621.992 622.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 290 3.2e-05 2048 70 1375 162816 195.212 55.9161 846.748 1672.94 2771 2771.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 6.4e-05 2048 150 900 239616 54.7365 28.2884 758.868 836.633 1678.69 1678.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000128 4096 190 1500 142944 28.4426 1097.89 838.223 1964.6 1964.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.000256 1024 360 775 70656 4.47517 3.41037 83.1946 124.258 215.44 215.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 0.000128 2048 410 1550 113664 24.1349 14.3416 586.149 418.51 1043.27 1043.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 3.2e-05 512 100 250 574464 25.271 13.3447 128.448 418.335 585.584 585.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.000256 512 150 375 6144 7.77974 1.62195 2.54051 56.1969 68.3474 68.5056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 310 0.000512 4096 65 2525 15744 5.79069 6.64125 152.734 209.223 374.47 374.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000128 1024 125 850 92160 18.146 6.80346 93.7502 206.398 325.289 325.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.000128 1024 300 1700 136704 10.9916 6.83126 261.806 208.43 488.186 488.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 290 3.2e-05 2048 70 1375 159744 194.993 55.7759 556.618 1664.76 2472.34 2472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 6.4e-05 2048 150 900 236544 54.84 28.2051 502.669 833.378 1419.25 1419.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000128 4096 190 1500 142848 28.4365 735.934 838.039 1602.46 1602.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 0.000256 1024 360 775 69888 4.46605 3.40534 55.7706 116.438 180.182 180.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 0.000128 2048 410 1550 112128 24.1368 14.3276 387.658 416.694 842.948 843.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 3.2e-05 512 100 250 571392 25.1868 13.285 85.4604 416.33 540.451 540.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 460 0.000256 512 150 375 0 1.62406 0.004448 55.8471 57.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 310 0.000512 4096 65 2525 15800 5.78381 6.60224 230.058 208.849 451.374 451.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000128 1024 125 850 92800 18.1138 6.8184 140.059 206.306 371.49 371.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.000128 1024 300 1700 138400 11.0582 6.86118 393.927 209.49 621.464 621.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 290 3.2e-05 2048 70 1375 163200 195.958 56.1876 847.924 1674.05 2774.3 2774.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 6.4e-05 2048 150 900 240000 54.942 28.3794 761.212 837.315 1682.01 1682.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000128 4096 190 1500 142900 28.454 1102.45 839.071 1970.02 1970.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.000256 1024 360 775 70800 4.49898 3.42086 83.3757 125.392 216.788 216.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1180 0.000128 2048 410 1550 114400 24.2448 14.4005 592.845 418.832 1050.45 1050.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 3.2e-05 512 100 250 572800 25.4974 13.3873 128.919 418.654 586.646 586.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.000256 512 150 375 6400 8.11904 1.68893 2.664 58.2485 70.9277 71.0887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 310 0.000512 4096 65 2525 15600 5.80371 6.6199 153.905 209.527 375.939 376.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000128 1024 125 850 89600 18.4464 6.81584 91.5089 206.579 323.541 323.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.000128 1024 300 1700 137600 11.0207 6.84032 263.317 208.702 490.006 490.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 290 3.2e-05 2048 70 1375 160000 195.353 55.9043 560.056 1666.87 2478.37 2478.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 6.4e-05 2048 150 900 236800 55.0475 28.3014 504.783 833.788 1422.08 1422.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000128 4096 190 1500 142800 28.4122 739.025 838.672 1606.16 1606.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.000256 1024 360 775 70400 4.4792 3.41334 55.9193 121.943 185.856 185.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 0.000128 2048 410 1550 113600 24.1018 14.4379 394.325 417.239 850.236 850.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 3.2e-05 512 100 250 569600 25.3823 13.322 85.4486 416.858 541.199 541.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 460 0.000256 512 150 375 0 1.68941 0.004096 58.1202 59.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 310 0.000512 4096 65 2525 15680 5.76781 6.58429 220.644 208.618 441.693 441.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000128 1024 125 850 93184 18.1025 6.81523 136.951 206.972 369.028 369.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.000128 1024 300 1700 137984 11.0094 6.83664 383.318 209.346 610.641 610.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 290 3.2e-05 2048 70 1375 161280 195.994 56.1198 814.578 1672.77 2739.64 2739.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 6.4e-05 2048 150 900 240128 54.7216 28.3124 739.622 837.345 1660.16 1660.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000128 4096 190 1500 142912 28.4257 1063.79 838.048 1930.31 1930.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.000256 1024 360 775 70336 4.49197 3.41472 80.4971 125.325 213.831 213.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 0.000128 2048 410 1550 113792 24.1502 14.3939 570.574 418.54 1027.79 1027.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 3.2e-05 512 100 250 573440 25.3809 13.3625 124.132 418.345 581.402 581.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 460 0.000256 512 150 375 0 1.58106 0.004096 55.8259 57.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 310 0.000512 4096 65 2525 15232 5.74112 6.5737 141.006 207.972 361.374 361.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000128 1024 125 850 86016 18.2251 6.75958 83.402 202.267 310.845 310.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.000128 1024 300 1700 137984 10.9976 6.83002 251.841 209.449 479.244 479.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 290 3.2e-05 2048 70 1375 157696 196.785 56.0246 523.74 1672.68 2449.42 2449.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 6.4e-05 2048 150 900 240128 54.6142 28.2756 485.318 836.729 1405.09 1405.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000128 4096 190 1500 142688 28.4299 694.987 837.747 1561.21 1561.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 0.000256 1024 360 775 68992 4.4479 3.3832 52.0397 123.376 183.345 183.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 0.000128 2048 410 1550 112896 24.2122 14.3438 371.049 418.922 828.657 828.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 3.2e-05 512 100 250 573440 25.3284 13.3489 81.4854 418.307 538.653 538.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 460 0.000256 512 150 375 0 1.58189 0.004096 54.5526 56.2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 310 0.000512 4096 65 2525 15840 5.80253 6.62653 216.088 209.313 437.91 437.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000128 1024 125 850 92160 18.187 6.80576 131.788 206.262 363.226 363.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.000128 1024 300 1700 137280 11.0254 6.84269 369.367 208.808 596.17 596.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 290 3.2e-05 2048 70 1375 161280 195.756 56.1565 789.564 1668.41 2710.07 2710.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 6.4e-05 2048 150 900 240000 54.6847 28.377 716.185 834.505 1633.91 1634.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000128 4096 190 1500 142920 28.4364 1029.45 838.075 1896.01 1896.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.000256 1024 360 775 70560 4.48166 3.41261 78.2455 124.018 210.256 210.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 0.000128 2048 410 1550 113280 24.1437 14.3609 549.553 417.461 1005.65 1005.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 3.2e-05 512 100 250 572160 25.3907 13.3489 120.324 417.232 576.475 576.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.000256 512 150 375 7680 8.01885 1.68893 2.95245 58.133 71.0009 71.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 310 0.000512 4096 65 2525 15360 5.7168 6.54131 137.784 207.591 357.712 357.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000128 1024 125 850 92160 18.1752 6.80781 87.3783 206.632 319.189 319.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.000128 1024 300 1700 136320 11.0651 6.84234 243.546 209.186 470.765 470.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 290 3.2e-05 2048 70 1375 161280 195.411 55.9602 523.352 1670.63 2445.54 2445.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 6.4e-05 2048 150 900 238080 54.8934 28.3505 470.445 836.177 1390.02 1390.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000128 4096 190 1500 142800 28.434 682.482 838.744 1549.7 1549.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.000256 1024 360 775 70080 4.49133 3.41216 52.1785 109.748 169.933 170.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 0.000128 2048 410 1550 113280 24.1676 14.3884 363.269 418.301 820.254 820.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 3.2e-05 512 100 250 568320 25.5245 13.3343 79.7908 417.745 536.584 536.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 460 0.000256 512 150 375 0 1.69178 0.004672 57.9502 59.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 310 0.000512 4096 65 2525 15872 5.80198 6.63763 206.74 209.511 428.768 428.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000128 1024 125 850 94208 18.2673 6.82714 128.373 209.01 362.661 362.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.000128 1024 300 1700 137216 11.0153 6.83232 352.363 208.98 579.32 579.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 290 3.2e-05 2048 70 1375 159744 195.969 55.8994 747.438 1669.68 2669.17 2669.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 6.4e-05 2048 150 900 239616 54.65 28.3692 682.539 835.191 1600.91 1601.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000128 4096 190 1500 142848 28.4519 985.521 838.772 1852.79 1852.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 0.000256 1024 360 775 70144 4.48547 3.40925 74.4371 124.096 206.53 206.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 0.000128 2048 410 1550 113664 24.1196 14.3299 526.471 417.799 982.85 982.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 3.2e-05 512 100 250 573440 25.2496 13.3255 115.182 417.563 571.502 571.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 460 0.000256 512 150 375 0 1.61782 0.004096 56.0936 57.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 310 0.000512 4096 65 2525 15360 5.74077 6.55363 141.056 207.701 361.132 361.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000128 1024 125 850 90112 18.8016 6.82835 86.6135 209.427 321.858 322.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.000128 1024 300 1700 137216 11.0325 6.83981 248.379 209.396 475.773 475.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 290 3.2e-05 2048 70 1375 155648 197.292 55.9063 514.203 1672.01 2439.6 2439.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 6.4e-05 2048 150 900 237568 54.9124 28.2486 478.283 836.432 1398.03 1398.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000128 4096 190 1500 142592 28.4203 700.344 837.809 1566.62 1566.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 0.000256 1024 360 775 69632 4.50634 3.41014 52.2675 124.561 184.846 184.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 0.000128 2048 410 1550 112640 24.2461 14.3862 368.658 418.735 826.153 826.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 3.2e-05 512 100 250 573440 25.2825 13.3332 81.7495 418.143 538.691 538.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 310 0.000512 4096 65 2528 15808 5.79549 6.62742 150.717 209.343 372.563 372.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000128 1024 125 864 92160 18.4828 6.83818 90.9223 208.874 325.306 325.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.000128 1024 300 1696 138240 11.0097 6.83181 257.028 209.533 484.544 484.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 290 3.2e-05 2048 70 1376 154624 200.593 56.1127 1041.95 1674.9 2973.74 2973.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 770 6.4e-05 2048 150 896 240640 54.907 28.3566 901.469 837.709 1822.6 1822.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1390 0.000128 4096 190 1504 142976 28.4394 1368.82 837.961 2235.27 2235.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.000256 1024 360 768 70528 4.49075 3.41597 54.057 128.09 190.155 190.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1180 0.000128 2048 410 1568 113920 24.1465 14.3305 391.184 418.915 848.705 848.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1130 3.2e-05 512 100 256 578560 25.4036 13.353 155.96 422.047 616.948 617.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 460 0.000256 512 150 384 6144 8.22589 1.70451 1.61821 60.3159 72.0735 72.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 310 0.000512 4096 65 2528 15744 5.7801 6.63923 97.0667 209.198 318.766 318.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000128 1024 125 864 92160 18.4878 6.82662 59.0752 208.948 293.532 293.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1550 0.000128 1024 300 1696 138240 11.0245 6.83418 165.911 209.611 393.505 393.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 290 3.2e-05 2048 70 1376 153600 201.38 56.0071 1030.73 1675.22 2963.53 2963.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 770 6.4e-05 2048 150 896 240640 55.0743 28.2939 910.701 837.934 1832.16 1832.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1390 0.000128 4096 190 1504 142912 28.4296 1362.74 837.956 2229.17 2229.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.000256 1024 360 768 70144 4.48723 3.40787 34.797 127.432 170.226 170.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1180 0.000128 2048 410 1568 113664 24.23 14.3715 290.275 419.055 748.064 748.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1130 3.2e-05 512 100 256 577536 25.4509 13.3571 154.548 418.937 612.48 612.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 460 0.000256 512 150 384 4096 8.39779 1.70224 0.998048 60.2824 71.5859 71.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 310 0.000512 4096 65 2528 15760 5.8199 6.62118 152.424 209.526 374.472 374.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000128 1024 125 864 92160 18.6798 6.84442 93.3328 209.797 328.85 329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.000128 1024 300 1696 138240 11.0671 6.84448 263.417 209.775 491.238 491.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 290 3.2e-05 2048 70 1376 154880 199.517 56.123 956.297 1676.75 2888.88 2889.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 6.4e-05 2048 150 896 240640 55.0923 28.373 947.147 838.603 1869.39 1869.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000128 4096 190 1504 142960 28.44 742.297 838.888 1609.67 1609.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.000256 1024 360 768 70560 4.5151 3.42598 55.1083 125.274 188.424 188.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1180 0.000128 2048 410 1568 113920 24.296 14.362 398.258 419.467 856.514 856.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 3.2e-05 512 100 256 578560 25.2996 13.3842 95.1754 419.404 553.45 553.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.000256 512 150 384 5120 8.19942 1.68755 1.52845 58.8786 70.5065 70.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 310 0.000512 4096 65 2528 15680 5.7791 6.62659 97.3848 209.312 319.181 319.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000128 1024 125 864 92160 18.6231 6.84378 60.3599 209.855 295.872 296.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.000128 1024 300 1696 138240 11.0346 6.84336 170.045 209.826 397.877 397.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 290 3.2e-05 2048 70 1376 153600 200.223 56.074 907.345 1676.87 2840.7 2840.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 770 6.4e-05 2048 150 896 240640 54.9562 28.3398 930.261 838.715 1852.43 1852.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1390 0.000128 4096 190 1504 142880 28.3976 1421.87 840.355 2290.66 2290.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.000256 1024 360 768 70080 4.47987 3.40746 35.6584 127.09 170.737 170.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1180 0.000128 2048 410 1568 113920 24.2013 14.5344 257.787 419.495 716.149 716.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 3.2e-05 512 100 256 578560 25.3916 13.3712 160.957 419.354 619.263 619.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 460 0.000256 512 150 384 5120 8.19341 1.68755 1.18938 59.4996 70.7739 70.9317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 310 0.000512 4096 65 2528 15744 5.79232 6.62522 165.105 209.669 387.274 387.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000128 1024 125 864 90624 18.6222 6.82189 99.2985 208.459 333.398 333.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.000128 1024 300 1696 137856 11.0281 6.84218 282.28 209.463 509.745 509.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 290 3.2e-05 2048 70 1376 153600 198.776 55.9903 967.279 1674.38 2896.61 2896.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 6.4e-05 2048 150 896 239616 54.8257 28.3028 553.354 837.362 1474.02 1474.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000128 4096 190 1504 142944 28.4281 797.704 838.933 1665.11 1665.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.000256 1024 360 768 70464 4.48474 3.41251 60.284 126.12 194.401 194.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 0.000128 2048 410 1568 113664 24.1818 14.4167 429.425 420.379 888.537 888.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 3.2e-05 512 100 256 577536 25.1611 13.3591 93.0593 418.685 550.446 550.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.000256 512 150 384 6144 8.12221 1.68589 1.89488 58.3449 70.2544 70.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 310 0.000512 4096 65 2528 15552 5.75414 6.60867 105.108 208.712 326.263 326.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000128 1024 125 864 89088 18.4414 6.79526 63.7631 206.271 295.459 295.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.000128 1024 300 1696 137472 11.0176 6.83059 182.993 209.329 410.298 410.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 290 3.2e-05 2048 70 1376 153600 198.504 56.0172 897.544 1672.76 2825.02 2825.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 6.4e-05 2048 150 896 239616 54.8004 28.2894 467.129 836.588 1386.98 1387.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000128 4096 190 1504 142848 28.4164 509.57 837.87 1375.9 1375.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.000256 1024 360 768 70272 4.47997 3.40986 38.9195 124.355 171.261 171.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1180 0.000128 2048 410 1568 113664 24.1266 14.3409 276.094 418.601 733.29 733.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 3.2e-05 512 100 256 577536 25.1178 13.3489 74.7766 418.327 531.754 531.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 460 0.000256 512 150 384 0 1.61946 0.005792 56.1079 57.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 310 0.000512 4096 65 2528 15792 5.82378 6.62118 163.971 209.523 386.017 386.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000128 1024 125 864 91392 18.7103 6.83923 99.1691 209.307 334.217 334.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.000128 1024 300 1696 137984 11.0504 6.84131 281.475 209.273 508.768 508.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 290 3.2e-05 2048 70 1376 152320 199.43 56.2094 908.676 1672.65 2837.15 2837.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 6.4e-05 2048 150 896 240128 54.9406 28.3494 548.119 836.479 1468.06 1468.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000128 4096 190 1504 142968 28.4265 788.08 838.198 1654.75 1654.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.000256 1024 360 768 70336 4.50723 3.41472 59.3681 124.683 192.075 192.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 0.000128 2048 410 1568 113792 24.2578 14.42 423.151 420.169 882.127 882.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 3.2e-05 512 100 256 577024 25.2596 13.3718 92.349 418.414 549.579 549.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.000256 512 150 384 3584 8.15709 1.65245 1.27034 57.271 68.5571 68.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 310 0.000512 4096 65 2528 15456 5.7624 6.58627 103.424 208.798 324.65 324.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000128 1024 125 864 89600 18.5305 6.8177 62.4284 207.151 295.118 295.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.000128 1024 300 1696 137984 11.014 6.83776 180.249 209.521 407.749 407.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 290 3.2e-05 2048 70 1376 150528 199.569 56.1187 837.764 1674.17 2767.81 2767.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 6.4e-05 2048 150 896 240128 54.7299 28.3566 356.354 837.319 1276.94 1277.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000128 4096 190 1504 142912 28.4373 512.96 838.828 1380.27 1380.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.000256 1024 360 768 70336 4.49082 3.41898 38.1116 124.453 170.577 170.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 0.000128 2048 410 1568 113792 24.1643 14.3444 271.192 418.989 728.82 728.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 3.2e-05 512 100 256 577024 25.1675 13.3632 60.0275 418.683 517.422 517.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 460 0.000256 512 150 384 0 1.5807 0.004576 54.5953 56.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 310 0.000512 4096 65 2528 15456 5.76918 6.56598 85.5668 208.493 306.475 306.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000128 1024 125 864 91392 18.7272 6.8431 52.4134 209.737 287.913 288.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.000128 1024 300 1696 137088 11.0979 6.83661 146.489 209.599 374.151 374.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 290 3.2e-05 2048 70 1376 150528 200.555 56.0763 879.795 1674.51 2811.13 2811.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 6.4e-05 2048 150 896 239232 55.2481 28.3817 965.778 837.559 1887.13 1887.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000128 4096 190 1504 142800 28.4196 426.966 838.625 1294.05 1294.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.000256 1024 360 768 69888 4.52176 3.42774 31.271 124.599 163.921 164.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1180 0.000128 2048 410 1568 112896 24.3317 14.3708 222.758 419.314 680.907 681.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 3.2e-05 512 100 256 575232 25.326 13.3725 63.7264 418.727 521.336 521.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 460 0.000256 512 150 384 0 1.6569 0.00464 57.606 59.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 310 0.000512 4096 65 2528 15744 5.78202 6.63142 166.222 209.399 388.113 388.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000128 1024 125 864 92160 18.4931 6.82944 101.081 209.15 335.745 335.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.000128 1024 300 1696 138240 11.0126 6.8377 280.497 210.022 508.495 508.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 290 3.2e-05 2048 70 1376 153600 199.27 56.0401 867.9 1676.83 2800.22 2800.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 6.4e-05 2048 150 896 240640 54.6791 28.3835 560.276 838.781 1482.29 1482.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000128 4096 190 1504 142912 28.4262 806.515 838.652 1673.64 1673.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.000256 1024 360 768 70144 4.47882 3.40906 60.2051 124.401 192.592 192.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 0.000128 2048 410 1568 113664 24.2057 14.3811 427.79 419.568 886.073 886.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 3.2e-05 512 100 256 577536 25.215 13.3576 94.3646 419.44 552.562 552.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.000256 512 150 384 4096 8.38541 1.70195 1.45434 59.1097 70.8647 71.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 310 0.000512 4096 65 2528 15616 5.79475 6.63862 111.481 209.737 333.73 333.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000128 1024 125 864 90112 18.7777 6.83008 66.7494 209.232 301.777 301.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.000128 1024 300 1696 137216 11.0164 6.89699 182.513 209.201 409.757 409.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 290 3.2e-05 2048 70 1376 151552 198.801 55.9437 793.799 1671.49 2720.22 2720.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 6.4e-05 2048 150 896 239616 54.5876 28.2576 377.966 836.005 1296.99 1297.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000128 4096 190 1504 142848 28.4362 550.591 838.592 1417.66 1417.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 0.000256 1024 360 768 70144 4.48307 3.408 40.8165 124.214 173.022 173.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 0.000128 2048 410 1568 112640 24.1992 14.4257 284.072 418.417 741.243 741.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 3.2e-05 512 100 256 573440 25.2734 13.33 63.8016 418.015 520.602 520.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 460 0.000256 512 150 384 0 1.61997 0.004096 55.8714 57.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 310 0.000512 4096 65 2528 15360 5.78726 6.63408 91.1841 209.363 313.05 313.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000128 1024 125 864 86016 18.8671 6.79725 53.1246 206.636 285.611 285.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.000128 1024 300 1696 136704 11.0081 6.8257 152.337 208.568 378.869 378.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 290 3.2e-05 2048 70 1376 147456 199.6 55.6834 755.848 1665.9 2677.22 2677.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 6.4e-05 2048 150 896 236544 54.8703 28.2202 311.328 833.408 1228 1228.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000128 4096 190 1504 142656 28.4201 454.941 837.817 1321.22 1321.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 0.000256 1024 360 768 69888 4.47418 3.40582 33.9293 124.039 165.948 166.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 0.000128 2048 410 1568 112128 24.1393 14.3565 235.461 417.144 691.237 691.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 3.2e-05 512 100 256 571392 25.1579 13.2777 52.9794 416.62 508.218 508.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 460 0.000256 512 150 384 0 1.62618 0.005248 55.7949 57.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 310 0.000512 4096 65 2528 15696 5.79546 6.62323 235.448 209.091 457.038 457.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000128 1024 125 864 89856 18.5776 6.82243 141.436 207.26 374.283 374.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.000128 1024 300 1696 138240 11.0482 6.84624 407.365 209.552 634.944 635.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 290 3.2e-05 2048 70 1376 154368 198.519 56.0705 833.571 1674.69 2763.04 2763.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 6.4e-05 2048 150 896 239616 55.0356 28.3709 785.442 838.123 1707.13 1707.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000128 4096 190 1504 142920 28.4262 1128.13 838.036 1994.64 1994.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.000256 1024 360 768 70560 4.50477 3.4263 85.7026 123.298 217.03 217.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 0.000128 2048 410 1568 113472 24.2524 14.3672 609.215 418.944 1066.91 1067.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 3.2e-05 512 100 256 578304 25.2218 13.3742 132.564 418.819 590.168 590.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 32 460 0.000256 512 150 384 0 1.62291 0.004608 56.1033 57.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 310 0.000512 4096 65 2528 15552 5.79158 6.63062 146.451 209.637 368.593 368.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000128 1024 125 864 87552 18.4031 7.28269 87.3098 204.426 317.609 317.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.000128 1024 300 1696 137088 11.002 6.84646 255.25 209.033 482.257 482.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 290 3.2e-05 2048 70 1376 152064 198.206 55.9172 1173.81 1669.99 3098.11 3098.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 6.4e-05 2048 150 896 237312 54.9582 28.3226 490.507 835.358 1409.33 1409.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000128 4096 190 1504 142848 28.4263 723.713 838.642 1590.83 1590.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 0.000256 1024 360 768 70272 4.47334 3.41114 54.6771 125.188 187.852 187.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 0.000128 2048 410 1568 112896 24.1715 14.4363 386.987 417.917 843.642 843.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 3.2e-05 512 100 256 576000 25.0636 13.3343 86.6934 417.634 542.913 543.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 460 0.000256 512 150 384 0 1.62214 0.006016 56.0754 57.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 310 0.000512 4096 65 2528 15120 5.74675 6.54723 118.976 207.749 339.101 339.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000128 1024 125 864 82944 19.0136 6.78707 69.114 204.562 299.664 299.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.000128 1024 300 1696 136512 11.0678 6.84134 211.332 209.176 438.54 438.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 290 3.2e-05 2048 70 1376 152064 198.602 55.98 1110.29 1670.56 3035.61 3035.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 6.4e-05 2048 150 896 238464 54.9865 28.3582 406.897 835.788 1326.2 1326.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000128 4096 190 1504 142776 28.418 589.193 838.767 1456.42 1456.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.000256 1024 360 768 69984 4.5032 3.41741 45.4893 125.178 178.687 178.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 0.000128 2048 410 1568 112320 24.3265 14.3662 318.502 418.245 775.571 775.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 3.2e-05 512 100 256 573696 25.2971 13.3513 71.4651 417.774 528.074 528.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 310 0.000512 4096 65 2528 15680 5.77946 6.61494 219.867 209.289 441.632 441.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000128 1024 125 864 92160 18.6303 6.84477 135.127 209.835 370.625 370.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.000128 1024 300 1696 138240 11.0439 6.84845 378.799 209.807 606.63 606.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 290 3.2e-05 2048 70 1376 153600 198.693 56.0741 773.062 1676.78 2704.8 2704.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 6.4e-05 2048 150 896 240640 54.7223 28.383 735.228 838.579 1657.08 1657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000128 4096 190 1504 142880 28.4213 1054.6 838.502 1921.57 1921.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.000256 1024 360 768 70080 4.47789 3.40874 79.5071 124.043 211.533 211.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 0.000128 2048 410 1568 113920 24.1634 14.3603 571.872 419.45 1029.97 1030.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 3.2e-05 512 100 256 578560 25.1826 13.3704 125.177 419.307 583.22 583.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.000256 512 150 384 5120 8.19082 1.6855 2.19024 58.3436 70.6229 70.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 310 0.000512 4096 65 2528 15360 5.76029 6.60422 146.545 208.904 367.893 367.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000128 1024 125 864 87040 18.7716 6.8055 85.9993 206.552 318.313 318.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.000128 1024 300 1696 136960 10.9489 7.70867 251.911 208.242 478.938 479.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 290 3.2e-05 2048 70 1376 153600 198.285 56.1153 520.826 1677.28 2452.69 2452.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 6.4e-05 2048 150 896 240640 54.5987 28.2849 495.201 838.944 1417.18 1417.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000128 4096 190 1504 142720 28.4283 713.064 838.17 1579.71 1579.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.000256 1024 360 768 69760 4.45533 3.77344 53.3289 124.312 185.97 186.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 0.000128 2048 410 1568 112640 24.0341 14.3137 379.634 416.377 834.491 834.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 3.2e-05 512 100 256 578560 25.1289 13.3553 83.4652 419.471 541.605 541.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 460 0.000256 512 150 384 0 1.57901 0.007072 54.6508 56.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 310 0.000512 4096 65 2528 14880 5.72314 6.54336 118.808 207.556 338.711 338.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000128 1024 125 864 84480 19.0324 6.80662 70.1208 206.593 302.74 302.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.000128 1024 300 1696 136320 11.0793 6.83869 210.634 209.142 437.822 437.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 290 3.2e-05 2048 70 1376 145920 200.384 55.9008 1023.14 1670.1 2949.72 2949.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 6.4e-05 2048 150 896 238080 54.8923 28.4531 408.77 835.544 1327.83 1327.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000128 4096 190 1504 142560 28.414 595.246 837.485 1461.19 1461.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.000256 1024 360 768 70080 4.48717 3.41606 45.1111 124.699 177.814 177.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 0.000128 2048 410 1568 113280 24.1573 14.4619 319.794 418.127 776.665 776.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 3.2e-05 512 100 256 576000 25.0904 13.3418 70.2204 417.663 526.501 526.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 460 0.000256 512 150 384 0 1.68947 0.004704 57.9072 59.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 310 0.000512 4096 65 2528 15552 5.76531 6.60554 205.985 208.879 427.314 427.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000128 1024 125 864 89088 18.4355 6.8 124.153 206.439 356.018 356.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.000128 1024 300 1696 137472 11.0156 6.8264 358.432 209.499 585.907 586.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 290 3.2e-05 2048 70 1376 153600 197.908 55.9654 733.269 1674.12 2661.45 2661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 6.4e-05 2048 150 896 239616 54.7409 28.3566 694.719 837.345 1615.32 1615.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000128 4096 190 1504 142848 28.3951 999.897 838.511 1866.85 1866.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.000256 1024 360 768 70272 4.4792 3.68576 75.804 124.34 208.41 208.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 0.000128 2048 410 1568 113664 24.1333 14.4466 540.837 418.838 998.387 998.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 3.2e-05 512 100 256 577536 25.1076 13.4068 118.66 418.667 576.029 576.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 460 0.000256 512 150 384 0 1.62032 0.00512 56.1707 57.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 310 0.000512 4096 65 2528 15360 5.79165 6.62938 131.222 209.191 352.917 352.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000128 1024 125 864 86016 18.8818 6.9648 78.2404 206.362 310.647 310.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.000128 1024 300 1696 136704 10.9955 6.82947 231.93 208.404 458.29 458.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 290 3.2e-05 2048 70 1376 147456 198.454 55.6526 457.762 1664.53 2376.59 2376.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 6.4e-05 2048 150 896 236544 54.8627 28.2146 444.999 832.607 1360.85 1360.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000128 4096 190 1504 142656 28.4292 648.617 837.068 1514.16 1514.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 0.000256 1024 360 768 69888 4.4727 3.40787 49.7336 123.951 181.667 181.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 0.000128 2048 410 1568 112128 24.1463 14.3236 345.363 416.801 800.769 800.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 3.2e-05 512 100 256 571392 25.1541 13.2791 76.4032 416.277 531.304 531.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 460 0.000256 512 150 384 0 1.6263 0.004864 55.7526 57.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 310 0.000512 4096 65 2528 14976 5.76096 6.60275 113.202 208.879 334.526 334.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000128 1024 125 864 82944 18.0428 6.71725 66.1651 198.45 289.568 289.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.000128 1024 300 1696 135936 10.936 6.81955 200.337 207.702 425.926 426.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 290 3.2e-05 2048 70 1376 147456 196.848 55.3997 399.53 1658.17 2310.13 2310.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 6.4e-05 2048 150 896 235008 54.6553 28.2032 385.621 829.56 1298.2 1298.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000128 4096 190 1504 142560 28.426 563.138 837.881 1429.49 1429.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 0.000256 1024 360 768 69120 4.4679 3.3864 42.1607 122.944 173.059 173.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 0.000128 2048 410 1568 110592 24.1363 14.3319 296.87 415.235 750.703 750.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 3.2e-05 512 100 256 571392 24.8321 13.1872 65.9814 414.689 518.874 519.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 460 0.000256 512 150 384 0 1.62557 0.004576 55.6701 57.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 310 0.000512 4096 65 2528 15600 5.79398 6.59654 203.192 209.017 424.682 424.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000128 1024 125 864 89600 18.4589 6.8232 122.82 206.476 354.767 354.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.000128 1024 300 1696 137600 11.0821 6.85034 352.27 209.669 580.002 580.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 290 3.2e-05 2048 70 1376 153600 198.423 56.1397 721.693 1675.42 2651.87 2652.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 6.4e-05 2048 150 896 240000 54.9201 28.3634 684.24 837.936 1605.62 1605.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000128 4096 190 1504 142900 28.4324 985.607 851.918 1866.01 1866.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.000256 1024 360 768 70400 4.51683 3.42166 74.5134 125.47 208.024 208.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 0.000128 2048 410 1568 113600 24.3136 20.1155 530.97 419.176 994.709 994.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 3.2e-05 512 100 256 576000 25.3144 13.3856 116.113 419 573.993 574.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.000256 512 150 384 6400 8.12022 1.69094 2.55997 59.3465 71.9278 72.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 310 0.000512 4096 65 2528 15600 5.80608 6.6201 142.522 209.527 364.555 364.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000128 1024 125 864 89600 18.4576 6.82029 85.5477 206.574 317.587 317.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.000128 1024 300 1696 136000 11.076 6.84032 242.178 208.696 468.919 469.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 290 3.2e-05 2048 70 1376 147200 199.01 55.7847 481.225 1667.11 2403.32 2403.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 6.4e-05 2048 150 896 236800 55.0686 28.2381 470.362 833.774 1387.6 1387.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000128 4096 190 1504 142800 28.4344 693.235 839.312 1561.03 1561.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.000256 1024 360 768 69600 4.50355 3.40992 51.9598 125.063 185.04 185.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 0.000128 2048 410 1568 112000 24.3004 14.3954 368.709 417.287 824.823 824.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 3.2e-05 512 100 256 569600 25.3707 13.3187 80.8902 416.848 536.611 536.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 460 0.000256 512 150 384 0 1.68909 0.005472 59.1792 60.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 310 0.000512 4096 65 2528 15000 5.76512 6.54835 114.956 207.747 335.095 335.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000128 1024 125 864 86400 18.9593 6.81965 69.4488 206.541 301.956 302.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.000128 1024 300 1696 134400 11.002 6.82477 199.457 206.514 423.929 424.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 290 3.2e-05 2048 70 1376 153600 198.652 56.1929 418.038 1674.64 2347.7 2347.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 6.4e-05 2048 150 896 240000 55.0001 28.5227 396.422 837.665 1317.76 1317.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000128 4096 190 1504 142500 28.4319 569.029 836.95 1434.45 1434.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.000256 1024 360 768 68400 4.47888 3.38157 42.3538 123.561 173.872 173.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 0.000128 2048 410 1568 110400 24.1799 14.3155 299.202 412.958 750.781 750.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 3.2e-05 512 100 256 576000 25.3355 13.3872 67.6408 418.733 525.277 525.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 460 0.000256 512 150 384 0 1.69194 0.005824 58.028 59.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 310 0.000512 4096 65 2528 15456 5.77536 6.58525 196.75 208.798 417.99 418.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000128 1024 125 864 89600 18.5366 6.81315 119.256 207.141 351.937 352.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.000128 1024 300 1696 137984 11.008 6.83622 342.567 209.524 570.064 570.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 290 3.2e-05 2048 70 1376 150528 199.084 56.3118 687.557 1674.17 2617.32 2617.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 6.4e-05 2048 150 896 240128 54.7694 28.3405 667.325 837.904 1588.5 1588.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000128 4096 190 1504 142912 28.4318 964.844 838.938 1832.26 1832.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.000256 1024 360 768 70336 4.49296 3.41626 72.8475 124.363 205.221 205.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 0.000128 2048 410 1568 113792 24.1537 14.3626 521.709 419.003 979.366 979.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 3.2e-05 512 100 256 577024 25.2063 13.3734 113.939 421.569 574.271 574.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 460 0.000256 512 150 384 0 1.57955 0.005312 54.8076 56.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 310 0.000512 4096 65 2528 15232 5.73552 6.57203 134.449 208.154 354.99 355.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000128 1024 125 864 86016 18.2307 6.74816 80.2488 202.447 307.863 308.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.000128 1024 300 1696 137984 11.0069 6.83395 239.421 209.632 467.022 467.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 290 3.2e-05 2048 70 1376 150528 198.882 56.0026 480.406 1674.16 2409.63 2409.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 6.4e-05 2048 150 896 240128 54.6427 28.2795 464.716 837.477 1385.27 1385.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000128 4096 190 1504 142688 28.445 669.852 838.758 1537.1 1537.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 0.000256 1024 360 768 68992 4.44995 3.3833 50.3748 122.944 181.251 181.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 0.000128 2048 410 1568 112896 24.2116 14.338 358.358 419.203 816.242 816.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 3.2e-05 512 100 256 573440 25.3436 13.3459 78.4955 418.68 536.045 536.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 460 0.000256 512 150 384 0 1.57968 0.00496 54.6029 56.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 310 0.000512 4096 65 2528 14784 5.72874 6.53453 109.763 207.45 329.559 329.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000128 1024 125 864 86016 18.3036 6.78298 66.9407 202.491 294.711 294.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.000128 1024 300 1696 137088 11.1065 6.84442 196.953 209.679 424.71 424.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 290 3.2e-05 2048 70 1376 150528 199.095 56.157 396.292 1673.84 2325.58 2325.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 6.4e-05 2048 150 896 236544 55.2204 28.3382 378.121 837.333 1299.17 1299.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000128 4096 190 1504 142464 28.4322 547.681 837.255 1413.42 1413.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.000256 1024 360 768 68544 4.43616 3.36925 41.177 123.886 172.969 173.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 0.000128 2048 410 1568 112896 24.2578 14.3564 295.651 420.569 754.97 755.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 3.2e-05 512 100 256 569856 25.59 13.3738 64.6219 418.54 522.31 522.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 310 0.000512 4096 65 2528 15600 6.06659 6.61955 196.104 211.357 420.234 420.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000128 1024 125 864 88320 18.6378 6.95885 114.648 208.276 348.709 348.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.000128 1024 300 1696 137280 11.0378 6.84214 330.607 210.847 559.462 559.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 290 3.2e-05 2048 70 1376 149760 198.843 56.0483 669.899 1684.7 2609.69 2609.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 6.4e-05 2048 150 896 238080 55.0997 28.3408 647.829 842.63 1574.07 1574.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000128 4096 190 1504 142800 28.4229 950.589 845.688 1824.75 1824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.000256 1024 360 768 70080 4.49594 3.41811 70.4111 123.896 202.322 202.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 0.000128 2048 410 1568 113280 24.1424 14.3585 507.141 421.58 967.353 967.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 3.2e-05 512 100 256 576000 25.1372 13.3544 110.666 421.312 570.653 570.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 460 0.000256 512 150 384 0 1.6913 0.005664 58.6374 60.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 310 0.000512 4096 65 2528 14880 5.73034 6.54544 133.917 207.374 353.648 353.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000128 1024 125 864 84480 19.0449 6.80592 79.4859 206.406 311.927 312.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.000128 1024 300 1696 136320 11.0772 6.83862 239.053 208.962 466.061 466.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 290 3.2e-05 2048 70 1376 145920 200.076 55.8981 469.932 1668.62 2394.72 2394.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 6.4e-05 2048 150 896 238080 54.8781 28.3341 464.667 834.718 1382.76 1382.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000128 4096 190 1504 142560 28.4246 671.131 836.74 1536.34 1536.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.000256 1024 360 768 70080 4.496 3.41811 51.474 124.053 183.542 183.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 0.000128 2048 410 1568 113280 24.1454 14.3633 361.911 419.074 819.628 819.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 3.2e-05 512 100 256 576000 25.0729 13.3407 79.0962 417.285 534.981 535.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 460 0.000256 512 150 384 0 1.69325 0.004832 57.8606 59.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 310 0.000512 4096 65 2528 14400 5.72006 6.52902 106.663 206.977 325.969 326.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000128 1024 125 864 80640 18.8341 6.7543 63.4482 201.664 290.892 291.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.000128 1024 300 1696 135360 11.1831 6.84614 196.689 209.365 424.209 424.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 290 3.2e-05 2048 70 1376 149760 199.107 56.0005 399.645 1670.94 2325.88 2326.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 6.4e-05 2048 150 896 236160 55.2716 28.3201 381.946 836.035 1301.73 1301.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000128 4096 190 1504 142560 28.4117 557.584 838.369 1424.41 1424.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 0.000256 1024 360 768 69120 4.53606 3.42403 41.6085 123.892 173.558 173.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 0.000128 2048 410 1568 112320 24.3498 14.4243 297.505 418.636 755.043 755.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 3.2e-05 512 100 256 576000 25.1631 13.3591 65.9308 417.875 522.515 522.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 310 0.000512 4096 65 2528 15616 5.80813 6.64266 195.466 209.762 417.758 417.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000128 1024 125 864 90112 18.7734 6.82816 118.467 209.251 353.503 353.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.000128 1024 300 1696 137216 11.0026 6.83165 337.053 209.226 564.243 564.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 290 3.2e-05 2048 70 1376 151552 198.313 55.9311 684.209 1671.67 2610.31 2610.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 6.4e-05 2048 150 896 239616 54.6082 28.3116 657.453 836.141 1576.68 1576.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000128 4096 190 1504 142848 28.4251 945.459 838.774 1812.71 1812.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 0.000256 1024 360 768 70144 4.48358 3.40787 71.7256 125.28 204.995 205.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 0.000128 2048 410 1568 112640 24.2255 14.3332 507.347 419.992 966.026 966.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 3.2e-05 512 100 256 573440 25.2841 13.3216 110.755 418.056 567.598 567.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 460 0.000256 512 150 384 0 1.624 0.004096 56.148 57.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 310 0.000512 4096 65 2528 14848 5.72416 6.56144 126.68 207.661 346.707 346.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000128 1024 125 864 90112 18.804 6.8367 80.7178 209.383 315.93 316.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.000128 1024 300 1696 137216 11.0209 6.8264 228.664 209.355 455.991 456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 290 3.2e-05 2048 70 1376 147456 199.732 55.8996 451.012 1671.67 2378.5 2378.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 6.4e-05 2048 150 896 237568 54.9036 28.3261 439.674 836.911 1359.97 1360.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000128 4096 190 1504 142592 28.4282 637.061 837.813 1503.35 1503.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 0.000256 1024 360 768 69632 4.49994 3.41014 48.2225 125.52 181.754 181.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 0.000128 2048 410 1568 112640 24.2313 14.3521 342.436 418.652 799.8 799.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 3.2e-05 512 100 256 573440 25.2816 13.3245 75.3728 418.059 532.223 532.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 310 0.000512 4096 65 2528 14592 5.75078 6.58125 112.94 208.185 333.537 333.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000128 1024 125 864 73728 19.1299 6.72314 60.2892 198.407 284.74 284.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.000128 1024 300 1696 135168 10.9128 6.80573 201.926 206.616 426.393 426.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 290 3.2e-05 2048 70 1376 135168 199.699 55.1549 374.356 1648.75 2278.16 2278.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 6.4e-05 2048 150 896 233472 54.5632 27.9413 392.999 824.993 1300.66 1300.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000128 4096 190 1504 142464 28.4201 583.477 838.142 1450.08 1450.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 0.000256 1024 360 768 69120 4.43469 3.37517 43.1316 122.576 173.617 173.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 0.000128 2048 410 1568 110592 24.0212 14.2663 305.781 413.147 757.344 757.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 3.2e-05 512 100 256 565248 24.9531 13.1312 67.1367 412.343 517.753 517.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 460 0.000256 512 150 384 0 1.62621 0.00528 55.5377 57.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 310 0.000512 4096 65 2560 15552 5.79414 6.63552 152.08 209.429 374.017 374.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000128 1024 125 880 95232 18.1098 6.82842 97.351 208.963 331.441 331.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.000128 1024 300 1720 138496 10.9979 7.02211 264.036 209.621 491.811 491.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 290 3.2e-05 2048 70 1400 161792 197.61 56.1684 1040.19 1675.6 2969.77 2969.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 770 6.4e-05 2048 150 920 240128 54.9577 28.3631 930.627 838.034 1852.18 1852.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1390 0.000128 4096 190 1520 142848 28.4331 1427.9 838.421 2294.8 2294.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 0.000256 1024 360 760 70528 4.48755 3.41667 54.5684 128.437 191.012 191.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1180 0.000128 2048 410 1560 113152 24.2305 14.3459 388.878 419.081 846.672 846.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 3.2e-05 512 100 240 568320 26.018 13.3518 153.792 419.046 612.397 612.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 310 0.000512 4096 65 2560 15488 5.7817 6.62422 97.7908 209.393 319.671 319.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000128 1024 125 880 94208 18.2574 6.83075 62.125 209.145 296.549 296.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.000128 1024 300 1720 138240 11.0196 6.83418 169.46 209.8 397.239 397.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 290 3.2e-05 2048 70 1400 161792 198.621 56.0864 1152.86 1677.03 3084.79 3084.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 770 6.4e-05 2048 150 920 239616 55.173 28.3013 938.603 838.676 1860.91 1861.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1390 0.000128 4096 190 1520 142784 28.4303 1427.91 838.838 2295.22 2295.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 0.000256 1024 360 760 70144 4.47962 3.40378 35.1218 126.954 170.06 170.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1180 0.000128 2048 410 1560 113152 24.2643 14.3416 252.114 419.452 710.299 710.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1130 3.2e-05 512 100 240 567296 26.0373 13.3527 157.368 419.343 616.288 616.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 310 0.000512 4096 65 2560 15520 5.812 6.62346 171.651 209.349 393.514 393.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000128 1024 125 880 94720 18.3379 6.84442 109.903 209.628 344.905 345.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.000128 1024 300 1720 138560 11.0541 6.84102 297.06 209.596 524.678 524.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 290 3.2e-05 2048 70 1400 161280 197.359 56.1698 1054.43 1675.34 2983.48 2983.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 6.4e-05 2048 150 920 240000 55.022 28.3741 662.58 837.916 1584.07 1584.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000128 4096 190 1520 142840 28.4298 851.01 838.244 1717.73 1717.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 0.000256 1024 360 760 70400 4.50253 3.42646 62.0512 124.668 194.749 194.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1180 0.000128 2048 410 1560 113280 24.3206 14.4345 445.912 422.053 906.847 906.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 3.2e-05 512 100 240 568320 25.8228 13.3795 109.201 419.028 567.619 567.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 310 0.000512 4096 65 2560 15360 5.77187 6.62653 108.542 209.17 330.194 330.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000128 1024 125 880 94720 18.3139 6.84054 71.1202 209.711 306.175 306.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.000128 1024 300 1720 138240 11.0281 6.84643 192.166 209.682 419.851 419.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 290 3.2e-05 2048 70 1400 161280 197.512 56.0886 1043.38 1675.71 2972.91 2973.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 770 6.4e-05 2048 150 920 239360 55.0833 28.3375 1039.71 838.055 1961.35 1961.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1390 0.000128 4096 190 1520 142800 28.4268 1605.28 838.539 2472.29 2472.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 0.000256 1024 360 760 70080 4.4807 3.40358 39.7597 126.78 174.523 174.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1180 0.000128 2048 410 1560 113280 24.2348 14.3995 283.226 419.208 741.197 741.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 3.2e-05 512 100 240 568320 25.7799 13.3721 79.6667 419.066 538.071 538.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 310 0.000512 4096 65 2560 15360 5.80554 6.62115 89.2548 209.502 311.264 311.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000128 1024 125 880 92160 18.1783 6.8096 56.6998 206.553 288.428 288.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.000128 1024 300 1720 137280 11.0248 6.84656 155.666 208.991 382.658 382.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 290 3.2e-05 2048 70 1400 157440 198.411 56.0069 1181.82 1669.89 3106.33 3106.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 770 6.4e-05 2048 150 920 238080 55.2844 28.3167 1031.51 835.478 1950.75 1950.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1390 0.000128 4096 190 1520 142680 28.4023 1614.9 838.288 2481.63 2481.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 0.000256 1024 360 760 70080 4.49712 3.41782 32.9562 125.318 166.29 166.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1180 0.000128 2048 410 1560 112320 24.2787 14.3606 230.368 417.925 687.06 687.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1130 3.2e-05 512 100 240 564480 25.9533 13.3486 177.143 417.611 634.245 634.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 310 0.000512 4096 65 2560 15552 5.79789 6.62509 158.303 209.629 380.434 380.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000128 1024 125 880 93696 18.249 6.83008 100.282 208.412 333.963 334.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.000128 1024 300 1720 138240 10.9983 6.83622 276.436 209.411 503.808 503.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 290 3.2e-05 2048 70 1400 159744 197.141 56.0356 960.942 1673.8 2888.1 2888.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 6.4e-05 2048 150 920 239616 54.8311 28.3023 538.955 837.041 1459.3 1459.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000128 4096 190 1520 142800 28.4219 774.535 840.229 1643.23 1643.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 0.000256 1024 360 760 70272 4.48621 3.4175 56.9059 124.718 189.627 189.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 0.000128 2048 410 1560 112896 24.2597 14.3759 408.225 418.769 865.757 865.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 3.2e-05 512 100 240 566784 25.7902 13.3582 89.7363 418.586 547.651 547.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 310 0.000512 4096 65 2560 15360 5.75488 6.60448 103.252 208.865 324.553 324.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000128 1024 125 880 92160 18.1093 6.79734 65.3428 206.423 296.863 297.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.000128 1024 300 1720 138240 10.9902 6.83824 181.832 209.485 409.272 409.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 290 3.2e-05 2048 70 1400 159744 196.691 55.9084 891.446 1673.98 2818.22 2818.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 6.4e-05 2048 150 920 239616 54.7347 28.2714 353.915 837.202 1274.3 1274.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000128 4096 190 1520 142752 28.4179 506.828 838.577 1373.87 1373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 0.000256 1024 360 760 70272 4.48285 3.41098 37.5715 118.229 163.798 163.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1180 0.000128 2048 410 1560 112896 24.2316 14.3321 267.44 418.891 725.022 725.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 3.2e-05 512 100 240 565248 25.8259 13.3427 72.5147 420.082 531.951 532.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 310 0.000512 4096 65 2560 15264 5.78342 6.62118 84.4186 209.475 306.378 306.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000128 1024 125 880 87552 18.3902 6.79098 51.4604 204.38 281.211 281.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.000128 1024 300 1720 137088 11.0005 6.83818 148.411 208.876 375.257 375.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 290 3.2e-05 2048 70 1400 156672 198 55.8876 918.375 1668.74 2841.2 2841.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 6.4e-05 2048 150 920 237312 55.1966 28.2932 917.671 834.739 1836.07 1836.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1390 0.000128 4096 190 1520 142704 28.4242 1402.84 838.005 2269.32 2269.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 0.000256 1024 360 760 69696 4.49296 3.41059 31.0583 126.947 166.008 166.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1180 0.000128 2048 410 1560 111744 24.2638 14.3491 218.338 417.71 674.792 674.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 3.2e-05 512 100 240 562176 25.9039 13.3305 64.3941 417.321 521.132 521.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 310 0.000512 4096 65 2560 15568 5.82218 6.62765 226.454 209.717 448.702 448.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000128 1024 125 880 94976 18.2813 6.84851 147.538 209.498 382.357 382.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.000128 1024 300 1720 137984 11.0491 6.84525 399.238 209.47 626.733 626.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 290 3.2e-05 2048 70 1400 159488 197.073 56.0754 1325.22 1674.19 3252.76 3252.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 6.4e-05 2048 150 920 239232 55.072 28.3853 772.654 837.43 1693.73 1693.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000128 4096 190 1520 142800 28.416 1110.33 840.169 1978.96 1979.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 0.000256 1024 360 760 70336 4.50154 3.41952 82.6316 125.349 216.002 216.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 0.000128 2048 410 1560 112896 24.3232 14.372 584.148 418.782 1041.76 1041.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 3.2e-05 512 100 240 566272 25.8665 13.3702 128.345 418.683 586.453 586.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 310 0.000512 4096 65 2560 15232 5.75226 6.58291 140.237 208.8 361.451 361.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000128 1024 125 880 93184 18.1068 6.81344 91.118 207.144 323.376 323.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.000128 1024 300 1720 137984 11.0178 6.83754 250.312 209.526 477.825 477.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 290 3.2e-05 2048 70 1400 157696 197.378 56.0328 1238.4 1674.2 3166.2 3166.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 6.4e-05 2048 150 920 238336 54.9605 28.339 484.313 837.512 1405.3 1405.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000128 4096 190 1520 142688 28.4181 697.765 838.401 1564.63 1564.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 0.000256 1024 360 760 70336 4.48928 3.41402 52.0795 126.138 186.222 186.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 0.000128 2048 410 1560 112896 24.2479 14.3606 368.716 418.896 826.354 826.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 3.2e-05 512 100 240 566272 25.8058 13.3647 82.3928 418.683 540.437 540.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 310 0.000512 4096 65 2560 15120 5.77635 6.56966 113.732 208.446 334.603 334.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000128 1024 125 880 91392 18.7417 6.84442 72.7142 209.568 308.061 308.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.000128 1024 300 1720 137088 11.0944 6.89226 202.609 209.554 430.28 430.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 290 3.2e-05 2048 70 1400 155904 198.148 56.0962 1194.03 1674.59 3123.05 3123.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 6.4e-05 2048 150 920 239232 55.0307 28.3369 398.055 837.405 1319 1319.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000128 4096 190 1520 142632 28.4059 570.456 838.176 1437.08 1437.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 0.000256 1024 360 760 69888 4.52195 3.4232 42.4106 124.631 175.084 175.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 0.000128 2048 410 1560 112896 24.3332 14.3708 301.503 419.002 759.337 759.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 3.2e-05 512 100 240 564480 25.9665 13.3734 68.0066 418.628 526.155 526.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 310 0.000512 4096 65 2560 15488 5.78685 6.63152 210.886 209.369 432.755 432.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000128 1024 125 880 94208 18.261 6.82598 136.623 209.124 371.021 371.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.000128 1024 300 1720 138240 11.0211 6.83008 368.841 209.779 596.6 596.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 290 3.2e-05 2048 70 1400 161792 196.297 55.975 798.668 1676.61 2727.74 2727.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 6.4e-05 2048 150 920 239616 54.8492 28.3023 719.443 839.041 1641.79 1641.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000128 4096 190 1520 142784 28.4323 1028.34 838.642 1895.46 1895.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 0.000256 1024 360 760 70144 4.48038 3.40547 77.0905 124.118 209.194 209.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 0.000128 2048 410 1560 113152 24.2577 14.4209 543.072 419.397 1001.28 1001.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 3.2e-05 512 100 240 567296 25.7947 13.3568 120.316 419.291 578.947 579.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 310 0.000512 4096 65 2560 15360 5.79555 6.6407 134.4 209.562 356.478 356.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000128 1024 125 880 94208 18.2693 6.8241 87.2285 209.049 321.563 321.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.000128 1024 300 1720 137216 11.0053 6.93104 229.893 209.025 456.982 457.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 290 3.2e-05 2048 70 1400 159744 196.233 55.8981 1148.56 1670.09 3070.97 3071.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 6.4e-05 2048 150 920 237568 54.8959 28.2691 456.69 835.493 1375.52 1375.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000128 4096 190 1520 142720 28.4205 665.608 838.121 1532.19 1532.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 0.000256 1024 360 760 70144 4.48269 3.40931 49.5676 125.173 182.733 182.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 0.000128 2048 410 1560 112640 24.212 14.4819 346.227 417.966 803.015 803.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 3.2e-05 512 100 240 565248 25.7716 13.3241 78.2879 417.67 535.241 535.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 310 0.000512 4096 65 2560 15360 5.77238 6.62656 109.794 209.204 331.476 331.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000128 1024 125 880 92160 18.1404 6.79706 69.0173 206.369 300.511 300.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.000128 1024 300 1720 136704 10.9927 6.912 186.921 208.406 413.36 413.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 290 3.2e-05 2048 70 1400 153600 197.038 55.7034 1073.19 1664.61 2990.73 2990.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 6.4e-05 2048 150 920 236544 54.8442 28.2006 370.431 832.636 1286.29 1286.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000128 4096 190 1520 142656 28.4262 538.204 837.864 1404.54 1404.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 0.000256 1024 360 760 69888 4.47773 3.40378 39.6074 123.473 171.062 171.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 0.000128 2048 410 1560 112128 24.1543 14.3198 280.146 416.714 735.467 735.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 3.2e-05 512 100 240 559104 25.8816 13.287 62.8995 418 520.248 520.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 310 0.000512 4096 65 2560 15408 5.78797 6.6176 215.046 209.266 436.797 436.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000128 1024 125 880 92160 18.2989 6.81965 136.694 207.433 369.435 369.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.000128 1024 300 1720 138240 11.0403 6.84822 381.068 209.728 608.813 608.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 290 3.2e-05 2048 70 1400 161280 196.784 56.138 813.994 1676.12 2743.23 2743.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 6.4e-05 2048 150 920 239616 55.0622 28.3761 734.984 838.292 1656.87 1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000128 4096 190 1520 142776 28.415 1053.51 838.734 1920.71 1920.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 0.000256 1024 360 760 70272 4.51245 3.42426 78.3672 125.489 211.895 211.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 0.000128 2048 410 1560 112896 24.3204 14.4051 556.119 419.291 1014.27 1014.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 3.2e-05 512 100 240 566784 25.8818 13.3752 124.136 419.175 582.751 582.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 310 0.000512 4096 65 2560 15264 5.79424 6.62394 139.441 209.506 361.442 361.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000128 1024 125 880 87552 18.406 6.78909 84.5048 204.298 314.187 314.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.000128 1024 300 1720 137088 10.9996 6.83418 244.996 208.903 471.863 471.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 290 3.2e-05 2048 70 1400 156672 196.736 56.0444 514.284 1669.19 2436.44 2436.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 6.4e-05 2048 150 920 237312 54.9433 28.2762 473.725 834.783 1391.88 1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000128 4096 190 1520 142704 28.4324 683.974 838.069 1550.52 1550.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 0.000256 1024 360 760 69696 4.49731 3.41197 50.4555 124.3 182.763 182.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 0.000128 2048 410 1560 111744 24.2596 14.3626 357.669 417.784 814.206 814.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 3.2e-05 512 100 240 562176 25.8837 13.335 79.7214 417.372 536.497 536.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 310 0.000512 4096 65 2560 14688 5.73818 6.54534 117.7 207.558 337.621 337.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000128 1024 125 880 89856 18.2202 6.78707 76.7947 204.373 306.362 306.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.000128 1024 300 1720 136512 11.0736 6.84442 215.045 208.981 442.07 442.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 290 3.2e-05 2048 70 1400 158976 196.752 55.9494 1056.5 1668.96 2978.36 2978.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 6.4e-05 2048 150 920 238464 54.9782 28.3122 420.149 836.05 1339.67 1339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000128 4096 190 1520 142560 28.4197 603.482 837.591 1469.54 1469.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 0.000256 1024 360 760 69984 4.50909 3.41632 45.1067 124.921 178.055 178.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 0.000128 2048 410 1560 112320 24.3336 14.4528 318.873 417.86 775.648 775.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 3.2e-05 512 100 240 559872 26.0972 13.3418 70.3332 417.389 527.341 527.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 310 0.000512 4096 65 2560 14976 5.76627 6.60218 108.642 208.705 329.798 329.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000128 1024 125 880 82944 18.0605 6.71744 63.4938 198.28 286.748 286.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.000128 1024 300 1720 135936 10.9439 6.81894 191.713 207.53 417.137 417.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 290 3.2e-05 2048 70 1400 147456 197.165 55.3608 965.141 1656.81 2874.66 2874.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 6.4e-05 2048 150 920 235008 54.6638 28.0026 370.934 828.969 1282.75 1282.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000128 4096 190 1520 142560 28.4388 540.846 837.951 1407.29 1407.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 0.000256 1024 360 760 69120 4.46371 3.39149 39.9928 123.49 171.44 171.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 0.000128 2048 410 1560 110592 24.1415 14.3001 280.528 414.899 733.999 734.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 3.2e-05 512 100 240 552960 25.9449 13.1895 62.5925 414.488 516.397 516.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 310 0.000512 4096 65 2560 15360 5.78038 6.62157 202.166 209.619 424.269 424.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000128 1024 125 880 94720 18.3061 6.84176 131.07 209.875 366.288 366.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.000128 1024 300 1720 138240 11.0188 6.83859 355.662 209.846 583.494 583.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 290 3.2e-05 2048 70 1400 161280 196.445 56.0985 762.563 1677.02 2692.31 2692.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 6.4e-05 2048 150 920 239360 54.9066 28.3113 687.521 838.758 1609.66 1609.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000128 4096 190 1520 142800 28.4262 989.88 839.061 1857.41 1857.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 0.000256 1024 360 760 70080 4.48125 3.41021 73.2474 124.071 205.313 205.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 0.000128 2048 410 1560 113280 24.2295 14.3708 523.619 421.445 983.796 983.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 3.2e-05 512 100 240 568320 25.7611 13.3676 116.11 419.386 574.814 574.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 310 0.000512 4096 65 2560 15040 5.76506 6.60458 134.595 208.878 355.922 355.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000128 1024 125 880 92160 18.1151 6.90995 87.3062 206.52 319.041 319.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.000128 1024 300 1720 136960 10.9519 6.8185 240.316 208.218 466.435 466.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 290 3.2e-05 2048 70 1400 158720 196.791 56.0166 509.317 1677.05 2439.36 2439.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 6.4e-05 2048 150 920 238080 54.9544 28.4077 463.29 838.827 1385.64 1385.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000128 4096 190 1520 142720 28.4237 672.258 838.812 1539.54 1539.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 0.000256 1024 360 760 69760 4.45235 3.38995 50.1337 123.872 181.95 182.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 0.000128 2048 410 1560 111360 24.159 14.3179 349.276 416.374 804.256 804.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 3.2e-05 512 100 240 568320 25.6988 13.3581 79.6152 419.402 538.259 538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 310 0.000512 4096 65 2560 14880 5.73309 6.54173 112.176 207.409 331.94 332.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000128 1024 125 880 92160 18.1621 6.80595 73.81 206.451 305.416 305.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.000128 1024 300 1720 136320 11.0522 6.84429 201.198 208.999 428.223 428.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 290 3.2e-05 2048 70 1400 153600 197.974 56.0133 950.26 1668.93 2873.36 2873.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 6.4e-05 2048 150 920 238080 54.8774 28.2989 389.509 835.002 1307.86 1307.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000128 4096 190 1520 142560 28.4142 562.627 837.656 1428.74 1428.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 0.000256 1024 360 760 70080 4.49645 3.41206 42.6725 126.186 176.867 176.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 0.000128 2048 410 1560 111360 24.2871 14.3458 294.637 417.892 751.295 751.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 3.2e-05 512 100 240 560640 25.9861 13.3488 65.9465 417.371 522.837 522.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 310 0.000512 4096 65 2560 14720 5.7303 6.56451 110.733 208.051 331.159 331.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000128 1024 125 880 92160 18.1443 6.80138 72.6892 206.763 304.591 304.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.000128 1024 300 1720 135680 10.8736 6.80304 194.876 206.732 419.411 419.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 290 3.2e-05 2048 70 1400 153600 199.104 56.191 953.992 1677.68 2887.16 2887.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 6.4e-05 2048 150 920 230400 55.0299 27.8958 369.35 825.926 1278.38 1278.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000128 4096 190 1520 142400 28.4221 559.887 838.062 1426.42 1426.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 0.000256 1024 360 760 69120 4.43578 3.37216 40.4339 123.546 171.884 171.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 0.000128 2048 410 1560 110080 24.0649 14.4134 287.597 413.308 739.513 739.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 3.2e-05 512 100 240 563200 26.0093 13.3595 63.8224 419.55 522.92 523.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 310 0.000512 4096 65 2560 15360 5.75824 6.6048 191.423 208.911 412.78 412.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000128 1024 125 880 92160 18.1188 6.79763 119.652 206.464 351.222 351.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.000128 1024 300 1720 138240 10.9928 6.82445 332.121 209.529 559.601 559.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 290 3.2e-05 2048 70 1400 159744 196.252 56.0389 713.144 1674.35 2639.98 2640.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 6.4e-05 2048 150 920 239616 54.7266 28.289 650.071 837.675 1570.92 1571.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000128 4096 190 1520 142752 28.4243 944.409 839.7 1812.58 1812.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 0.000256 1024 360 760 70272 4.4871 3.40822 68.8086 125.404 202.209 202.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 0.000128 2048 410 1560 112896 24.2188 14.3624 493.784 418.997 951.492 951.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 3.2e-05 512 100 240 565248 25.8369 13.3487 108.756 418.731 566.862 567.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 310 0.000512 4096 65 2560 15360 5.7833 6.63552 135.901 209.224 357.623 357.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000128 1024 125 880 92160 18.1326 6.79731 85.8816 206.393 317.394 317.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.000128 1024 300 1720 136704 10.9949 6.83213 235.948 208.426 462.329 462.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 290 3.2e-05 2048 70 1400 153600 196.689 55.765 487.893 1664.76 2405.3 2405.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 6.4e-05 2048 150 920 236544 54.858 28.246 456.58 832.726 1372.57 1372.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000128 4096 190 1520 142656 28.4324 665.062 837.944 1531.49 1531.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 0.000256 1024 360 760 69888 4.48042 3.40314 49.5009 123.867 181.353 181.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 0.000128 2048 410 1560 112128 24.1441 14.3299 351.245 421.341 811.194 811.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 3.2e-05 512 100 240 559104 25.8909 13.2786 77.1245 416.318 532.799 532.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 310 0.000512 4096 65 2560 14976 5.75283 6.60326 110.255 208.706 331.399 331.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000128 1024 125 880 82944 18.0424 6.82426 64.5693 198.281 287.91 288.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.000128 1024 300 1720 135936 10.9397 6.81165 194.902 207.527 420.308 420.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 290 3.2e-05 2048 70 1400 147456 196.848 55.3698 387.436 1656.77 2296.62 2296.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 6.4e-05 2048 150 920 235008 54.6568 27.9962 374.482 828.865 1286.16 1286.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000128 4096 190 1520 142560 28.4195 547.078 837.935 1413.48 1413.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 0.000256 1024 360 760 69120 4.45882 3.3865 40.3354 122.995 171.275 171.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 0.000128 2048 410 1560 110592 24.1402 14.5203 283.747 414.944 737.483 737.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 3.2e-05 512 100 240 552960 25.9297 13.1919 63.2041 414.33 516.845 516.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 310 0.000512 4096 65 2560 14592 5.75971 6.5807 101.195 208.34 321.956 322.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000128 1024 125 880 86016 17.7409 6.72298 63.5415 198.551 286.743 286.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.000128 1024 300 1720 135168 10.9212 6.81082 182.243 206.768 406.876 406.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 290 3.2e-05 2048 70 1400 147456 195.951 55.0917 365.577 1649.97 2266.78 2266.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 6.4e-05 2048 150 920 233472 54.5559 27.9988 351.844 825.588 1260.15 1260.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000128 4096 190 1520 142464 28.4226 513.528 838.675 1380.67 1380.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 0.000256 1024 360 760 69120 4.43987 3.37363 38.3961 122.739 169.046 169.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 0.000128 2048 410 1560 110592 24.0342 14.3107 266.875 413.381 718.733 718.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 3.2e-05 512 100 240 552960 25.6898 13.1256 58.8611 412.621 510.483 510.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 310 0.000512 4096 65 2560 15400 5.80403 6.6048 197.501 208.848 418.836 418.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000128 1024 125 880 92800 18.1154 6.8192 125.594 206.306 357.028 357.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.000128 1024 300 1720 138400 11.0751 6.85027 348.06 209.491 575.606 575.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 290 3.2e-05 2048 70 1400 160000 196.834 56.107 739.572 1674.16 2666.86 2667.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 6.4e-05 2048 150 920 238400 55.2418 28.3562 670.868 837.244 1591.88 1592.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000128 4096 190 1520 142700 28.4099 968.801 839.335 1836.59 1836.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 0.000256 1024 360 760 70400 4.51811 3.42221 72.2005 124.334 204.58 204.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 0.000128 2048 410 1560 112800 24.3961 14.3688 512.768 418.823 970.485 970.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 3.2e-05 512 100 240 566400 25.9039 13.3852 114.194 418.734 572.406 572.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 310 0.000512 4096 65 2560 15200 5.79379 6.62118 133.269 209.526 355.289 355.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000128 1024 125 880 89600 18.47 6.81984 83.4908 206.573 315.547 315.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.000128 1024 300 1720 137600 11.0137 6.84326 236.21 208.697 462.894 462.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 290 3.2e-05 2048 70 1400 153600 197.329 55.841 485.053 1666.88 2405.29 2405.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 6.4e-05 2048 150 920 236800 55.0473 28.261 453.945 833.8 1371.21 1371.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000128 4096 190 1520 142600 28.4201 657.605 838.404 1524.48 1524.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 0.000256 1024 360 760 69600 4.49331 3.41357 48.7804 125.52 182.307 182.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 0.000128 2048 410 1560 112000 24.2791 14.3606 346.373 417.295 802.438 802.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 3.2e-05 512 100 240 563200 25.7731 13.3181 77.3513 416.849 533.475 533.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 310 0.000512 4096 65 2560 15000 5.75728 6.55027 115.67 207.774 335.832 335.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000128 1024 125 880 86400 18.9432 6.81981 69.7268 206.572 302.259 302.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.000128 1024 300 1720 134400 10.9942 6.82189 199.476 206.54 423.964 424.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 290 3.2e-05 2048 70 1400 153600 198.699 56.111 420.654 1674.58 2350.23 2350.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 6.4e-05 2048 150 920 235200 55.7145 28.3749 389.32 837.78 1311.35 1311.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000128 4096 190 1520 142500 28.4119 584.28 837.813 1450.55 1450.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 0.000256 1024 360 760 68400 4.4775 3.3817 41.268 123.707 172.933 173.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 0.000128 2048 410 1560 110400 24.1701 14.2971 296.151 413.004 747.748 747.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 3.2e-05 512 100 240 566400 25.8999 13.3916 67.376 418.779 525.634 525.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 310 0.000512 4096 65 2560 14400 5.76064 6.56605 102.323 208.319 323.047 323.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000128 1024 125 880 89600 18.4503 6.8096 67.6513 206.707 299.809 299.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.000128 1024 300 1720 134400 10.9573 6.8096 184.524 206.678 409.096 409.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 290 3.2e-05 2048 70 1400 140800 197.578 55.1949 356.113 1649.24 2258.31 2258.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 6.4e-05 2048 150 920 230400 55.0604 28.0278 354.203 825.186 1262.64 1262.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000128 4096 190 1520 142400 28.4159 522.849 839.419 1390.73 1390.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 0.000256 1024 360 760 68800 4.45392 3.3792 38.7909 122.814 169.536 169.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 0.000128 2048 410 1560 108800 24.2037 14.3667 268.614 413.271 720.588 720.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 3.2e-05 512 100 240 550400 25.8829 13.1441 60.4088 412.637 512.257 512.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 310 0.000512 4096 65 2544 15872 5.78573 6.62938 166.363 209.392 388.251 388.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000128 1024 125 864 90112 18.7348 6.83219 98.9169 208.926 333.605 333.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.000128 1024 300 1728 138240 11.0071 6.82902 289.757 209.585 517.311 517.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 290 3.2e-05 2048 70 1392 151552 199.832 56.0508 1004.38 1675.79 2936.25 2936.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 770 6.4e-05 2048 150 912 239104 55.0023 28.5126 1000.01 837.903 1921.6 1921.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1390 0.000128 4096 190 1536 142688 28.4467 1674.07 839.426 2541.98 2542.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.000256 1024 360 768 70144 4.49347 3.4184 59.8127 125.985 193.812 193.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1180 0.000128 2048 410 1584 111872 24.3384 14.4367 423.763 419.011 881.683 881.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 3.2e-05 512 100 240 571392 25.6709 13.3571 162.054 418.968 620.231 620.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 310 0.000512 4096 65 2544 15744 5.7791 6.63142 106.499 209.17 328.16 328.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000128 1024 125 864 90112 18.7595 6.83242 64.4254 208.912 299.121 299.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.000128 1024 300 1728 138240 11.0223 6.83622 186.022 209.576 413.586 413.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 290 3.2e-05 2048 70 1392 151552 200.624 56.0652 1123.88 1674.96 3055.72 3055.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 770 6.4e-05 2048 150 912 238592 55.1758 28.2945 1007.25 837.783 1928.67 1928.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1390 0.000128 4096 190 1536 142656 28.4426 1675.7 837.917 2542.1 2542.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.000256 1024 360 768 69888 4.47981 3.40826 38.7109 125.025 171.729 171.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1180 0.000128 2048 410 1584 111616 24.4007 14.3749 273.153 418.982 731.046 731.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1130 3.2e-05 512 100 240 571392 25.6884 13.3612 161.177 422.178 622.595 622.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 310 0.000512 4096 65 2544 15552 5.76525 6.6032 296.206 208.906 517.564 517.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000128 1024 125 864 86016 18.843 6.80099 51.1637 206.459 283.457 283.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1550 0.000128 1024 300 1728 137472 11.0258 6.82973 153.105 209.529 380.619 380.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 290 3.2e-05 2048 70 1392 150528 200.573 55.9125 1107.84 1674.58 3039.1 3039.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 770 6.4e-05 2048 150 912 238080 55.139 28.3443 1006.37 837.482 1927.5 1927.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1390 0.000128 4096 190 1536 142560 28.416 1669.79 838.651 2536.91 2536.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1930 0.000256 1024 360 768 69888 4.49485 3.4145 32.9962 126.675 167.68 167.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1180 0.000128 2048 410 1584 111360 24.3654 14.3345 275.427 418.89 733.148 733.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1130 3.2e-05 512 100 240 568320 25.7976 13.3427 161.866 418.724 619.916 620.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 310 0.000512 4096 65 2544 15840 5.80656 6.62442 159.279 209.545 381.335 381.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000128 1024 125 864 90880 18.8238 6.84256 96.4037 209.821 332.083 332.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.000128 1024 300 1728 138240 11.0564 6.84829 278.875 209.796 506.705 506.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 290 3.2e-05 2048 70 1392 152320 199.915 56.1644 937.713 1676.94 2870.91 2871.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 6.4e-05 2048 150 912 238720 55.1712 28.3484 538.62 838.596 1460.9 1461.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000128 4096 190 1536 142680 28.4372 784.39 838.875 1651.75 1651.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.000256 1024 360 768 70240 4.52253 3.42845 57.493 124.809 190.354 190.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1180 0.000128 2048 410 1584 111680 24.4857 14.3647 408.989 419.55 867.52 867.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 3.2e-05 512 100 240 570880 25.662 13.385 92.8267 419.376 551.438 551.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 310 0.000512 4096 65 2544 15680 5.7729 6.61914 104.037 209.312 325.819 325.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000128 1024 125 864 89600 18.9053 6.84016 63.1228 209.856 298.916 299.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.000128 1024 300 1728 138240 11.025 6.84237 183.481 209.83 411.31 411.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 290 3.2e-05 2048 70 1392 151040 200.577 56.0529 923.269 1676.84 2856.93 2857.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 770 6.4e-05 2048 150 912 238080 55.3086 28.3505 921.916 838.616 1844.36 1844.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1390 0.000128 4096 190 1536 142640 28.4444 1415.1 838.826 2282.42 2282.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.000256 1024 360 768 69760 4.48669 3.41046 37.9129 126.986 172.894 172.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1180 0.000128 2048 410 1584 111360 24.4509 14.3967 268.339 419.493 726.812 726.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 3.2e-05 512 100 240 570880 25.605 13.3796 67.2398 419.356 525.768 525.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 310 0.000512 4096 65 2544 15600 5.80198 6.62528 84.4511 209.525 306.484 306.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000128 1024 125 864 88320 18.6475 6.8097 50.7576 206.573 282.981 283.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.000128 1024 300 1728 137280 11.0281 6.84749 148.48 209.02 375.5 375.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 290 3.2e-05 2048 70 1392 149760 200.09 56.0278 901.238 1670.11 2827.66 2827.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 770 6.4e-05 2048 150 912 236160 55.5377 28.3347 912.923 835.546 1832.5 1832.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1390 0.000128 4096 190 1536 142560 28.4077 1401.82 838.565 2268.84 2268.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.000256 1024 360 768 69600 4.50851 3.4752 31.333 127.371 166.791 166.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1180 0.000128 2048 410 1584 110400 24.4572 14.3759 218.89 417.985 675.839 675.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 3.2e-05 512 100 240 568320 25.7783 13.3444 148.468 417.658 605.435 605.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 310 0.000512 4096 65 2544 15840 5.8031 6.62323 221.13 209.425 443.063 443.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000128 1024 125 864 89088 18.8172 6.82982 133.931 208.209 367.98 368.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.000128 1024 300 1728 137856 11.0258 6.83805 392.79 209.215 620 620.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 290 3.2e-05 2048 70 1392 150528 199.219 55.9871 1247.69 1672.44 3175.54 3175.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 6.4e-05 2048 150 912 238080 55.0365 28.3445 747.155 836.446 1667.16 1667.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000128 4096 190 1536 142656 28.4318 1082.33 837.876 1948.69 1948.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.000256 1024 360 768 70080 4.49354 3.41587 81.5545 125.218 214.784 214.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 0.000128 2048 410 1584 111360 24.3653 14.4671 570.977 418.26 1028.2 1028.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 3.2e-05 512 100 240 569856 25.5737 13.3559 116.589 418.177 573.885 574.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 310 0.000512 4096 65 2544 15552 5.75146 6.60451 138.736 208.864 360.037 360.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000128 1024 125 864 86016 18.8527 6.83213 81.4963 206.413 313.785 313.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.000128 1024 300 1728 137472 11.0242 6.83421 245.175 209.479 472.64 472.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 290 3.2e-05 2048 70 1392 150528 198.964 55.9379 1145.22 1673.96 3074.27 3074.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 6.4e-05 2048 150 912 238080 54.9689 28.3607 467.994 837.362 1388.87 1389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000128 4096 190 1536 142560 28.4165 680.169 838.341 1546.97 1547.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.000256 1024 360 768 69888 4.4903 3.41216 51.0941 123.484 182.58 182.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 0.000128 2048 410 1584 111360 24.3382 14.3565 359.917 418.811 817.55 817.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 3.2e-05 512 100 240 568320 25.6593 13.3435 75.3176 420.492 535.001 535.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 310 0.000512 4096 65 2544 15552 5.79174 6.62768 112.35 209.51 334.362 334.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000128 1024 125 864 82944 18.9561 7.2457 63.6818 204.299 294.376 294.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.000128 1024 300 1728 137088 11.017 6.83418 198.378 208.908 425.272 425.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 290 3.2e-05 2048 70 1392 147456 199.684 55.8858 1097.39 1668.99 3022.16 3022.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 6.4e-05 2048 150 912 237312 54.9814 28.3849 611.804 834.815 1530.17 1530.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000128 4096 190 1536 142560 28.4235 552.333 838.927 1419.73 1419.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 0.000256 1024 360 768 69696 4.49418 3.40992 41.117 123.69 172.813 172.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1180 0.000128 2048 410 1584 110592 24.3621 14.3462 288.12 417.657 744.62 744.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 3.2e-05 512 100 240 566784 25.6001 13.3351 81.4817 417.383 537.994 538.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 310 0.000512 4096 65 2544 15360 5.78355 6.63718 93.6074 209.257 315.366 315.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000128 1024 125 864 86016 18.8791 6.80704 56.2473 206.424 288.546 288.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.000128 1024 300 1728 136704 11.0027 6.83376 167.04 208.462 393.469 393.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 290 3.2e-05 2048 70 1392 147456 198.799 55.6886 1164.82 1665 3084.5 3084.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 770 6.4e-05 2048 150 912 236544 54.9088 28.166 1209.72 832.918 2125.87 2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1390 0.000128 4096 190 1536 142464 28.4336 2097.94 837.908 2964.33 2964.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 0.000256 1024 360 768 69120 4.4953 3.40787 34.9231 124.197 167.124 167.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1180 0.000128 2048 410 1584 110592 24.2982 14.3461 246.374 416.761 701.913 702.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 3.2e-05 512 100 240 565248 25.5142 13.2852 72.7856 416.516 528.286 528.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 310 0.000512 4096 65 2544 15904 5.83078 6.62982 206.809 209.72 429.072 429.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000128 1024 125 864 89600 18.9206 6.8447 125.05 209.5 360.509 360.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.000128 1024 300 1728 137984 11.053 6.84346 363.693 209.477 591.195 591.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 290 3.2e-05 2048 70 1392 150528 199.633 56.2872 1107.39 1674.22 3037.71 3037.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 6.4e-05 2048 150 912 238336 55.1368 28.332 692.824 837.332 1613.8 1613.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000128 4096 190 1536 142632 28.4122 1003.85 838.791 1871.1 1871.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.000256 1024 360 768 70112 4.5056 3.41917 75.4394 125.349 208.813 208.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 0.000128 2048 410 1584 111552 24.4157 14.4302 527.879 418.783 985.64 985.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 3.2e-05 512 100 240 569856 25.626 13.377 109.114 418.702 567.007 567.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 310 0.000512 4096 65 2544 15680 5.76307 6.58432 130.211 208.566 351.204 351.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000128 1024 125 864 86016 18.9574 7.10928 75.9231 206.917 309.098 309.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.000128 1024 300 1728 137984 11.0152 6.84032 229.479 209.296 456.755 456.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 290 3.2e-05 2048 70 1392 150528 199.626 56.0204 1045.85 1672.29 2973.98 2974.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 6.4e-05 2048 150 912 238336 54.9992 28.3254 441.018 836.486 1361.01 1361.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000128 4096 190 1536 142576 28.4161 639.687 837.659 1505.81 1505.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.000256 1024 360 768 69888 4.5015 3.41338 47.654 124.456 180.126 180.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 0.000128 2048 410 1584 111104 24.4059 14.3606 332.388 418.549 789.838 789.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 3.2e-05 512 100 240 569856 25.5753 13.3648 72.1533 418.21 529.491 529.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 310 0.000512 4096 65 2544 15456 5.78074 6.57216 105.169 208.518 326.12 326.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000128 1024 125 864 86016 19.3444 6.83968 62.8184 209.647 298.837 298.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.000128 1024 300 1728 137088 11.0871 6.84851 187.124 209.625 414.815 414.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 290 3.2e-05 2048 70 1392 150528 199.7 56.126 1018.79 1674.62 2949.43 2949.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 6.4e-05 2048 150 912 236544 55.3843 28.3484 359.93 838.301 1282.14 1282.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000128 4096 190 1536 142464 28.4221 525.093 838.33 1391.89 1391.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.000256 1024 360 768 69888 4.5177 3.42835 39.2954 125.301 172.643 172.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 0.000128 2048 410 1584 111552 24.4336 14.377 275.544 419.132 733.616 733.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 3.2e-05 512 100 240 569856 25.6147 13.3734 58.8583 418.765 516.793 516.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 310 0.000512 4096 65 2544 15232 5.74659 6.57395 93.8462 208.022 314.272 314.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000128 1024 125 864 78848 19.0736 6.75338 52.7294 202.315 281.058 281.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.000128 1024 300 1728 137984 11.0151 6.83827 170.338 209.493 397.814 397.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 290 3.2e-05 2048 70 1392 150528 199.185 55.9411 1012.64 1673.3 2941.25 2941.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 6.4e-05 2048 150 912 236544 55.1569 28.3222 330.564 837.002 1251.22 1251.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000128 4096 190 1536 142464 28.4205 480.59 837.847 1346.9 1346.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 0.000256 1024 360 768 68992 4.44669 3.38323 35.3592 123.372 166.661 166.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1180 0.000128 2048 410 1584 111104 24.3948 14.3872 248.525 418.833 706.272 706.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 3.2e-05 512 100 240 566272 25.7865 13.3424 70.6295 419.851 529.802 529.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 310 0.000512 4096 65 2544 15744 5.7856 6.62938 198.786 209.418 420.697 420.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000128 1024 125 864 90112 18.755 6.83206 121.23 209.164 356.165 356.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.000128 1024 300 1728 138240 11.0117 6.832 350.302 209.832 578.105 578.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 290 3.2e-05 2048 70 1392 151552 199.088 56.0354 707.154 1677 2639.46 2639.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 6.4e-05 2048 150 912 238592 54.9679 28.3443 671.825 838.674 1593.97 1594.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000128 4096 190 1536 142656 28.4475 975.895 838.963 1843.35 1843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.000256 1024 360 768 69888 4.48298 3.40733 72.549 125.188 205.728 205.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 0.000128 2048 410 1584 111616 24.3985 14.3362 512.576 419.498 970.939 971.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 3.2e-05 512 100 240 571392 25.5468 13.353 108.858 419.385 567.324 567.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 310 0.000512 4096 65 2544 15616 5.79638 6.63962 128.41 209.76 350.685 350.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000128 1024 125 864 90112 18.7776 6.83149 78.9476 209.249 313.99 314.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.000128 1024 300 1728 137216 11.0043 7.62675 222.403 209.226 450.384 450.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 290 3.2e-05 2048 70 1392 147456 199.952 55.9759 942.21 1671.66 2869.98 2870.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 6.4e-05 2048 150 912 237568 54.8918 28.4111 435.585 836.22 1355.28 1355.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000128 4096 190 1536 142592 28.4488 635.436 838.815 1502.74 1502.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 0.000256 1024 360 768 69632 4.4959 3.40787 46.6204 125.311 179.936 180.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 0.000128 2048 410 1584 110592 24.4197 14.3369 329.507 418.291 786.682 786.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 3.2e-05 512 100 240 569344 25.5248 13.3304 70.1148 418.049 527.207 527.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 310 0.000512 4096 65 2544 15360 5.79165 6.63142 106.94 209.224 328.667 328.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000128 1024 125 864 86016 18.8759 6.80048 63.1228 206.395 295.385 295.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.000128 1024 300 1728 136704 10.9974 6.94272 182.614 208.427 409.106 409.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 290 3.2e-05 2048 70 1392 147456 198.807 55.6721 919.911 1664.86 2839.44 2839.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 6.4e-05 2048 150 912 236544 54.8672 28.1699 365.302 832.833 1281.35 1281.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000128 4096 190 1536 142464 28.4164 533.77 837.683 1399.92 1399.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 0.000256 1024 360 768 69120 4.49184 3.40582 39.3848 125.173 172.554 172.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 0.000128 2048 410 1584 110592 24.2913 14.3956 274.966 416.748 730.537 730.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 3.2e-05 512 100 240 565248 25.5073 13.2813 58.2584 416.332 513.563 513.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 310 0.000512 4096 65 2544 14848 5.73149 6.55859 91.8334 207.502 311.705 311.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000128 1024 125 864 90112 18.8071 6.82842 58.8078 209.222 293.852 293.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.000128 1024 300 1728 137216 11.0374 6.8287 161.708 209.193 388.898 389.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 290 3.2e-05 2048 70 1392 147456 200.006 55.8447 904.514 1670.62 2831.17 2831.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 6.4e-05 2048 150 912 237568 54.9052 28.3339 324.505 835.635 1243.55 1243.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000128 4096 190 1536 142336 28.4283 472.482 837.321 1338.28 1338.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 0.000256 1024 360 768 69632 4.50262 3.41197 34.7559 125.26 168.029 168.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 0.000128 2048 410 1584 110592 24.4467 14.3615 243.361 418.231 700.533 700.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 3.2e-05 512 100 240 565248 25.7818 13.3211 52.2396 417.746 509.273 509.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 310 0.000512 4096 65 2544 15696 5.79789 6.62118 194.171 209.122 415.79 415.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000128 1024 125 864 87552 18.8766 6.82259 114.776 207.289 347.958 348.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.000128 1024 300 1728 138240 11.0412 6.84074 341.578 209.581 569.173 569.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 290 3.2e-05 2048 70 1392 152064 199.334 56.1439 691.212 1674.96 2621.84 2621.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 6.4e-05 2048 150 912 238464 55.1625 28.356 656.841 837.735 1578.25 1578.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000128 4096 190 1536 142632 28.43 960.862 839.037 1828.38 1828.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.000256 1024 360 768 69984 4.51926 3.42605 70.7554 124.363 203.163 203.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 0.000128 2048 410 1584 111744 24.4422 14.3612 504.619 419.126 962.68 962.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 3.2e-05 512 100 240 571392 25.6181 13.3755 105.831 418.888 563.9 564.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 310 0.000512 4096 65 2544 15552 5.78538 6.62608 135.387 209.679 357.559 357.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000128 1024 125 864 82944 18.9582 6.79174 76.0673 204.462 306.469 306.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.000128 1024 300 1728 137088 11.0083 6.83302 236.912 209.076 463.959 464.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 290 3.2e-05 2048 70 1392 147456 199.342 56.0889 464.704 1670.36 2390.69 2390.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 6.4e-05 2048 150 912 237312 54.9467 28.4447 452.599 835.454 1371.61 1371.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000128 4096 190 1536 142560 28.4363 661.459 838.718 1528.66 1528.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 0.000256 1024 360 768 69696 4.4967 3.40992 48.9623 124.916 181.882 181.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 0.000128 2048 410 1584 110592 24.3707 14.376 344.787 418.053 801.713 801.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 3.2e-05 512 100 240 566784 25.6008 13.3386 72.0991 417.874 529.101 529.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 310 0.000512 4096 65 2544 15120 5.74 6.53741 110.925 207.551 330.832 330.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000128 1024 125 864 82944 18.9995 6.78675 65.0456 204.369 295.391 295.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.000128 1024 300 1728 136512 11.0721 6.84762 200.414 208.979 427.44 427.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 290 3.2e-05 2048 70 1392 145152 201.089 56.3213 858.61 1668.94 2785.16 2785.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 6.4e-05 2048 150 912 235008 55.4339 28.3136 379.769 834.964 1298.66 1298.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000128 4096 190 1536 142344 28.4423 559.047 837.169 1424.7 1424.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.000256 1024 360 768 69120 4.52829 3.41501 42.0985 124.59 174.73 174.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 0.000128 2048 410 1584 110592 24.4969 14.379 295.869 417.853 752.726 752.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 3.2e-05 512 100 240 566784 25.6881 13.353 61.865 418.964 520.054 520.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 310 0.000512 4096 65 2544 14976 5.76202 6.6089 110.271 208.845 331.569 331.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000128 1024 125 864 73728 19.0805 6.8264 58.3864 198.409 282.894 283.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.000128 1024 300 1728 135936 10.9511 6.8137 200.377 207.662 425.932 426.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 290 3.2e-05 2048 70 1392 138240 200.216 55.4188 820.111 1657.86 2733.8 2733.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 6.4e-05 2048 150 912 235008 54.6702 28.0057 383.116 829.482 1295.45 1295.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000128 4096 190 1536 142272 28.4302 563.715 837.706 1429.9 1429.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 0.000256 1024 360 768 69120 4.464 3.38534 41.7855 122.06 171.794 171.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 0.000128 2048 410 1584 108288 24.3951 14.3667 290.153 415.168 744.212 744.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 3.2e-05 512 100 240 562176 25.3924 13.1946 60.9383 414.601 514.312 514.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 310 0.000512 4096 65 2544 15680 5.75904 6.62112 193.901 209.132 415.491 415.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000128 1024 125 864 89600 18.8943 6.84077 116.048 209.679 351.655 351.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.000128 1024 300 1728 138240 11.0364 6.84352 336.166 209.655 563.826 563.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 290 3.2e-05 2048 70 1392 151040 199.504 56.2772 678.578 1675.44 2609.99 2610.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 6.4e-05 2048 150 912 238080 55.0836 28.3131 647.324 838.536 1569.43 1569.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000128 4096 190 1536 142640 28.4411 951.945 838.136 1818.57 1818.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.000256 1024 360 768 69760 4.4848 3.41034 69.6168 125.032 202.643 202.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 0.000128 2048 410 1584 111360 24.4441 14.3517 496.666 419.145 954.732 954.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 3.2e-05 512 100 240 570880 25.5916 13.3696 102.928 419.002 561.074 561.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 310 0.000512 4096 65 2544 15360 5.75293 6.60275 136.1 208.739 357.273 357.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000128 1024 125 864 87040 18.7708 6.8032 81.1249 206.383 313.271 313.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.000128 1024 300 1728 136960 10.9424 6.81779 240.48 208.072 466.441 466.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 290 3.2e-05 2048 70 1392 148480 200.064 56.0581 477.375 1675.91 2409.6 2409.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 6.4e-05 2048 150 912 238080 54.9471 28.2911 461.527 838.259 1383.18 1383.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000128 4096 190 1536 142560 28.4358 673.794 838.878 1541.15 1541.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.000256 1024 360 768 69120 4.48038 3.39757 50.2296 124.564 182.769 182.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 0.000128 2048 410 1584 110080 24.2514 14.3226 350.736 416.212 805.653 805.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 3.2e-05 512 100 240 568320 25.6964 13.3511 73.6045 419.108 531.942 532.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 310 0.000512 4096 65 2544 14880 5.72621 6.54154 108.634 207.573 328.557 328.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000128 1024 125 864 84480 19.0408 6.804 66.6096 206.618 299.269 299.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.000128 1024 300 1728 136320 11.0638 6.8393 198.895 209.163 426.092 426.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 290 3.2e-05 2048 70 1392 145920 200.079 56.0333 389.021 1670.37 2315.69 2315.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 6.4e-05 2048 150 912 234240 55.4444 28.3532 376.066 835.697 1295.72 1295.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000128 4096 190 1536 142320 28.4241 552.755 837.775 1419 1419.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.000256 1024 360 768 69120 4.5127 3.41197 41.3308 123.756 173.117 173.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 0.000128 2048 410 1584 109440 24.5541 14.3626 289.003 418.221 746.271 746.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 3.2e-05 512 100 240 568320 25.5138 13.3319 61.1183 417.714 517.866 518.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 310 0.000512 4096 65 2544 14720 5.72966 6.55933 101.461 207.975 321.804 321.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000128 1024 125 864 81920 19.3068 6.79853 60.0519 206.689 293.039 293.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.000128 1024 300 1728 135680 10.8844 6.79731 184.733 206.67 409.213 409.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 290 3.2e-05 2048 70 1392 143360 201.357 56.0212 805.557 1677.36 2740.49 2740.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 6.4e-05 2048 150 912 230400 55.0444 27.8859 348.614 825.416 1257.14 1257.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000128 4096 190 1536 142400 28.4417 518.631 838.535 1385.65 1385.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 0.000256 1024 360 768 67840 4.46909 3.36931 37.9806 123.079 168.997 169.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 0.000128 2048 410 1584 107520 24.3036 14.2541 265.843 413.915 718.447 718.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 3.2e-05 512 100 240 563200 26.0266 13.3591 56.6041 419.432 515.607 515.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 310 0.000512 4096 65 2550 15552 5.79149 6.63142 171.112 209.398 393.01 393.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000128 1024 125 850 88064 18.929 6.82803 101.304 208.933 336.184 336.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.000128 1024 300 1700 137984 11.0193 6.82806 294.568 209.593 522.135 522.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 290 3.2e-05 2048 70 1400 160768 197.239 56.0112 1117.36 1675.35 3046.15 3046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 770 6.4e-05 2048 150 900 236544 55.3254 28.3279 1010.31 837.907 1932.03 1932.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1390 0.000128 4096 190 1500 143008 28.4242 1550.04 838.147 2416.65 2416.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 0.000256 1024 360 800 69888 4.49866 3.4176 64.7686 126.488 199.272 199.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1180 0.000128 2048 410 1550 114176 24.1198 14.3344 449.64 419.023 907.254 907.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 3.2e-05 512 100 250 569344 25.7892 13.3548 168.87 418.975 627.176 627.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 310 0.000512 4096 65 2550 15488 5.78304 6.62928 109.425 209.416 331.336 331.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000128 1024 125 850 88064 18.9548 6.82598 65.1702 209.166 300.319 300.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.000128 1024 300 1700 137728 11.0256 6.8353 188.984 209.829 416.804 416.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 290 3.2e-05 2048 70 1400 159744 198.02 56.0673 1231.86 1677.01 3163.15 3163.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 770 6.4e-05 2048 150 900 236544 55.4549 28.2893 1018.82 839.42 1942.15 1942.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1390 0.000128 4096 190 1500 142976 28.4467 1550.16 839.09 2417.75 2417.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 0.000256 1024 360 800 69632 4.48608 3.4089 41.3501 127.327 176.674 176.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1180 0.000128 2048 410 1550 114176 24.1466 14.4691 284.458 422.665 745.871 746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1130 3.2e-05 512 100 250 569344 25.8209 13.3585 169.385 419.393 628.149 628.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 310 0.000512 4096 65 2550 15360 5.75424 6.59866 89.876 208.704 311.009 311.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000128 1024 125 850 86016 18.8404 6.80112 52.4538 206.379 284.661 284.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1550 0.000128 1024 300 1700 137472 11.0172 6.83008 154.81 209.329 382.113 382.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 290 3.2e-05 2048 70 1400 159744 197.667 55.9903 1227.05 1672.73 3153.63 3153.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 770 6.4e-05 2048 150 900 235008 55.5572 28.2847 1016.94 836.843 1937.79 1937.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1390 0.000128 4096 190 1500 142944 28.4282 1548.54 838.082 2415.1 2415.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 0.000256 1024 360 800 69504 4.49846 3.41165 34.0762 126.442 168.527 168.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1180 0.000128 2048 410 1550 113664 24.1543 14.3461 281.695 418.626 738.952 739.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1130 3.2e-05 512 100 250 568320 25.7911 13.3426 168.769 421.429 629.525 629.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 310 0.000512 4096 65 2550 15520 5.8201 6.6231 158.542 209.552 380.617 380.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000128 1024 125 850 88320 19.0811 6.84646 94.7505 209.822 330.689 330.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.000128 1024 300 1700 137920 11.0735 6.8417 277.092 209.797 504.934 505.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 290 3.2e-05 2048 70 1400 160000 197.798 56.1335 959.844 1676.94 2890.9 2891.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 6.4e-05 2048 150 900 236160 55.4825 28.4078 537.157 838.722 1459.95 1460.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000128 4096 190 1500 143000 28.4406 769.902 839.756 1638.14 1638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 0.000256 1024 360 800 69760 4.52458 3.42301 60.0739 126.029 194.15 194.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1180 0.000128 2048 410 1550 114240 24.2363 14.3647 415.85 419.557 874.138 874.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 3.2e-05 512 100 250 569600 25.7288 13.3892 96.7213 419.377 555.398 555.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 310 0.000512 4096 65 2550 15360 5.77488 6.61984 102.2 209.338 324.013 324.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000128 1024 125 850 87040 19.2011 6.84224 60.4144 209.88 296.528 296.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.000128 1024 300 1700 137600 11.0614 6.84566 178.331 209.852 406.219 406.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 290 3.2e-05 2048 70 1400 158720 199.019 56.0696 943.73 1677.04 2876.05 2876.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 6.4e-05 2048 150 900 235520 55.7156 28.3923 904.054 852.106 1840.44 1840.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1390 0.000128 4096 190 1500 142960 28.4321 1392.34 838.943 2259.76 2259.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 0.000256 1024 360 800 69440 4.49187 3.4121 38.8776 126.472 173.355 173.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1180 0.000128 2048 410 1550 113920 24.2001 14.3735 267.122 419.537 725.366 725.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 3.2e-05 512 100 250 568320 25.7829 13.3745 69.0845 419.396 527.822 527.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 310 0.000512 4096 65 2550 15360 5.80813 6.62333 84.9164 209.35 306.779 306.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000128 1024 125 850 84480 19.0628 6.81184 49.2462 206.414 281.726 281.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.000128 1024 300 1700 137280 11.0365 6.84006 147.778 208.839 374.622 374.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 290 3.2e-05 2048 70 1400 157440 198.078 56.0206 916.534 1668.85 2839.68 2839.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 770 6.4e-05 2048 150 900 234240 55.877 28.3853 895.547 834.675 1814.65 1814.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1390 0.000128 4096 190 1500 142920 28.4471 1391.76 838.093 2258.35 2258.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 0.000256 1024 360 800 69120 4.51773 3.41843 32.6472 126.436 167.118 167.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1180 0.000128 2048 410 1550 113280 24.1499 14.4241 222.428 419.654 680.791 680.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 3.2e-05 512 100 250 564480 26.0404 13.3429 152.509 417.304 609.391 609.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 310 0.000512 4096 65 2550 15040 5.75354 6.60477 71.2465 208.71 292.396 292.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000128 1024 125 850 81920 19.252 6.79936 41.4924 206.454 274.188 274.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.000128 1024 300 1700 135680 10.9882 6.81846 125.776 208.051 351.764 351.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 290 3.2e-05 2048 70 1400 158720 199.064 56.0452 1088.13 1675.65 3019.08 3019.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 770 6.4e-05 2048 150 900 235520 55.6413 28.2922 909.117 838.337 1831.55 1831.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1390 0.000128 4096 190 1500 142880 28.4283 1390.48 838.161 2257.11 2257.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 0.000256 1024 360 800 69120 4.47478 3.39197 28.1302 127.828 163.926 164.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1180 0.000128 2048 410 1550 112640 24.0282 14.3575 190.644 415.918 645.079 645.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1130 3.2e-05 512 100 250 568320 25.9322 13.3534 152.074 419.05 610.606 610.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 310 0.000512 4096 65 2550 15552 5.79789 6.62323 214.543 209.48 436.523 436.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000128 1024 125 850 87552 18.9462 6.8247 129.218 208.259 363.44 363.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.000128 1024 300 1700 137472 11.0289 6.85056 380.073 209.26 607.342 607.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 290 3.2e-05 2048 70 1400 159744 196.674 55.9631 1281.24 1672.61 3206.68 3206.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 6.4e-05 2048 150 900 235776 55.3111 28.3812 729.722 837.948 1651.54 1651.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000128 4096 190 1500 142992 28.4324 1042.72 838.206 1909.4 1909.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 0.000256 1024 360 800 69696 4.50224 3.41744 83.0806 124.186 215.286 215.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 0.000128 2048 410 1550 114048 24.116 14.46 566.705 418.368 1023.78 1023.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 3.2e-05 512 100 250 568320 25.6769 13.3589 119.132 421.158 579.505 579.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 310 0.000512 4096 65 2550 15360 5.75283 6.60458 134.038 208.705 355.181 355.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000128 1024 125 850 86016 18.849 6.8649 79.1891 206.265 311.356 311.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.000128 1024 300 1700 137472 11.0123 6.83213 235.246 209.325 462.543 462.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 290 3.2e-05 2048 70 1400 159744 196.465 55.9493 1182.06 1672.75 3107.42 3107.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 6.4e-05 2048 150 900 235008 55.4044 28.3118 450.593 836.696 1371.18 1371.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000128 4096 190 1500 142944 28.4303 647.813 838.861 1515.15 1515.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 0.000256 1024 360 800 69504 4.5016 3.41178 51.2831 123.246 182.542 182.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 0.000128 2048 410 1550 113664 24.1399 14.3397 350.822 418.503 807.933 808.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 3.2e-05 512 100 250 568320 25.6396 13.3449 76.0945 418.324 533.59 533.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 310 0.000512 4096 65 2550 15264 5.79283 6.62842 109.187 209.674 331.36 331.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000128 1024 125 850 82944 18.9476 6.78502 62.4024 204.463 292.789 292.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.000128 1024 300 1700 137088 11.0094 6.83267 191.759 209.075 418.807 418.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 290 3.2e-05 2048 70 1400 156672 197.016 55.939 1130.31 1670.32 3053.77 3053.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 6.4e-05 2048 150 900 235008 55.3179 28.3707 520.944 835.609 1440.41 1440.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000128 4096 190 1500 142848 28.4075 530.148 838.678 1397.28 1397.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 0.000256 1024 360 800 69120 4.5015 3.40992 41.7198 116.405 166.134 166.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1180 0.000128 2048 410 1550 112896 24.1733 14.4079 285.455 417.985 742.153 742.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 3.2e-05 512 100 250 566784 25.6088 13.338 82.3498 418.961 540.441 540.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 310 0.000512 4096 65 2550 15360 5.7815 6.63552 92.8195 209.187 314.502 314.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000128 1024 125 850 86016 18.8797 6.80115 55.7195 206.364 287.958 288.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.000128 1024 300 1700 136704 11.0124 6.83008 163.316 208.39 389.68 389.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 290 3.2e-05 2048 70 1400 153600 197.11 55.6973 1178.81 1664.51 3096.32 3096.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 770 6.4e-05 2048 150 900 233472 55.3915 28.1836 1182.81 832.658 2099.21 2099.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1390 0.000128 4096 190 1500 142848 28.436 1976.62 838.893 2843.99 2844.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 0.000256 1024 360 800 69120 4.49206 3.40458 35.9817 125.145 169.122 169.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1180 0.000128 2048 410 1550 112128 24.1605 14.3236 243.253 416.636 698.505 698.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 3.2e-05 512 100 250 565248 25.5265 13.2756 74.2065 416.264 529.46 529.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 310 0.000512 4096 65 2550 15456 5.82246 6.62323 195.745 209.521 417.791 417.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000128 1024 125 850 87808 19.0822 6.84851 119.806 209.298 355.227 355.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.000128 1024 300 1700 137536 11.0623 6.84442 350.614 209.275 577.926 578.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 290 3.2e-05 2048 70 1400 159488 197.261 56.0415 1142.96 1672.63 3069.08 3069.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 6.4e-05 2048 150 900 235648 55.4666 28.3197 673.752 836.577 1594.29 1594.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000128 4096 190 1500 142968 28.4182 963.459 838.032 1829.96 1830.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 0.000256 1024 360 800 69664 4.51789 3.41978 76.2922 125.253 209.581 209.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 0.000128 2048 410 1550 113792 24.2366 14.414 519.465 418.381 976.628 976.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 3.2e-05 512 100 250 568064 25.7565 13.3721 110.737 418.298 568.37 568.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 310 0.000512 4096 65 2550 15232 5.75427 6.58554 123.522 208.817 344.758 344.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000128 1024 125 850 86016 18.9567 6.83178 74.5121 207.168 307.664 307.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.000128 1024 300 1700 137088 11.0656 6.84154 221.183 209.544 448.76 448.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 290 3.2e-05 2048 70 1400 157696 197.612 55.9866 1065.94 1674.38 2994.11 2994.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 6.4e-05 2048 150 900 234752 55.5324 28.3021 426.517 837.528 1348.06 1348.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000128 4096 190 1500 142912 28.4306 612.481 840.134 1481.09 1481.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 0.000256 1024 360 800 69440 4.51171 3.41622 48.6068 112.985 169.62 169.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 0.000128 2048 410 1550 113792 24.1534 14.3576 329.536 419.033 787.216 787.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 3.2e-05 512 100 250 566272 25.7964 13.3649 73.7357 418.731 531.81 531.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 310 0.000512 4096 65 2550 15120 5.77222 6.56813 101.966 208.519 322.907 322.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000128 1024 125 850 86016 19.3452 6.84237 61.5725 209.652 297.602 297.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.000128 1024 300 1700 137088 11.095 6.83517 180.636 209.624 408.32 408.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 290 3.2e-05 2048 70 1400 155904 198.424 56.0861 1027.34 1674.53 2956.57 2956.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 6.4e-05 2048 150 900 233856 55.8212 28.4059 351.331 837.67 1273.4 1273.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000128 4096 190 1500 142800 28.4017 506.051 838.443 1372.94 1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 0.000256 1024 360 800 69216 4.52813 3.4263 39.7103 125.016 172.778 172.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 0.000128 2048 410 1550 112896 24.336 14.3667 268.776 419.088 726.694 726.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 3.2e-05 512 100 250 564480 25.9573 13.379 59.6578 418.767 517.945 518.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 310 0.000512 4096 65 2550 14784 5.74093 6.56998 90.633 208.173 311.198 311.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000128 1024 125 850 78848 19.0572 6.7543 51.3259 202.464 279.79 279.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.000128 1024 300 1700 136192 11.1316 6.83936 162.024 209.654 389.775 389.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 290 3.2e-05 2048 70 1400 157696 197.45 55.9145 1028.84 1674.3 2956.69 2956.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 6.4e-05 2048 150 900 232960 55.7053 28.2874 316.547 837.534 1238.25 1238.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000128 4096 190 1500 142688 28.4196 457.088 837.959 1323.51 1323.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 0.000256 1024 360 800 68096 4.46173 3.38 35.5385 123.221 166.698 166.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1180 0.000128 2048 410 1550 112896 24.2058 14.3591 243.523 419.14 701.353 701.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 3.2e-05 512 100 250 566272 25.7814 13.342 71.1969 418.718 529.221 529.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 310 0.000512 4096 65 2550 15488 5.77536 6.63501 197.477 209.396 419.368 419.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000128 1024 125 850 88064 18.9609 6.82896 117.398 209.151 352.528 352.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.000128 1024 300 1700 137728 11.044 7.09632 342.734 209.807 570.814 570.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 290 3.2e-05 2048 70 1400 159744 196.716 56.1111 736.501 1676.8 2666.33 2666.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 6.4e-05 2048 150 900 236544 55.2582 28.3779 665.311 838.64 1587.75 1587.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000128 4096 190 1500 142976 28.4426 954.388 838.967 1821.84 1821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 0.000256 1024 360 800 69632 4.49514 3.40992 74.4978 124.129 206.635 206.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 0.000128 2048 410 1550 114176 24.1392 14.366 516.028 419.449 974.113 974.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 3.2e-05 512 100 250 569344 25.6724 13.3561 112.127 419.344 570.688 570.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 310 0.000512 4096 65 2550 15360 5.78547 6.63962 128.006 209.599 350.109 350.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000128 1024 125 850 86016 19.232 6.82838 74.8709 209.086 310.204 310.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.000128 1024 300 1700 137216 11.0105 6.82838 220.622 209.055 447.649 447.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 290 3.2e-05 2048 70 1400 155648 197.663 55.8817 980.612 1670.33 2904.68 2904.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 6.4e-05 2048 150 900 235520 55.1743 28.3687 432.302 836.341 1352.37 1352.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000128 4096 190 1500 142848 28.4155 619.724 837.804 1485.99 1486.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 0.000256 1024 360 800 69632 4.49725 3.40378 48.6407 125.188 181.829 181.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 0.000128 2048 410 1550 113664 24.1158 14.3507 334.92 418.024 791.544 791.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 3.2e-05 512 100 250 565248 25.7691 13.3277 72.5454 417.717 529.548 529.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 310 0.000512 4096 65 2550 15360 5.78186 6.63142 109.393 209.219 331.105 331.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000128 1024 125 850 86016 18.8604 6.80304 64.3877 206.399 296.644 296.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.000128 1024 300 1700 136704 10.9967 6.83174 184.633 208.43 411.021 411.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 290 3.2e-05 2048 70 1400 153600 197.081 55.6932 946.534 1664.78 2864.28 2864.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 6.4e-05 2048 150 900 233472 55.3226 28.1928 364.156 832.837 1280.68 1280.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000128 4096 190 1500 142848 28.4385 526.052 838.038 1392.57 1392.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 0.000256 1024 360 800 69120 4.49376 3.40019 41.338 123.441 172.773 172.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 0.000128 2048 410 1550 112128 24.1429 14.3152 277.918 418.162 734.67 734.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 3.2e-05 512 100 250 565248 25.4959 13.2792 61.1481 416.326 516.431 516.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 310 0.000512 4096 65 2550 14848 5.74083 6.55347 93.6066 207.705 313.685 313.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000128 1024 125 850 81920 19.7141 6.84851 54.4615 209.431 290.645 290.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.000128 1024 300 1700 137216 11.0393 6.83008 162.692 209.4 390.092 390.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 290 3.2e-05 2048 70 1400 155648 197.608 55.9493 943.773 1672.04 2869.56 2869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 6.4e-05 2048 150 900 233472 55.5166 28.3515 326.537 840.728 1251.32 1251.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000128 4096 190 1500 142592 28.416 473.67 837.804 1339.94 1340
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 0.000256 1024 360 800 69632 4.49952 3.41626 36.9868 124.445 169.448 169.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 0.000128 2048 410 1550 112640 24.2416 14.378 249.009 418.647 706.409 706.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 3.2e-05 512 100 250 565248 25.7828 13.3284 55.3969 418.149 512.84 512.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 310 0.000512 4096 65 2550 15408 5.80806 6.61456 201.244 209.076 422.823 422.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000128 1024 125 850 85248 19.1172 6.82659 116.815 207.25 350.199 350.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.000128 1024 300 1700 137664 11.055 6.84451 350.945 209.539 578.513 578.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 290 3.2e-05 2048 70 1400 158976 197.31 56.1198 749.336 1674.8 2677.76 2677.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 6.4e-05 2048 150 900 236160 55.4467 28.3635 679.259 837.504 1600.73 1600.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000128 4096 190 1500 142920 28.428 979.116 837.837 1845.43 1845.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 0.000256 1024 360 800 69696 4.52381 3.42608 76.4076 124.34 208.799 208.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 0.000128 2048 410 1550 114048 24.2089 14.3788 526.33 418.921 983.967 984.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 3.2e-05 512 100 250 569088 25.7354 13.3824 113.006 418.793 571.1 571.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 310 0.000512 4096 65 2550 15264 5.79469 6.62736 142.14 209.484 364.13 364.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000128 1024 125 850 82944 18.9379 6.78838 81.2455 204.274 311.433 311.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.000128 1024 300 1700 137088 11.0116 6.83213 249.037 208.885 475.897 476.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 290 3.2e-05 2048 70 1400 156672 196.696 55.9176 525.32 1668.77 2446.9 2447.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 6.4e-05 2048 150 900 235008 55.2818 28.4947 479.908 835.502 1399.35 1399.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000128 4096 190 1500 142848 28.4063 692.774 837.788 1559.02 1559.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 0.000256 1024 360 800 69120 4.5056 3.41197 54.4242 125.306 187.749 187.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 0.000128 2048 410 1550 112896 24.166 14.3458 371.086 417.698 827.428 827.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 3.2e-05 512 100 250 566784 25.5976 13.3391 80.0937 417.329 536.542 536.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 310 0.000512 4096 65 2550 14688 5.7367 6.54598 114.015 207.724 334.104 334.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000128 1024 125 850 82944 19.006 6.78659 67.6249 204.535 298.146 298.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.000128 1024 300 1700 136512 11.0721 6.85094 204.961 209.147 432.162 432.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 290 3.2e-05 2048 70 1400 152064 198.741 56.0103 904.879 1670.36 2830.19 2830.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 6.4e-05 2048 150 900 235008 55.4253 28.3197 395.151 835.659 1314.73 1314.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000128 4096 190 1500 142776 28.4302 569.625 838.487 1436.59 1436.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 0.000256 1024 360 800 69120 4.52659 3.41709 45.1629 124.546 177.752 177.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 0.000128 2048 410 1550 112320 24.3241 14.4425 302.761 418.137 759.796 759.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 3.2e-05 512 100 250 566784 25.6834 13.3497 66.4242 417.725 523.368 523.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 310 0.000512 4096 65 2550 14976 5.76496 6.60544 108.631 208.9 329.983 330.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000128 1024 125 850 73728 19.0837 7.31987 57.4364 198.468 282.498 282.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.000128 1024 300 1700 135936 10.9444 6.84272 194.499 207.728 420.146 420.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 290 3.2e-05 2048 70 1400 147456 197.195 55.3718 870.394 1658.33 2781.48 2781.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 6.4e-05 2048 150 900 230400 55.3367 28.0166 370.129 831.823 1285.49 1285.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000128 4096 190 1500 142560 28.4286 540.258 837.8 1406.53 1406.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 0.000256 1024 360 800 67968 4.48435 3.38534 42.0956 123.498 173.564 173.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 0.000128 2048 410 1550 110592 24.1601 14.3234 284.959 415.287 738.864 738.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 3.2e-05 512 100 250 562176 25.4014 13.1908 62.6871 414.726 516.192 516.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 310 0.000512 4096 65 2550 14400 5.72592 6.52083 97.0202 206.975 316.32 316.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000128 1024 125 850 80640 18.8209 6.75267 58.3683 201.664 285.795 285.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.000128 1024 300 1700 135360 11.2036 6.84637 177.816 209.369 405.363 405.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 290 3.2e-05 2048 70 1400 149760 199.426 55.9657 871.237 1671.03 2797.85 2797.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 6.4e-05 2048 150 900 230400 56.2586 28.3283 339.432 836.265 1260.46 1260.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000128 4096 190 1500 142560 28.4243 494.33 838.193 1360.99 1361.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 0.000256 1024 360 800 69120 4.53114 3.42822 39.6195 124.998 172.674 172.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 0.000128 2048 410 1550 112320 24.3505 14.3817 265.795 418.583 723.24 723.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 3.2e-05 512 100 250 564480 25.8214 13.3591 58.022 417.875 515.262 515.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 310 0.000512 4096 65 2550 15360 5.77366 6.61638 194.333 209.136 415.938 416.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000128 1024 125 850 87040 19.1927 6.83827 115.531 209.681 351.429 351.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.000128 1024 300 1700 137600 11.0614 6.84218 341.011 209.658 568.697 568.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 290 3.2e-05 2048 70 1400 158720 197.13 56.1919 723.708 1675.44 2652.65 2652.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 6.4e-05 2048 150 900 235520 55.4687 28.3812 655.733 838.425 1578.17 1578.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000128 4096 190 1500 142960 28.4467 946.254 838.221 1812.97 1813.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 0.000256 1024 360 800 69440 4.49171 3.40656 74.7869 124.154 206.94 207.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 0.000128 2048 410 1550 113920 24.1886 14.4339 512.535 419.138 970.423 970.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 3.2e-05 512 100 250 568320 25.779 13.3693 110.344 419 568.679 568.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 310 0.000512 4096 65 2550 15040 5.76176 6.59894 131.543 208.689 352.674 352.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000128 1024 125 850 81920 19.2685 6.80141 75.7225 206.341 308.328 308.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.000128 1024 300 1700 135680 10.9811 6.81984 232.151 208.026 458.103 458.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 290 3.2e-05 2048 70 1400 158720 196.712 56.1357 500.035 1675.54 2428.61 2428.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 6.4e-05 2048 150 900 235520 55.385 28.2996 452.271 838.066 1374.18 1374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000128 4096 190 1500 142880 28.4385 647.808 837.976 1514.28 1514.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 0.000256 1024 360 800 69120 4.47357 3.39466 51.0328 124.151 183.156 183.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 0.000128 2048 410 1550 112640 24.0368 14.3647 347.729 415.882 802.141 802.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 3.2e-05 512 100 250 568320 25.7035 13.3565 75.6122 419.018 533.875 534.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 310 0.000512 4096 65 2550 14880 5.72416 6.53914 110.728 207.451 330.526 330.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000128 1024 125 850 84480 19.0332 6.80816 67.1276 206.488 299.644 299.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.000128 1024 300 1700 136320 11.0723 6.8407 197.943 209.04 425.03 425.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 290 3.2e-05 2048 70 1400 153600 197.581 55.9309 410.304 1669.25 2333.26 2333.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 6.4e-05 2048 150 900 234240 55.4539 28.3944 379.968 835.027 1299.01 1299.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000128 4096 190 1500 142800 28.4488 549.857 838.139 1416.49 1416.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 0.000256 1024 360 800 69120 4.50954 3.41203 43.7094 109.644 161.375 161.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 0.000128 2048 410 1550 113280 24.1655 14.3799 297.023 417.97 753.676 753.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 3.2e-05 512 100 250 560640 25.9763 13.3351 63.5726 417.465 520.536 520.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 310 0.000512 4096 65 2550 14720 5.74038 6.56605 102.864 207.8 323.053 323.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000128 1024 125 850 81920 19.3131 6.79859 60.3523 206.511 293.163 293.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.000128 1024 300 1700 133120 11.0064 6.80525 178.816 206.488 403.251 403.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 290 3.2e-05 2048 70 1400 153600 199.138 55.9943 857.897 1675.65 2788.88 2789.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 6.4e-05 2048 150 900 230400 55.0325 28.035 349.379 824.626 1257.25 1257.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000128 4096 190 1500 142720 28.4347 508.957 837.825 1375.26 1375.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 0.000256 1024 360 800 67840 4.46765 3.37133 39.8418 122.987 170.772 170.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 0.000128 2048 410 1550 110080 24.0686 14.2582 269.913 413.623 721.995 722.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 3.2e-05 512 100 250 563200 26.0236 13.357 59.2815 419.068 517.915 518.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 310 0.000512 4096 65 2550 14400 5.76512 6.57114 97.0196 208.459 317.939 318.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000128 1024 125 850 76800 19.8827 6.80934 54.2272 206.842 287.953 288.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.000128 1024 300 1700 134400 10.9612 6.81114 173.401 206.821 398.125 398.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 290 3.2e-05 2048 70 1400 140800 198.274 55.1301 785.514 1650.23 2689.35 2689.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 6.4e-05 2048 150 900 230400 55.081 27.925 334.312 825.808 1243.3 1243.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000128 4096 190 1500 142400 28.4178 489.257 838.318 1356.04 1356.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 0.000256 1024 360 800 67200 4.48397 3.37872 38.2684 123.091 169.323 169.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 0.000128 2048 410 1550 108800 24.2077 14.3811 255.752 413.477 707.948 708.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 3.2e-05 512 100 250 550400 25.894 13.1482 56.201 412.705 508.134 508.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 310 0.000512 4096 65 2580 15232 5.79584 6.63142 156.74 209.355 378.603 378.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000128 1024 125 900 86016 19.1843 6.83008 95.0371 208.882 330.122 330.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.000128 1024 300 1740 137984 11.0167 6.82803 277.664 209.541 505.184 505.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 290 3.2e-05 2048 70 1380 152576 199.663 56.1313 1006.29 1674.95 2937.22 2937.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 770 6.4e-05 2048 150 900 239616 55.0272 28.3418 921.581 837.785 1842.9 1843.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1390 0.000128 4096 190 1500 143008 28.4327 1399.96 838.041 2266.48 2266.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.000256 1024 360 780 69760 4.50611 3.41638 58.3889 127.312 193.725 193.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1180 0.000128 2048 410 1560 111872 24.3376 14.334 407.132 418.922 864.858 864.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 3.2e-05 512 100 240 573440 25.5967 13.353 157.475 418.888 615.503 615.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 310 0.000512 4096 65 2580 15104 5.78765 6.62733 102.826 209.402 324.723 324.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000128 1024 125 900 86016 19.2091 6.8327 62.978 209.145 298.356 298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.000128 1024 300 1740 137728 11.0399 6.85299 182 209.813 409.829 409.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 290 3.2e-05 2048 70 1380 151552 201.139 55.9667 1103.01 1676.83 3037.14 3037.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 770 6.4e-05 2048 150 900 239616 55.1074 28.3565 909.171 838.645 1831.45 1831.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1390 0.000128 4096 190 1500 142976 28.4242 1401.36 838.918 2268.75 2268.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 0.000256 1024 360 780 69376 4.50189 3.40803 38.2299 126.473 172.712 172.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1180 0.000128 2048 410 1560 111616 24.4115 14.398 265.971 419.462 724.369 724.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1130 3.2e-05 512 100 240 573440 25.6331 13.3591 156.494 419.357 615.031 615.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 310 0.000512 4096 65 2580 14976 5.75632 6.59907 82.2946 208.663 303.391 303.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000128 1024 125 900 82944 19.1641 6.7937 49.5837 206.335 282.065 282.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.000128 1024 300 1740 137472 11.0117 6.83213 147.769 209.278 375.019 375.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 290 3.2e-05 2048 70 1380 150528 200.674 55.9983 1093.69 1672.52 3023.07 3023.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 770 6.4e-05 2048 150 900 238080 55.2023 28.3894 924.188 836.468 1844.41 1844.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1390 0.000128 4096 190 1500 142944 28.4356 1400.05 838.017 2266.55 2266.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.000256 1024 360 780 69504 4.49434 3.40806 31.5842 128.11 167.698 167.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1180 0.000128 2048 410 1560 111360 24.3332 14.447 216.096 420.439 675.447 675.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1130 3.2e-05 512 100 240 571392 25.677 13.3407 156.917 418.234 614.355 614.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 310 0.000512 4096 65 2580 15104 5.82144 6.64554 246.62 209.739 468.906 468.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000128 1024 125 900 86016 19.2322 6.83398 45.068 209.666 281.798 281.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1550 0.000128 1024 300 1740 137216 11.0117 6.83002 128.526 209.208 355.705 355.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 290 3.2e-05 2048 70 1380 147456 201.635 55.922 1072.14 1671.46 3001.36 3001.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 770 6.4e-05 2048 150 900 237568 55.2091 28.2644 916.48 836.121 1836.24 1836.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1390 0.000128 4096 190 1500 142848 28.4119 1400.67 838.524 2267.65 2267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1930 0.000256 1024 360 780 69120 4.50586 3.40992 28.1085 126.307 162.432 162.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1180 0.000128 2048 410 1560 110592 24.4429 14.3237 229.029 418.252 686.176 686.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1130 3.2e-05 512 100 240 569344 25.7199 13.3259 155.773 418.017 613.028 613.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 310 0.000512 4096 65 2580 15200 5.82042 6.61504 213.144 209.505 435.17 435.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000128 1024 125 900 85760 19.3857 6.84442 132.813 209.77 369.004 369.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.000128 1024 300 1740 137920 11.0772 6.84563 388.249 209.743 616.044 616.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 290 3.2e-05 2048 70 1380 152320 199.556 56.1096 1215.81 1676.52 3148.19 3148.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 6.4e-05 2048 150 900 239360 55.0119 28.4748 729.298 838.504 1651.46 1651.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000128 4096 190 1500 143000 28.445 1045.27 852.498 1926.27 1926.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.000256 1024 360 780 69760 4.51571 3.43379 81.846 125.467 215.369 215.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1180 0.000128 2048 410 1560 111680 24.4623 14.3791 560.309 419.329 1018.62 1018.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 3.2e-05 512 100 240 573440 25.4641 13.388 137.726 419.28 596.041 596.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 310 0.000512 4096 65 2580 15040 5.77347 6.61885 133.179 209.312 354.967 355.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000128 1024 125 900 84480 19.4609 6.84682 81.2054 209.849 317.554 317.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.000128 1024 300 1740 137600 11.0603 6.86691 239.818 209.826 467.701 467.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 290 3.2e-05 2048 70 1380 151040 199.92 56.3131 1188.02 1676.85 3121.3 3121.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 6.4e-05 2048 150 900 239360 54.9752 28.3545 1242.78 838.773 2165.05 2165.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000128 4096 190 1500 142960 28.4262 649.13 838.851 1516.46 1516.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.000256 1024 360 780 69440 4.49549 3.40675 50.3147 125.11 183.43 183.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1180 0.000128 2048 410 1560 111360 24.4408 14.373 347.355 419.489 805.789 805.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 3.2e-05 512 100 240 573440 25.4258 13.3704 100.726 419.355 559.062 559.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 310 0.000512 4096 65 2580 15120 5.80163 6.62528 108.727 209.548 330.785 330.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000128 1024 125 900 80640 19.4782 6.81114 63.9144 206.496 296.894 297.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.000128 1024 300 1740 137280 11.0294 6.84851 195.365 209.044 422.421 422.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 290 3.2e-05 2048 70 1380 149760 199.351 56.0958 1140.56 1670.27 3066.49 3066.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 770 6.4e-05 2048 150 900 238080 55.1787 28.3837 1222.26 836.395 2142.39 2142.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1390 0.000128 4096 190 1500 142920 28.4508 1945.89 838.942 2813.33 2813.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.000256 1024 360 780 69120 4.5224 3.41866 41.537 124.938 174.52 174.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1180 0.000128 2048 410 1560 110400 24.4699 14.3763 281.739 417.937 738.657 738.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 3.2e-05 512 100 240 568320 25.5959 13.3542 85.5284 417.705 542.375 542.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 310 0.000512 4096 65 2580 14720 5.75549 6.60362 89.987 208.737 311.164 311.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000128 1024 125 900 81920 19.2568 6.80128 54.7521 206.38 287.398 287.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.000128 1024 300 1740 135680 10.9874 6.81779 162.988 208.067 388.993 389.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 290 3.2e-05 2048 70 1380 148480 200.318 56.0246 1126.33 1675.88 3058.75 3058.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 770 6.4e-05 2048 150 900 238080 55.0172 28.3767 1172.39 838.231 2094.18 2094.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1390 0.000128 4096 190 1500 142880 28.4324 1928.53 838.252 2795.26 2795.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.000256 1024 360 780 69120 4.4831 3.3913 34.9943 124.373 167.342 167.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1180 0.000128 2048 410 1560 110080 24.2785 14.326 239.287 416.062 694.083 694.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 3.2e-05 512 100 240 573440 25.4242 13.3612 211.092 419.104 669.171 669.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 310 0.000512 4096 65 2580 15168 5.79427 6.62522 194.38 209.676 416.554 416.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000128 1024 125 900 84480 19.3448 6.82768 120.6 208.461 355.422 355.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.000128 1024 300 1740 137472 11.0338 6.83802 355.493 209.465 582.955 583.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 290 3.2e-05 2048 70 1380 152064 198.99 56.0132 1094.9 1674.21 3024.29 3024.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 6.4e-05 2048 150 900 238848 54.9172 28.2965 667.798 837.376 1588.56 1588.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000128 4096 190 1500 142992 28.4418 956.449 838.916 1823.85 1823.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.000256 1024 360 780 69504 4.50826 3.41402 74.8538 125.338 208.214 208.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 0.000128 2048 410 1560 111360 24.3769 14.3576 512.774 418.761 970.396 970.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 3.2e-05 512 100 240 571392 25.4832 13.3588 111.872 418.684 569.58 569.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 310 0.000512 4096 65 2580 14976 5.76512 6.59869 121.594 208.712 342.748 342.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000128 1024 125 900 82944 19.1722 6.80077 74.7202 206.371 307.254 307.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.000128 1024 300 1740 137472 11.012 6.83578 223.324 209.332 450.633 450.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 290 3.2e-05 2048 70 1380 150528 199.116 55.9171 994.672 1672.72 2922.62 2922.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 6.4e-05 2048 150 900 238080 54.9352 28.3078 419.316 836.7 1339.43 1339.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000128 4096 190 1500 142944 28.4365 600.883 838.217 1467.58 1467.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.000256 1024 360 780 69504 4.49882 3.41197 47.1826 124.337 179.529 179.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 0.000128 2048 410 1560 111360 24.3422 14.3441 322.109 418.499 779.426 779.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 3.2e-05 512 100 240 571392 25.4569 13.3409 74.5867 418.328 531.894 532.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 310 0.000512 4096 65 2580 14976 5.79379 6.62326 100.907 209.891 323.297 323.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000128 1024 125 900 78336 19.4598 6.79117 57.3363 204.465 288.239 288.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.000128 1024 300 1740 137088 10.9997 6.83946 181.964 209.081 409.009 409.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 290 3.2e-05 2048 70 1380 147456 199.711 55.8942 951.569 1670.31 2877.68 2877.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 6.4e-05 2048 150 900 237312 54.9597 28.3073 343.133 835.543 1262.12 1262.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000128 4096 190 1500 142848 28.414 492.751 838.574 1359.78 1359.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 0.000256 1024 360 780 69120 4.50784 3.41578 38.3842 108.566 154.974 155.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1180 0.000128 2048 410 1560 110592 24.3676 14.3749 263.041 418.057 719.973 720.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 3.2e-05 512 100 240 566784 25.6148 13.3394 79.8969 417.725 536.758 536.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 310 0.000512 4096 65 2580 14976 5.7815 6.62733 92.5277 209.227 314.245 314.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000128 1024 125 900 79872 19.5236 6.79798 53.5377 206.397 286.447 286.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.000128 1024 300 1740 136704 11.0098 6.82598 163.868 208.439 390.27 390.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 290 3.2e-05 2048 70 1380 147456 198.891 55.7692 1009.92 1664.8 2929.57 2929.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 6.4e-05 2048 150 900 236544 55.0019 28.1794 1081.9 832.827 1998.07 1998.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000128 4096 190 1500 142848 28.4488 448.352 838.209 1315.05 1315.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 0.000256 1024 360 780 69120 4.49139 3.40378 34.8477 123.872 166.715 166.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1180 0.000128 2048 410 1560 110592 24.2908 14.3646 238.994 416.712 694.49 694.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 3.2e-05 512 100 240 565248 25.511 13.2792 74.1894 416.341 529.507 529.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 310 0.000512 4096 65 2580 14400 5.73658 6.54336 73.4808 207.591 293.429 293.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000128 1024 125 900 76800 19.8558 6.8073 44.8506 206.625 278.326 278.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.000128 1024 300 1740 136320 11.0706 6.83622 141.523 209.181 368.738 368.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 290 3.2e-05 2048 70 1380 145920 200.63 56.034 992.491 1670.4 2919.75 2919.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 770 6.4e-05 2048 150 900 238080 54.9863 28.3197 1089.12 835.738 2008.33 2008.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1390 0.000128 4096 190 1500 142800 28.4361 1711.54 838.987 2579.02 2579.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.000256 1024 360 780 69120 4.51837 3.41402 30.6684 125.023 163.722 163.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1180 0.000128 2048 410 1560 109440 24.5652 14.3524 204.728 418.203 661.981 662.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 3.2e-05 512 100 240 568320 25.5458 13.3414 67.6958 420.597 527.362 527.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 310 0.000512 4096 65 2580 15232 5.8144 6.62938 187.247 209.519 409.291 409.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000128 1024 125 900 86016 19.3104 6.83872 116.356 209.3 352 352.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.000128 1024 300 1740 137536 11.0576 6.84442 337.836 209.271 565.14 565.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 290 3.2e-05 2048 70 1380 152320 199.227 56.0394 1017.25 1672.6 2945.31 2945.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 6.4e-05 2048 150 900 238336 55.1842 28.326 637.129 836.817 1557.63 1557.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000128 4096 190 1500 142968 28.4183 918.581 838.903 1785.95 1786.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.000256 1024 360 780 69440 4.52387 3.41997 71.0186 124.373 203.436 203.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 0.000128 2048 410 1560 111552 24.4183 14.3968 490.317 418.467 947.73 947.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 3.2e-05 512 100 240 571648 25.5218 13.3698 110.546 418.296 567.918 568.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 310 0.000512 4096 65 2580 15008 5.76125 6.58918 118.783 208.622 339.838 339.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000128 1024 125 900 82432 19.3511 6.8159 71.6489 206.973 304.987 305.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.000128 1024 300 1740 137088 11.0617 6.83923 213.856 209.352 441.239 441.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 290 3.2e-05 2048 70 1380 150528 199.475 56.1076 929.398 1672.77 2857.94 2858.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 6.4e-05 2048 150 900 238336 54.9612 28.3069 406.211 836.758 1326.42 1326.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000128 4096 190 1500 142912 28.4283 586.806 837.947 1453.23 1453.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 0.000256 1024 360 780 69440 4.50771 3.41402 45.2458 125.325 178.594 178.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 0.000128 2048 410 1560 111104 24.409 14.3496 309.909 418.538 767.338 767.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 3.2e-05 512 100 240 569856 25.5959 13.3634 71.0935 418.334 528.572 528.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 310 0.000512 4096 65 2580 14784 5.78214 6.56762 99.5817 208.493 320.505 320.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000128 1024 125 900 86016 19.3464 6.84346 62.7566 209.629 298.764 298.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.000128 1024 300 1740 137088 11.0906 6.85898 179.789 209.595 407.461 407.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 290 3.2e-05 2048 70 1380 150528 199.693 56.152 904.451 1674.31 2834.8 2834.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 6.4e-05 2048 150 900 236544 55.3613 28.3796 342.965 837.566 1264.45 1264.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000128 4096 190 1500 142800 28.4119 494.764 839.004 1362.22 1362.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 0.000256 1024 360 780 69216 4.53146 3.42426 38.3189 124.473 170.846 170.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 0.000128 2048 410 1560 111552 24.4115 14.3668 262.097 419.025 720.032 720.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 3.2e-05 512 100 240 569856 25.6207 13.3755 60.3159 418.705 518.203 518.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 310 0.000512 4096 65 2580 14784 5.7392 6.57203 85.9752 208.022 306.389 306.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000128 1024 125 900 78848 19.0743 6.74797 50.7446 202.323 279.082 279.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.000128 1024 300 1740 136192 11.1146 6.86928 156.898 209.504 384.511 384.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 290 3.2e-05 2048 70 1380 150528 199.207 55.933 888.248 1673.11 2816.69 2816.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 6.4e-05 2048 150 900 236544 55.1809 28.2861 302.562 836.96 1223.18 1223.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000128 4096 190 1500 142688 28.4185 438.281 837.368 1304.11 1304.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 0.000256 1024 360 780 68096 4.4688 3.38227 33.5485 125.264 166.764 166.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 0.000128 2048 410 1560 111104 24.4033 14.3557 230.48 418.857 688.221 688.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 3.2e-05 512 100 240 566272 25.8067 13.3396 52.9034 420.244 512.479 512.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 310 0.000512 4096 65 2580 14560 5.77773 6.60464 76.1318 209.1 297.692 297.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000128 1024 125 900 80640 19.3027 6.80141 46.4432 204.965 277.703 277.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.000128 1024 300 1740 134400 11.096 6.82842 137.319 207.947 363.32 363.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 290 3.2e-05 2048 70 1380 143360 199.504 55.5765 837.637 1660.22 2753.12 2753.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 6.4e-05 2048 150 900 232960 55.315 28.0761 266.147 830.92 1180.63 1180.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000128 4096 190 1500 142520 28.4242 389.029 838.3 1255.8 1255.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 0.000256 1024 360 780 68320 4.51347 3.39942 28.8067 123.028 159.845 159.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1180 0.000128 2048 410 1560 109760 24.3891 14.3492 199.6 415.741 654.211 654.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 3.2e-05 512 100 240 564480 25.4294 13.2415 65.5546 415.192 519.602 519.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 310 0.000512 4096 65 2580 15104 5.78979 6.63622 178.306 209.2 400.013 400.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000128 1024 125 900 86016 19.2109 6.8336 111.165 208.945 346.348 346.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.000128 1024 300 1740 137728 11.0387 6.832 319.958 209.604 547.563 547.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 290 3.2e-05 2048 70 1380 151552 199.15 56.0649 645.782 1675.22 2576.4 2576.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 6.4e-05 2048 150 900 239616 54.8868 28.3054 611.837 837.784 1532.96 1533.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000128 4096 190 1500 142976 28.4268 876.854 838.116 1743.44 1743.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 0.000256 1024 360 780 69376 4.50102 3.4063 67.6166 124.027 199.647 199.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 0.000128 2048 410 1560 111616 24.4141 14.3376 467.799 420.604 927.285 927.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 3.2e-05 512 100 240 573440 25.4061 13.3596 105.402 418.942 563.296 563.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 310 0.000512 4096 65 2580 15104 5.80198 6.63741 122.19 209.724 344.433 344.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000128 1024 125 900 86016 19.2075 6.83613 75.3928 209.208 310.84 310.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.000128 1024 300 1740 137216 11.0122 6.83213 212.171 209.185 439.328 439.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 290 3.2e-05 2048 70 1380 147456 200.02 55.8821 850.495 1671.34 2777.92 2778.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 6.4e-05 2048 150 900 237568 54.8848 28.284 413.505 836.532 1333.38 1333.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000128 4096 190 1500 142848 28.4262 601.031 838.304 1467.81 1467.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 0.000256 1024 360 780 69120 4.50458 3.40429 45.9357 124.202 178.145 178.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 0.000128 2048 410 1560 110592 24.4038 14.3427 312.822 418.209 769.905 770.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 3.2e-05 512 100 240 569344 25.527 13.3279 71.7559 417.975 528.764 528.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 310 0.000512 4096 65 2580 14976 5.77974 6.63142 102.357 209.254 324.104 324.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000128 1024 125 900 79872 19.5189 6.79997 58.873 206.421 291.808 291.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.000128 1024 300 1740 136704 11.0052 6.82746 175.853 208.457 402.275 402.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 290 3.2e-05 2048 70 1380 147456 198.956 55.6544 832.436 1665.02 2752.25 2752.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 6.4e-05 2048 150 900 236544 54.8512 28.1948 343.069 833.166 1259.46 1259.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000128 4096 190 1500 142848 28.4349 498.364 838.152 1365 1365.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 0.000256 1024 360 780 69120 4.49542 3.40739 38.3926 123.468 169.864 169.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 0.000128 2048 410 1560 110592 24.2867 14.4737 260.912 418.408 718.211 718.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 3.2e-05 512 100 240 565248 25.4933 13.2736 59.313 416.395 514.661 514.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 310 0.000512 4096 65 2580 14336 5.7344 6.55514 90.5096 207.51 310.389 310.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000128 1024 125 900 81920 19.6937 6.82986 56.0459 209.228 291.987 292.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.000128 1024 300 1740 137216 11.0286 6.83622 160.651 209.293 387.938 388.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 290 3.2e-05 2048 70 1380 147456 200.188 55.9469 821.245 1670.44 2748.02 2748.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 6.4e-05 2048 150 900 237568 54.9316 28.2527 322.937 836.346 1242.64 1242.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000128 4096 190 1500 142592 28.4253 465.751 837.016 1331.23 1331.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 0.000256 1024 360 780 68608 4.51994 3.40944 35.393 124.331 167.753 167.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 0.000128 2048 410 1560 110592 24.4418 14.3319 241.423 418.246 698.573 698.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 3.2e-05 512 100 240 565248 25.7824 13.3263 55.7838 417.759 512.833 512.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 310 0.000512 4096 65 2580 14080 5.74259 6.56058 80.7423 208.023 301.147 301.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000128 1024 125 900 81920 19.3279 6.79821 51.5559 206.732 284.602 284.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.000128 1024 300 1740 133120 11.0011 6.80144 143.097 206.714 367.741 367.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 290 3.2e-05 2048 70 1380 143360 201.468 56.1447 790.45 1677.49 2725.74 2725.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 6.4e-05 2048 150 900 230400 55.025 27.9368 283.179 825.509 1191.83 1191.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000128 4096 190 1500 142720 28.4346 422.568 838.714 1289.76 1289.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 0.000256 1024 360 780 67840 4.46122 3.36877 31.842 122.555 162.327 162.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 0.000128 2048 410 1560 107520 24.3056 14.3138 214.851 413.267 666.868 666.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 3.2e-05 512 100 240 573440 25.4192 13.3509 51.2234 419.853 510.029 510.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 310 0.000512 4096 65 2560 15552 5.78838 6.63238 155.842 209.38 377.722 377.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000128 1024 125 896 87040 19.0358 6.87293 92.6547 208.908 327.661 327.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.000128 1024 300 1728 137216 11.0537 6.84237 272.106 209.572 499.707 499.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 290 3.2e-05 2048 70 1408 148480 200.922 55.9963 928.555 1675.16 2860.83 2860.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 770 6.4e-05 2048 150 896 237568 55.2304 28.3618 879.929 837.759 1801.44 1801.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1390 0.000128 4096 190 1536 142688 28.44 1407.39 838.814 2274.69 2274.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 0.000256 1024 360 768 69504 4.50957 3.41738 57.3457 127.133 192.505 192.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1180 0.000128 2048 410 1600 112896 24.2236 14.3749 411.115 418.977 868.822 868.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 3.2e-05 512 100 256 569344 25.8814 13.3566 161.916 418.936 620.277 620.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 310 0.000512 4096 65 2560 15488 5.78726 6.62525 100.427 209.375 322.292 322.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000128 1024 125 896 86016 19.2106 6.83197 59.4921 209.123 294.842 294.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.000128 1024 300 1728 137216 11.0763 6.83222 175.044 209.78 402.866 402.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 290 3.2e-05 2048 70 1408 147456 203.066 55.9616 1015.22 1676.63 2951.07 2951.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 770 6.4e-05 2048 150 896 237568 55.3514 28.3472 865.26 838.745 1787.87 1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1390 0.000128 4096 190 1536 142656 28.4443 1408.19 838.747 2275.43 2275.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 0.000256 1024 360 768 69120 4.50307 3.40602 36.7964 126.595 171.405 171.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1180 0.000128 2048 410 1600 112640 24.2995 14.3603 263.743 419.452 721.987 722.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1130 3.2e-05 512 100 256 569344 26.0737 13.3586 158.341 419.36 617.322 617.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 310 0.000512 4096 65 2560 15360 5.76829 6.6025 82.2972 208.706 303.454 303.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000128 1024 125 896 82944 19.1921 6.79485 47.4074 206.38 279.962 280.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.000128 1024 300 1728 136704 11.0645 6.82682 143.863 209.32 371.202 371.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 290 3.2e-05 2048 70 1408 147456 202.162 55.9804 1010.68 1672.94 2941.95 2942.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 770 6.4e-05 2048 150 896 236544 55.4312 28.2827 883.586 836.568 1804.03 1804.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1390 0.000128 4096 190 1536 142560 28.4167 1404.29 837.664 2270.42 2270.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 0.000256 1024 360 768 69120 4.51222 3.41405 31.0162 126.779 165.824 165.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1180 0.000128 2048 410 1600 112128 24.2592 14.3606 218.63 418.509 675.889 676.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1130 3.2e-05 512 100 256 568320 25.884 13.3385 161.877 418.32 619.609 619.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 310 0.000512 4096 65 2560 15360 5.81734 6.63888 246.202 209.757 468.496 468.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000128 1024 125 896 86016 19.2242 6.828 43.0105 209.246 278.494 278.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1550 0.000128 1024 300 1728 136192 11.0692 6.83226 124.265 209.218 351.515 351.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 290 3.2e-05 2048 70 1408 143360 202.456 56.0984 979.753 1671.59 2910.1 2910.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 770 6.4e-05 2048 150 896 235520 55.4902 28.418 874.292 836.175 1794.54 1794.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1390 0.000128 4096 190 1536 142592 28.4343 1404.57 838.872 2271.93 2271.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1930 0.000256 1024 360 768 69120 4.50419 3.40918 27.6482 126.363 162.024 162.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1180 0.000128 2048 410 1600 111616 24.2988 14.3335 230.361 418.283 687.409 687.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1130 3.2e-05 512 100 256 565248 26.0132 13.3322 160.616 418.04 618.194 618.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 310 0.000512 4096 65 2560 15520 5.81018 6.62342 207.941 209.352 429.814 429.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000128 1024 125 896 87040 19.2167 6.84442 125.613 209.622 361.485 361.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.000128 1024 300 1728 137280 11.0923 6.84442 369.005 209.596 596.663 596.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 290 3.2e-05 2048 70 1408 148480 200.932 56.098 1144.8 1675.75 3077.77 3077.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 6.4e-05 2048 150 896 237440 55.286 28.4878 697.202 841.894 1623.05 1623.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000128 4096 190 1536 142680 28.4622 1028.6 842.5 1899.61 1899.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 0.000256 1024 360 768 69440 4.53037 3.42861 77.7598 124.347 210.165 210.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1180 0.000128 2048 410 1600 112960 24.3487 14.3791 553.235 419.031 1011.12 1011.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 3.2e-05 512 100 256 569600 25.703 13.3921 139.826 419.189 598.297 598.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 310 0.000512 4096 65 2560 15360 5.77354 6.62861 126.931 209.332 348.748 348.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000128 1024 125 896 87040 19.1873 6.8393 77.0168 209.874 313.111 313.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.000128 1024 300 1728 136960 11.1052 6.84442 225.855 209.846 453.784 453.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 290 3.2e-05 2048 70 1408 148480 201.136 56.0916 1129.45 1677.26 3064.13 3064.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 6.4e-05 2048 150 896 236800 55.3018 28.3489 1177.54 838.809 2100.17 2100.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000128 4096 190 1536 142640 28.4451 625.787 838.928 1493.21 1493.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 0.000256 1024 360 768 69120 4.50032 3.41219 47.6908 124.072 179.778 179.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1180 0.000128 2048 410 1600 112640 24.3187 14.3564 336.661 419.532 795.001 795.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 3.2e-05 512 100 256 568320 25.7689 13.3745 102.315 419.391 561.031 561.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 310 0.000512 4096 65 2560 15360 5.80813 6.61715 105.498 209.352 327.355 327.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000128 1024 125 896 84480 19.0484 6.81344 61.9959 206.292 294.34 294.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.000128 1024 300 1728 136320 11.0756 6.84032 185.125 208.843 412.016 412.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 290 3.2e-05 2048 70 1408 145920 200.854 55.9473 1083.49 1668.68 3009.16 3009.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 770 6.4e-05 2048 150 896 236160 55.3374 28.4414 1156.44 834.696 2075.08 2075.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1390 0.000128 4096 190 1536 142560 28.416 1914.98 837.851 2781.29 2781.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 0.000256 1024 360 768 69120 4.51526 3.41571 39.4664 125.94 173.438 173.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1180 0.000128 2048 410 1600 112320 24.2764 14.3729 277.803 417.529 734.117 734.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 3.2e-05 512 100 256 564480 25.8239 13.3448 86.5968 417.307 543.252 543.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 310 0.000512 4096 65 2560 15040 5.76173 6.6007 88.2029 208.655 309.301 309.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000128 1024 125 896 81920 19.2589 6.79936 52.0931 206.302 284.648 284.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.000128 1024 300 1728 135680 10.9917 6.82358 157.933 207.989 383.872 383.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 290 3.2e-05 2048 70 1408 148480 200.405 56.0228 1097.11 1675.25 3028.98 3029.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 770 6.4e-05 2048 150 896 235520 55.4238 28.3525 1129.35 837.995 2051.29 2051.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1390 0.000128 4096 190 1536 142560 28.4425 1913.47 837.914 2779.87 2779.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 0.000256 1024 360 768 68480 4.48858 3.39635 33.6224 124.304 165.912 166.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1180 0.000128 2048 410 1600 111360 24.1608 14.4492 237.534 415.823 692.104 692.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 3.2e-05 512 100 256 568320 25.7696 13.3508 214.195 418.961 672.469 672.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 310 0.000512 4096 65 2560 15200 5.80387 6.61914 81.2515 209.354 303.111 303.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000128 1024 125 896 83200 19.238 6.8153 48.4111 206.495 281.148 281.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.000128 1024 300 1728 136000 11.0739 6.83866 144.274 208.525 370.848 370.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 290 3.2e-05 2048 70 1408 140800 201.442 55.8207 1247.7 1665.45 3170.61 3170.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 770 6.4e-05 2048 150 896 233600 55.6445 28.3238 1222.56 833.736 2140.44 2140.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1390 0.000128 4096 190 1536 142400 28.438 1870.05 837.479 2736.01 2736.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 0.000256 1024 360 768 68800 4.5135 3.41386 30.9807 124.218 163.225 163.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1180 0.000128 2048 410 1600 112000 24.2737 14.3592 219.485 416.985 675.235 675.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1130 3.2e-05 512 100 256 563200 25.7972 13.3117 227.257 416.504 683.056 683.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 310 0.000512 4096 65 2560 15552 5.78986 6.62947 190.861 209.48 412.844 412.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000128 1024 125 896 86016 19.1279 6.82803 115.269 208.258 349.671 349.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.000128 1024 300 1728 137088 11.0343 6.83782 341.16 209.262 568.424 568.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 290 3.2e-05 2048 70 1408 147456 200.587 55.9938 1034.6 1672.63 2964 2964.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 6.4e-05 2048 150 896 237312 55.1367 28.3975 643.907 837.239 1564.87 1565.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000128 4096 190 1536 142656 28.4404 944.318 838.033 1810.84 1810.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 0.000256 1024 360 768 69312 4.512 3.4161 72.0891 124.191 204.309 204.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 0.000128 2048 410 1600 112512 24.268 14.3813 508.885 418.37 966.039 966.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 3.2e-05 512 100 256 568320 25.6882 13.3591 114.793 418.296 572.331 572.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 310 0.000512 4096 65 2560 15360 5.74966 6.60269 119.527 208.652 340.611 340.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000128 1024 125 896 82944 19.1716 6.79866 70.0484 206.209 302.415 302.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.000128 1024 300 1728 136704 11.0726 6.83104 213.618 209.273 440.924 441.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 290 3.2e-05 2048 70 1408 147456 200.288 56.0063 951.196 1672.31 2879.99 2880.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 6.4e-05 2048 150 896 236544 55.1452 28.295 404.095 836.518 1324.23 1324.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000128 4096 190 1536 142560 28.4042 591.51 838.109 1458.06 1458.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 0.000256 1024 360 768 69120 4.50374 3.41037 45.4399 124.47 177.926 178.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 0.000128 2048 410 1600 112128 24.256 14.365 318.313 418.559 775.621 775.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 3.2e-05 512 100 256 568320 25.637 13.3407 76.7759 418.221 534.162 534.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 310 0.000512 4096 65 2560 15264 5.7897 6.62838 97.9767 209.473 319.949 320.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000128 1024 125 896 82944 18.9494 6.78902 57.7243 204.263 287.915 288.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.000128 1024 300 1728 135936 11.0752 6.84576 173.548 208.867 400.465 400.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 290 3.2e-05 2048 70 1408 142848 200.933 55.9267 899.131 1668.91 2825.1 2825.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 6.4e-05 2048 150 896 235008 55.298 28.275 330.097 834.716 1248.56 1248.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000128 4096 190 1536 142560 28.4201 488.191 837.904 1354.56 1354.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 0.000256 1024 360 768 69120 4.50845 3.41101 36.9712 124.055 169.039 169.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1180 0.000128 2048 410 1600 111744 24.2418 14.422 260.66 417.581 717.035 717.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 3.2e-05 512 100 256 566784 25.6211 13.3327 61.6166 417.324 518.076 518.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 310 0.000512 4096 65 2560 15360 5.77843 6.62874 88.8898 209.201 310.578 310.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000128 1024 125 896 79872 19.5232 6.80374 49.6415 206.455 282.618 282.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.000128 1024 300 1728 135168 11.1018 6.8303 153.225 208.402 379.69 379.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 290 3.2e-05 2048 70 1408 141312 200.9 55.636 914.893 1664.59 2836.22 2836.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 6.4e-05 2048 150 896 233472 55.4092 28.1827 469.995 835.626 1389.38 1389.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000128 4096 190 1536 142464 28.4328 431.536 837.673 1297.69 1297.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 0.000256 1024 360 768 68352 4.50854 3.40387 32.7178 124.909 165.637 165.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1180 0.000128 2048 410 1600 110592 24.3123 14.3481 229.248 416.867 684.909 685.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 3.2e-05 512 100 256 565248 25.5152 13.2803 75.0284 416.287 530.296 530.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 310 0.000512 4096 65 2560 14880 5.7328 6.54096 74.2354 207.591 294.181 294.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000128 1024 125 896 84480 19.0546 6.81066 45.7694 206.625 278.447 278.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.000128 1024 300 1728 136320 11.0612 6.90954 136.474 209.176 363.751 363.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 290 3.2e-05 2048 70 1408 145920 200.665 55.8923 971.629 1670.38 2898.76 2898.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 770 6.4e-05 2048 150 896 234240 55.5611 28.4549 1029.55 835.697 1949.43 1949.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1390 0.000128 4096 190 1536 142320 28.4365 1661.76 837.912 2528.16 2528.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 0.000256 1024 360 768 69120 4.51482 3.41616 29.3018 125.118 162.449 162.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1180 0.000128 2048 410 1600 111360 24.3136 14.3647 203.971 418.204 660.982 661.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 3.2e-05 512 100 256 560640 25.9854 13.3325 68.2985 417.735 525.532 525.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 310 0.000512 4096 65 2560 15568 5.81776 6.63008 182.562 209.554 404.647 404.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000128 1024 125 896 87808 19.0931 6.84032 110.307 209.334 345.761 345.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.000128 1024 300 1728 137088 11.0875 6.84221 318.53 209.307 545.9 546.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 290 3.2e-05 2048 70 1408 146944 201.347 56.1683 951.433 1672.89 2882.03 2882.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 6.4e-05 2048 150 896 236544 55.3912 28.3505 601.308 836.719 1521.95 1522.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000128 4096 190 1536 142632 28.4076 889.121 838.131 1755.71 1755.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 0.000256 1024 360 768 69216 4.52861 3.41802 67.1926 124.203 199.444 199.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 0.000128 2048 410 1600 112448 24.3465 14.3927 476.371 419.992 935.241 935.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 3.2e-05 512 100 256 568064 25.7563 13.3819 111.38 418.364 569.072 569.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 310 0.000512 4096 65 2560 15232 5.7639 6.58714 113.79 208.767 334.987 335.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000128 1024 125 896 86016 18.9748 6.81818 68.9213 207.117 302.024 302.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.000128 1024 300 1728 137088 11.0519 6.83955 202.323 209.49 429.833 429.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 290 3.2e-05 2048 70 1408 146944 201.029 56.0608 880.723 1673.98 2811.98 2812.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 6.4e-05 2048 150 896 236544 55.2448 28.345 386.01 837.81 1307.59 1307.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000128 4096 190 1536 142576 28.4154 571.88 838.548 1438.89 1438.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 0.000256 1024 360 768 68992 4.52051 3.41402 42.8788 125.465 176.378 176.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 0.000128 2048 410 1600 112000 24.311 14.3544 301.933 418.933 759.665 759.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 3.2e-05 512 100 256 566272 25.7941 13.3629 72.4844 418.635 530.461 530.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 310 0.000512 4096 65 2560 15120 5.7815 6.56762 95.5285 208.291 316.247 316.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000128 1024 125 896 86016 19.3511 6.84237 58.9135 209.42 294.715 294.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.000128 1024 300 1728 137088 11.1024 6.84141 171.488 209.393 398.949 399.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 290 3.2e-05 2048 70 1408 145152 201.547 56.1912 850.953 1672.68 2781.56 2781.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 6.4e-05 2048 150 896 236544 55.3824 28.3673 330.023 836.718 1250.67 1250.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000128 4096 190 1536 142464 28.4217 484.592 838.456 1351.52 1351.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 0.000256 1024 360 768 69216 4.53222 3.5791 36.7128 125.304 170.224 170.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 0.000128 2048 410 1600 111552 24.4374 14.4099 256.137 418.63 713.746 713.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 3.2e-05 512 100 256 564480 25.9694 13.3734 60.8036 418.326 518.654 518.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 310 0.000512 4096 65 2560 14784 5.7433 6.57203 80.9251 207.978 301.3 301.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000128 1024 125 896 78848 19.0789 6.75827 47.2614 202.279 275.569 275.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.000128 1024 300 1728 136192 11.1207 6.83427 149.872 209.458 377.415 377.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 290 3.2e-05 2048 70 1408 143360 200.794 56.0522 825.318 1672.78 2755.13 2755.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 6.4e-05 2048 150 896 236544 55.1644 28.2896 289.585 837.011 1210.22 1210.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000128 4096 190 1536 142464 28.405 426.819 837.685 1292.96 1293.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 0.000256 1024 360 768 68096 4.46714 3.38125 31.9 123.89 163.738 163.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 0.000128 2048 410 1600 111104 24.3953 14.3599 222.899 418.762 680.546 680.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 3.2e-05 512 100 256 566272 25.775 13.3446 54.0115 418.336 511.647 511.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 310 0.000512 4096 65 2560 15120 5.78144 6.61197 73.4502 208.878 294.8 294.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000128 1024 125 896 80640 19.2909 6.79734 43.8514 204.743 274.875 275.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.000128 1024 300 1728 134400 11.098 6.82848 131.81 207.726 357.597 357.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 290 3.2e-05 2048 70 1408 134400 201.579 55.5315 765.857 1658.41 2681.56 2681.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 6.4e-05 2048 150 896 232960 55.3117 28.0777 258.096 829.929 1171.59 1171.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000128 4096 190 1536 142240 28.4236 384.352 836.733 1249.55 1249.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 0.000256 1024 360 768 68320 4.50886 3.39558 27.8559 122.915 158.776 158.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1180 0.000128 2048 410 1600 109760 24.386 14.3302 194.81 415.287 648.943 649.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 3.2e-05 512 100 256 555520 25.9493 13.2465 66.3068 414.744 520.429 520.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 310 0.000512 4096 65 2560 15488 5.79651 6.63142 178.95 209.371 400.831 400.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000128 1024 125 896 86016 19.2095 6.83008 107.67 209.116 343.018 343.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.000128 1024 300 1728 137216 11.0766 6.8335 313.48 209.777 541.295 541.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 290 3.2e-05 2048 70 1408 147456 200.782 55.9672 627.731 1676.6 2561.27 2561.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 6.4e-05 2048 150 896 237568 55.0936 28.3261 601.966 839.422 1524.97 1525.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000128 4096 190 1536 142656 28.4269 889.69 838.777 1756.94 1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 0.000256 1024 360 768 69120 4.50723 3.40787 66.6787 124.113 198.806 198.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 0.000128 2048 410 1600 112640 24.3142 14.3762 473.285 419.503 931.61 931.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 3.2e-05 512 100 256 569344 25.6736 13.3533 112.372 419.297 570.881 571.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 310 0.000512 4096 65 2560 15360 5.80198 6.63827 120.565 209.761 342.845 342.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000128 1024 125 896 86016 19.2275 6.83213 72.1442 209.245 307.633 307.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.000128 1024 300 1728 136192 11.0738 6.8281 204.751 209.23 432.015 432.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 290 3.2e-05 2048 70 1408 143360 200.997 55.8645 820.454 1671.62 2749.13 2749.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 6.4e-05 2048 150 896 235520 55.1904 28.287 402.991 836.159 1322.8 1322.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000128 4096 190 1536 142592 28.4344 600.104 840.058 1468.64 1468.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 0.000256 1024 360 768 69120 4.50045 3.40992 44.9925 125.4 178.402 178.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 0.000128 2048 410 1600 111616 24.2689 14.3302 313.828 418.36 770.922 771.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 3.2e-05 512 100 256 565248 25.7529 13.3263 74.3307 418.043 531.639 531.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 310 0.000512 4096 65 2560 15360 5.7815 6.62976 100.888 209.397 322.779 322.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000128 1024 125 896 79872 19.5265 6.81011 55.927 206.571 289.022 289.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.000128 1024 300 1728 135168 11.093 6.82598 168.455 208.595 395.101 395.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 290 3.2e-05 2048 70 1408 141312 200.912 55.7788 789.707 1666.14 2712.72 2712.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 6.4e-05 2048 150 896 233472 55.3254 28.177 331.877 833.605 1249.17 1249.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000128 4096 190 1536 142464 28.4201 497.879 838.367 1364.71 1364.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 0.000256 1024 360 768 68352 4.5015 3.40429 37.4192 124.179 169.606 169.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 0.000128 2048 410 1600 110592 24.2839 14.3604 259.091 417.134 714.995 715.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 3.2e-05 512 100 256 565248 25.4967 13.2822 61.7989 416.685 517.451 517.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 310 0.000512 4096 65 2560 14848 5.7327 6.55853 90.8142 207.532 310.719 310.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000128 1024 125 896 81920 19.7118 6.83565 53.0208 209.253 289.021 289.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.000128 1024 300 1728 135168 11.1701 6.82861 153.128 209.231 380.49 380.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 290 3.2e-05 2048 70 1408 139264 201.601 55.8914 767.507 1670.65 2695.84 2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 6.4e-05 2048 150 896 233472 55.5096 28.254 310.331 835.857 1230.13 1230.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000128 4096 190 1536 142336 28.4181 462.397 837.448 1328.31 1328.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 0.000256 1024 360 768 68608 4.52806 3.41024 34.3216 124.303 166.664 166.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 0.000128 2048 410 1600 110592 24.4713 14.3381 238.713 418.301 695.959 696.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 3.2e-05 512 100 256 565248 25.7805 13.3271 57.5388 417.81 514.64 514.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 310 0.000512 4096 65 2560 14720 5.73158 6.56778 84.13 208.046 304.552 304.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000128 1024 125 896 81920 19.3179 6.80467 49.2379 206.763 282.319 282.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.000128 1024 300 1728 133120 11.0016 6.80141 139.919 206.734 364.583 364.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 290 3.2e-05 2048 70 1408 143360 201.271 56.0388 783.767 1677.69 2718.95 2719.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 6.4e-05 2048 150 896 230400 55.0542 27.9736 279.198 826.474 1188.88 1189.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000128 4096 190 1536 142400 28.4363 424.835 838.814 1292.13 1292.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 0.000256 1024 360 768 67840 4.46525 3.37402 31.3377 123.798 163.072 163.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 0.000128 2048 410 1600 110080 24.0763 14.2807 218.67 413.319 670.475 670.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 3.2e-05 512 100 256 563200 26.0312 13.3589 52.4862 419.571 511.632 511.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 310 0.000512 4096 65 2560 14592 5.75923 6.58227 78.0117 208.387 298.82 298.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000128 1024 125 896 73728 19.1347 6.72563 42.8169 198.593 267.458 267.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.000128 1024 300 1728 132096 11.077 6.80538 130.395 206.816 355.223 355.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 290 3.2e-05 2048 70 1408 135168 200.168 55.0508 734.457 1650.33 2640.2 2640.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 6.4e-05 2048 150 896 227328 55.498 27.9183 264.336 825.888 1173.83 1173.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000128 4096 190 1536 142080 28.4652 402.137 837.41 1268.06 1268.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 0.000256 1024 360 768 67584 4.47862 3.37267 30.1519 123.59 161.693 161.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 0.000128 2048 410 1600 107520 24.345 14.4328 202.859 413.478 655.242 655.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 3.2e-05 512 100 256 552960 25.6742 13.1289 49.4031 414.159 502.552 502.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 310 0.000512 4096 65 2560 15648 5.81859 6.63552 288.749 209.826 511.111 511.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 550 0.000128 1024 125 896 82944 19.7204 6.83658 136.955 209.767 373.472 373.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1550 0.000128 1024 300 1792 135808 11.1718 6.83104 274.895 209.743 502.77 502.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 290 3.2e-05 2048 70 1408 146944 203.847 56.0291 1118.09 1676.68 3054.85 3055.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 770 6.4e-05 2048 150 896 237824 55.4244 28.4636 937.957 839.348 1861.36 1861.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1390 0.000128 4096 190 1536 142720 28.4262 1606.04 838.914 2473.43 2473.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1930 0.000256 1024 360 768 67264 4.57843 3.41606 96.2867 127.883 232.269 232.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1180 0.000128 2048 410 1664 112000 24.4472 14.3819 708.754 419.401 1167.13 1167.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 3.2e-05 512 100 256 555008 26.7456 13.3734 166.467 419.311 626.09 626.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 310 0.000512 4096 65 2560 15552 5.79584 6.63142 172.724 209.392 394.623 394.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000128 1024 125 896 81920 19.6267 6.82598 102.268 208.928 337.841 337.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.000128 1024 300 1792 135680 11.157 6.82624 313.386 209.589 541.089 541.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 290 3.2e-05 2048 70 1408 146432 201.56 56.0783 987.086 1675.32 2920.23 2920.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 770 6.4e-05 2048 150 896 237568 55.1968 28.3603 935.38 838.481 1857.58 1857.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1390 0.000128 4096 190 1536 142688 28.4456 1485.54 838.129 2352.16 2352.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 0.000256 1024 360 768 67200 4.54899 3.41446 66.0525 126.101 200.214 200.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1180 0.000128 2048 410 1664 111872 24.3058 14.4107 475.688 419.013 933.558 933.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 3.2e-05 512 100 256 555008 26.6267 13.356 163.621 418.975 622.803 622.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 310 0.000512 4096 65 2560 15488 5.77542 6.64045 111.249 209.222 332.967 333.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000128 1024 125 896 81920 19.6617 6.83613 66.6873 208.963 302.339 302.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.000128 1024 300 1792 135680 11.1677 6.83418 202.545 209.63 430.308 430.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 290 3.2e-05 2048 70 1408 145408 201.775 56.0695 931.163 1675.41 2864.62 2864.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 770 6.4e-05 2048 150 896 237568 55.2788 28.3026 928.04 838 1849.79 1849.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1390 0.000128 4096 190 1536 142656 28.4365 1490.3 838.206 2356.99 2357.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 0.000256 1024 360 768 66816 4.54915 3.40582 42.9769 126.054 177.084 177.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1180 0.000128 2048 410 1664 111616 24.4084 14.4919 308.818 419.096 766.946 767.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 3.2e-05 512 100 256 555008 26.6797 13.3548 162.328 418.992 621.542 621.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 310 0.000512 4096 65 2560 15360 5.74669 6.60538 91.6909 208.737 312.861 312.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000128 1024 125 896 79872 19.4922 6.79731 53.044 206.409 285.932 286.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.000128 1024 300 1792 135168 11.165 6.83101 163.229 209.35 390.704 390.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 290 3.2e-05 2048 70 1408 144384 201.428 55.9227 906.074 1672.99 2836.6 2836.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 770 6.4e-05 2048 150 896 236544 55.3369 28.2808 917.314 836.757 1837.85 1837.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1390 0.000128 4096 190 1536 142560 28.4136 1483.9 837.798 2350.16 2350.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 0.000256 1024 360 768 66816 4.5457 3.40941 35.1525 126.388 169.595 169.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1180 0.000128 2048 410 1664 111360 24.3361 14.3268 251.637 418.663 709.099 709.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1130 3.2e-05 512 100 256 552960 26.691 13.3421 162.965 418.391 621.577 621.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 310 0.000512 4096 65 2560 15360 5.8 6.64166 83.0621 209.563 305.144 305.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000128 1024 125 896 81920 19.6864 6.83203 48.7638 209.055 284.53 284.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.000128 1024 300 1792 135168 11.1373 6.83149 145.91 209.026 373.029 373.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 290 3.2e-05 2048 70 1408 143360 202.31 55.876 1054.04 1670.09 2982.51 2982.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 770 6.4e-05 2048 150 896 235520 55.4208 28.3095 912.999 835.288 1832.18 1832.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1390 0.000128 4096 190 1536 142592 28.4342 1485.97 838.13 2352.58 2352.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 0.000256 1024 360 768 66560 4.552 3.41008 30.8512 127.384 166.296 166.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1180 0.000128 2048 410 1664 110592 24.422 14.363 223.639 417.894 680.451 680.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1130 3.2e-05 512 100 256 552960 26.6284 13.3226 162.577 417.672 620.39 620.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 310 0.000512 4096 65 2560 15040 5.76518 6.60134 74.2807 208.832 295.558 295.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000128 1024 125 896 76800 19.8129 6.80518 42.4513 206.477 275.734 275.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.000128 1024 300 1792 134400 11.0955 6.81802 132.644 208.167 358.848 358.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 290 3.2e-05 2048 70 1408 143360 202.208 56.0435 1055.71 1676.92 2991.07 2991.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 770 6.4e-05 2048 150 896 235520 55.595 28.3177 934.603 838.754 1857.43 1857.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1390 0.000128 4096 190 1536 142560 28.4352 1486.23 840.31 2355.02 2355.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 0.000256 1024 360 768 66560 4.53082 3.39178 29.0381 126.649 163.705 163.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1180 0.000128 2048 410 1664 110080 24.2745 14.3211 204.64 416.185 659.551 659.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1130 3.2e-05 512 100 256 552960 26.8048 13.3621 164.07 419.315 623.749 623.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 310 0.000512 4096 65 2560 15360 5.78608 6.63014 69.5044 209.225 291.224 291.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000128 1024 125 896 79872 19.5155 6.8055 41.108 206.393 274.01 274.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.000128 1024 300 1792 133632 11.198 6.82701 122.296 208.43 348.877 348.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 290 3.2e-05 2048 70 1408 141312 202.119 55.6479 1038.13 1664.81 2960.9 2961.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 770 6.4e-05 2048 150 896 233472 55.5348 28.2363 926.703 832.889 1843.54 1843.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1390 0.000128 4096 190 1536 142464 28.414 1481.15 839.178 2348.79 2348.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 0.000256 1024 360 768 66048 4.5409 3.40374 26.7521 126.12 160.918 161.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1180 0.000128 2048 410 1664 110592 24.2884 14.3278 191.184 416.709 646.642 646.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1130 3.2e-05 512 100 256 546816 26.7654 13.2774 160.75 425.259 626.25 626.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 310 0.000512 4096 65 2560 14784 5.74054 6.57203 64.9044 208.176 285.468 285.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000128 1024 125 896 71680 19.8545 6.75219 34.769 202.462 264.032 264.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1550 0.000128 1024 300 1792 134400 11.2173 6.83213 117.032 209.659 344.861 344.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 290 3.2e-05 2048 70 1408 143360 202.129 55.9596 1054.17 1674.32 2986.78 2986.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 770 6.4e-05 2048 150 896 236544 55.3401 28.5079 939.084 837.629 1860.73 1860.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1390 0.000128 4096 190 1536 142464 28.4074 1484.75 838.691 2351.9 2351.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 0.000256 1024 360 768 65408 4.524 3.37859 25.0201 125.481 158.502 158.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1180 0.000128 2048 410 1664 111104 24.4109 14.3903 218.95 419.256 677.138 677.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1130 3.2e-05 512 100 256 551936 26.7828 13.3436 162.306 418.832 621.457 621.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 310 0.000512 4096 65 2560 14848 5.75104 6.55875 245.576 207.508 465.478 465.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000128 1024 125 896 81920 19.7006 6.83126 38.0489 209.231 273.999 274.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1550 0.000128 1024 300 1792 135168 11.1632 7.19674 111.747 209.209 339.446 339.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 290 3.2e-05 2048 70 1408 139264 202.978 56.0353 1021.67 1670.47 2951.36 2951.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 770 6.4e-05 2048 150 896 233472 55.7106 28.4048 926.52 836.458 1847.27 1847.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1390 0.000128 4096 190 1536 142336 28.4406 1480.77 849.578 2358.84 2358.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1930 0.000256 1024 360 768 66560 4.5616 3.41171 25.6761 127.913 161.663 161.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1180 0.000128 2048 410 1664 110592 24.4868 14.3176 216.072 420.032 675.04 675.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1130 3.2e-05 512 100 256 548864 26.9 13.3278 161.503 417.766 619.683 619.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 310 0.000512 4096 65 2580 14784 5.76022 6.57693 262.926 210.014 485.357 485.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 550 0.000128 1024 125 900 78848 19.0571 6.7512 40.2617 204.258 270.512 270.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1550 0.000128 1024 300 1740 136192 11.1139 6.83318 106.034 211.505 335.613 335.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 290 3.2e-05 2048 70 1380 150528 201.308 55.9453 1090.79 1689.14 3037.38 3037.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 770 6.4e-05 2048 150 900 236544 55.4443 28.2791 923.23 845.014 1852.13 1852.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1390 0.000128 4096 190 1500 142688 28.4283 1398.17 845.477 2272.13 2272.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1930 0.000256 1024 360 780 68096 4.48826 3.3833 94.6873 126.766 229.428 229.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1180 0.000128 2048 410 1560 111104 24.494 14.3258 675.773 422.863 1137.6 1137.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 3.2e-05 512 100 240 566272 25.9887 13.3414 155.377 422.439 617.339 617.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 310 0.000512 4096 65 2560 14784 5.75622 6.57792 258.286 207.994 478.695 478.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000128 1024 125 896 78848 19.0726 6.84646 36.7987 202.297 265.196 265.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1550 0.000128 1024 300 1728 136192 11.1239 6.83485 103.387 209.473 330.946 331.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 290 3.2e-05 2048 70 1408 143360 202.593 56.1626 981.654 1672.89 2913.49 2913.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 770 6.4e-05 2048 150 896 236544 55.4669 28.4074 891.331 836.974 1812.34 1812.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1390 0.000128 4096 190 1536 142464 28.4099 1405.98 837.908 2272.34 2272.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1930 0.000256 1024 360 768 68096 4.49382 3.3792 92.3179 126.626 226.918 227.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1180 0.000128 2048 410 1600 111104 24.4889 14.3244 666.331 418.793 1124.07 1124.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 3.2e-05 512 100 256 566272 26.0024 13.3441 160.458 418.361 618.351 618.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 310 0.000512 4096 65 2550 15120 5.79555 6.60854 270.819 208.929 492.232 492.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000128 1024 125 850 80640 19.3051 6.80157 38.5557 204.798 269.644 269.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1550 0.000128 1024 300 1700 134400 11.1034 6.83005 104.147 207.776 329.982 330.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 290 3.2e-05 2048 70 1400 152320 198.584 55.5211 1040.75 1658.85 2953.91 2954.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 770 6.4e-05 2048 150 900 232960 55.6292 28.1646 927.279 829.896 1841.21 1841.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1390 0.000128 4096 190 1500 142520 28.4424 1386.66 855.355 2270.51 2270.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1930 0.000256 1024 360 800 68320 4.53274 3.39955 99.7155 126.035 233.786 233.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1180 0.000128 2048 410 1550 112000 24.3141 14.3217 695.175 415.391 1149.34 1149.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 3.2e-05 512 100 250 555520 26.1876 13.2406 151.796 418.119 609.53 609.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 310 0.000512 4096 65 2544 15120 5.79872 6.61475 267.571 208.936 489.012 489.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 550 0.000128 1024 125 864 80640 19.2978 6.80349 39.9748 204.792 271.054 271.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1550 0.000128 1024 300 1728 136640 10.9931 6.82394 106.542 207.769 332.257 332.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 290 3.2e-05 2048 70 1392 143360 200.996 55.5438 1012.63 1658.81 2928.17 2928.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 770 6.4e-05 2048 150 912 232960 55.589 28.0864 936.247 829.868 1849.96 1850.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1390 0.000128 4096 190 1536 142240 28.4324 1395.37 837.116 2260.96 2261.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1930 0.000256 1024 360 768 69440 4.50509 3.3959 97.5217 126.457 231.984 232.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1180 0.000128 2048 410 1584 109760 24.4991 14.3468 695.892 415.38 1150.27 1150.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 3.2e-05 512 100 240 564480 25.6512 13.2337 149.36 414.837 603.268 603.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 310 0.000512 4096 65 2528 15616 5.8175 6.64163 270.501 209.592 492.636 492.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 0.000128 1024 125 864 90112 18.8629 6.82848 132.798 209.086 367.77 367.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1550 0.000128 1024 300 1696 137216 11.0196 6.83216 119.68 209.059 346.723 346.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 290 3.2e-05 2048 70 1376 151552 200.761 55.9035 1015.7 1670.32 2942.89 2943.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 770 6.4e-05 2048 150 896 239616 54.9948 28.2478 911.072 835.415 1829.9 1830.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1390 0.000128 4096 190 1504 142848 28.4303 1365.51 838.827 2232.81 2232.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1930 0.000256 1024 360 768 70144 4.51114 3.40842 94.4047 127.021 229.449 229.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1180 0.000128 2048 410 1568 112640 24.3424 14.3622 680.814 417.959 1137.61 1137.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 3.2e-05 512 100 256 573440 25.508 13.3276 153.064 417.713 609.806 609.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 460 0.000256 512 150 384 0 1.62202 0.007648 57.3479 59.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 310 0.000512 4096 65 2528 14400 5.75469 6.60275 356.567 208.866 577.871 577.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000128 1024 125 864 76800 19.8522 6.80848 60.952 206.933 294.727 294.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1550 0.000128 1024 300 1696 134400 10.9449 6.8055 178.284 206.908 403.071 403.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 290 3.2e-05 2048 70 1376 138240 198.554 55.0441 1255.62 1650.29 3159.71 3159.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 770 6.4e-05 2048 150 896 230400 55.0802 27.8938 1265.65 825.872 2174.66 2174.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1390 0.000128 4096 190 1504 142080 28.44 1897.04 838.321 2763.85 2763.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1930 0.000256 1024 360 768 69120 4.44912 3.38534 38.9622 123.569 170.465 170.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1180 0.000128 2048 410 1568 111360 23.9512 14.3651 333.547 413.727 785.721 785.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1130 3.2e-05 512 100 256 568320 24.8362 13.1359 204.534 417.062 659.748 659.896
