cscope 15 $HOME\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware"               0000709808
	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\blinky.h

7 #i‚de‡
BLINKY_H


8 
	#BLINKY_H


	)

12 
böky_Inô
();

13 
blöky_GëSec⁄dTimî
();

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\board.h

7 #i‚de‡
BOARD_H


8 
	#BOARD_H


	)

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\comm.h

7 #i‚de‡
COMM_H


8 
	#COMM_H


	)

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\engines.h

7 #i‚de‡
ENGINES_H


8 
	#ENGINES_H


	)

10 
	~"°m32f0xx.h
"

12 
	#ENGINES_MINTHRUST
 0

	)

13 
	#ENGINES_MAXTHRUST
 1000

	)

17 
	mA˘uÆThru°
;

18 (*
	mSëThru°Fn
)(
	m√wVÆueInPromûe
);

19 } 
	tEngöeSåu˘Ty≥def
;

21 
EngöeSåu˘Ty≥def
 
Eng1
, 
Eng2
, 
Eng3
, 
Eng4
;

26 
íg_Inô
();

27 
íg_St›
();

28 
íg_SëThru°
(
EngöeSåu˘Ty≥def
 *
íg
, 
√wVÆueInPromûe
);

29 
íg_GëThru°
(
EngöeSåu˘Ty≥def
 *
íg
);

36 
íg_InôEngöeSåu˘s
();

37 
íg_SëEng1Thru°
(
√wVÆueInPromûe
);

38 
íg_SëEng2Thru°
(
√wVÆueInPromûe
);

39 
íg_SëEng3Thru°
(
√wVÆueInPromûe
);

40 
íg_SëEng4Thru°
(
√wVÆueInPromûe
);

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\psd.h

7 #i‚de‡
PSD_H


8 
	#PSD_H


	)

11 
	mP
;

12 
	mS
;

13 
	mD
;

15 
	mDesúedVÆue
;

17 
	mLa°Eº‹
;

18 
	mEº‹Sum
;

20 
	mSumS©uøti⁄Max
;

21 
	mSumS©uøti⁄Mö
;

22 
	mOuçutS©uøti⁄Max
;

23 
	mOuçutS©uøti⁄Mö
;

24 } 
	tPSDSåu˘Ty≥def
;

27 
psd_Inô
(
PSDSåu˘Ty≥def
 *
psd
);

28 
psd_SëC⁄°™ts
(
PSDSåu˘Ty≥def
 *
psd
, 
p
, 
s
, 
d
);

29 
psd_SëSumS©uøti⁄
(
PSDSåu˘Ty≥def
 *
psd
, 
ßtMö
, 
ßtMax
);

30 
psd_SëOuçutS©uøti⁄
(
PSDSåu˘Ty≥def
 *
psd
, 
ßtMö
, 
ßtMax
);

31 
psd_SëDesúedVÆue
(
PSDSåu˘Ty≥def
 *
psd
, 
desúedVÆue
);

32 
psd_Upd©ePSD
(
PSDSåu˘Ty≥def
 *
psd
, 
a˘uÆVÆue
);

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\scheduler.h

7 #i‚de‡
SCHEDULER_H


8 
	#SCHEDULER_H


	)

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\sensors.h

7 #i‚de‡
SENSORS_H


8 
	#SENSORS_H


	)

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stabilisation.h

7 #i‚de‡
STABILISATION_H


8 
	#STABILISATION_H


	)

10 
	~"psd.h
"

11 
	~"ígöes.h
"

14 
	#STABILISATION_MINBALANCE
 -1

	)

15 
	#STABILISATION_MAXBALANCE
 1

	)

20 
	mThru°
;

21 
	mBÆ™˚
;

22 
EngöeSåu˘Ty≥def
* 
	mEngASåu˘
;

23 
EngöeSåu˘Ty≥def
* 
	mEngBSåu˘
;

24 } 
	tEngöesPaúSåu˘Ty≥def
;

27 
	mThru°
;

28 
	mBÆ™˚
;

29 
EngöesPaúSåu˘Ty≥def
* 
	mPôchSåu˘
;

30 
EngöesPaúSåu˘Ty≥def
* 
	mRﬁlSåu˘
;

31 } 
	tEngöesPaúOfPaúsSåu˘Ty≥def
;

36 
°abûißti⁄_Inô
();

38 
°abûißti⁄_SëPôchBÆ™˚
(
√wBÆ™˚
);

39 
°abûißti⁄_SëPôchThru°
(
√wThru°
);

40 
°abûißti⁄_SëRﬁlBÆ™˚
(
√wBÆ™˚
);

41 
°abûißti⁄_SëRﬁlThru°
(
√wThru°
);

42 
°abûißti⁄_SëYawBÆ™˚
(
√wBÆ™˚
);

43 
°abûißti⁄_SëYawThru°
(
√wThru°
);

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stm32f0xx.h

53 #i‚de‡
__STM32F0XX_H


54 
	#__STM32F0XX_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
 (
STM32F0XX
)

69 
	#STM32F0XX


	)

79 #i‡!
deföed
 (
STM32F0XX
)

83 #i‡!
deföed
 
USE_STDPERIPH_DRIVER


99 #i‡!
deföed
 (
HSE_VALUE
)

100 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

107 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

108 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x0500Ë

	)

115 #i‡!
deföed
 (
HSI_STARTUP_TIMEOUT
)

116 
	#HSI_STARTUP_TIMEOUT
 ((
uöt16_t
)0x0500Ë

	)

119 #i‡!
deföed
 (
HSI_VALUE
)

120 
	#HSI_VALUE
 ((
uöt32_t
)8000000Ë

	)

125 #i‡!
deföed
 (
HSI14_VALUE
)

126 
	#HSI14_VALUE
 ((
uöt32_t
)14000000Ë

	)

131 #i‡!
deföed
 (
LSI_VALUE
)

132 
	#LSI_VALUE
 ((
uöt32_t
)40000Ë

	)

137 #i‡!
deföed
 (
LSE_VALUE
)

138 
	#LSE_VALUE
 ((
uöt32_t
)32768Ë

	)

144 
	#__STM32F0XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

145 
	#__STM32F0XX_STDPERIPH_VERSION_SUB1
 (0x00Ë

	)

146 
	#__STM32F0XX_STDPERIPH_VERSION_SUB2
 (0x01Ë

	)

147 
	#__STM32F0XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

148 
	#__STM32F0XX_STDPERIPH_VERSION
 ((
__STM32F0XX_STDPERIPH_VERSION_MAIN
 << 24)\

149 |(
__STM32F0XX_STDPERIPH_VERSION_SUB1
 << 16)\

150 |(
__STM32F0XX_STDPERIPH_VERSION_SUB2
 << 8)\

151 |(
__STM32F0XX_STDPERIPH_VERSION_RC
))

	)

165 
	#__CM0_REV
 0

	)

166 
	#__MPU_PRESENT
 0

	)

167 
	#__NVIC_PRIO_BITS
 2

	)

168 
	#__Víd‹_SysTickC⁄fig
 0

	)

171 
	eIRQn


174 
N⁄MaskabÀI¡_IRQn
 = -14,

175 
H¨dFau…_IRQn
 = -13,

176 
SVC_IRQn
 = -5,

177 
PídSV_IRQn
 = -2,

178 
SysTick_IRQn
 = -1,

181 
WWDG_IRQn
 = 0,

182 
PVD_IRQn
 = 1,

183 
RTC_IRQn
 = 2,

184 
FLASH_IRQn
 = 3,

185 
RCC_IRQn
 = 4,

186 
EXTI0_1_IRQn
 = 5,

187 
EXTI2_3_IRQn
 = 6,

188 
EXTI4_15_IRQn
 = 7,

189 
TS_IRQn
 = 8,

190 
DMA1_Ch™√l1_IRQn
 = 9,

191 
DMA1_Ch™√l2_3_IRQn
 = 10,

192 
DMA1_Ch™√l4_5_IRQn
 = 11,

193 
ADC1_COMP_IRQn
 = 12,

194 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

195 
TIM1_CC_IRQn
 = 14,

196 
TIM2_IRQn
 = 15,

197 
TIM3_IRQn
 = 16,

198 
TIM6_DAC_IRQn
 = 17,

199 
TIM14_IRQn
 = 19,

200 
TIM15_IRQn
 = 20,

201 
TIM16_IRQn
 = 21,

202 
TIM17_IRQn
 = 22,

203 
I2C1_IRQn
 = 23,

204 
I2C2_IRQn
 = 24,

205 
SPI1_IRQn
 = 25,

206 
SPI2_IRQn
 = 26,

207 
USART1_IRQn
 = 27,

208 
USART2_IRQn
 = 28,

209 
CEC_IRQn
 = 30

210 } 
	tIRQn_Ty≥
;

216 
	~"c‹e_cm0.h
"

217 
	~"sy°em_°m32f0xx.h
"

218 
	~<°döt.h
>

224 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

226 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

227 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

229 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

241 
__IO
 
uöt32_t
 
ISR
;

242 
__IO
 
uöt32_t
 
IER
;

243 
__IO
 
uöt32_t
 
CR
;

244 
__IO
 
uöt32_t
 
CFGR1
;

245 
__IO
 
uöt32_t
 
CFGR2
;

246 
__IO
 
uöt32_t
 
SMPR
;

247 
uöt32_t
 
RESERVED1
;

248 
uöt32_t
 
RESERVED2
;

249 
__IO
 
uöt32_t
 
TR
;

250 
uöt32_t
 
RESERVED3
;

251 
__IO
 
uöt32_t
 
CHSELR
;

252 
uöt32_t
 
RESERVED4
[5];

253 
__IO
 
uöt32_t
 
DR
;

254 } 
	tADC_Ty≥Def
;

258 
__IO
 
uöt32_t
 
CCR
;

259 } 
	tADC_Comm⁄_Ty≥Def
;

267 
__IO
 
uöt32_t
 
CR
;

268 
__IO
 
uöt32_t
 
CFGR
;

269 
__IO
 
uöt32_t
 
TXDR
;

270 
__IO
 
uöt32_t
 
RXDR
;

271 
__IO
 
uöt32_t
 
ISR
;

272 
__IO
 
uöt32_t
 
IER
;

273 }
	tCEC_Ty≥Def
;

281 
__IO
 
uöt32_t
 
CSR
;

282 } 
	tCOMP_Ty≥Def
;

291 
__IO
 
uöt32_t
 
DR
;

292 
__IO
 
uöt8_t
 
IDR
;

293 
uöt8_t
 
RESERVED0
;

294 
uöt16_t
 
RESERVED1
;

295 
__IO
 
uöt32_t
 
CR
;

296 
uöt32_t
 
RESERVED2
;

297 
__IO
 
uöt32_t
 
INIT
;

298 } 
	tCRC_Ty≥Def
;

307 
__IO
 
uöt32_t
 
CR
;

308 
__IO
 
uöt32_t
 
SWTRIGR
;

309 
__IO
 
uöt32_t
 
DHR12R1
;

310 
__IO
 
uöt32_t
 
DHR12L1
;

311 
__IO
 
uöt32_t
 
DHR8R1
;

312 
uöt32_t
 
RESERVED
[6];

313 
__IO
 
uöt32_t
 
DOR1
;

314 
uöt32_t
 
RESERVED1
;

315 
__IO
 
uöt32_t
 
SR
;

316 } 
	tDAC_Ty≥Def
;

324 
__IO
 
uöt32_t
 
IDCODE
;

325 
__IO
 
uöt32_t
 
CR
;

326 
__IO
 
uöt32_t
 
APB1FZ
;

327 
__IO
 
uöt32_t
 
APB2FZ
;

328 }
	tDBGMCU_Ty≥Def
;

336 
__IO
 
uöt32_t
 
CCR
;

337 
__IO
 
uöt32_t
 
CNDTR
;

338 
__IO
 
uöt32_t
 
CPAR
;

339 
__IO
 
uöt32_t
 
CMAR
;

340 } 
	tDMA_Ch™√l_Ty≥Def
;

344 
__IO
 
uöt32_t
 
ISR
;

345 
__IO
 
uöt32_t
 
IFCR
;

346 } 
	tDMA_Ty≥Def
;

354 
__IO
 
uöt32_t
 
IMR
;

355 
__IO
 
uöt32_t
 
EMR
;

356 
__IO
 
uöt32_t
 
RTSR
;

357 
__IO
 
uöt32_t
 
FTSR
;

358 
__IO
 
uöt32_t
 
SWIER
;

359 
__IO
 
uöt32_t
 
PR
;

360 }
	tEXTI_Ty≥Def
;

367 
__IO
 
uöt32_t
 
ACR
;

368 
__IO
 
uöt32_t
 
KEYR
;

369 
__IO
 
uöt32_t
 
OPTKEYR
;

370 
__IO
 
uöt32_t
 
SR
;

371 
__IO
 
uöt32_t
 
CR
;

372 
__IO
 
uöt32_t
 
AR
;

373 
__IO
 
uöt32_t
 
RESERVED
;

374 
__IO
 
uöt32_t
 
OBR
;

375 
__IO
 
uöt32_t
 
WRPR
;

376 } 
	tFLASH_Ty≥Def
;

384 
__IO
 
uöt16_t
 
RDP
;

385 
__IO
 
uöt16_t
 
USER
;

386 
uöt16_t
 
RESERVED0
;

387 
uöt16_t
 
RESERVED1
;

388 
__IO
 
uöt16_t
 
WRP0
;

389 
__IO
 
uöt16_t
 
WRP1
;

390 } 
	tOB_Ty≥Def
;

399 
__IO
 
uöt32_t
 
MODER
;

400 
__IO
 
uöt16_t
 
OTYPER
;

401 
uöt16_t
 
RESERVED0
;

402 
__IO
 
uöt32_t
 
OSPEEDR
;

403 
__IO
 
uöt32_t
 
PUPDR
;

404 
__IO
 
uöt16_t
 
IDR
;

405 
uöt16_t
 
RESERVED1
;

406 
__IO
 
uöt16_t
 
ODR
;

407 
uöt16_t
 
RESERVED2
;

408 
__IO
 
uöt32_t
 
BSRR
;

409 
__IO
 
uöt32_t
 
LCKR
;

410 
__IO
 
uöt32_t
 
AFR
[2];

411 
__IO
 
uöt16_t
 
BRR
;

412 
uöt16_t
 
RESERVED3
;

413 }
	tGPIO_Ty≥Def
;

421 
__IO
 
uöt32_t
 
CFGR1
;

422 
uöt32_t
 
RESERVED
;

423 
__IO
 
uöt32_t
 
EXTICR
[4];

424 
__IO
 
uöt32_t
 
CFGR2
;

425 } 
	tSYSCFG_Ty≥Def
;

433 
__IO
 
uöt32_t
 
CR1
;

434 
__IO
 
uöt32_t
 
CR2
;

435 
__IO
 
uöt32_t
 
OAR1
;

436 
__IO
 
uöt32_t
 
OAR2
;

437 
__IO
 
uöt32_t
 
TIMINGR
;

438 
__IO
 
uöt32_t
 
TIMEOUTR
;

439 
__IO
 
uöt32_t
 
ISR
;

440 
__IO
 
uöt32_t
 
ICR
;

441 
__IO
 
uöt32_t
 
PECR
;

442 
__IO
 
uöt32_t
 
RXDR
;

443 
__IO
 
uöt32_t
 
TXDR
;

444 }
	tI2C_Ty≥Def
;

452 
__IO
 
uöt32_t
 
KR
;

453 
__IO
 
uöt32_t
 
PR
;

454 
__IO
 
uöt32_t
 
RLR
;

455 
__IO
 
uöt32_t
 
SR
;

456 
__IO
 
uöt32_t
 
WINR
;

457 } 
	tIWDG_Ty≥Def
;

465 
__IO
 
uöt32_t
 
CR
;

466 
__IO
 
uöt32_t
 
CSR
;

467 } 
	tPWR_Ty≥Def
;

475 
__IO
 
uöt32_t
 
CR
;

476 
__IO
 
uöt32_t
 
CFGR
;

477 
__IO
 
uöt32_t
 
CIR
;

478 
__IO
 
uöt32_t
 
APB2RSTR
;

479 
__IO
 
uöt32_t
 
APB1RSTR
;

480 
__IO
 
uöt32_t
 
AHBENR
;

481 
__IO
 
uöt32_t
 
APB2ENR
;

482 
__IO
 
uöt32_t
 
APB1ENR
;

483 
__IO
 
uöt32_t
 
BDCR
;

484 
__IO
 
uöt32_t
 
CSR
;

485 
__IO
 
uöt32_t
 
AHBRSTR
;

486 
__IO
 
uöt32_t
 
CFGR2
;

487 
__IO
 
uöt32_t
 
CFGR3
;

488 
__IO
 
uöt32_t
 
CR2
;

489 } 
	tRCC_Ty≥Def
;

497 
__IO
 
uöt32_t
 
TR
;

498 
__IO
 
uöt32_t
 
DR
;

499 
__IO
 
uöt32_t
 
CR
;

500 
__IO
 
uöt32_t
 
ISR
;

501 
__IO
 
uöt32_t
 
PRER
;

502 
uöt32_t
 
RESERVED0
;

503 
uöt32_t
 
RESERVED1
;

504 
__IO
 
uöt32_t
 
ALRMAR
;

505 
uöt32_t
 
RESERVED2
;

506 
__IO
 
uöt32_t
 
WPR
;

507 
__IO
 
uöt32_t
 
SSR
;

508 
__IO
 
uöt32_t
 
SHIFTR
;

509 
__IO
 
uöt32_t
 
TSTR
;

510 
__IO
 
uöt32_t
 
TSDR
;

511 
__IO
 
uöt32_t
 
TSSSR
;

512 
__IO
 
uöt32_t
 
CAL
;

513 
__IO
 
uöt32_t
 
TAFCR
;

514 
__IO
 
uöt32_t
 
ALRMASSR
;

515 
uöt32_t
 
RESERVED3
;

516 
uöt32_t
 
RESERVED4
;

517 
__IO
 
uöt32_t
 
BKP0R
;

518 
__IO
 
uöt32_t
 
BKP1R
;

519 
__IO
 
uöt32_t
 
BKP2R
;

520 
__IO
 
uöt32_t
 
BKP3R
;

521 
__IO
 
uöt32_t
 
BKP4R
;

522 } 
	tRTC_Ty≥Def
;

531 
__IO
 
uöt16_t
 
CR1
;

532 
uöt16_t
 
RESERVED0
;

533 
__IO
 
uöt16_t
 
CR2
;

534 
uöt16_t
 
RESERVED1
;

535 
__IO
 
uöt16_t
 
SR
;

536 
uöt16_t
 
RESERVED2
;

537 
__IO
 
uöt16_t
 
DR
;

538 
uöt16_t
 
RESERVED3
;

539 
__IO
 
uöt16_t
 
CRCPR
;

540 
uöt16_t
 
RESERVED4
;

541 
__IO
 
uöt16_t
 
RXCRCR
;

542 
uöt16_t
 
RESERVED5
;

543 
__IO
 
uöt16_t
 
TXCRCR
;

544 
uöt16_t
 
RESERVED6
;

545 
__IO
 
uöt16_t
 
I2SCFGR
;

546 
uöt16_t
 
RESERVED7
;

547 
__IO
 
uöt16_t
 
I2SPR
;

548 
uöt16_t
 
RESERVED8
;

549 } 
	tSPI_Ty≥Def
;

557 
__IO
 
uöt16_t
 
CR1
;

558 
uöt16_t
 
RESERVED0
;

559 
__IO
 
uöt16_t
 
CR2
;

560 
uöt16_t
 
RESERVED1
;

561 
__IO
 
uöt16_t
 
SMCR
;

562 
uöt16_t
 
RESERVED2
;

563 
__IO
 
uöt16_t
 
DIER
;

564 
uöt16_t
 
RESERVED3
;

565 
__IO
 
uöt16_t
 
SR
;

566 
uöt16_t
 
RESERVED4
;

567 
__IO
 
uöt16_t
 
EGR
;

568 
uöt16_t
 
RESERVED5
;

569 
__IO
 
uöt16_t
 
CCMR1
;

570 
uöt16_t
 
RESERVED6
;

571 
__IO
 
uöt16_t
 
CCMR2
;

572 
uöt16_t
 
RESERVED7
;

573 
__IO
 
uöt16_t
 
CCER
;

574 
uöt16_t
 
RESERVED8
;

575 
__IO
 
uöt32_t
 
CNT
;

576 
__IO
 
uöt16_t
 
PSC
;

577 
uöt16_t
 
RESERVED10
;

578 
__IO
 
uöt32_t
 
ARR
;

579 
__IO
 
uöt16_t
 
RCR
;

580 
uöt16_t
 
RESERVED12
;

581 
__IO
 
uöt32_t
 
CCR1
;

582 
__IO
 
uöt32_t
 
CCR2
;

583 
__IO
 
uöt32_t
 
CCR3
;

584 
__IO
 
uöt32_t
 
CCR4
;

585 
__IO
 
uöt16_t
 
BDTR
;

586 
uöt16_t
 
RESERVED17
;

587 
__IO
 
uöt16_t
 
DCR
;

588 
uöt16_t
 
RESERVED18
;

589 
__IO
 
uöt16_t
 
DMAR
;

590 
uöt16_t
 
RESERVED19
;

591 
__IO
 
uöt16_t
 
OR
;

592 
uöt16_t
 
RESERVED20
;

593 } 
	tTIM_Ty≥Def
;

600 
__IO
 
uöt32_t
 
CR
;

601 
__IO
 
uöt32_t
 
IER
;

602 
__IO
 
uöt32_t
 
ICR
;

603 
__IO
 
uöt32_t
 
ISR
;

604 
__IO
 
uöt32_t
 
IOHCR
;

605 
__IO
 
uöt32_t
 
RESERVED1
;

606 
__IO
 
uöt32_t
 
IOASCR
;

607 
__IO
 
uöt32_t
 
RESERVED2
;

608 
__IO
 
uöt32_t
 
IOSCR
;

609 
__IO
 
uöt32_t
 
RESERVED3
;

610 
__IO
 
uöt32_t
 
IOCCR
;

611 
__IO
 
uöt32_t
 
RESERVED4
;

612 
__IO
 
uöt32_t
 
IOGCSR
;

613 
__IO
 
uöt32_t
 
IOGXCR
[6];

614 } 
	tTSC_Ty≥Def
;

622 
__IO
 
uöt32_t
 
CR1
;

623 
__IO
 
uöt32_t
 
CR2
;

624 
__IO
 
uöt32_t
 
CR3
;

625 
__IO
 
uöt16_t
 
BRR
;

626 
uöt16_t
 
RESERVED1
;

627 
__IO
 
uöt16_t
 
GTPR
;

628 
uöt16_t
 
RESERVED2
;

629 
__IO
 
uöt32_t
 
RTOR
;

630 
__IO
 
uöt16_t
 
RQR
;

631 
uöt16_t
 
RESERVED3
;

632 
__IO
 
uöt32_t
 
ISR
;

633 
__IO
 
uöt32_t
 
ICR
;

634 
__IO
 
uöt16_t
 
RDR
;

635 
uöt16_t
 
RESERVED4
;

636 
__IO
 
uöt16_t
 
TDR
;

637 
uöt16_t
 
RESERVED5
;

638 } 
	tUSART_Ty≥Def
;

646 
__IO
 
uöt32_t
 
CR
;

647 
__IO
 
uöt32_t
 
CFR
;

648 
__IO
 
uöt32_t
 
SR
;

649 } 
	tWWDG_Ty≥Def
;

660 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

661 
	#SRAM_BASE
 ((
uöt32_t
)0x20000000Ë

	)

662 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

665 
	#APBPERIPH_BASE
 
PERIPH_BASE


	)

666 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

667 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

669 
	#TIM2_BASE
 (
APBPERIPH_BASE
 + 0x00000000)

	)

670 
	#TIM3_BASE
 (
APBPERIPH_BASE
 + 0x00000400)

	)

671 
	#TIM6_BASE
 (
APBPERIPH_BASE
 + 0x00001000)

	)

672 
	#TIM14_BASE
 (
APBPERIPH_BASE
 + 0x00002000)

	)

673 
	#RTC_BASE
 (
APBPERIPH_BASE
 + 0x00002800)

	)

674 
	#WWDG_BASE
 (
APBPERIPH_BASE
 + 0x00002C00)

	)

675 
	#IWDG_BASE
 (
APBPERIPH_BASE
 + 0x00003000)

	)

676 
	#SPI2_BASE
 (
APBPERIPH_BASE
 + 0x00003800)

	)

677 
	#USART2_BASE
 (
APBPERIPH_BASE
 + 0x00004400)

	)

678 
	#I2C1_BASE
 (
APBPERIPH_BASE
 + 0x00005400)

	)

679 
	#I2C2_BASE
 (
APBPERIPH_BASE
 + 0x00005800)

	)

680 
	#PWR_BASE
 (
APBPERIPH_BASE
 + 0x00007000)

	)

681 
	#DAC_BASE
 (
APBPERIPH_BASE
 + 0x00007400)

	)

682 
	#CEC_BASE
 (
APBPERIPH_BASE
 + 0x00007800)

	)

684 
	#SYSCFG_BASE
 (
APBPERIPH_BASE
 + 0x00010000)

	)

685 
	#COMP_BASE
 (
APBPERIPH_BASE
 + 0x0001001C)

	)

686 
	#EXTI_BASE
 (
APBPERIPH_BASE
 + 0x00010400)

	)

687 
	#ADC1_BASE
 (
APBPERIPH_BASE
 + 0x00012400)

	)

688 
	#ADC_BASE
 (
APBPERIPH_BASE
 + 0x00012708)

	)

689 
	#TIM1_BASE
 (
APBPERIPH_BASE
 + 0x00012C00)

	)

690 
	#SPI1_BASE
 (
APBPERIPH_BASE
 + 0x00013000)

	)

691 
	#USART1_BASE
 (
APBPERIPH_BASE
 + 0x00013800)

	)

692 
	#TIM15_BASE
 (
APBPERIPH_BASE
 + 0x00014000)

	)

693 
	#TIM16_BASE
 (
APBPERIPH_BASE
 + 0x00014400)

	)

694 
	#TIM17_BASE
 (
APBPERIPH_BASE
 + 0x00014800)

	)

695 
	#DBGMCU_BASE
 (
APBPERIPH_BASE
 + 0x00015800)

	)

697 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000)

	)

698 
	#DMA1_Ch™√l1_BASE
 (
DMA1_BASE
 + 0x00000008)

	)

699 
	#DMA1_Ch™√l2_BASE
 (
DMA1_BASE
 + 0x0000001C)

	)

700 
	#DMA1_Ch™√l3_BASE
 (
DMA1_BASE
 + 0x00000030)

	)

701 
	#DMA1_Ch™√l4_BASE
 (
DMA1_BASE
 + 0x00000044)

	)

702 
	#DMA1_Ch™√l5_BASE
 (
DMA1_BASE
 + 0x00000058)

	)

703 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000)

	)

704 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000Ë

	)

705 
	#OB_BASE
 ((
uöt32_t
)0x1FFFF800Ë

	)

706 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000)

	)

707 
	#TSC_BASE
 (
AHBPERIPH_BASE
 + 0x00004000)

	)

709 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x00000000)

	)

710 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x00000400)

	)

711 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x00000800)

	)

712 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x00000C00)

	)

713 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x00001400)

	)

723 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

724 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

725 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

726 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

727 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

728 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

729 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

730 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

731 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

732 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

733 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

734 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

735 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

736 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

738 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

739 
	#COMP
 ((
COMP_Ty≥Def
 *Ë
COMP_BASE
)

	)

740 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

741 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

742 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

743 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

744 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

745 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

746 
	#TIM15
 ((
TIM_Ty≥Def
 *Ë
TIM15_BASE
)

	)

747 
	#TIM16
 ((
TIM_Ty≥Def
 *Ë
TIM16_BASE
)

	)

748 
	#TIM17
 ((
TIM_Ty≥Def
 *Ë
TIM17_BASE
)

	)

749 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

751 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

752 
	#DMA1_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l1_BASE
)

	)

753 
	#DMA1_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l2_BASE
)

	)

754 
	#DMA1_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l3_BASE
)

	)

755 
	#DMA1_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l4_BASE
)

	)

756 
	#DMA1_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l5_BASE
)

	)

757 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

758 
	#OB
 ((
OB_Ty≥Def
 *Ë
OB_BASE
)

	)

759 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

760 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

761 
	#TSC
 ((
TSC_Ty≥Def
 *Ë
TSC_BASE
)

	)

763 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

764 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

765 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

766 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

767 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

790 
	#ADC_ISR_AWD
 ((
uöt32_t
)0x00000080Ë

	)

791 
	#ADC_ISR_OVR
 ((
uöt32_t
)0x00000010Ë

	)

792 
	#ADC_ISR_EOSEQ
 ((
uöt32_t
)0x00000008Ë

	)

793 
	#ADC_ISR_EOC
 ((
uöt32_t
)0x00000004Ë

	)

794 
	#ADC_ISR_EOSMP
 ((
uöt32_t
)0x00000002Ë

	)

795 
	#ADC_ISR_ADRDY
 ((
uöt32_t
)0x00000001Ë

	)

798 
	#ADC_ISR_EOS
 
ADC_ISR_EOSEQ


	)

801 
	#ADC_IER_AWDIE
 ((
uöt32_t
)0x00000080Ë

	)

802 
	#ADC_IER_OVRIE
 ((
uöt32_t
)0x00000010Ë

	)

803 
	#ADC_IER_EOSEQIE
 ((
uöt32_t
)0x00000008Ë

	)

804 
	#ADC_IER_EOCIE
 ((
uöt32_t
)0x00000004Ë

	)

805 
	#ADC_IER_EOSMPIE
 ((
uöt32_t
)0x00000002Ë

	)

806 
	#ADC_IER_ADRDYIE
 ((
uöt32_t
)0x00000001Ë

	)

809 
	#ADC_IER_EOSIE
 
ADC_IER_EOSEQIE


	)

812 
	#ADC_CR_ADCAL
 ((
uöt32_t
)0x80000000Ë

	)

813 
	#ADC_CR_ADSTP
 ((
uöt32_t
)0x00000010Ë

	)

814 
	#ADC_CR_ADSTART
 ((
uöt32_t
)0x00000004Ë

	)

815 
	#ADC_CR_ADDIS
 ((
uöt32_t
)0x00000002Ë

	)

816 
	#ADC_CR_ADEN
 ((
uöt32_t
)0x00000001Ë

	)

819 
	#ADC_CFGR1_AWDCH
 ((
uöt32_t
)0x7C000000Ë

	)

820 
	#ADC_CFGR1_AWDCH_0
 ((
uöt32_t
)0x04000000Ë

	)

821 
	#ADC_CFGR1_AWDCH_1
 ((
uöt32_t
)0x08000000Ë

	)

822 
	#ADC_CFGR1_AWDCH_2
 ((
uöt32_t
)0x10000000Ë

	)

823 
	#ADC_CFGR1_AWDCH_3
 ((
uöt32_t
)0x20000000Ë

	)

824 
	#ADC_CFGR1_AWDCH_4
 ((
uöt32_t
)0x40000000Ë

	)

825 
	#ADC_CFGR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

826 
	#ADC_CFGR1_AWDSGL
 ((
uöt32_t
)0x00400000Ë

	)

827 
	#ADC_CFGR1_DISCEN
 ((
uöt32_t
)0x00010000Ë

	)

828 
	#ADC_CFGR1_AUTOFF
 ((
uöt32_t
)0x00008000Ë

	)

829 
	#ADC_CFGR1_WAIT
 ((
uöt32_t
)0x00004000Ë

	)

830 
	#ADC_CFGR1_CONT
 ((
uöt32_t
)0x00002000Ë

	)

831 
	#ADC_CFGR1_OVRMOD
 ((
uöt32_t
)0x00001000Ë

	)

832 
	#ADC_CFGR1_EXTEN
 ((
uöt32_t
)0x00000C00Ë

	)

833 
	#ADC_CFGR1_EXTEN_0
 ((
uöt32_t
)0x00000400Ë

	)

834 
	#ADC_CFGR1_EXTEN_1
 ((
uöt32_t
)0x00000800Ë

	)

835 
	#ADC_CFGR1_EXTSEL
 ((
uöt32_t
)0x000001C0Ë

	)

836 
	#ADC_CFGR1_EXTSEL_0
 ((
uöt32_t
)0x00000040Ë

	)

837 
	#ADC_CFGR1_EXTSEL_1
 ((
uöt32_t
)0x00000080Ë

	)

838 
	#ADC_CFGR1_EXTSEL_2
 ((
uöt32_t
)0x00000100Ë

	)

839 
	#ADC_CFGR1_ALIGN
 ((
uöt32_t
)0x00000020Ë

	)

840 
	#ADC_CFGR1_RES
 ((
uöt32_t
)0x00000018Ë

	)

841 
	#ADC_CFGR1_RES_0
 ((
uöt32_t
)0x00000008Ë

	)

842 
	#ADC_CFGR1_RES_1
 ((
uöt32_t
)0x00000010Ë

	)

843 
	#ADC_CFGR1_SCANDIR
 ((
uöt32_t
)0x00000004Ë

	)

844 
	#ADC_CFGR1_DMACFG
 ((
uöt32_t
)0x00000002Ë

	)

845 
	#ADC_CFGR1_DMAEN
 ((
uöt32_t
)0x00000001Ë

	)

848 
	#ADC_CFGR1_AUTDLY
 
ADC_CFGR1_WAIT


	)

851 
	#ADC_CFGR2_JITOFFDIV4
 ((
uöt32_t
)0x80000000Ë

	)

852 
	#ADC_CFGR2_JITOFFDIV2
 ((
uöt32_t
)0x40000000Ë

	)

855 
	#ADC_SMPR1_SMPR
 ((
uöt32_t
)0x00000007Ë

	)

856 
	#ADC_SMPR1_SMPR_0
 ((
uöt32_t
)0x00000001Ë

	)

857 
	#ADC_SMPR1_SMPR_1
 ((
uöt32_t
)0x00000002Ë

	)

858 
	#ADC_SMPR1_SMPR_2
 ((
uöt32_t
)0x00000004Ë

	)

861 
	#ADC_HTR_HT
 ((
uöt32_t
)0x00000FFFË

	)

864 
	#ADC_LTR_LT
 ((
uöt32_t
)0x00000FFFË

	)

867 
	#ADC_CHSELR_CHSEL18
 ((
uöt32_t
)0x00040000Ë

	)

868 
	#ADC_CHSELR_CHSEL17
 ((
uöt32_t
)0x00020000Ë

	)

869 
	#ADC_CHSELR_CHSEL16
 ((
uöt32_t
)0x00010000Ë

	)

870 
	#ADC_CHSELR_CHSEL15
 ((
uöt32_t
)0x00008000Ë

	)

871 
	#ADC_CHSELR_CHSEL14
 ((
uöt32_t
)0x00004000Ë

	)

872 
	#ADC_CHSELR_CHSEL13
 ((
uöt32_t
)0x00002000Ë

	)

873 
	#ADC_CHSELR_CHSEL12
 ((
uöt32_t
)0x00001000Ë

	)

874 
	#ADC_CHSELR_CHSEL11
 ((
uöt32_t
)0x00000800Ë

	)

875 
	#ADC_CHSELR_CHSEL10
 ((
uöt32_t
)0x00000400Ë

	)

876 
	#ADC_CHSELR_CHSEL9
 ((
uöt32_t
)0x00000200Ë

	)

877 
	#ADC_CHSELR_CHSEL8
 ((
uöt32_t
)0x00000100Ë

	)

878 
	#ADC_CHSELR_CHSEL7
 ((
uöt32_t
)0x00000080Ë

	)

879 
	#ADC_CHSELR_CHSEL6
 ((
uöt32_t
)0x00000040Ë

	)

880 
	#ADC_CHSELR_CHSEL5
 ((
uöt32_t
)0x00000020Ë

	)

881 
	#ADC_CHSELR_CHSEL4
 ((
uöt32_t
)0x00000010Ë

	)

882 
	#ADC_CHSELR_CHSEL3
 ((
uöt32_t
)0x00000008Ë

	)

883 
	#ADC_CHSELR_CHSEL2
 ((
uöt32_t
)0x00000004Ë

	)

884 
	#ADC_CHSELR_CHSEL1
 ((
uöt32_t
)0x00000002Ë

	)

885 
	#ADC_CHSELR_CHSEL0
 ((
uöt32_t
)0x00000001Ë

	)

888 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

891 
	#ADC_CCR_VBATEN
 ((
uöt32_t
)0x01000000Ë

	)

892 
	#ADC_CCR_TSEN
 ((
uöt32_t
)0x00800000Ë

	)

893 
	#ADC_CCR_VREFEN
 ((
uöt32_t
)0x00400000Ë

	)

902 
	#CEC_CR_CECEN
 ((
uöt32_t
)0x00000001Ë

	)

903 
	#CEC_CR_TXSOM
 ((
uöt32_t
)0x00000002Ë

	)

904 
	#CEC_CR_TXEOM
 ((
uöt32_t
)0x00000004Ë

	)

907 
	#CEC_CFGR_SFT
 ((
uöt32_t
)0x00000007Ë

	)

908 
	#CEC_CFGR_RXTOL
 ((
uöt32_t
)0x00000008Ë

	)

909 
	#CEC_CFGR_BRESTP
 ((
uöt32_t
)0x00000010Ë

	)

910 
	#CEC_CFGR_BREGEN
 ((
uöt32_t
)0x00000020Ë

	)

911 
	#CEC_CFGR_LREGEN
 ((
uöt32_t
)0x00000040Ë

	)

912 
	#CEC_CFGR_BRDNOGEN
 ((
uöt32_t
)0x00000080Ë

	)

913 
	#CEC_CFGR_SFTOPT
 ((
uöt32_t
)0x00000100Ë

	)

914 
	#CEC_CFGR_OAR
 ((
uöt32_t
)0x7FFF0000Ë

	)

915 
	#CEC_CFGR_LSTN
 ((
uöt32_t
)0x80000000Ë

	)

918 
	#CEC_TXDR_TXD
 ((
uöt32_t
)0x000000FFË

	)

921 
	#CEC_TXDR_RXD
 ((
uöt32_t
)0x000000FFË

	)

924 
	#CEC_ISR_RXBR
 ((
uöt32_t
)0x00000001Ë

	)

925 
	#CEC_ISR_RXEND
 ((
uöt32_t
)0x00000002Ë

	)

926 
	#CEC_ISR_RXOVR
 ((
uöt32_t
)0x00000004Ë

	)

927 
	#CEC_ISR_BRE
 ((
uöt32_t
)0x00000008Ë

	)

928 
	#CEC_ISR_SBPE
 ((
uöt32_t
)0x00000010Ë

	)

929 
	#CEC_ISR_LBPE
 ((
uöt32_t
)0x00000020Ë

	)

930 
	#CEC_ISR_RXACKE
 ((
uöt32_t
)0x00000040Ë

	)

931 
	#CEC_ISR_ARBLST
 ((
uöt32_t
)0x00000080Ë

	)

932 
	#CEC_ISR_TXBR
 ((
uöt32_t
)0x00000100Ë

	)

933 
	#CEC_ISR_TXEND
 ((
uöt32_t
)0x00000200Ë

	)

934 
	#CEC_ISR_TXUDR
 ((
uöt32_t
)0x00000400Ë

	)

935 
	#CEC_ISR_TXERR
 ((
uöt32_t
)0x00000800Ë

	)

936 
	#CEC_ISR_TXACKE
 ((
uöt32_t
)0x00001000Ë

	)

939 
	#CEC_IER_RXBRIE
 ((
uöt32_t
)0x00000001Ë

	)

940 
	#CEC_IER_RXENDIE
 ((
uöt32_t
)0x00000002Ë

	)

941 
	#CEC_IER_RXOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

942 
	#CEC_IER_BREIEIE
 ((
uöt32_t
)0x00000008Ë

	)

943 
	#CEC_IER_SBPEIE
 ((
uöt32_t
)0x00000010Ë

	)

944 
	#CEC_IER_LBPEIE
 ((
uöt32_t
)0x00000020Ë

	)

945 
	#CEC_IER_RXACKEIE
 ((
uöt32_t
)0x00000040Ë

	)

946 
	#CEC_IER_ARBLSTIE
 ((
uöt32_t
)0x00000080Ë

	)

947 
	#CEC_IER_TXBRIE
 ((
uöt32_t
)0x00000100Ë

	)

948 
	#CEC_IER_TXENDIE
 ((
uöt32_t
)0x00000200Ë

	)

949 
	#CEC_IER_TXUDRIE
 ((
uöt32_t
)0x00000400Ë

	)

950 
	#CEC_IER_TXERRIE
 ((
uöt32_t
)0x00000800Ë

	)

951 
	#CEC_IER_TXACKEIE
 ((
uöt32_t
)0x00001000Ë

	)

960 
	#COMP_CSR_COMP1EN
 ((
uöt32_t
)0x00000001Ë

	)

961 
	#COMP_CSR_COMP1SW1
 ((
uöt32_t
)0x00000002Ë

	)

962 
	#COMP_CSR_COMP1MODE
 ((
uöt32_t
)0x0000000CË

	)

963 
	#COMP_CSR_COMP1MODE_0
 ((
uöt32_t
)0x00000004Ë

	)

964 
	#COMP_CSR_COMP1MODE_1
 ((
uöt32_t
)0x00000008Ë

	)

965 
	#COMP_CSR_COMP1INSEL
 ((
uöt32_t
)0x00000070Ë

	)

966 
	#COMP_CSR_COMP1INSEL_0
 ((
uöt32_t
)0x00000010Ë

	)

967 
	#COMP_CSR_COMP1INSEL_1
 ((
uöt32_t
)0x00000020Ë

	)

968 
	#COMP_CSR_COMP1INSEL_2
 ((
uöt32_t
)0x00000040Ë

	)

969 
	#COMP_CSR_COMP1OUTSEL
 ((
uöt32_t
)0x00000700Ë

	)

970 
	#COMP_CSR_COMP1OUTSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

971 
	#COMP_CSR_COMP1OUTSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

972 
	#COMP_CSR_COMP1OUTSEL_2
 ((
uöt32_t
)0x00000400Ë

	)

973 
	#COMP_CSR_COMP1POL
 ((
uöt32_t
)0x00000800Ë

	)

974 
	#COMP_CSR_COMP1HYST
 ((
uöt32_t
)0x00003000Ë

	)

975 
	#COMP_CSR_COMP1HYST_0
 ((
uöt32_t
)0x00001000Ë

	)

976 
	#COMP_CSR_COMP1HYST_1
 ((
uöt32_t
)0x00002000Ë

	)

977 
	#COMP_CSR_COMP1OUT
 ((
uöt32_t
)0x00004000Ë

	)

978 
	#COMP_CSR_COMP1LOCK
 ((
uöt32_t
)0x00008000Ë

	)

980 
	#COMP_CSR_COMP2EN
 ((
uöt32_t
)0x00010000Ë

	)

981 
	#COMP_CSR_COMP2MODE
 ((
uöt32_t
)0x000C0000Ë

	)

982 
	#COMP_CSR_COMP2MODE_0
 ((
uöt32_t
)0x00040000Ë

	)

983 
	#COMP_CSR_COMP2MODE_1
 ((
uöt32_t
)0x00080000Ë

	)

984 
	#COMP_CSR_COMP2INSEL
 ((
uöt32_t
)0x00700000Ë

	)

985 
	#COMP_CSR_COMP2INSEL_0
 ((
uöt32_t
)0x00100000Ë

	)

986 
	#COMP_CSR_COMP2INSEL_1
 ((
uöt32_t
)0x00200000Ë

	)

987 
	#COMP_CSR_COMP2INSEL_2
 ((
uöt32_t
)0x00400000Ë

	)

988 
	#COMP_CSR_WNDWEN
 ((
uöt32_t
)0x00800000Ë

	)

989 
	#COMP_CSR_COMP2OUTSEL
 ((
uöt32_t
)0x07000000Ë

	)

990 
	#COMP_CSR_COMP2OUTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

991 
	#COMP_CSR_COMP2OUTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

992 
	#COMP_CSR_COMP2OUTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

993 
	#COMP_CSR_COMP2POL
 ((
uöt32_t
)0x08000000Ë

	)

994 
	#COMP_CSR_COMP2HYST
 ((
uöt32_t
)0x30000000Ë

	)

995 
	#COMP_CSR_COMP2HYST_0
 ((
uöt32_t
)0x10000000Ë

	)

996 
	#COMP_CSR_COMP2HYST_1
 ((
uöt32_t
)0x20000000Ë

	)

997 
	#COMP_CSR_COMP2OUT
 ((
uöt32_t
)0x40000000Ë

	)

998 
	#COMP_CSR_COMP2LOCK
 ((
uöt32_t
)0x80000000Ë

	)

1006 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1009 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

1012 
	#CRC_CR_RESET
 ((
uöt32_t
)0x00000001Ë

	)

1013 
	#CRC_CR_REV_IN
 ((
uöt32_t
)0x00000060Ë

	)

1014 
	#CRC_CR_REV_IN_0
 ((
uöt32_t
)0x00000020Ë

	)

1015 
	#CRC_CR_REV_IN_1
 ((
uöt32_t
)0x00000040Ë

	)

1016 
	#CRC_CR_REV_OUT
 ((
uöt32_t
)0x00000080Ë

	)

1019 
	#CRC_INIT_INIT
 ((
uöt32_t
)0xFFFFFFFFË

	)

1027 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

1028 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

1029 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

1031 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

1032 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

1033 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

1034 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

1036 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

1037 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

1039 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt32_t
)0x00000001Ë

	)

1042 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

1045 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

1048 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt32_t
)0x000000FFË

	)

1051 
	#DAC_DOR1_DACC1DOR
 ((
uöt32_t
)0x00000FFFË

	)

1054 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

1064 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFFË

	)

1066 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000Ë

	)

1067 
	#DBGMCU_IDCODE_REV_ID_0
 ((
uöt32_t
)0x00010000Ë

	)

1068 
	#DBGMCU_IDCODE_REV_ID_1
 ((
uöt32_t
)0x00020000Ë

	)

1069 
	#DBGMCU_IDCODE_REV_ID_2
 ((
uöt32_t
)0x00040000Ë

	)

1070 
	#DBGMCU_IDCODE_REV_ID_3
 ((
uöt32_t
)0x00080000Ë

	)

1071 
	#DBGMCU_IDCODE_REV_ID_4
 ((
uöt32_t
)0x00100000Ë

	)

1072 
	#DBGMCU_IDCODE_REV_ID_5
 ((
uöt32_t
)0x00200000Ë

	)

1073 
	#DBGMCU_IDCODE_REV_ID_6
 ((
uöt32_t
)0x00400000Ë

	)

1074 
	#DBGMCU_IDCODE_REV_ID_7
 ((
uöt32_t
)0x00800000Ë

	)

1075 
	#DBGMCU_IDCODE_REV_ID_8
 ((
uöt32_t
)0x01000000Ë

	)

1076 
	#DBGMCU_IDCODE_REV_ID_9
 ((
uöt32_t
)0x02000000Ë

	)

1077 
	#DBGMCU_IDCODE_REV_ID_10
 ((
uöt32_t
)0x04000000Ë

	)

1078 
	#DBGMCU_IDCODE_REV_ID_11
 ((
uöt32_t
)0x08000000Ë

	)

1079 
	#DBGMCU_IDCODE_REV_ID_12
 ((
uöt32_t
)0x10000000Ë

	)

1080 
	#DBGMCU_IDCODE_REV_ID_13
 ((
uöt32_t
)0x20000000Ë

	)

1081 
	#DBGMCU_IDCODE_REV_ID_14
 ((
uöt32_t
)0x40000000Ë

	)

1082 
	#DBGMCU_IDCODE_REV_ID_15
 ((
uöt32_t
)0x80000000Ë

	)

1085 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002Ë

	)

1086 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004Ë

	)

1089 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001Ë

	)

1090 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002Ë

	)

1091 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010Ë

	)

1092 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100Ë

	)

1093 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400Ë

	)

1094 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800Ë

	)

1095 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000Ë

	)

1096 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000Ë

	)

1099 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000800Ë

	)

1100 
	#DBGMCU_APB2_FZ_DBG_TIM15_STOP
 ((
uöt32_t
)0x00010000Ë

	)

1101 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 ((
uöt32_t
)0x00020000Ë

	)

1102 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 ((
uöt32_t
)0x00040000Ë

	)

1111 
	#DMA_ISR_GIF1
 ((
uöt32_t
)0x00000001Ë

	)

1112 
	#DMA_ISR_TCIF1
 ((
uöt32_t
)0x00000002Ë

	)

1113 
	#DMA_ISR_HTIF1
 ((
uöt32_t
)0x00000004Ë

	)

1114 
	#DMA_ISR_TEIF1
 ((
uöt32_t
)0x00000008Ë

	)

1115 
	#DMA_ISR_GIF2
 ((
uöt32_t
)0x00000010Ë

	)

1116 
	#DMA_ISR_TCIF2
 ((
uöt32_t
)0x00000020Ë

	)

1117 
	#DMA_ISR_HTIF2
 ((
uöt32_t
)0x00000040Ë

	)

1118 
	#DMA_ISR_TEIF2
 ((
uöt32_t
)0x00000080Ë

	)

1119 
	#DMA_ISR_GIF3
 ((
uöt32_t
)0x00000100Ë

	)

1120 
	#DMA_ISR_TCIF3
 ((
uöt32_t
)0x00000200Ë

	)

1121 
	#DMA_ISR_HTIF3
 ((
uöt32_t
)0x00000400Ë

	)

1122 
	#DMA_ISR_TEIF3
 ((
uöt32_t
)0x00000800Ë

	)

1123 
	#DMA_ISR_GIF4
 ((
uöt32_t
)0x00001000Ë

	)

1124 
	#DMA_ISR_TCIF4
 ((
uöt32_t
)0x00002000Ë

	)

1125 
	#DMA_ISR_HTIF4
 ((
uöt32_t
)0x00004000Ë

	)

1126 
	#DMA_ISR_TEIF4
 ((
uöt32_t
)0x00008000Ë

	)

1127 
	#DMA_ISR_GIF5
 ((
uöt32_t
)0x00010000Ë

	)

1128 
	#DMA_ISR_TCIF5
 ((
uöt32_t
)0x00020000Ë

	)

1129 
	#DMA_ISR_HTIF5
 ((
uöt32_t
)0x00040000Ë

	)

1130 
	#DMA_ISR_TEIF5
 ((
uöt32_t
)0x00080000Ë

	)

1133 
	#DMA_IFCR_CGIF1
 ((
uöt32_t
)0x00000001Ë

	)

1134 
	#DMA_IFCR_CTCIF1
 ((
uöt32_t
)0x00000002Ë

	)

1135 
	#DMA_IFCR_CHTIF1
 ((
uöt32_t
)0x00000004Ë

	)

1136 
	#DMA_IFCR_CTEIF1
 ((
uöt32_t
)0x00000008Ë

	)

1137 
	#DMA_IFCR_CGIF2
 ((
uöt32_t
)0x00000010Ë

	)

1138 
	#DMA_IFCR_CTCIF2
 ((
uöt32_t
)0x00000020Ë

	)

1139 
	#DMA_IFCR_CHTIF2
 ((
uöt32_t
)0x00000040Ë

	)

1140 
	#DMA_IFCR_CTEIF2
 ((
uöt32_t
)0x00000080Ë

	)

1141 
	#DMA_IFCR_CGIF3
 ((
uöt32_t
)0x00000100Ë

	)

1142 
	#DMA_IFCR_CTCIF3
 ((
uöt32_t
)0x00000200Ë

	)

1143 
	#DMA_IFCR_CHTIF3
 ((
uöt32_t
)0x00000400Ë

	)

1144 
	#DMA_IFCR_CTEIF3
 ((
uöt32_t
)0x00000800Ë

	)

1145 
	#DMA_IFCR_CGIF4
 ((
uöt32_t
)0x00001000Ë

	)

1146 
	#DMA_IFCR_CTCIF4
 ((
uöt32_t
)0x00002000Ë

	)

1147 
	#DMA_IFCR_CHTIF4
 ((
uöt32_t
)0x00004000Ë

	)

1148 
	#DMA_IFCR_CTEIF4
 ((
uöt32_t
)0x00008000Ë

	)

1149 
	#DMA_IFCR_CGIF5
 ((
uöt32_t
)0x00010000Ë

	)

1150 
	#DMA_IFCR_CTCIF5
 ((
uöt32_t
)0x00020000Ë

	)

1151 
	#DMA_IFCR_CHTIF5
 ((
uöt32_t
)0x00040000Ë

	)

1152 
	#DMA_IFCR_CTEIF5
 ((
uöt32_t
)0x00080000Ë

	)

1155 
	#DMA_CCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

1156 
	#DMA_CCR_TCIE
 ((
uöt32_t
)0x00000002Ë

	)

1157 
	#DMA_CCR_HTIE
 ((
uöt32_t
)0x00000004Ë

	)

1158 
	#DMA_CCR_TEIE
 ((
uöt32_t
)0x00000008Ë

	)

1159 
	#DMA_CCR_DIR
 ((
uöt32_t
)0x00000010Ë

	)

1160 
	#DMA_CCR_CIRC
 ((
uöt32_t
)0x00000020Ë

	)

1161 
	#DMA_CCR_PINC
 ((
uöt32_t
)0x00000040Ë

	)

1162 
	#DMA_CCR_MINC
 ((
uöt32_t
)0x00000080Ë

	)

1164 
	#DMA_CCR_PSIZE
 ((
uöt32_t
)0x00000300Ë

	)

1165 
	#DMA_CCR_PSIZE_0
 ((
uöt32_t
)0x00000100Ë

	)

1166 
	#DMA_CCR_PSIZE_1
 ((
uöt32_t
)0x00000200Ë

	)

1168 
	#DMA_CCR_MSIZE
 ((
uöt32_t
)0x00000C00Ë

	)

1169 
	#DMA_CCR_MSIZE_0
 ((
uöt32_t
)0x00000400Ë

	)

1170 
	#DMA_CCR_MSIZE_1
 ((
uöt32_t
)0x00000800Ë

	)

1172 
	#DMA_CCR_PL
 ((
uöt32_t
)0x00003000Ë

	)

1173 
	#DMA_CCR_PL_0
 ((
uöt32_t
)0x00001000Ë

	)

1174 
	#DMA_CCR_PL_1
 ((
uöt32_t
)0x00002000Ë

	)

1176 
	#DMA_CCR_MEM2MEM
 ((
uöt32_t
)0x00004000Ë

	)

1179 
	#DMA_CNDTR_NDT
 ((
uöt32_t
)0x0000FFFFË

	)

1182 
	#DMA_CPAR_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

1185 
	#DMA_CMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

1193 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

1194 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

1195 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

1196 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

1197 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

1198 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

1199 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

1200 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

1201 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

1202 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

1203 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

1204 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

1205 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

1206 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

1207 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

1208 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

1209 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

1210 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

1211 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

1212 
	#EXTI_IMR_MR21
 ((
uöt32_t
)0x00200000Ë

	)

1213 
	#EXTI_IMR_MR22
 ((
uöt32_t
)0x00400000Ë

	)

1214 
	#EXTI_IMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

1215 
	#EXTI_IMR_MR25
 ((
uöt32_t
)0x02000000Ë

	)

1216 
	#EXTI_IMR_MR27
 ((
uöt32_t
)0x08000000Ë

	)

1219 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

1220 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

1221 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

1222 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

1223 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

1224 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

1225 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

1226 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

1227 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

1228 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

1229 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

1230 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

1231 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

1232 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

1233 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

1234 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

1235 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

1236 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

1237 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

1238 
	#EXTI_EMR_MR21
 ((
uöt32_t
)0x00200000Ë

	)

1239 
	#EXTI_EMR_MR22
 ((
uöt32_t
)0x00400000Ë

	)

1240 
	#EXTI_EMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

1241 
	#EXTI_EMR_MR25
 ((
uöt32_t
)0x02000000Ë

	)

1242 
	#EXTI_EMR_MR27
 ((
uöt32_t
)0x08000000Ë

	)

1245 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

1246 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

1247 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

1248 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

1249 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

1250 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

1251 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

1252 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

1253 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

1254 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

1255 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

1256 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

1257 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

1258 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

1259 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

1260 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

1261 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

1262 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

1263 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

1266 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

1267 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

1268 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

1269 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

1270 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

1271 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

1272 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

1273 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

1274 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

1275 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

1276 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

1277 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

1278 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

1279 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

1280 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

1281 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

1282 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

1283 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

1284 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

1287 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

1288 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

1289 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

1290 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

1291 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

1292 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

1293 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

1294 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

1295 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

1296 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

1297 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

1298 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

1299 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

1300 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

1301 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

1302 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

1303 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

1304 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

1305 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

1308 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

1309 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

1310 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

1311 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

1312 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

1313 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

1314 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

1315 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

1316 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

1317 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

1318 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

1319 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

1320 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

1321 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

1322 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

1323 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

1324 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

1325 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

1326 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

1335 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x00000001Ë

	)

1337 
	#FLASH_ACR_PRFTBE
 ((
uöt32_t
)0x00000010Ë

	)

1338 
	#FLASH_ACR_PRFTBS
 ((
uöt32_t
)0x00000020Ë

	)

1341 
	#FLASH_KEYR_FKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1344 
	#FLASH_OPTKEYR_OPTKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1347 
	#FLASH_FKEY1
 ((
uöt32_t
)0x45670123Ë

	)

1348 
	#FLASH_FKEY2
 ((
uöt32_t
)0xCDEF89ABË

	)

1351 
	#FLASH_OPTKEY1
 ((
uöt32_t
)0x45670123Ë

	)

1352 
	#FLASH_OPTKEY2
 ((
uöt32_t
)0xCDEF89ABË

	)

1356 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00000001Ë

	)

1357 
	#FLASH_SR_PGERR
 ((
uöt32_t
)0x00000004Ë

	)

1358 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010Ë

	)

1359 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000020Ë

	)

1362 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001Ë

	)

1363 
	#FLASH_CR_PER
 ((
uöt32_t
)0x00000002Ë

	)

1364 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004Ë

	)

1365 
	#FLASH_CR_OPTPG
 ((
uöt32_t
)0x00000010Ë

	)

1366 
	#FLASH_CR_OPTER
 ((
uöt32_t
)0x00000020Ë

	)

1367 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00000040Ë

	)

1368 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x00000080Ë

	)

1369 
	#FLASH_CR_OPTWRE
 ((
uöt32_t
)0x00000200Ë

	)

1370 
	#FLASH_CR_ERRIE
 ((
uöt32_t
)0x00000400Ë

	)

1371 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x00001000Ë

	)

1372 
	#FLASH_CR_OBL_LAUNCH
 ((
uöt32_t
)0x00002000Ë

	)

1375 
	#FLASH_AR_FAR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1378 
	#FLASH_OBR_OPTERR
 ((
uöt32_t
)0x00000001Ë

	)

1379 
	#FLASH_OBR_RDPRT1
 ((
uöt32_t
)0x00000002Ë

	)

1380 
	#FLASH_OBR_RDPRT2
 ((
uöt32_t
)0x00000004Ë

	)

1382 
	#FLASH_OBR_USER
 ((
uöt32_t
)0x00003700Ë

	)

1383 
	#FLASH_OBR_IWDG_SW
 ((
uöt32_t
)0x00000100Ë

	)

1384 
	#FLASH_OBR_nRST_STOP
 ((
uöt32_t
)0x00000200Ë

	)

1385 
	#FLASH_OBR_nRST_STDBY
 ((
uöt32_t
)0x00000400Ë

	)

1386 
	#FLASH_OBR_nBOOT1
 ((
uöt32_t
)0x00001000Ë

	)

1387 
	#FLASH_OBR_VDDA_MONITOR
 ((
uöt32_t
)0x00002000Ë

	)

1390 
	#FLASH_OBR_BOOT1
 
FLASH_OBR_nBOOT1


	)

1393 
	#FLASH_OBR_VDDA_ANALOG
 
FLASH_OBR_VDDA_MONITOR


	)

1396 
	#FLASH_WRPR_WRP
 ((
uöt32_t
)0x0000FFFFË

	)

1401 
	#OB_RDP_RDP
 ((
uöt32_t
)0x000000FFË

	)

1402 
	#OB_RDP_nRDP
 ((
uöt32_t
)0x0000FF00Ë

	)

1405 
	#OB_USER_USER
 ((
uöt32_t
)0x00FF0000Ë

	)

1406 
	#OB_USER_nUSER
 ((
uöt32_t
)0xFF000000Ë

	)

1409 
	#OB_WRP0_WRP0
 ((
uöt32_t
)0x000000FFË

	)

1410 
	#OB_WRP0_nWRP0
 ((
uöt32_t
)0x0000FF00Ë

	)

1413 
	#OB_WRP1_WRP1
 ((
uöt32_t
)0x00FF0000Ë

	)

1414 
	#OB_WRP1_nWRP1
 ((
uöt32_t
)0xFF000000Ë

	)

1422 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

1423 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

1424 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

1425 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

1426 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

1427 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

1428 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

1429 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

1430 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

1431 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

1432 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

1433 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

1434 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

1435 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

1436 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

1437 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

1438 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

1439 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

1440 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

1441 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

1442 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

1443 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

1444 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

1445 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

1446 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

1447 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

1448 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

1449 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

1450 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

1451 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

1452 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

1453 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

1454 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

1455 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

1456 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

1457 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

1458 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

1459 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

1460 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

1461 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

1462 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

1463 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

1464 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

1465 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

1466 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

1467 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

1468 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

1469 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

1472 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

1473 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

1474 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

1475 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

1476 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

1477 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

1478 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

1479 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

1480 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

1481 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

1482 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

1483 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

1484 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

1485 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

1486 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

1487 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

1490 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

1491 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

1492 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

1493 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

1494 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

1495 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

1496 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

1497 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

1498 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

1499 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

1500 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

1501 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

1502 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

1503 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

1504 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

1505 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

1506 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

1507 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

1508 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

1509 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

1510 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

1511 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

1512 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

1513 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

1514 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

1515 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

1516 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

1517 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

1518 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

1519 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

1520 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

1521 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

1522 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

1523 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

1524 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

1525 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

1526 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

1527 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

1528 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

1529 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

1530 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

1531 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

1532 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

1533 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

1534 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

1535 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

1536 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

1537 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

1540 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

1541 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

1542 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

1543 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

1544 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

1545 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

1546 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

1547 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

1548 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

1549 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

1550 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

1551 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

1552 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

1553 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

1554 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

1555 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

1556 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

1557 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

1558 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

1559 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

1560 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

1561 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

1562 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

1563 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

1564 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

1565 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

1566 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

1567 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

1568 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

1569 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

1570 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

1571 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

1572 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

1573 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

1574 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

1575 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

1576 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

1577 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

1578 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

1579 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

1580 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

1581 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

1582 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

1583 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

1584 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

1585 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

1586 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

1587 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

1590 
	#GPIO_IDR_0
 ((
uöt32_t
)0x00000001)

	)

1591 
	#GPIO_IDR_1
 ((
uöt32_t
)0x00000002)

	)

1592 
	#GPIO_IDR_2
 ((
uöt32_t
)0x00000004)

	)

1593 
	#GPIO_IDR_3
 ((
uöt32_t
)0x00000008)

	)

1594 
	#GPIO_IDR_4
 ((
uöt32_t
)0x00000010)

	)

1595 
	#GPIO_IDR_5
 ((
uöt32_t
)0x00000020)

	)

1596 
	#GPIO_IDR_6
 ((
uöt32_t
)0x00000040)

	)

1597 
	#GPIO_IDR_7
 ((
uöt32_t
)0x00000080)

	)

1598 
	#GPIO_IDR_8
 ((
uöt32_t
)0x00000100)

	)

1599 
	#GPIO_IDR_9
 ((
uöt32_t
)0x00000200)

	)

1600 
	#GPIO_IDR_10
 ((
uöt32_t
)0x00000400)

	)

1601 
	#GPIO_IDR_11
 ((
uöt32_t
)0x00000800)

	)

1602 
	#GPIO_IDR_12
 ((
uöt32_t
)0x00001000)

	)

1603 
	#GPIO_IDR_13
 ((
uöt32_t
)0x00002000)

	)

1604 
	#GPIO_IDR_14
 ((
uöt32_t
)0x00004000)

	)

1605 
	#GPIO_IDR_15
 ((
uöt32_t
)0x00008000)

	)

1608 
	#GPIO_ODR_0
 ((
uöt32_t
)0x00000001)

	)

1609 
	#GPIO_ODR_1
 ((
uöt32_t
)0x00000002)

	)

1610 
	#GPIO_ODR_2
 ((
uöt32_t
)0x00000004)

	)

1611 
	#GPIO_ODR_3
 ((
uöt32_t
)0x00000008)

	)

1612 
	#GPIO_ODR_4
 ((
uöt32_t
)0x00000010)

	)

1613 
	#GPIO_ODR_5
 ((
uöt32_t
)0x00000020)

	)

1614 
	#GPIO_ODR_6
 ((
uöt32_t
)0x00000040)

	)

1615 
	#GPIO_ODR_7
 ((
uöt32_t
)0x00000080)

	)

1616 
	#GPIO_ODR_8
 ((
uöt32_t
)0x00000100)

	)

1617 
	#GPIO_ODR_9
 ((
uöt32_t
)0x00000200)

	)

1618 
	#GPIO_ODR_10
 ((
uöt32_t
)0x00000400)

	)

1619 
	#GPIO_ODR_11
 ((
uöt32_t
)0x00000800)

	)

1620 
	#GPIO_ODR_12
 ((
uöt32_t
)0x00001000)

	)

1621 
	#GPIO_ODR_13
 ((
uöt32_t
)0x00002000)

	)

1622 
	#GPIO_ODR_14
 ((
uöt32_t
)0x00004000)

	)

1623 
	#GPIO_ODR_15
 ((
uöt32_t
)0x00008000)

	)

1626 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

1627 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

1628 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

1629 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

1630 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

1631 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

1632 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

1633 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

1634 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

1635 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

1636 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

1637 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

1638 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

1639 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

1640 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

1641 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

1642 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

1643 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

1644 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

1645 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

1646 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

1647 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

1648 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

1649 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

1650 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

1651 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

1652 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

1653 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

1654 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

1655 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

1656 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

1657 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

1660 
	#GPIO_LCKR_LCK0
 ((
uöt32_t
)0x00000001)

	)

1661 
	#GPIO_LCKR_LCK1
 ((
uöt32_t
)0x00000002)

	)

1662 
	#GPIO_LCKR_LCK2
 ((
uöt32_t
)0x00000004)

	)

1663 
	#GPIO_LCKR_LCK3
 ((
uöt32_t
)0x00000008)

	)

1664 
	#GPIO_LCKR_LCK4
 ((
uöt32_t
)0x00000010)

	)

1665 
	#GPIO_LCKR_LCK5
 ((
uöt32_t
)0x00000020)

	)

1666 
	#GPIO_LCKR_LCK6
 ((
uöt32_t
)0x00000040)

	)

1667 
	#GPIO_LCKR_LCK7
 ((
uöt32_t
)0x00000080)

	)

1668 
	#GPIO_LCKR_LCK8
 ((
uöt32_t
)0x00000100)

	)

1669 
	#GPIO_LCKR_LCK9
 ((
uöt32_t
)0x00000200)

	)

1670 
	#GPIO_LCKR_LCK10
 ((
uöt32_t
)0x00000400)

	)

1671 
	#GPIO_LCKR_LCK11
 ((
uöt32_t
)0x00000800)

	)

1672 
	#GPIO_LCKR_LCK12
 ((
uöt32_t
)0x00001000)

	)

1673 
	#GPIO_LCKR_LCK13
 ((
uöt32_t
)0x00002000)

	)

1674 
	#GPIO_LCKR_LCK14
 ((
uöt32_t
)0x00004000)

	)

1675 
	#GPIO_LCKR_LCK15
 ((
uöt32_t
)0x00008000)

	)

1676 
	#GPIO_LCKR_LCKK
 ((
uöt32_t
)0x00010000)

	)

1679 
	#GPIO_AFRL_AFRL0
 ((
uöt32_t
)0x0000000F)

	)

1680 
	#GPIO_AFRL_AFRL1
 ((
uöt32_t
)0x000000F0)

	)

1681 
	#GPIO_AFRL_AFRL2
 ((
uöt32_t
)0x00000F00)

	)

1682 
	#GPIO_AFRL_AFRL3
 ((
uöt32_t
)0x0000F000)

	)

1683 
	#GPIO_AFRL_AFRL4
 ((
uöt32_t
)0x000F0000)

	)

1684 
	#GPIO_AFRL_AFRL5
 ((
uöt32_t
)0x00F00000)

	)

1685 
	#GPIO_AFRL_AFRL6
 ((
uöt32_t
)0x0F000000)

	)

1686 
	#GPIO_AFRL_AFRL7
 ((
uöt32_t
)0xF0000000)

	)

1689 
	#GPIO_AFRH_AFRH0
 ((
uöt32_t
)0x0000000F)

	)

1690 
	#GPIO_AFRH_AFRH1
 ((
uöt32_t
)0x000000F0)

	)

1691 
	#GPIO_AFRH_AFRH2
 ((
uöt32_t
)0x00000F00)

	)

1692 
	#GPIO_AFRH_AFRH3
 ((
uöt32_t
)0x0000F000)

	)

1693 
	#GPIO_AFRH_AFRH4
 ((
uöt32_t
)0x000F0000)

	)

1694 
	#GPIO_AFRH_AFRH5
 ((
uöt32_t
)0x00F00000)

	)

1695 
	#GPIO_AFRH_AFRH6
 ((
uöt32_t
)0x0F000000)

	)

1696 
	#GPIO_AFRH_AFRH7
 ((
uöt32_t
)0xF0000000)

	)

1699 
	#GPIO_BRR_BR_0
 ((
uöt32_t
)0x00000001)

	)

1700 
	#GPIO_BRR_BR_1
 ((
uöt32_t
)0x00000002)

	)

1701 
	#GPIO_BRR_BR_2
 ((
uöt32_t
)0x00000004)

	)

1702 
	#GPIO_BRR_BR_3
 ((
uöt32_t
)0x00000008)

	)

1703 
	#GPIO_BRR_BR_4
 ((
uöt32_t
)0x00000010)

	)

1704 
	#GPIO_BRR_BR_5
 ((
uöt32_t
)0x00000020)

	)

1705 
	#GPIO_BRR_BR_6
 ((
uöt32_t
)0x00000040)

	)

1706 
	#GPIO_BRR_BR_7
 ((
uöt32_t
)0x00000080)

	)

1707 
	#GPIO_BRR_BR_8
 ((
uöt32_t
)0x00000100)

	)

1708 
	#GPIO_BRR_BR_9
 ((
uöt32_t
)0x00000200)

	)

1709 
	#GPIO_BRR_BR_10
 ((
uöt32_t
)0x00000400)

	)

1710 
	#GPIO_BRR_BR_11
 ((
uöt32_t
)0x00000800)

	)

1711 
	#GPIO_BRR_BR_12
 ((
uöt32_t
)0x00001000)

	)

1712 
	#GPIO_BRR_BR_13
 ((
uöt32_t
)0x00002000)

	)

1713 
	#GPIO_BRR_BR_14
 ((
uöt32_t
)0x00004000)

	)

1714 
	#GPIO_BRR_BR_15
 ((
uöt32_t
)0x00008000)

	)

1723 
	#I2C_CR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

1724 
	#I2C_CR1_TXIE
 ((
uöt32_t
)0x00000002Ë

	)

1725 
	#I2C_CR1_RXIE
 ((
uöt32_t
)0x00000004Ë

	)

1726 
	#I2C_CR1_ADDRIE
 ((
uöt32_t
)0x00000008Ë

	)

1727 
	#I2C_CR1_NACKIE
 ((
uöt32_t
)0x00000010Ë

	)

1728 
	#I2C_CR1_STOPIE
 ((
uöt32_t
)0x00000020Ë

	)

1729 
	#I2C_CR1_TCIE
 ((
uöt32_t
)0x00000040Ë

	)

1730 
	#I2C_CR1_ERRIE
 ((
uöt32_t
)0x00000080Ë

	)

1731 
	#I2C_CR1_DFN
 ((
uöt32_t
)0x00000F00Ë

	)

1732 
	#I2C_CR1_ANFOFF
 ((
uöt32_t
)0x00001000Ë

	)

1733 
	#I2C_CR1_SWRST
 ((
uöt32_t
)0x00002000Ë

	)

1734 
	#I2C_CR1_TXDMAEN
 ((
uöt32_t
)0x00004000Ë

	)

1735 
	#I2C_CR1_RXDMAEN
 ((
uöt32_t
)0x00008000Ë

	)

1736 
	#I2C_CR1_SBC
 ((
uöt32_t
)0x00010000Ë

	)

1737 
	#I2C_CR1_NOSTRETCH
 ((
uöt32_t
)0x00020000Ë

	)

1738 
	#I2C_CR1_WUPEN
 ((
uöt32_t
)0x00040000Ë

	)

1739 
	#I2C_CR1_GCEN
 ((
uöt32_t
)0x00080000Ë

	)

1740 
	#I2C_CR1_SMBHEN
 ((
uöt32_t
)0x00100000Ë

	)

1741 
	#I2C_CR1_SMBDEN
 ((
uöt32_t
)0x00200000Ë

	)

1742 
	#I2C_CR1_ALERTEN
 ((
uöt32_t
)0x00400000Ë

	)

1743 
	#I2C_CR1_PECEN
 ((
uöt32_t
)0x00800000Ë

	)

1746 
	#I2C_CR2_SADD
 ((
uöt32_t
)0x000003FFË

	)

1747 
	#I2C_CR2_RD_WRN
 ((
uöt32_t
)0x00000400Ë

	)

1748 
	#I2C_CR2_ADD10
 ((
uöt32_t
)0x00000800Ë

	)

1749 
	#I2C_CR2_HEAD10R
 ((
uöt32_t
)0x00001000Ë

	)

1750 
	#I2C_CR2_START
 ((
uöt32_t
)0x00002000Ë

	)

1751 
	#I2C_CR2_STOP
 ((
uöt32_t
)0x00004000Ë

	)

1752 
	#I2C_CR2_NACK
 ((
uöt32_t
)0x00008000Ë

	)

1753 
	#I2C_CR2_NBYTES
 ((
uöt32_t
)0x00FF0000Ë

	)

1754 
	#I2C_CR2_RELOAD
 ((
uöt32_t
)0x01000000Ë

	)

1755 
	#I2C_CR2_AUTOEND
 ((
uöt32_t
)0x02000000Ë

	)

1756 
	#I2C_CR2_PECBYTE
 ((
uöt32_t
)0x04000000Ë

	)

1759 
	#I2C_OAR1_OA1
 ((
uöt32_t
)0x000003FFË

	)

1760 
	#I2C_OAR1_OA1MODE
 ((
uöt32_t
)0x00000400Ë

	)

1761 
	#I2C_OAR1_OA1EN
 ((
uöt32_t
)0x00008000Ë

	)

1764 
	#I2C_OAR2_OA2
 ((
uöt32_t
)0x000000FEË

	)

1765 
	#I2C_OAR2_OA2MSK
 ((
uöt32_t
)0x00000700Ë

	)

1766 
	#I2C_OAR2_OA2EN
 ((
uöt32_t
)0x00008000Ë

	)

1769 
	#I2C_TIMINGR_SCLL
 ((
uöt32_t
)0x000000FFË

	)

1770 
	#I2C_TIMINGR_SCLH
 ((
uöt32_t
)0x0000FF00Ë

	)

1771 
	#I2C_TIMINGR_SDADEL
 ((
uöt32_t
)0x000F0000Ë

	)

1772 
	#I2C_TIMINGR_SCLDEL
 ((
uöt32_t
)0x00F00000Ë

	)

1773 
	#I2C_TIMINGR_PRESC
 ((
uöt32_t
)0xF0000000Ë

	)

1776 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
uöt32_t
)0x00000FFFË

	)

1777 
	#I2C_TIMEOUTR_TIDLE
 ((
uöt32_t
)0x00001000Ë

	)

1778 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
uöt32_t
)0x00008000Ë

	)

1779 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
uöt32_t
)0x0FFF0000Ë

	)

1780 
	#I2C_TIMEOUTR_TEXTEN
 ((
uöt32_t
)0x80000000Ë

	)

1783 
	#I2C_ISR_TXE
 ((
uöt32_t
)0x00000001Ë

	)

1784 
	#I2C_ISR_TXIS
 ((
uöt32_t
)0x00000002Ë

	)

1785 
	#I2C_ISR_RXNE
 ((
uöt32_t
)0x00000004Ë

	)

1786 
	#I2C_ISR_ADDR
 ((
uöt32_t
)0x00000008Ë

	)

1787 
	#I2C_ISR_NACKF
 ((
uöt32_t
)0x00000010Ë

	)

1788 
	#I2C_ISR_STOPF
 ((
uöt32_t
)0x00000020Ë

	)

1789 
	#I2C_ISR_TC
 ((
uöt32_t
)0x00000040Ë

	)

1790 
	#I2C_ISR_TCR
 ((
uöt32_t
)0x00000080Ë

	)

1791 
	#I2C_ISR_BERR
 ((
uöt32_t
)0x00000100Ë

	)

1792 
	#I2C_ISR_ARLO
 ((
uöt32_t
)0x00000200Ë

	)

1793 
	#I2C_ISR_OVR
 ((
uöt32_t
)0x00000400Ë

	)

1794 
	#I2C_ISR_PECERR
 ((
uöt32_t
)0x00000800Ë

	)

1795 
	#I2C_ISR_TIMEOUT
 ((
uöt32_t
)0x00001000Ë

	)

1796 
	#I2C_ISR_ALERT
 ((
uöt32_t
)0x00002000Ë

	)

1797 
	#I2C_ISR_BUSY
 ((
uöt32_t
)0x00008000Ë

	)

1798 
	#I2C_ISR_DIR
 ((
uöt32_t
)0x00010000Ë

	)

1799 
	#I2C_ISR_ADDCODE
 ((
uöt32_t
)0x00FE0000Ë

	)

1802 
	#I2C_ICR_ADDRCF
 ((
uöt32_t
)0x00000008Ë

	)

1803 
	#I2C_ICR_NACKCF
 ((
uöt32_t
)0x00000010Ë

	)

1804 
	#I2C_ICR_STOPCF
 ((
uöt32_t
)0x00000020Ë

	)

1805 
	#I2C_ICR_BERRCF
 ((
uöt32_t
)0x00000100Ë

	)

1806 
	#I2C_ICR_ARLOCF
 ((
uöt32_t
)0x00000200Ë

	)

1807 
	#I2C_ICR_OVRCF
 ((
uöt32_t
)0x00000400Ë

	)

1808 
	#I2C_ICR_PECCF
 ((
uöt32_t
)0x00000800Ë

	)

1809 
	#I2C_ICR_TIMOUTCF
 ((
uöt32_t
)0x00001000Ë

	)

1810 
	#I2C_ICR_ALERTCF
 ((
uöt32_t
)0x00002000Ë

	)

1813 
	#I2C_PECR_PEC
 ((
uöt32_t
)0x000000FFË

	)

1816 
	#I2C_RXDR_RXDATA
 ((
uöt32_t
)0x000000FFË

	)

1819 
	#I2C_TXDR_TXDATA
 ((
uöt32_t
)0x000000FFË

	)

1827 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

1830 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

1831 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

1832 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

1833 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

1836 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

1839 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

1840 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

1841 
	#IWDG_SR_WVU
 ((
uöt8_t
)0x04Ë

	)

1844 
	#IWDG_WINR_WIN
 ((
uöt16_t
)0x0FFFË

	)

1853 
	#PWR_CR_LPSDSR
 ((
uöt16_t
)0x0001Ë

	)

1854 
	#PWR_CR_PDDS
 ((
uöt16_t
)0x0002Ë

	)

1855 
	#PWR_CR_CWUF
 ((
uöt16_t
)0x0004Ë

	)

1856 
	#PWR_CR_CSBF
 ((
uöt16_t
)0x0008Ë

	)

1857 
	#PWR_CR_PVDE
 ((
uöt16_t
)0x0010Ë

	)

1859 
	#PWR_CR_PLS
 ((
uöt16_t
)0x00E0Ë

	)

1860 
	#PWR_CR_PLS_0
 ((
uöt16_t
)0x0020Ë

	)

1861 
	#PWR_CR_PLS_1
 ((
uöt16_t
)0x0040Ë

	)

1862 
	#PWR_CR_PLS_2
 ((
uöt16_t
)0x0080Ë

	)

1865 
	#PWR_CR_PLS_LEV0
 ((
uöt16_t
)0x0000Ë

	)

1866 
	#PWR_CR_PLS_LEV1
 ((
uöt16_t
)0x0020Ë

	)

1867 
	#PWR_CR_PLS_LEV2
 ((
uöt16_t
)0x0040Ë

	)

1868 
	#PWR_CR_PLS_LEV3
 ((
uöt16_t
)0x0060Ë

	)

1869 
	#PWR_CR_PLS_LEV4
 ((
uöt16_t
)0x0080Ë

	)

1870 
	#PWR_CR_PLS_LEV5
 ((
uöt16_t
)0x00A0Ë

	)

1871 
	#PWR_CR_PLS_LEV6
 ((
uöt16_t
)0x00C0Ë

	)

1872 
	#PWR_CR_PLS_LEV7
 ((
uöt16_t
)0x00E0Ë

	)

1874 
	#PWR_CR_DBP
 ((
uöt16_t
)0x0100Ë

	)

1877 
	#PWR_CSR_WUF
 ((
uöt16_t
)0x0001Ë

	)

1878 
	#PWR_CSR_SBF
 ((
uöt16_t
)0x0002Ë

	)

1879 
	#PWR_CSR_PVDO
 ((
uöt16_t
)0x0004Ë

	)

1880 
	#PWR_CSR_VREFINTRDYF
 ((
uöt16_t
)0x0008Ë

	)

1882 
	#PWR_CSR_EWUP1
 ((
uöt16_t
)0x0100Ë

	)

1883 
	#PWR_CSR_EWUP2
 ((
uöt16_t
)0x0200Ë

	)

1892 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001Ë

	)

1893 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

1894 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8Ë

	)

1895 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00Ë

	)

1896 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000Ë

	)

1897 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000Ë

	)

1898 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000Ë

	)

1899 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000Ë

	)

1900 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000Ë

	)

1901 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000Ë

	)

1905 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

1906 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

1907 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

1909 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1910 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

1911 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

1914 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

1915 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

1916 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

1918 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1919 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

1920 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

1923 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

1924 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

1925 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

1926 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

1927 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

1929 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1930 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

1931 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

1932 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

1933 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

1934 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

1935 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

1936 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

1937 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

1940 
	#RCC_CFGR_PPRE
 ((
uöt32_t
)0x00000700Ë

	)

1941 
	#RCC_CFGR_PPRE_0
 ((
uöt32_t
)0x00000100Ë

	)

1942 
	#RCC_CFGR_PPRE_1
 ((
uöt32_t
)0x00000200Ë

	)

1943 
	#RCC_CFGR_PPRE_2
 ((
uöt32_t
)0x00000400Ë

	)

1945 
	#RCC_CFGR_PPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1946 
	#RCC_CFGR_PPRE_DIV2
 ((
uöt32_t
)0x00000400Ë

	)

1947 
	#RCC_CFGR_PPRE_DIV4
 ((
uöt32_t
)0x00000500Ë

	)

1948 
	#RCC_CFGR_PPRE_DIV8
 ((
uöt32_t
)0x00000600Ë

	)

1949 
	#RCC_CFGR_PPRE_DIV16
 ((
uöt32_t
)0x00000700Ë

	)

1952 
	#RCC_CFGR_ADCPRE
 ((
uöt32_t
)0x00004000Ë

	)

1954 
	#RCC_CFGR_ADCPRE_DIV2
 ((
uöt32_t
)0x00000000Ë

	)

1955 
	#RCC_CFGR_ADCPRE_DIV4
 ((
uöt32_t
)0x00004000Ë

	)

1957 
	#RCC_CFGR_PLLSRC
 ((
uöt32_t
)0x00010000Ë

	)

1959 
	#RCC_CFGR_PLLXTPRE
 ((
uöt32_t
)0x00020000Ë

	)

1962 
	#RCC_CFGR_PLLMULL
 ((
uöt32_t
)0x003C0000Ë

	)

1963 
	#RCC_CFGR_PLLMULL_0
 ((
uöt32_t
)0x00040000Ë

	)

1964 
	#RCC_CFGR_PLLMULL_1
 ((
uöt32_t
)0x00080000Ë

	)

1965 
	#RCC_CFGR_PLLMULL_2
 ((
uöt32_t
)0x00100000Ë

	)

1966 
	#RCC_CFGR_PLLMULL_3
 ((
uöt32_t
)0x00200000Ë

	)

1968 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1969 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
uöt32_t
)0x00010000Ë

	)

1971 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
uöt32_t
)0x00000000Ë

	)

1972 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1974 
	#RCC_CFGR_PLLMULL2
 ((
uöt32_t
)0x00000000Ë

	)

1975 
	#RCC_CFGR_PLLMULL3
 ((
uöt32_t
)0x00040000Ë

	)

1976 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1977 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1978 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1979 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1980 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1981 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1982 
	#RCC_CFGR_PLLMULL10
 ((
uöt32_t
)0x00200000Ë

	)

1983 
	#RCC_CFGR_PLLMULL11
 ((
uöt32_t
)0x00240000Ë

	)

1984 
	#RCC_CFGR_PLLMULL12
 ((
uöt32_t
)0x00280000Ë

	)

1985 
	#RCC_CFGR_PLLMULL13
 ((
uöt32_t
)0x002C0000Ë

	)

1986 
	#RCC_CFGR_PLLMULL14
 ((
uöt32_t
)0x00300000Ë

	)

1987 
	#RCC_CFGR_PLLMULL15
 ((
uöt32_t
)0x00340000Ë

	)

1988 
	#RCC_CFGR_PLLMULL16
 ((
uöt32_t
)0x00380000Ë

	)

1991 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x07000000Ë

	)

1992 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1993 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1994 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1996 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1997 
	#RCC_CFGR_MCO_HSI14
 ((
uöt32_t
)0x01000000Ë

	)

1998 
	#RCC_CFGR_MCO_LSI
 ((
uöt32_t
)0x02000000Ë

	)

1999 
	#RCC_CFGR_MCO_LSE
 ((
uöt32_t
)0x03000000Ë

	)

2000 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

2001 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

2002 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

2003 
	#RCC_CFGR_MCO_PLL
 ((
uöt32_t
)0x07000000Ë

	)

2006 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001Ë

	)

2007 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002Ë

	)

2008 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004Ë

	)

2009 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008Ë

	)

2010 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010Ë

	)

2011 
	#RCC_CIR_HSI14RDYF
 ((
uöt32_t
)0x00000020Ë

	)

2012 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080Ë

	)

2013 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100Ë

	)

2014 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200Ë

	)

2015 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400Ë

	)

2016 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800Ë

	)

2017 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000Ë

	)

2018 
	#RCC_CIR_HSI14RDYIE
 ((
uöt32_t
)0x00002000Ë

	)

2019 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000Ë

	)

2020 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000Ë

	)

2021 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000Ë

	)

2022 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000Ë

	)

2023 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000Ë

	)

2024 
	#RCC_CIR_HSI14RDYC
 ((
uöt32_t
)0x00200000Ë

	)

2025 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000Ë

	)

2028 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00000001Ë

	)

2029 
	#RCC_APB2RSTR_ADC1RST
 ((
uöt32_t
)0x00000200Ë

	)

2030 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000800Ë

	)

2031 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000Ë

	)

2032 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00004000Ë

	)

2033 
	#RCC_APB2RSTR_TIM15RST
 ((
uöt32_t
)0x00010000Ë

	)

2034 
	#RCC_APB2RSTR_TIM16RST
 ((
uöt32_t
)0x00020000Ë

	)

2035 
	#RCC_APB2RSTR_TIM17RST
 ((
uöt32_t
)0x00040000Ë

	)

2036 
	#RCC_APB2RSTR_DBGMCURST
 ((
uöt32_t
)0x00400000Ë

	)

2039 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001Ë

	)

2040 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002Ë

	)

2041 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010Ë

	)

2042 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100Ë

	)

2043 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800Ë

	)

2044 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000Ë

	)

2045 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000Ë

	)

2046 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000Ë

	)

2047 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000Ë

	)

2048 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000Ë

	)

2049 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000Ë

	)

2050 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x40000000Ë

	)

2053 
	#RCC_AHBENR_DMA1EN
 ((
uöt32_t
)0x00000001Ë

	)

2054 
	#RCC_AHBENR_SRAMEN
 ((
uöt32_t
)0x00000004Ë

	)

2055 
	#RCC_AHBENR_FLITFEN
 ((
uöt32_t
)0x00000010Ë

	)

2056 
	#RCC_AHBENR_CRCEN
 ((
uöt32_t
)0x00000040Ë

	)

2057 
	#RCC_AHBENR_GPIOAEN
 ((
uöt32_t
)0x00020000Ë

	)

2058 
	#RCC_AHBENR_GPIOBEN
 ((
uöt32_t
)0x00040000Ë

	)

2059 
	#RCC_AHBENR_GPIOCEN
 ((
uöt32_t
)0x00080000Ë

	)

2060 
	#RCC_AHBENR_GPIODEN
 ((
uöt32_t
)0x00100000Ë

	)

2061 
	#RCC_AHBENR_GPIOFEN
 ((
uöt32_t
)0x00400000Ë

	)

2062 
	#RCC_AHBENR_TSEN
 ((
uöt32_t
)0x01000000Ë

	)

2065 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00000001Ë

	)

2066 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000200Ë

	)

2067 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000800Ë

	)

2068 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000Ë

	)

2069 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00004000Ë

	)

2070 
	#RCC_APB2ENR_TIM15EN
 ((
uöt32_t
)0x00010000Ë

	)

2071 
	#RCC_APB2ENR_TIM16EN
 ((
uöt32_t
)0x00020000Ë

	)

2072 
	#RCC_APB2ENR_TIM17EN
 ((
uöt32_t
)0x00040000Ë

	)

2073 
	#RCC_APB2ENR_DBGMCUEN
 ((
uöt32_t
)0x00400000Ë

	)

2076 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001Ë

	)

2077 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002Ë

	)

2078 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010Ë

	)

2079 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100Ë

	)

2080 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800Ë

	)

2081 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000Ë

	)

2082 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000Ë

	)

2083 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000Ë

	)

2084 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000Ë

	)

2085 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000Ë

	)

2086 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000Ë

	)

2087 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x40000000Ë

	)

2090 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001Ë

	)

2091 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002Ë

	)

2092 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004Ë

	)

2094 
	#RCC_BDCR_LSEDRV
 ((
uöt32_t
)0x00000018Ë

	)

2095 
	#RCC_BDCR_LSEDRV_0
 ((
uöt32_t
)0x00000008Ë

	)

2096 
	#RCC_BDCR_LSEDRV_1
 ((
uöt32_t
)0x00000010Ë

	)

2098 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300Ë

	)

2099 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

2100 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

2103 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

2104 
	#RCC_BDCR_RTCSEL_LSE
 ((
uöt32_t
)0x00000100Ë

	)

2105 
	#RCC_BDCR_RTCSEL_LSI
 ((
uöt32_t
)0x00000200Ë

	)

2106 
	#RCC_BDCR_RTCSEL_HSE
 ((
uöt32_t
)0x00000300Ë

	)

2108 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000Ë

	)

2109 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000Ë

	)

2112 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001Ë

	)

2113 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

2114 
	#RCC_CSR_V18PWRRSTF
 ((
uöt32_t
)0x00800000Ë

	)

2115 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000Ë

	)

2116 
	#RCC_CSR_OBL
 ((
uöt32_t
)0x02000000Ë

	)

2117 
	#RCC_CSR_PINRSTF
 ((
uöt32_t
)0x04000000Ë

	)

2118 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000Ë

	)

2119 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000Ë

	)

2120 
	#RCC_CSR_IWDGRSTF
 ((
uöt32_t
)0x20000000Ë

	)

2121 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000Ë

	)

2122 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000Ë

	)

2125 
	#RCC_AHBRSTR_GPIOARST
 ((
uöt32_t
)0x00020000Ë

	)

2126 
	#RCC_AHBRSTR_GPIOBRST
 ((
uöt32_t
)0x00040000Ë

	)

2127 
	#RCC_AHBRSTR_GPIOCRST
 ((
uöt32_t
)0x00080000Ë

	)

2128 
	#RCC_AHBRSTR_GPIODRST
 ((
uöt32_t
)0x00010000Ë

	)

2129 
	#RCC_AHBRSTR_GPIOFRST
 ((
uöt32_t
)0x00040000Ë

	)

2130 
	#RCC_AHBRSTR_TSRST
 ((
uöt32_t
)0x00100000Ë

	)

2134 
	#RCC_CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000FË

	)

2135 
	#RCC_CFGR2_PREDIV1_0
 ((
uöt32_t
)0x00000001Ë

	)

2136 
	#RCC_CFGR2_PREDIV1_1
 ((
uöt32_t
)0x00000002Ë

	)

2137 
	#RCC_CFGR2_PREDIV1_2
 ((
uöt32_t
)0x00000004Ë

	)

2138 
	#RCC_CFGR2_PREDIV1_3
 ((
uöt32_t
)0x00000008Ë

	)

2140 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2141 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
uöt32_t
)0x00000001Ë

	)

2142 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
uöt32_t
)0x00000002Ë

	)

2143 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
uöt32_t
)0x00000003Ë

	)

2144 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
uöt32_t
)0x00000004Ë

	)

2145 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
uöt32_t
)0x00000005Ë

	)

2146 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
uöt32_t
)0x00000006Ë

	)

2147 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
uöt32_t
)0x00000007Ë

	)

2148 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
uöt32_t
)0x00000008Ë

	)

2149 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
uöt32_t
)0x00000009Ë

	)

2150 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
uöt32_t
)0x0000000AË

	)

2151 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
uöt32_t
)0x0000000BË

	)

2152 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
uöt32_t
)0x0000000CË

	)

2153 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
uöt32_t
)0x0000000DË

	)

2154 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
uöt32_t
)0x0000000EË

	)

2155 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
uöt32_t
)0x0000000FË

	)

2159 
	#RCC_CFGR3_USART1SW
 ((
uöt32_t
)0x00000003Ë

	)

2160 
	#RCC_CFGR3_USART1SW_0
 ((
uöt32_t
)0x00000001Ë

	)

2161 
	#RCC_CFGR3_USART1SW_1
 ((
uöt32_t
)0x00000002Ë

	)

2163 
	#RCC_CFGR3_I2C1SW
 ((
uöt32_t
)0x00000010Ë

	)

2164 
	#RCC_CFGR3_CECSW
 ((
uöt32_t
)0x00000040Ë

	)

2165 
	#RCC_CFGR3_ADCSW
 ((
uöt32_t
)0x00000100Ë

	)

2168 
	#RCC_CR2_HSI14ON
 ((
uöt32_t
)0x00000001Ë

	)

2169 
	#RCC_CR2_HSI14RDY
 ((
uöt32_t
)0x00000002Ë

	)

2170 
	#RCC_CR2_HSI14DIS
 ((
uöt32_t
)0x00000004Ë

	)

2171 
	#RCC_CR2_HSI14TRIM
 ((
uöt32_t
)0x000000F8Ë

	)

2172 
	#RCC_CR2_HSI14CAL
 ((
uöt32_t
)0x0000FF00Ë

	)

2180 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

2181 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

2182 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

2183 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

2184 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

2185 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

2186 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

2187 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

2188 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

2189 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

2190 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

2191 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

2192 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

2193 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

2194 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

2195 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

2196 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

2197 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

2198 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

2199 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

2200 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

2201 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

2202 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

2203 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

2204 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

2205 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

2206 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

2209 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

2210 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

2211 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

2212 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

2213 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

2214 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

2215 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

2216 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

2217 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

2218 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

2219 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

2220 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

2221 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

2222 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

2223 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

2224 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

2225 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

2226 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

2227 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

2228 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

2229 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

2230 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

2231 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

2232 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

2233 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

2234 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

2235 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

2236 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

2239 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

2240 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

2241 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

2242 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

2243 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

2244 
	#RTC_CR_CALSEL
 ((
uöt32_t
)0x00080000)

	)

2245 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

2246 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

2247 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

2248 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

2249 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

2250 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

2251 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

2252 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

2253 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

2254 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

2255 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

2256 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

2259 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

2260 
	#RTC_ISR_TAMP2F
 ((
uöt32_t
)0x00004000)

	)

2261 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

2262 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

2263 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

2264 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

2265 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

2266 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

2267 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

2268 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

2269 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

2270 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

2273 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

2274 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00007FFF)

	)

2277 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

2278 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

2279 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

2280 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

2281 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

2282 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

2283 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

2284 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

2285 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

2286 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

2287 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

2288 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

2289 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

2290 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

2291 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

2292 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

2293 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

2294 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

2295 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

2296 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

2297 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

2298 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

2299 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

2300 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

2301 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

2302 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

2303 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

2304 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

2305 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

2306 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

2307 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

2308 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

2309 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

2310 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

2311 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

2312 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

2313 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

2314 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

2315 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

2316 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

2319 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

2322 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0003FFFF)

	)

2325 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

2326 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

2329 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

2330 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

2331 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

2332 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

2333 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

2334 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

2335 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

2336 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

2337 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

2338 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

2339 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

2340 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

2341 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

2342 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

2343 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

2344 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

2345 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

2346 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

2347 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

2348 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

2349 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

2350 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

2351 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

2352 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

2353 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

2354 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

2355 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

2358 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

2359 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

2360 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

2361 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

2362 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

2363 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

2364 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

2365 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

2366 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

2367 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

2368 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

2369 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

2370 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

2371 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

2372 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

2373 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

2374 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

2375 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

2378 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0003FFFF)

	)

2381 
	#RTC_CAL_CALP
 ((
uöt32_t
)0x00008000)

	)

2382 
	#RTC_CAL_CALW8
 ((
uöt32_t
)0x00004000)

	)

2383 
	#RTC_CAL_CALW16
 ((
uöt32_t
)0x00002000)

	)

2384 
	#RTC_CAL_CALM
 ((
uöt32_t
)0x000001FF)

	)

2385 
	#RTC_CAL_CALM_0
 ((
uöt32_t
)0x00000001)

	)

2386 
	#RTC_CAL_CALM_1
 ((
uöt32_t
)0x00000002)

	)

2387 
	#RTC_CAL_CALM_2
 ((
uöt32_t
)0x00000004)

	)

2388 
	#RTC_CAL_CALM_3
 ((
uöt32_t
)0x00000008)

	)

2389 
	#RTC_CAL_CALM_4
 ((
uöt32_t
)0x00000010)

	)

2390 
	#RTC_CAL_CALM_5
 ((
uöt32_t
)0x00000020)

	)

2391 
	#RTC_CAL_CALM_6
 ((
uöt32_t
)0x00000040)

	)

2392 
	#RTC_CAL_CALM_7
 ((
uöt32_t
)0x00000080)

	)

2393 
	#RTC_CAL_CALM_8
 ((
uöt32_t
)0x00000100)

	)

2396 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

2397 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

2398 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

2399 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

2400 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

2401 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

2402 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

2403 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

2404 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

2405 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

2406 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

2407 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

2408 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

2409 
	#RTC_TAFCR_TAMP2EDGE
 ((
uöt32_t
)0x00000010)

	)

2410 
	#RTC_TAFCR_TAMP2E
 ((
uöt32_t
)0x00000008)

	)

2411 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

2412 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

2413 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

2416 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

2417 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

2418 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

2419 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

2420 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

2421 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

2424 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

2427 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

2430 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

2433 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

2436 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

2444 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

2445 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

2446 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

2447 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

2448 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

2449 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

2450 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

2451 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

2452 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

2453 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

2454 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

2455 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

2456 
	#SPI_CR1_CRCL
 ((
uöt16_t
)0x0800Ë

	)

2457 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

2458 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

2459 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

2460 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

2463 
	#SPI_CR2_RXDMAEN
 ((
uöt16_t
)0x0001Ë

	)

2464 
	#SPI_CR2_TXDMAEN
 ((
uöt16_t
)0x0002Ë

	)

2465 
	#SPI_CR2_SSOE
 ((
uöt16_t
)0x0004Ë

	)

2466 
	#SPI_CR2_NSSP
 ((
uöt16_t
)0x0008Ë

	)

2467 
	#SPI_CR2_FRF
 ((
uöt16_t
)0x0010Ë

	)

2468 
	#SPI_CR2_ERRIE
 ((
uöt16_t
)0x0020Ë

	)

2469 
	#SPI_CR2_RXNEIE
 ((
uöt16_t
)0x0040Ë

	)

2470 
	#SPI_CR2_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

2471 
	#SPI_CR2_DS
 ((
uöt16_t
)0x0F00Ë

	)

2472 
	#SPI_CR2_DS_0
 ((
uöt16_t
)0x0100Ë

	)

2473 
	#SPI_CR2_DS_1
 ((
uöt16_t
)0x0200Ë

	)

2474 
	#SPI_CR2_DS_2
 ((
uöt16_t
)0x0400Ë

	)

2475 
	#SPI_CR2_DS_3
 ((
uöt16_t
)0x0800Ë

	)

2476 
	#SPI_CR2_FRXTH
 ((
uöt16_t
)0x1000Ë

	)

2477 
	#SPI_CR2_LDMARX
 ((
uöt16_t
)0x2000Ë

	)

2478 
	#SPI_CR2_LDMATX
 ((
uöt16_t
)0x4000Ë

	)

2481 
	#SPI_SR_RXNE
 ((
uöt16_t
)0x0001Ë

	)

2482 
	#SPI_SR_TXE
 ((
uöt16_t
)0x0002Ë

	)

2483 
	#SPI_SR_CHSIDE
 ((
uöt16_t
)0x0004Ë

	)

2484 
	#SPI_SR_UDR
 ((
uöt16_t
)0x0008Ë

	)

2485 
	#SPI_SR_CRCERR
 ((
uöt16_t
)0x0010Ë

	)

2486 
	#SPI_SR_MODF
 ((
uöt16_t
)0x0020Ë

	)

2487 
	#SPI_SR_OVR
 ((
uöt16_t
)0x0040Ë

	)

2488 
	#SPI_SR_BSY
 ((
uöt16_t
)0x0080Ë

	)

2489 
	#SPI_SR_FRE
 ((
uöt16_t
)0x0100Ë

	)

2490 
	#SPI_SR_FRLVL
 ((
uöt16_t
)0x0600Ë

	)

2491 
	#SPI_SR_FRLVL_0
 ((
uöt16_t
)0x0200Ë

	)

2492 
	#SPI_SR_FRLVL_1
 ((
uöt16_t
)0x0400Ë

	)

2493 
	#SPI_SR_FTLVL
 ((
uöt16_t
)0x1800Ë

	)

2494 
	#SPI_SR_FTLVL_0
 ((
uöt16_t
)0x0800Ë

	)

2495 
	#SPI_SR_FTLVL_1
 ((
uöt16_t
)0x1000Ë

	)

2498 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

2501 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

2504 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

2507 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

2510 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

2511 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

2512 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

2513 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

2514 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

2515 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

2516 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

2517 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

2518 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

2519 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

2520 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

2521 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

2522 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

2523 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

2526 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

2527 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

2528 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

2536 
	#SYSCFG_CFGR1_MEM_MODE
 ((
uöt32_t
)0x00000003Ë

	)

2537 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

2538 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

2539 
	#SYSCFG_CFGR1_ADC_DMA_RMP
 ((
uöt32_t
)0x00000100Ë

	)

2540 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP
 ((
uöt32_t
)0x00000200Ë

	)

2541 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP
 ((
uöt32_t
)0x00000400Ë

	)

2542 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
uöt32_t
)0x00000800Ë

	)

2543 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
uöt32_t
)0x00001000Ë

	)

2544 
	#SYSCFG_CFGR1_I2C_FMP_PB6
 ((
uöt32_t
)0x00010000Ë

	)

2545 
	#SYSCFG_CFGR1_I2C_FMP_PB7
 ((
uöt32_t
)0x00020000Ë

	)

2546 
	#SYSCFG_CFGR1_I2C_FMP_PB8
 ((
uöt32_t
)0x00040000Ë

	)

2547 
	#SYSCFG_CFGR1_I2C_FMP_PB9
 ((
uöt32_t
)0x00080000Ë

	)

2550 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

2551 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

2552 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

2553 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

2558 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

2559 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

2560 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

2561 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0003Ë

	)

2566 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

2567 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

2568 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

2569 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0030Ë

	)

2574 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

2575 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

2576 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

2577 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

2582 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

2583 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

2584 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

2587 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

2588 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

2589 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

2590 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

2595 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

2596 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

2597 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

2598 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0003Ë

	)

2603 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

2604 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

2605 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

2606 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0030Ë

	)

2611 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

2612 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

2613 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

2614 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0300Ë

	)

2619 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

2620 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

2621 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

2622 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x3000Ë

	)

2625 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

2626 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

2627 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

2628 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

2633 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

2634 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

2635 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

2640 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

2641 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

2642 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

2647 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

2648 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

2649 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

2654 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

2655 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

2656 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

2659 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

2660 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

2661 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

2662 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

2667 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

2668 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

2669 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

2674 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

2675 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

2676 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

2681 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

2682 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

2683 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

2688 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

2689 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

2690 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

2693 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
uöt32_t
)0x00000001Ë

	)

2694 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
uöt32_t
)0x00000002Ë

	)

2695 
	#SYSCFG_CFGR2_PVD_LOCK
 ((
uöt32_t
)0x00000004Ë

	)

2696 
	#SYSCFG_CFGR2_SRAM_PE
 ((
uöt32_t
)0x00000100Ë

	)

2704 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

2705 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

2706 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

2707 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

2708 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

2710 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

2711 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

2712 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

2714 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

2716 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

2717 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

2718 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

2721 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

2722 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

2723 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

2725 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

2726 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

2727 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

2728 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

2730 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

2731 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

2732 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

2733 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

2734 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

2735 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

2736 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

2737 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

2740 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

2741 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

2742 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

2743 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

2745 
	#TIM_SMCR_OCCS
 ((
uöt16_t
)0x0008Ë

	)

2747 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

2748 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

2749 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

2750 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

2752 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

2754 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

2755 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

2756 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

2757 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

2758 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

2760 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

2761 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

2762 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

2764 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

2765 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

2768 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

2769 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

2770 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

2771 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

2772 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

2773 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

2774 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

2775 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

2776 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

2777 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

2778 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

2779 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

2780 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

2781 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

2782 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

2785 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

2786 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

2787 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

2788 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

2789 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

2790 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

2791 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

2792 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

2793 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

2794 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

2795 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

2796 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

2799 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

2800 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

2801 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

2802 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

2803 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

2804 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

2805 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

2806 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

2809 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

2810 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

2811 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

2813 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

2814 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

2816 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

2817 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

2818 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

2819 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

2821 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

2823 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

2824 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

2825 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

2827 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

2828 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

2830 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

2831 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

2832 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

2833 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

2835 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

2839 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

2840 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

2841 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

2843 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

2844 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

2845 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

2846 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

2847 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

2849 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

2850 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

2851 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

2853 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

2854 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

2855 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

2856 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

2857 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

2860 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

2861 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

2862 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

2864 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

2865 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

2867 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

2868 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

2869 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

2870 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

2872 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

2874 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

2875 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

2876 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

2878 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

2879 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

2881 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

2882 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

2883 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

2884 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

2886 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

2890 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

2891 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

2892 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

2894 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

2895 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

2896 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

2897 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

2898 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

2900 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

2901 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

2902 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

2904 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

2905 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

2906 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

2907 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

2908 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

2911 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

2912 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

2913 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

2914 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

2915 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

2916 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

2917 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

2918 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

2919 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

2920 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

2921 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

2922 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

2923 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

2924 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

2925 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

2928 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

2931 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

2934 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

2937 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

2940 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

2943 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

2946 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

2949 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

2952 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

2953 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

2954 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

2955 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

2956 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

2957 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

2958 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

2959 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

2960 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

2962 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

2963 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

2964 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

2966 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

2967 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

2968 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

2969 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

2970 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

2971 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

2974 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

2975 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

2976 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

2977 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

2978 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

2979 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

2981 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

2982 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

2983 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

2984 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

2985 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

2986 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

2989 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

2992 
	#TIM14_OR_TI1_RMP
 ((
uöt16_t
)0x0003Ë

	)

2993 
	#TIM14_OR_TI1_RMP_0
 ((
uöt16_t
)0x0001Ë

	)

2994 
	#TIM14_OR_TI1_RMP_1
 ((
uöt16_t
)0x0002Ë

	)

3003 
	#USART_CR1_UE
 ((
uöt32_t
)0x00000001Ë

	)

3004 
	#USART_CR1_UESM
 ((
uöt32_t
)0x00000002Ë

	)

3005 
	#USART_CR1_RE
 ((
uöt32_t
)0x00000004Ë

	)

3006 
	#USART_CR1_TE
 ((
uöt32_t
)0x00000008Ë

	)

3007 
	#USART_CR1_IDLEIE
 ((
uöt32_t
)0x00000010Ë

	)

3008 
	#USART_CR1_RXNEIE
 ((
uöt32_t
)0x00000020Ë

	)

3009 
	#USART_CR1_TCIE
 ((
uöt32_t
)0x00000040Ë

	)

3010 
	#USART_CR1_TXEIE
 ((
uöt32_t
)0x00000080Ë

	)

3011 
	#USART_CR1_PEIE
 ((
uöt32_t
)0x00000100Ë

	)

3012 
	#USART_CR1_PS
 ((
uöt32_t
)0x00000200Ë

	)

3013 
	#USART_CR1_PCE
 ((
uöt32_t
)0x00000400Ë

	)

3014 
	#USART_CR1_WAKE
 ((
uöt32_t
)0x00000800Ë

	)

3015 
	#USART_CR1_M
 ((
uöt32_t
)0x00001000Ë

	)

3016 
	#USART_CR1_MME
 ((
uöt32_t
)0x00002000Ë

	)

3017 
	#USART_CR1_CMIE
 ((
uöt32_t
)0x00004000Ë

	)

3018 
	#USART_CR1_OVER8
 ((
uöt32_t
)0x00008000Ë

	)

3019 
	#USART_CR1_DEDT
 ((
uöt32_t
)0x001F0000Ë

	)

3020 
	#USART_CR1_DEDT_0
 ((
uöt32_t
)0x00010000Ë

	)

3021 
	#USART_CR1_DEDT_1
 ((
uöt32_t
)0x00020000Ë

	)

3022 
	#USART_CR1_DEDT_2
 ((
uöt32_t
)0x00040000Ë

	)

3023 
	#USART_CR1_DEDT_3
 ((
uöt32_t
)0x00080000Ë

	)

3024 
	#USART_CR1_DEDT_4
 ((
uöt32_t
)0x00100000Ë

	)

3025 
	#USART_CR1_DEAT
 ((
uöt32_t
)0x03E00000Ë

	)

3026 
	#USART_CR1_DEAT_0
 ((
uöt32_t
)0x00200000Ë

	)

3027 
	#USART_CR1_DEAT_1
 ((
uöt32_t
)0x00400000Ë

	)

3028 
	#USART_CR1_DEAT_2
 ((
uöt32_t
)0x00800000Ë

	)

3029 
	#USART_CR1_DEAT_3
 ((
uöt32_t
)0x01000000Ë

	)

3030 
	#USART_CR1_DEAT_4
 ((
uöt32_t
)0x02000000Ë

	)

3031 
	#USART_CR1_RTOIE
 ((
uöt32_t
)0x04000000Ë

	)

3032 
	#USART_CR1_EOBIE
 ((
uöt32_t
)0x08000000Ë

	)

3035 
	#USART_CR2_ADDM7
 ((
uöt32_t
)0x00000010Ë

	)

3036 
	#USART_CR2_LBDL
 ((
uöt32_t
)0x00000020Ë

	)

3037 
	#USART_CR2_LBDIE
 ((
uöt32_t
)0x00000040Ë

	)

3038 
	#USART_CR2_LBCL
 ((
uöt32_t
)0x00000100Ë

	)

3039 
	#USART_CR2_CPHA
 ((
uöt32_t
)0x00000200Ë

	)

3040 
	#USART_CR2_CPOL
 ((
uöt32_t
)0x00000400Ë

	)

3041 
	#USART_CR2_CLKEN
 ((
uöt32_t
)0x00000800Ë

	)

3042 
	#USART_CR2_STOP
 ((
uöt32_t
)0x00003000Ë

	)

3043 
	#USART_CR2_STOP_0
 ((
uöt32_t
)0x00001000Ë

	)

3044 
	#USART_CR2_STOP_1
 ((
uöt32_t
)0x00002000Ë

	)

3045 
	#USART_CR2_LINEN
 ((
uöt32_t
)0x00004000Ë

	)

3046 
	#USART_CR2_SWAP
 ((
uöt32_t
)0x00008000Ë

	)

3047 
	#USART_CR2_RXINV
 ((
uöt32_t
)0x00010000Ë

	)

3048 
	#USART_CR2_TXINV
 ((
uöt32_t
)0x00020000Ë

	)

3049 
	#USART_CR2_DATAINV
 ((
uöt32_t
)0x00040000Ë

	)

3050 
	#USART_CR2_MSBFIRST
 ((
uöt32_t
)0x00080000Ë

	)

3051 
	#USART_CR2_ABREN
 ((
uöt32_t
)0x00100000Ë

	)

3052 
	#USART_CR2_ABRMODE
 ((
uöt32_t
)0x00600000Ë

	)

3053 
	#USART_CR2_ABRMODE_0
 ((
uöt32_t
)0x00200000Ë

	)

3054 
	#USART_CR2_ABRMODE_1
 ((
uöt32_t
)0x00400000Ë

	)

3055 
	#USART_CR2_RTOEN
 ((
uöt32_t
)0x00800000Ë

	)

3056 
	#USART_CR2_ADD
 ((
uöt32_t
)0xFF000000Ë

	)

3059 
	#USART_CR3_EIE
 ((
uöt32_t
)0x00000001Ë

	)

3060 
	#USART_CR3_IREN
 ((
uöt32_t
)0x00000002Ë

	)

3061 
	#USART_CR3_IRLP
 ((
uöt32_t
)0x00000004Ë

	)

3062 
	#USART_CR3_HDSEL
 ((
uöt32_t
)0x00000008Ë

	)

3063 
	#USART_CR3_NACK
 ((
uöt32_t
)0x00000010Ë

	)

3064 
	#USART_CR3_SCEN
 ((
uöt32_t
)0x00000020Ë

	)

3065 
	#USART_CR3_DMAR
 ((
uöt32_t
)0x00000040Ë

	)

3066 
	#USART_CR3_DMAT
 ((
uöt32_t
)0x00000080Ë

	)

3067 
	#USART_CR3_RTSE
 ((
uöt32_t
)0x00000100Ë

	)

3068 
	#USART_CR3_CTSE
 ((
uöt32_t
)0x00000200Ë

	)

3069 
	#USART_CR3_CTSIE
 ((
uöt32_t
)0x00000400Ë

	)

3070 
	#USART_CR3_ONEBIT
 ((
uöt32_t
)0x00000800Ë

	)

3071 
	#USART_CR3_OVRDIS
 ((
uöt32_t
)0x00001000Ë

	)

3072 
	#USART_CR3_DDRE
 ((
uöt32_t
)0x00002000Ë

	)

3073 
	#USART_CR3_DEM
 ((
uöt32_t
)0x00004000Ë

	)

3074 
	#USART_CR3_DEP
 ((
uöt32_t
)0x00008000Ë

	)

3075 
	#USART_CR3_SCARCNT
 ((
uöt32_t
)0x000E0000Ë

	)

3076 
	#USART_CR3_SCARCNT_0
 ((
uöt32_t
)0x00020000Ë

	)

3077 
	#USART_CR3_SCARCNT_1
 ((
uöt32_t
)0x00040000Ë

	)

3078 
	#USART_CR3_SCARCNT_2
 ((
uöt32_t
)0x00080000Ë

	)

3079 
	#USART_CR3_WUS
 ((
uöt32_t
)0x00300000Ë

	)

3080 
	#USART_CR3_WUS_0
 ((
uöt32_t
)0x00100000Ë

	)

3081 
	#USART_CR3_WUS_1
 ((
uöt32_t
)0x00200000Ë

	)

3082 
	#USART_CR3_WUFIE
 ((
uöt32_t
)0x00400000Ë

	)

3085 
	#USART_BRR_DIV_FRACTION
 ((
uöt16_t
)0x000FË

	)

3086 
	#USART_BRR_DIV_MANTISSA
 ((
uöt16_t
)0xFFF0Ë

	)

3089 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

3090 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

3094 
	#USART_RTOR_RTO
 ((
uöt32_t
)0x00FFFFFFË

	)

3095 
	#USART_RTOR_BLEN
 ((
uöt32_t
)0xFF000000Ë

	)

3098 
	#USART_RQR_ABRRQ
 ((
uöt16_t
)0x0001Ë

	)

3099 
	#USART_RQR_SBKRQ
 ((
uöt16_t
)0x0002Ë

	)

3100 
	#USART_RQR_MMRQ
 ((
uöt16_t
)0x0004Ë

	)

3101 
	#USART_RQR_RXFRQ
 ((
uöt16_t
)0x0008Ë

	)

3102 
	#USART_RQR_TXFRQ
 ((
uöt16_t
)0x0010Ë

	)

3105 
	#USART_ISR_PE
 ((
uöt32_t
)0x00000001Ë

	)

3106 
	#USART_ISR_FE
 ((
uöt32_t
)0x00000002Ë

	)

3107 
	#USART_ISR_NE
 ((
uöt32_t
)0x00000004Ë

	)

3108 
	#USART_ISR_ORE
 ((
uöt32_t
)0x00000008Ë

	)

3109 
	#USART_ISR_IDLE
 ((
uöt32_t
)0x00000010Ë

	)

3110 
	#USART_ISR_RXNE
 ((
uöt32_t
)0x00000020Ë

	)

3111 
	#USART_ISR_TC
 ((
uöt32_t
)0x00000040Ë

	)

3112 
	#USART_ISR_TXE
 ((
uöt32_t
)0x00000080Ë

	)

3113 
	#USART_ISR_LBD
 ((
uöt32_t
)0x00000100Ë

	)

3114 
	#USART_ISR_CTSIF
 ((
uöt32_t
)0x00000200Ë

	)

3115 
	#USART_ISR_CTS
 ((
uöt32_t
)0x00000400Ë

	)

3116 
	#USART_ISR_RTOF
 ((
uöt32_t
)0x00000800Ë

	)

3117 
	#USART_ISR_EOBF
 ((
uöt32_t
)0x00001000Ë

	)

3118 
	#USART_ISR_ABRE
 ((
uöt32_t
)0x00004000Ë

	)

3119 
	#USART_ISR_ABRF
 ((
uöt32_t
)0x00008000Ë

	)

3120 
	#USART_ISR_BUSY
 ((
uöt32_t
)0x00010000Ë

	)

3121 
	#USART_ISR_CMF
 ((
uöt32_t
)0x00020000Ë

	)

3122 
	#USART_ISR_SBKF
 ((
uöt32_t
)0x00040000Ë

	)

3123 
	#USART_ISR_RWU
 ((
uöt32_t
)0x00080000Ë

	)

3124 
	#USART_ISR_WUF
 ((
uöt32_t
)0x00100000Ë

	)

3125 
	#USART_ISR_TEACK
 ((
uöt32_t
)0x00200000Ë

	)

3126 
	#USART_ISR_REACK
 ((
uöt32_t
)0x00400000Ë

	)

3129 
	#USART_ICR_PECF
 ((
uöt32_t
)0x00000001Ë

	)

3130 
	#USART_ICR_FECF
 ((
uöt32_t
)0x00000002Ë

	)

3131 
	#USART_ICR_NCF
 ((
uöt32_t
)0x00000004Ë

	)

3132 
	#USART_ICR_ORECF
 ((
uöt32_t
)0x00000008Ë

	)

3133 
	#USART_ICR_IDLECF
 ((
uöt32_t
)0x00000010Ë

	)

3134 
	#USART_ICR_TCCF
 ((
uöt32_t
)0x00000040Ë

	)

3135 
	#USART_ICR_LBDCF
 ((
uöt32_t
)0x00000100Ë

	)

3136 
	#USART_ICR_CTSCF
 ((
uöt32_t
)0x00000200Ë

	)

3137 
	#USART_ICR_RTOCF
 ((
uöt32_t
)0x00000800Ë

	)

3138 
	#USART_ICR_EOBCF
 ((
uöt32_t
)0x00001000Ë

	)

3139 
	#USART_ICR_CMCF
 ((
uöt32_t
)0x00020000Ë

	)

3140 
	#USART_ICR_WUCF
 ((
uöt32_t
)0x00100000Ë

	)

3143 
	#USART_RDR_RDR
 ((
uöt16_t
)0x01FFË

	)

3146 
	#USART_TDR_TDR
 ((
uöt16_t
)0x01FFË

	)

3155 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

3156 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

3157 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

3158 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

3159 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

3160 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

3161 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

3162 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

3164 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

3167 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

3168 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

3169 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

3170 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

3171 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

3172 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

3173 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

3174 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

3176 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

3177 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

3178 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

3180 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

3183 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

3193 #ifde‡
USE_STDPERIPH_DRIVER


3194 
	~"°m32f0xx_c⁄f.h
"

3204 #ifde‡
__˝lu•lus


	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stm32f0xx_conf.h

29 #i‚de‡
__STM32F0XX_CONF_H


30 
	#__STM32F0XX_CONF_H


	)

34 
	~"°m32f0xx_adc.h
"

35 
	~"°m32f0xx_˚c.h
"

36 
	~"°m32f0xx_¸c.h
"

37 
	~"°m32f0xx_comp.h
"

38 
	~"°m32f0xx_dac.h
"

39 
	~"°m32f0xx_dbgmcu.h
"

40 
	~"°m32f0xx_dma.h
"

41 
	~"°m32f0xx_exti.h
"

42 
	~"°m32f0xx_Êash.h
"

43 
	~"°m32f0xx_gpio.h
"

44 
	~"°m32f0xx_syscfg.h
"

45 
	~"°m32f0xx_i2c.h
"

46 
	~"°m32f0xx_iwdg.h
"

47 
	~"°m32f0xx_pwr.h
"

48 
	~"°m32f0xx_rcc.h
"

49 
	~"°m32f0xx_πc.h
"

50 
	~"°m32f0xx_•i.h
"

51 
	~"°m32f0xx_tim.h
"

52 
	~"°m32f0xx_ußπ.h
"

53 
	~"°m32f0xx_wwdg.h
"

54 
	~"°m32f0xx_misc.h
"

63 #ifde‡ 
USE_FULL_ASSERT


72 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

74 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

76 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stm32f0xx_it.h

29 #i‚de‡
__STM32F0XX_IT_H


30 
	#__STM32F0XX_IT_H


	)

32 #ifde‡
__˝lu•lus


43 
NMI_H™dÀr
();

44 
H¨dFau…_H™dÀr
();

45 
SVC_H™dÀr
();

46 
PídSV_H™dÀr
();

47 
SysTick_H™dÀr
();

51 #ifde‡
__˝lu•lus


	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\system_stm32f0xx.h

39 #i‚de‡
__SYSTEM_STM32F0XX_H


40 
	#__SYSTEM_STM32F0XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

85 
Sy°emInô
();

86 
Sy°emC‹eClockUpd©e
();

91 #ifde‡
__˝lu•lus


	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx.svd

1 <?
xml
 
	gvîsi⁄
="1.0" 
ícodög
="utf-8" 
°™dÆ⁄e
="no"?>

2 <
devi˚
 
schemaVîsi⁄
="1.1"

3 
xm s
:
xs
="http://www.w3.org/2001/XMLSchema-instance"

4 
xs
:
noName•a˚SchemaLoˇti⁄
="CMSIS-SVD_Schema_1_1.xsd">

5 <
«me
>
STM32F0xx
</name>

6 <
vîsi⁄
>1.0</version>

7 <
des¸ùti⁄
>
STM32F0xx
</description>

8 <!--
Bus
 
I¡îÁ˚
 
Pr›îtõs
-->

9 <!--
C‹ãx
-
M0
 
is
 
byã
 
addªsßbÀ
-->

10 <
addªssUnôBôs
>8</addressUnitBits>

11 <!--
the
 
maximum
 
d©a
 
bô
 
width
 
ac˚ssibÀ
 
wôhö
 
a
 
sögÀ
 
å™s„r
-->

12 <
width
>32</width>

13 <!--
Regi°î
 
DeÁu…
 
Pr›îtõs
-->

14 <
size
>0x20</size>

15 <
ª£tVÆue
>0x0</resetValue>

16 <
ª£tMask
>0xFFFFFFFF</resetMask>

17 <
≥rùhîÆs
>

18 <
≥rùhîÆ
>

19 <
«me
>
CRC
</name>

20 <
des¸ùti⁄
>
cy˛ic
 
ªdund™cy
 
check
 
ˇlcuœti⁄


21 
unô
</
des¸ùti⁄
>

22 <
groupName
>
CRC
</groupName>

23 <
ba£Addªss
>0x40023000</baseAddress>

24 <
addªssBlock
>

25 <
off£t
>0x0</offset>

26 <
size
>0x400</size>

27 <
ußge
>
ªgi°îs
</usage>

28 </
addªssBlock
>

29 <
ªgi°îs
>

31 <
«me
>
DR
</name>

32 <
di•œyName
>
DR
</displayName>

33 <
des¸ùti⁄
>
D©a
 </description>

34 <
addªssOff£t
>0x0</addressOffset>

35 <
size
>0x20</size>

36 <
ac˚ss
>
ªad
-
wrôe
</access>

37 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

38 <
fõlds
>

39 <
fõld
>

40 <
«me
>
DR
</name>

41 <
des¸ùti⁄
>
D©a
 
bôs
</description>

42 <
bôOff£t
>0</bitOffset>

43 <
bôWidth
>32</bitWidth>

44 </
fõld
>

45 </
fõlds
>

48 <
«me
>
IDR
</name>

49 <
di•œyName
>
IDR
</displayName>

50 <
des¸ùti⁄
>
Indïídít
 
d©a
 </description>

51 <
addªssOff£t
>0x4</addressOffset>

52 <
size
>0x20</size>

53 <
ac˚ss
>
ªad
-
wrôe
</access>

54 <
ª£tVÆue
>0x00000000</resetValue>

55 <
fõlds
>

56 <
fõld
>

57 <
«me
>
IDR
</name>

58 <
des¸ùti⁄
>
GíîÆ
-
puΩo£
 8-
bô
 
d©a
 

59 
bôs
</
des¸ùti⁄
>

60 <
bôOff£t
>0</bitOffset>

61 <
bôWidth
>8</bitWidth>

62 </
fõld
>

63 </
fõlds
>

66 <
«me
>
CR
</name>

67 <
di•œyName
>
CR
</displayName>

68 <
des¸ùti⁄
>
C⁄åﬁ
 </description>

69 <
addªssOff£t
>0x8</addressOffset>

70 <
size
>0x20</size>

71 <
ac˚ss
>
ªad
-
wrôe
</access>

72 <
ª£tVÆue
>0x00000000</resetValue>

73 <
fõlds
>

74 <
fõld
>

75 <
«me
>
RESET
</name>

76 <
des¸ùti⁄
>
ª£t
 
bô
</description>

77 <
bôOff£t
>0</bitOffset>

78 <
bôWidth
>1</bitWidth>

79 </
fõld
>

80 <
fõld
>

81 <
«me
>
REV_IN
</name>

82 <
des¸ùti⁄
>
Revî£
 
öput
 
d©a
</description>

83 <
bôOff£t
>5</bitOffset>

84 <
bôWidth
>2</bitWidth>

85 </
fõld
>

86 <
fõld
>

87 <
«me
>
REV_OUT
</name>

88 <
des¸ùti⁄
>
Revî£
 
ouçut
 
d©a
</description>

89 <
bôOff£t
>7</bitOffset>

90 <
bôWidth
>1</bitWidth>

91 </
fõld
>

92 </
fõlds
>

95 <
«me
>
INIT
</name>

96 <
di•œyName
>
INIT
</displayName>

97 <
des¸ùti⁄
>
Inôül
 
CRC
 
vÆue
</description>

98 <
addªssOff£t
>0xC</addressOffset>

99 <
size
>0x20</size>

100 <
ac˚ss
>
ªad
-
wrôe
</access>

101 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

102 <
fõlds
>

103 <
fõld
>

104 <
«me
>
INIT
</name>

105 <
des¸ùti⁄
>
ProgømmabÀ
 
öôül
 
CRC


106 
vÆue
</
des¸ùti⁄
>

107 <
bôOff£t
>0</bitOffset>

108 <
bôWidth
>32</bitWidth>

109 </
fõld
>

110 </
fõlds
>

112 </
ªgi°îs
>

113 </
≥rùhîÆ
>

114 <
≥rùhîÆ
>

115 <
«me
>
GPIOF
</name>

116 <
des¸ùti⁄
>
GíîÆ
-
puΩo£
 
I
/
Os
</description>

117 <
groupName
>
GPIO
</groupName>

118 <
ba£Addªss
>0x48001400</baseAddress>

119 <
addªssBlock
>

120 <
off£t
>0x0</offset>

121 <
size
>0x400</size>

122 <
ußge
>
ªgi°îs
</usage>

123 </
addªssBlock
>

124 <
ªgi°îs
>

126 <
«me
>
MODER
</name>

127 <
di•œyName
>
MODER
</displayName>

128 <
des¸ùti⁄
>
GPIO
 
p‹t
 
mode
 </description>

129 <
addªssOff£t
>0x0</addressOffset>

130 <
size
>0x20</size>

131 <
ac˚ss
>
ªad
-
wrôe
</access>

132 <
ª£tVÆue
>0x00000000</resetValue>

133 <
fõlds
>

134 <
fõld
>

135 <
«me
>
MODER15
</name>

136 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

137 0..15)</
des¸ùti⁄
>

138 <
bôOff£t
>30</bitOffset>

139 <
bôWidth
>2</bitWidth>

140 </
fõld
>

141 <
fõld
>

142 <
«me
>
MODER14
</name>

143 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

144 0..15)</
des¸ùti⁄
>

145 <
bôOff£t
>28</bitOffset>

146 <
bôWidth
>2</bitWidth>

147 </
fõld
>

148 <
fõld
>

149 <
«me
>
MODER13
</name>

150 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

151 0..15)</
des¸ùti⁄
>

152 <
bôOff£t
>26</bitOffset>

153 <
bôWidth
>2</bitWidth>

154 </
fõld
>

155 <
fõld
>

156 <
«me
>
MODER12
</name>

157 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

158 0..15)</
des¸ùti⁄
>

159 <
bôOff£t
>24</bitOffset>

160 <
bôWidth
>2</bitWidth>

161 </
fõld
>

162 <
fõld
>

163 <
«me
>
MODER11
</name>

164 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

165 0..15)</
des¸ùti⁄
>

166 <
bôOff£t
>22</bitOffset>

167 <
bôWidth
>2</bitWidth>

168 </
fõld
>

169 <
fõld
>

170 <
«me
>
MODER10
</name>

171 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

172 0..15)</
des¸ùti⁄
>

173 <
bôOff£t
>20</bitOffset>

174 <
bôWidth
>2</bitWidth>

175 </
fõld
>

176 <
fõld
>

177 <
«me
>
MODER9
</name>

178 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

179 0..15)</
des¸ùti⁄
>

180 <
bôOff£t
>18</bitOffset>

181 <
bôWidth
>2</bitWidth>

182 </
fõld
>

183 <
fõld
>

184 <
«me
>
MODER8
</name>

185 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

186 0..15)</
des¸ùti⁄
>

187 <
bôOff£t
>16</bitOffset>

188 <
bôWidth
>2</bitWidth>

189 </
fõld
>

190 <
fõld
>

191 <
«me
>
MODER7
</name>

192 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

193 0..15)</
des¸ùti⁄
>

194 <
bôOff£t
>14</bitOffset>

195 <
bôWidth
>2</bitWidth>

196 </
fõld
>

197 <
fõld
>

198 <
«me
>
MODER6
</name>

199 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

200 0..15)</
des¸ùti⁄
>

201 <
bôOff£t
>12</bitOffset>

202 <
bôWidth
>2</bitWidth>

203 </
fõld
>

204 <
fõld
>

205 <
«me
>
MODER5
</name>

206 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

207 0..15)</
des¸ùti⁄
>

208 <
bôOff£t
>10</bitOffset>

209 <
bôWidth
>2</bitWidth>

210 </
fõld
>

211 <
fõld
>

212 <
«me
>
MODER4
</name>

213 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

214 0..15)</
des¸ùti⁄
>

215 <
bôOff£t
>8</bitOffset>

216 <
bôWidth
>2</bitWidth>

217 </
fõld
>

218 <
fõld
>

219 <
«me
>
MODER3
</name>

220 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

221 0..15)</
des¸ùti⁄
>

222 <
bôOff£t
>6</bitOffset>

223 <
bôWidth
>2</bitWidth>

224 </
fõld
>

225 <
fõld
>

226 <
«me
>
MODER2
</name>

227 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

228 0..15)</
des¸ùti⁄
>

229 <
bôOff£t
>4</bitOffset>

230 <
bôWidth
>2</bitWidth>

231 </
fõld
>

232 <
fõld
>

233 <
«me
>
MODER1
</name>

234 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

235 0..15)</
des¸ùti⁄
>

236 <
bôOff£t
>2</bitOffset>

237 <
bôWidth
>2</bitWidth>

238 </
fõld
>

239 <
fõld
>

240 <
«me
>
MODER0
</name>

241 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

242 0..15)</
des¸ùti⁄
>

243 <
bôOff£t
>0</bitOffset>

244 <
bôWidth
>2</bitWidth>

245 </
fõld
>

246 </
fõlds
>

249 <
«me
>
OTYPER
</name>

250 <
di•œyName
>
OTYPER
</displayName>

251 <
des¸ùti⁄
>
GPIO
 
p‹t
 
ouçut
 
ty≥
 </description>

252 <
addªssOff£t
>0x4</addressOffset>

253 <
size
>0x20</size>

254 <
ac˚ss
>
ªad
-
wrôe
</access>

255 <
ª£tVÆue
>0x00000000</resetValue>

256 <
fõlds
>

257 <
fõld
>

258 <
«me
>
OT15
</name>

259 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô


260 15</
des¸ùti⁄
>

261 <
bôOff£t
>15</bitOffset>

262 <
bôWidth
>1</bitWidth>

263 </
fõld
>

264 <
fõld
>

265 <
«me
>
OT14
</name>

266 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô


267 14</
des¸ùti⁄
>

268 <
bôOff£t
>14</bitOffset>

269 <
bôWidth
>1</bitWidth>

270 </
fõld
>

271 <
fõld
>

272 <
«me
>
OT13
</name>

273 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô


274 13</
des¸ùti⁄
>

275 <
bôOff£t
>13</bitOffset>

276 <
bôWidth
>1</bitWidth>

277 </
fõld
>

278 <
fõld
>

279 <
«me
>
OT12
</name>

280 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô


281 12</
des¸ùti⁄
>

282 <
bôOff£t
>12</bitOffset>

283 <
bôWidth
>1</bitWidth>

284 </
fõld
>

285 <
fõld
>

286 <
«me
>
OT11
</name>

287 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô


288 11</
des¸ùti⁄
>

289 <
bôOff£t
>11</bitOffset>

290 <
bôWidth
>1</bitWidth>

291 </
fõld
>

292 <
fõld
>

293 <
«me
>
OT10
</name>

294 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô


295 10</
des¸ùti⁄
>

296 <
bôOff£t
>10</bitOffset>

297 <
bôWidth
>1</bitWidth>

298 </
fõld
>

299 <
fõld
>

300 <
«me
>
OT9
</name>

301 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 9</description>

302 <
bôOff£t
>9</bitOffset>

303 <
bôWidth
>1</bitWidth>

304 </
fõld
>

305 <
fõld
>

306 <
«me
>
OT8
</name>

307 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 8</description>

308 <
bôOff£t
>8</bitOffset>

309 <
bôWidth
>1</bitWidth>

310 </
fõld
>

311 <
fõld
>

312 <
«me
>
OT7
</name>

313 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 7</description>

314 <
bôOff£t
>7</bitOffset>

315 <
bôWidth
>1</bitWidth>

316 </
fõld
>

317 <
fõld
>

318 <
«me
>
OT6
</name>

319 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 6</description>

320 <
bôOff£t
>6</bitOffset>

321 <
bôWidth
>1</bitWidth>

322 </
fõld
>

323 <
fõld
>

324 <
«me
>
OT5
</name>

325 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 5</description>

326 <
bôOff£t
>5</bitOffset>

327 <
bôWidth
>1</bitWidth>

328 </
fõld
>

329 <
fõld
>

330 <
«me
>
OT4
</name>

331 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 4</description>

332 <
bôOff£t
>4</bitOffset>

333 <
bôWidth
>1</bitWidth>

334 </
fõld
>

335 <
fõld
>

336 <
«me
>
OT3
</name>

337 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 3</description>

338 <
bôOff£t
>3</bitOffset>

339 <
bôWidth
>1</bitWidth>

340 </
fõld
>

341 <
fõld
>

342 <
«me
>
OT2
</name>

343 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 2</description>

344 <
bôOff£t
>2</bitOffset>

345 <
bôWidth
>1</bitWidth>

346 </
fõld
>

347 <
fõld
>

348 <
«me
>
OT1
</name>

349 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 1</description>

350 <
bôOff£t
>1</bitOffset>

351 <
bôWidth
>1</bitWidth>

352 </
fõld
>

353 <
fõld
>

354 <
«me
>
OT0
</name>

355 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bô
 0</description>

356 <
bôOff£t
>0</bitOffset>

357 <
bôWidth
>1</bitWidth>

358 </
fõld
>

359 </
fõlds
>

362 <
«me
>
OSPEEDR
</name>

363 <
di•œyName
>
OSPEEDR
</displayName>

364 <
des¸ùti⁄
>
GPIO
 
p‹t
 
ouçut
 
•ìd


365 </
des¸ùti⁄
>

366 <
addªssOff£t
>0x8</addressOffset>

367 <
size
>0x20</size>

368 <
ac˚ss
>
ªad
-
wrôe
</access>

369 <
ª£tVÆue
>0x00000000</resetValue>

370 <
fõlds
>

371 <
fõld
>

372 <
«me
>
OSPEEDR15
</name>

373 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

374 0..15)</
des¸ùti⁄
>

375 <
bôOff£t
>30</bitOffset>

376 <
bôWidth
>2</bitWidth>

377 </
fõld
>

378 <
fõld
>

379 <
«me
>
OSPEEDR14
</name>

380 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

381 0..15)</
des¸ùti⁄
>

382 <
bôOff£t
>28</bitOffset>

383 <
bôWidth
>2</bitWidth>

384 </
fõld
>

385 <
fõld
>

386 <
«me
>
OSPEEDR13
</name>

387 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

388 0..15)</
des¸ùti⁄
>

389 <
bôOff£t
>26</bitOffset>

390 <
bôWidth
>2</bitWidth>

391 </
fõld
>

392 <
fõld
>

393 <
«me
>
OSPEEDR12
</name>

394 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

395 0..15)</
des¸ùti⁄
>

396 <
bôOff£t
>24</bitOffset>

397 <
bôWidth
>2</bitWidth>

398 </
fõld
>

399 <
fõld
>

400 <
«me
>
OSPEEDR11
</name>

401 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

402 0..15)</
des¸ùti⁄
>

403 <
bôOff£t
>22</bitOffset>

404 <
bôWidth
>2</bitWidth>

405 </
fõld
>

406 <
fõld
>

407 <
«me
>
OSPEEDR10
</name>

408 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

409 0..15)</
des¸ùti⁄
>

410 <
bôOff£t
>20</bitOffset>

411 <
bôWidth
>2</bitWidth>

412 </
fõld
>

413 <
fõld
>

414 <
«me
>
OSPEEDR9
</name>

415 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

416 0..15)</
des¸ùti⁄
>

417 <
bôOff£t
>18</bitOffset>

418 <
bôWidth
>2</bitWidth>

419 </
fõld
>

420 <
fõld
>

421 <
«me
>
OSPEEDR8
</name>

422 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

423 0..15)</
des¸ùti⁄
>

424 <
bôOff£t
>16</bitOffset>

425 <
bôWidth
>2</bitWidth>

426 </
fõld
>

427 <
fõld
>

428 <
«me
>
OSPEEDR7
</name>

429 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

430 0..15)</
des¸ùti⁄
>

431 <
bôOff£t
>14</bitOffset>

432 <
bôWidth
>2</bitWidth>

433 </
fõld
>

434 <
fõld
>

435 <
«me
>
OSPEEDR6
</name>

436 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

437 0..15)</
des¸ùti⁄
>

438 <
bôOff£t
>12</bitOffset>

439 <
bôWidth
>2</bitWidth>

440 </
fõld
>

441 <
fõld
>

442 <
«me
>
OSPEEDR5
</name>

443 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

444 0..15)</
des¸ùti⁄
>

445 <
bôOff£t
>10</bitOffset>

446 <
bôWidth
>2</bitWidth>

447 </
fõld
>

448 <
fõld
>

449 <
«me
>
OSPEEDR4
</name>

450 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

451 0..15)</
des¸ùti⁄
>

452 <
bôOff£t
>8</bitOffset>

453 <
bôWidth
>2</bitWidth>

454 </
fõld
>

455 <
fõld
>

456 <
«me
>
OSPEEDR3
</name>

457 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

458 0..15)</
des¸ùti⁄
>

459 <
bôOff£t
>6</bitOffset>

460 <
bôWidth
>2</bitWidth>

461 </
fõld
>

462 <
fõld
>

463 <
«me
>
OSPEEDR2
</name>

464 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

465 0..15)</
des¸ùti⁄
>

466 <
bôOff£t
>4</bitOffset>

467 <
bôWidth
>2</bitWidth>

468 </
fõld
>

469 <
fõld
>

470 <
«me
>
OSPEEDR1
</name>

471 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

472 0..15)</
des¸ùti⁄
>

473 <
bôOff£t
>2</bitOffset>

474 <
bôWidth
>2</bitWidth>

475 </
fõld
>

476 <
fõld
>

477 <
«me
>
OSPEEDR0
</name>

478 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

479 0..15)</
des¸ùti⁄
>

480 <
bôOff£t
>0</bitOffset>

481 <
bôWidth
>2</bitWidth>

482 </
fõld
>

483 </
fõlds
>

486 <
«me
>
PUPDR
</name>

487 <
di•œyName
>
PUPDR
</displayName>

488 <
des¸ùti⁄
>
GPIO
 
p‹t
 
puŒ
-
up
/puŒ-
down


489 </
des¸ùti⁄
>

490 <
addªssOff£t
>0xC</addressOffset>

491 <
size
>0x20</size>

492 <
ac˚ss
>
ªad
-
wrôe
</access>

493 <
ª£tVÆue
>0x00000000</resetValue>

494 <
fõlds
>

495 <
fõld
>

496 <
«me
>
PUPDR15
</name>

497 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

498 0..15)</
des¸ùti⁄
>

499 <
bôOff£t
>30</bitOffset>

500 <
bôWidth
>2</bitWidth>

501 </
fõld
>

502 <
fõld
>

503 <
«me
>
PUPDR14
</name>

504 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

505 0..15)</
des¸ùti⁄
>

506 <
bôOff£t
>28</bitOffset>

507 <
bôWidth
>2</bitWidth>

508 </
fõld
>

509 <
fõld
>

510 <
«me
>
PUPDR13
</name>

511 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

512 0..15)</
des¸ùti⁄
>

513 <
bôOff£t
>26</bitOffset>

514 <
bôWidth
>2</bitWidth>

515 </
fõld
>

516 <
fõld
>

517 <
«me
>
PUPDR12
</name>

518 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

519 0..15)</
des¸ùti⁄
>

520 <
bôOff£t
>24</bitOffset>

521 <
bôWidth
>2</bitWidth>

522 </
fõld
>

523 <
fõld
>

524 <
«me
>
PUPDR11
</name>

525 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

526 0..15)</
des¸ùti⁄
>

527 <
bôOff£t
>22</bitOffset>

528 <
bôWidth
>2</bitWidth>

529 </
fõld
>

530 <
fõld
>

531 <
«me
>
PUPDR10
</name>

532 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

533 0..15)</
des¸ùti⁄
>

534 <
bôOff£t
>20</bitOffset>

535 <
bôWidth
>2</bitWidth>

536 </
fõld
>

537 <
fõld
>

538 <
«me
>
PUPDR9
</name>

539 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

540 0..15)</
des¸ùti⁄
>

541 <
bôOff£t
>18</bitOffset>

542 <
bôWidth
>2</bitWidth>

543 </
fõld
>

544 <
fõld
>

545 <
«me
>
PUPDR8
</name>

546 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

547 0..15)</
des¸ùti⁄
>

548 <
bôOff£t
>16</bitOffset>

549 <
bôWidth
>2</bitWidth>

550 </
fõld
>

551 <
fõld
>

552 <
«me
>
PUPDR7
</name>

553 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

554 0..15)</
des¸ùti⁄
>

555 <
bôOff£t
>14</bitOffset>

556 <
bôWidth
>2</bitWidth>

557 </
fõld
>

558 <
fõld
>

559 <
«me
>
PUPDR6
</name>

560 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

561 0..15)</
des¸ùti⁄
>

562 <
bôOff£t
>12</bitOffset>

563 <
bôWidth
>2</bitWidth>

564 </
fõld
>

565 <
fõld
>

566 <
«me
>
PUPDR5
</name>

567 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

568 0..15)</
des¸ùti⁄
>

569 <
bôOff£t
>10</bitOffset>

570 <
bôWidth
>2</bitWidth>

571 </
fõld
>

572 <
fõld
>

573 <
«me
>
PUPDR4
</name>

574 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

575 0..15)</
des¸ùti⁄
>

576 <
bôOff£t
>8</bitOffset>

577 <
bôWidth
>2</bitWidth>

578 </
fõld
>

579 <
fõld
>

580 <
«me
>
PUPDR3
</name>

581 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

582 0..15)</
des¸ùti⁄
>

583 <
bôOff£t
>6</bitOffset>

584 <
bôWidth
>2</bitWidth>

585 </
fõld
>

586 <
fõld
>

587 <
«me
>
PUPDR2
</name>

588 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

589 0..15)</
des¸ùti⁄
>

590 <
bôOff£t
>4</bitOffset>

591 <
bôWidth
>2</bitWidth>

592 </
fõld
>

593 <
fõld
>

594 <
«me
>
PUPDR1
</name>

595 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

596 0..15)</
des¸ùti⁄
>

597 <
bôOff£t
>2</bitOffset>

598 <
bôWidth
>2</bitWidth>

599 </
fõld
>

600 <
fõld
>

601 <
«me
>
PUPDR0
</name>

602 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

603 0..15)</
des¸ùti⁄
>

604 <
bôOff£t
>0</bitOffset>

605 <
bôWidth
>2</bitWidth>

606 </
fõld
>

607 </
fõlds
>

610 <
«me
>
IDR
</name>

611 <
di•œyName
>
IDR
</displayName>

612 <
des¸ùti⁄
>
GPIO
 
p‹t
 
öput
 
d©a
 </description>

613 <
addªssOff£t
>0x10</addressOffset>

614 <
size
>0x20</size>

615 <
ac˚ss
>
ªad
-
⁄ly
</access>

616 <
ª£tVÆue
>0x00000000</resetValue>

617 <
fõlds
>

618 <
fõld
>

619 <
«me
>
IDR15
</name>

620 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

621 0..15)</
des¸ùti⁄
>

622 <
bôOff£t
>15</bitOffset>

623 <
bôWidth
>1</bitWidth>

624 </
fõld
>

625 <
fõld
>

626 <
«me
>
IDR14
</name>

627 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

628 0..15)</
des¸ùti⁄
>

629 <
bôOff£t
>14</bitOffset>

630 <
bôWidth
>1</bitWidth>

631 </
fõld
>

632 <
fõld
>

633 <
«me
>
IDR13
</name>

634 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

635 0..15)</
des¸ùti⁄
>

636 <
bôOff£t
>13</bitOffset>

637 <
bôWidth
>1</bitWidth>

638 </
fõld
>

639 <
fõld
>

640 <
«me
>
IDR12
</name>

641 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

642 0..15)</
des¸ùti⁄
>

643 <
bôOff£t
>12</bitOffset>

644 <
bôWidth
>1</bitWidth>

645 </
fõld
>

646 <
fõld
>

647 <
«me
>
IDR11
</name>

648 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

649 0..15)</
des¸ùti⁄
>

650 <
bôOff£t
>11</bitOffset>

651 <
bôWidth
>1</bitWidth>

652 </
fõld
>

653 <
fõld
>

654 <
«me
>
IDR10
</name>

655 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

656 0..15)</
des¸ùti⁄
>

657 <
bôOff£t
>10</bitOffset>

658 <
bôWidth
>1</bitWidth>

659 </
fõld
>

660 <
fõld
>

661 <
«me
>
IDR9
</name>

662 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

663 0..15)</
des¸ùti⁄
>

664 <
bôOff£t
>9</bitOffset>

665 <
bôWidth
>1</bitWidth>

666 </
fõld
>

667 <
fõld
>

668 <
«me
>
IDR8
</name>

669 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

670 0..15)</
des¸ùti⁄
>

671 <
bôOff£t
>8</bitOffset>

672 <
bôWidth
>1</bitWidth>

673 </
fõld
>

674 <
fõld
>

675 <
«me
>
IDR7
</name>

676 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

677 0..15)</
des¸ùti⁄
>

678 <
bôOff£t
>7</bitOffset>

679 <
bôWidth
>1</bitWidth>

680 </
fõld
>

681 <
fõld
>

682 <
«me
>
IDR6
</name>

683 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

684 0..15)</
des¸ùti⁄
>

685 <
bôOff£t
>6</bitOffset>

686 <
bôWidth
>1</bitWidth>

687 </
fõld
>

688 <
fõld
>

689 <
«me
>
IDR5
</name>

690 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

691 0..15)</
des¸ùti⁄
>

692 <
bôOff£t
>5</bitOffset>

693 <
bôWidth
>1</bitWidth>

694 </
fõld
>

695 <
fõld
>

696 <
«me
>
IDR4
</name>

697 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

698 0..15)</
des¸ùti⁄
>

699 <
bôOff£t
>4</bitOffset>

700 <
bôWidth
>1</bitWidth>

701 </
fõld
>

702 <
fõld
>

703 <
«me
>
IDR3
</name>

704 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

705 0..15)</
des¸ùti⁄
>

706 <
bôOff£t
>3</bitOffset>

707 <
bôWidth
>1</bitWidth>

708 </
fõld
>

709 <
fõld
>

710 <
«me
>
IDR2
</name>

711 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

712 0..15)</
des¸ùti⁄
>

713 <
bôOff£t
>2</bitOffset>

714 <
bôWidth
>1</bitWidth>

715 </
fõld
>

716 <
fõld
>

717 <
«me
>
IDR1
</name>

718 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

719 0..15)</
des¸ùti⁄
>

720 <
bôOff£t
>1</bitOffset>

721 <
bôWidth
>1</bitWidth>

722 </
fõld
>

723 <
fõld
>

724 <
«me
>
IDR0
</name>

725 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

726 0..15)</
des¸ùti⁄
>

727 <
bôOff£t
>0</bitOffset>

728 <
bôWidth
>1</bitWidth>

729 </
fõld
>

730 </
fõlds
>

733 <
«me
>
ODR
</name>

734 <
di•œyName
>
ODR
</displayName>

735 <
des¸ùti⁄
>
GPIO
 
p‹t
 
ouçut
 
d©a
 </description>

736 <
addªssOff£t
>0x14</addressOffset>

737 <
size
>0x20</size>

738 <
ac˚ss
>
ªad
-
wrôe
</access>

739 <
ª£tVÆue
>0x00000000</resetValue>

740 <
fõlds
>

741 <
fõld
>

742 <
«me
>
ODR15
</name>

743 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

744 0..15)</
des¸ùti⁄
>

745 <
bôOff£t
>15</bitOffset>

746 <
bôWidth
>1</bitWidth>

747 </
fõld
>

748 <
fõld
>

749 <
«me
>
ODR14
</name>

750 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

751 0..15)</
des¸ùti⁄
>

752 <
bôOff£t
>14</bitOffset>

753 <
bôWidth
>1</bitWidth>

754 </
fõld
>

755 <
fõld
>

756 <
«me
>
ODR13
</name>

757 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

758 0..15)</
des¸ùti⁄
>

759 <
bôOff£t
>13</bitOffset>

760 <
bôWidth
>1</bitWidth>

761 </
fõld
>

762 <
fõld
>

763 <
«me
>
ODR12
</name>

764 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

765 0..15)</
des¸ùti⁄
>

766 <
bôOff£t
>12</bitOffset>

767 <
bôWidth
>1</bitWidth>

768 </
fõld
>

769 <
fõld
>

770 <
«me
>
ODR11
</name>

771 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

772 0..15)</
des¸ùti⁄
>

773 <
bôOff£t
>11</bitOffset>

774 <
bôWidth
>1</bitWidth>

775 </
fõld
>

776 <
fõld
>

777 <
«me
>
ODR10
</name>

778 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

779 0..15)</
des¸ùti⁄
>

780 <
bôOff£t
>10</bitOffset>

781 <
bôWidth
>1</bitWidth>

782 </
fõld
>

783 <
fõld
>

784 <
«me
>
ODR9
</name>

785 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

786 0..15)</
des¸ùti⁄
>

787 <
bôOff£t
>9</bitOffset>

788 <
bôWidth
>1</bitWidth>

789 </
fõld
>

790 <
fõld
>

791 <
«me
>
ODR8
</name>

792 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

793 0..15)</
des¸ùti⁄
>

794 <
bôOff£t
>8</bitOffset>

795 <
bôWidth
>1</bitWidth>

796 </
fõld
>

797 <
fõld
>

798 <
«me
>
ODR7
</name>

799 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

800 0..15)</
des¸ùti⁄
>

801 <
bôOff£t
>7</bitOffset>

802 <
bôWidth
>1</bitWidth>

803 </
fõld
>

804 <
fõld
>

805 <
«me
>
ODR6
</name>

806 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

807 0..15)</
des¸ùti⁄
>

808 <
bôOff£t
>6</bitOffset>

809 <
bôWidth
>1</bitWidth>

810 </
fõld
>

811 <
fõld
>

812 <
«me
>
ODR5
</name>

813 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

814 0..15)</
des¸ùti⁄
>

815 <
bôOff£t
>5</bitOffset>

816 <
bôWidth
>1</bitWidth>

817 </
fõld
>

818 <
fõld
>

819 <
«me
>
ODR4
</name>

820 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

821 0..15)</
des¸ùti⁄
>

822 <
bôOff£t
>4</bitOffset>

823 <
bôWidth
>1</bitWidth>

824 </
fõld
>

825 <
fõld
>

826 <
«me
>
ODR3
</name>

827 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

828 0..15)</
des¸ùti⁄
>

829 <
bôOff£t
>3</bitOffset>

830 <
bôWidth
>1</bitWidth>

831 </
fõld
>

832 <
fõld
>

833 <
«me
>
ODR2
</name>

834 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

835 0..15)</
des¸ùti⁄
>

836 <
bôOff£t
>2</bitOffset>

837 <
bôWidth
>1</bitWidth>

838 </
fõld
>

839 <
fõld
>

840 <
«me
>
ODR1
</name>

841 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

842 0..15)</
des¸ùti⁄
>

843 <
bôOff£t
>1</bitOffset>

844 <
bôWidth
>1</bitWidth>

845 </
fõld
>

846 <
fõld
>

847 <
«me
>
ODR0
</name>

848 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

849 0..15)</
des¸ùti⁄
>

850 <
bôOff£t
>0</bitOffset>

851 <
bôWidth
>1</bitWidth>

852 </
fõld
>

853 </
fõlds
>

856 <
«me
>
BSRR
</name>

857 <
di•œyName
>
BSRR
</displayName>

858 <
des¸ùti⁄
>
GPIO
 
p‹t
 
bô
 
£t
/
ª£t


859 </
des¸ùti⁄
>

860 <
addªssOff£t
>0x18</addressOffset>

861 <
size
>0x20</size>

862 <
ac˚ss
>
wrôe
-
⁄ly
</access>

863 <
ª£tVÆue
>0x00000000</resetValue>

864 <
fõlds
>

865 <
fõld
>

866 <
«me
>
BR15
</name>

867 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

868 0..15)</
des¸ùti⁄
>

869 <
bôOff£t
>31</bitOffset>

870 <
bôWidth
>1</bitWidth>

871 </
fõld
>

872 <
fõld
>

873 <
«me
>
BR14
</name>

874 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

875 0..15)</
des¸ùti⁄
>

876 <
bôOff£t
>30</bitOffset>

877 <
bôWidth
>1</bitWidth>

878 </
fõld
>

879 <
fõld
>

880 <
«me
>
BR13
</name>

881 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

882 0..15)</
des¸ùti⁄
>

883 <
bôOff£t
>29</bitOffset>

884 <
bôWidth
>1</bitWidth>

885 </
fõld
>

886 <
fõld
>

887 <
«me
>
BR12
</name>

888 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

889 0..15)</
des¸ùti⁄
>

890 <
bôOff£t
>28</bitOffset>

891 <
bôWidth
>1</bitWidth>

892 </
fõld
>

893 <
fõld
>

894 <
«me
>
BR11
</name>

895 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

896 0..15)</
des¸ùti⁄
>

897 <
bôOff£t
>27</bitOffset>

898 <
bôWidth
>1</bitWidth>

899 </
fõld
>

900 <
fõld
>

901 <
«me
>
BR10
</name>

902 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

903 0..15)</
des¸ùti⁄
>

904 <
bôOff£t
>26</bitOffset>

905 <
bôWidth
>1</bitWidth>

906 </
fõld
>

907 <
fõld
>

908 <
«me
>
BR9
</name>

909 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

910 0..15)</
des¸ùti⁄
>

911 <
bôOff£t
>25</bitOffset>

912 <
bôWidth
>1</bitWidth>

913 </
fõld
>

914 <
fõld
>

915 <
«me
>
BR8
</name>

916 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

917 0..15)</
des¸ùti⁄
>

918 <
bôOff£t
>24</bitOffset>

919 <
bôWidth
>1</bitWidth>

920 </
fõld
>

921 <
fõld
>

922 <
«me
>
BR7
</name>

923 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

924 0..15)</
des¸ùti⁄
>

925 <
bôOff£t
>23</bitOffset>

926 <
bôWidth
>1</bitWidth>

927 </
fõld
>

928 <
fõld
>

929 <
«me
>
BR6
</name>

930 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

931 0..15)</
des¸ùti⁄
>

932 <
bôOff£t
>22</bitOffset>

933 <
bôWidth
>1</bitWidth>

934 </
fõld
>

935 <
fõld
>

936 <
«me
>
BR5
</name>

937 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

938 0..15)</
des¸ùti⁄
>

939 <
bôOff£t
>21</bitOffset>

940 <
bôWidth
>1</bitWidth>

941 </
fõld
>

942 <
fõld
>

943 <
«me
>
BR4
</name>

944 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

945 0..15)</
des¸ùti⁄
>

946 <
bôOff£t
>20</bitOffset>

947 <
bôWidth
>1</bitWidth>

948 </
fõld
>

949 <
fõld
>

950 <
«me
>
BR3
</name>

951 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

952 0..15)</
des¸ùti⁄
>

953 <
bôOff£t
>19</bitOffset>

954 <
bôWidth
>1</bitWidth>

955 </
fõld
>

956 <
fõld
>

957 <
«me
>
BR2
</name>

958 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

959 0..15)</
des¸ùti⁄
>

960 <
bôOff£t
>18</bitOffset>

961 <
bôWidth
>1</bitWidth>

962 </
fõld
>

963 <
fõld
>

964 <
«me
>
BR1
</name>

965 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

966 0..15)</
des¸ùti⁄
>

967 <
bôOff£t
>17</bitOffset>

968 <
bôWidth
>1</bitWidth>

969 </
fõld
>

970 <
fõld
>

971 <
«me
>
BR0
</name>

972 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

973 0..15)</
des¸ùti⁄
>

974 <
bôOff£t
>16</bitOffset>

975 <
bôWidth
>1</bitWidth>

976 </
fõld
>

977 <
fõld
>

978 <
«me
>
BS15
</name>

979 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

980 0..15)</
des¸ùti⁄
>

981 <
bôOff£t
>15</bitOffset>

982 <
bôWidth
>1</bitWidth>

983 </
fõld
>

984 <
fõld
>

985 <
«me
>
BS14
</name>

986 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

987 0..15)</
des¸ùti⁄
>

988 <
bôOff£t
>14</bitOffset>

989 <
bôWidth
>1</bitWidth>

990 </
fõld
>

991 <
fõld
>

992 <
«me
>
BS13
</name>

993 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

994 0..15)</
des¸ùti⁄
>

995 <
bôOff£t
>13</bitOffset>

996 <
bôWidth
>1</bitWidth>

997 </
fõld
>

998 <
fõld
>

999 <
«me
>
BS12
</name>

1000 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1001 0..15)</
des¸ùti⁄
>

1002 <
bôOff£t
>12</bitOffset>

1003 <
bôWidth
>1</bitWidth>

1004 </
fõld
>

1005 <
fõld
>

1006 <
«me
>
BS11
</name>

1007 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1008 0..15)</
des¸ùti⁄
>

1009 <
bôOff£t
>11</bitOffset>

1010 <
bôWidth
>1</bitWidth>

1011 </
fõld
>

1012 <
fõld
>

1013 <
«me
>
BS10
</name>

1014 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1015 0..15)</
des¸ùti⁄
>

1016 <
bôOff£t
>10</bitOffset>

1017 <
bôWidth
>1</bitWidth>

1018 </
fõld
>

1019 <
fõld
>

1020 <
«me
>
BS9
</name>

1021 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1022 0..15)</
des¸ùti⁄
>

1023 <
bôOff£t
>9</bitOffset>

1024 <
bôWidth
>1</bitWidth>

1025 </
fõld
>

1026 <
fõld
>

1027 <
«me
>
BS8
</name>

1028 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1029 0..15)</
des¸ùti⁄
>

1030 <
bôOff£t
>8</bitOffset>

1031 <
bôWidth
>1</bitWidth>

1032 </
fõld
>

1033 <
fõld
>

1034 <
«me
>
BS7
</name>

1035 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1036 0..15)</
des¸ùti⁄
>

1037 <
bôOff£t
>7</bitOffset>

1038 <
bôWidth
>1</bitWidth>

1039 </
fõld
>

1040 <
fõld
>

1041 <
«me
>
BS6
</name>

1042 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1043 0..15)</
des¸ùti⁄
>

1044 <
bôOff£t
>6</bitOffset>

1045 <
bôWidth
>1</bitWidth>

1046 </
fõld
>

1047 <
fõld
>

1048 <
«me
>
BS5
</name>

1049 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1050 0..15)</
des¸ùti⁄
>

1051 <
bôOff£t
>5</bitOffset>

1052 <
bôWidth
>1</bitWidth>

1053 </
fõld
>

1054 <
fõld
>

1055 <
«me
>
BS4
</name>

1056 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1057 0..15)</
des¸ùti⁄
>

1058 <
bôOff£t
>4</bitOffset>

1059 <
bôWidth
>1</bitWidth>

1060 </
fõld
>

1061 <
fõld
>

1062 <
«me
>
BS3
</name>

1063 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1064 0..15)</
des¸ùti⁄
>

1065 <
bôOff£t
>3</bitOffset>

1066 <
bôWidth
>1</bitWidth>

1067 </
fõld
>

1068 <
fõld
>

1069 <
«me
>
BS2
</name>

1070 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1071 0..15)</
des¸ùti⁄
>

1072 <
bôOff£t
>2</bitOffset>

1073 <
bôWidth
>1</bitWidth>

1074 </
fõld
>

1075 <
fõld
>

1076 <
«me
>
BS1
</name>

1077 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1078 0..15)</
des¸ùti⁄
>

1079 <
bôOff£t
>1</bitOffset>

1080 <
bôWidth
>1</bitWidth>

1081 </
fõld
>

1082 <
fõld
>

1083 <
«me
>
BS0
</name>

1084 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

1085 0..15)</
des¸ùti⁄
>

1086 <
bôOff£t
>0</bitOffset>

1087 <
bôWidth
>1</bitWidth>

1088 </
fõld
>

1089 </
fõlds
>

1092 <
«me
>
LCKR
</name>

1093 <
di•œyName
>
LCKR
</displayName>

1094 <
des¸ùti⁄
>
GPIO
 
p‹t
 
c⁄figuøti⁄
 
lock


1095 </
des¸ùti⁄
>

1096 <
addªssOff£t
>0x1C</addressOffset>

1097 <
size
>0x20</size>

1098 <
ac˚ss
>
ªad
-
wrôe
</access>

1099 <
ª£tVÆue
>0x00000000</resetValue>

1100 <
fõlds
>

1101 <
fõld
>

1102 <
«me
>
LCKK
</name>

1103 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
</description>

1104 <
bôOff£t
>16</bitOffset>

1105 <
bôWidth
>1</bitWidth>

1106 </
fõld
>

1107 <
fõld
>

1108 <
«me
>
LCK15
</name>

1109 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1110 0..15)</
des¸ùti⁄
>

1111 <
bôOff£t
>15</bitOffset>

1112 <
bôWidth
>1</bitWidth>

1113 </
fõld
>

1114 <
fõld
>

1115 <
«me
>
LCK14
</name>

1116 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1117 0..15)</
des¸ùti⁄
>

1118 <
bôOff£t
>14</bitOffset>

1119 <
bôWidth
>1</bitWidth>

1120 </
fõld
>

1121 <
fõld
>

1122 <
«me
>
LCK13
</name>

1123 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1124 0..15)</
des¸ùti⁄
>

1125 <
bôOff£t
>13</bitOffset>

1126 <
bôWidth
>1</bitWidth>

1127 </
fõld
>

1128 <
fõld
>

1129 <
«me
>
LCK12
</name>

1130 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1131 0..15)</
des¸ùti⁄
>

1132 <
bôOff£t
>12</bitOffset>

1133 <
bôWidth
>1</bitWidth>

1134 </
fõld
>

1135 <
fõld
>

1136 <
«me
>
LCK11
</name>

1137 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1138 0..15)</
des¸ùti⁄
>

1139 <
bôOff£t
>11</bitOffset>

1140 <
bôWidth
>1</bitWidth>

1141 </
fõld
>

1142 <
fõld
>

1143 <
«me
>
LCK10
</name>

1144 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1145 0..15)</
des¸ùti⁄
>

1146 <
bôOff£t
>10</bitOffset>

1147 <
bôWidth
>1</bitWidth>

1148 </
fõld
>

1149 <
fõld
>

1150 <
«me
>
LCK9
</name>

1151 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1152 0..15)</
des¸ùti⁄
>

1153 <
bôOff£t
>9</bitOffset>

1154 <
bôWidth
>1</bitWidth>

1155 </
fõld
>

1156 <
fõld
>

1157 <
«me
>
LCK8
</name>

1158 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1159 0..15)</
des¸ùti⁄
>

1160 <
bôOff£t
>8</bitOffset>

1161 <
bôWidth
>1</bitWidth>

1162 </
fõld
>

1163 <
fõld
>

1164 <
«me
>
LCK7
</name>

1165 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1166 0..15)</
des¸ùti⁄
>

1167 <
bôOff£t
>7</bitOffset>

1168 <
bôWidth
>1</bitWidth>

1169 </
fõld
>

1170 <
fõld
>

1171 <
«me
>
LCK6
</name>

1172 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1173 0..15)</
des¸ùti⁄
>

1174 <
bôOff£t
>6</bitOffset>

1175 <
bôWidth
>1</bitWidth>

1176 </
fõld
>

1177 <
fõld
>

1178 <
«me
>
LCK5
</name>

1179 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1180 0..15)</
des¸ùti⁄
>

1181 <
bôOff£t
>5</bitOffset>

1182 <
bôWidth
>1</bitWidth>

1183 </
fõld
>

1184 <
fõld
>

1185 <
«me
>
LCK4
</name>

1186 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1187 0..15)</
des¸ùti⁄
>

1188 <
bôOff£t
>4</bitOffset>

1189 <
bôWidth
>1</bitWidth>

1190 </
fõld
>

1191 <
fõld
>

1192 <
«me
>
LCK3
</name>

1193 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1194 0..15)</
des¸ùti⁄
>

1195 <
bôOff£t
>3</bitOffset>

1196 <
bôWidth
>1</bitWidth>

1197 </
fõld
>

1198 <
fõld
>

1199 <
«me
>
LCK2
</name>

1200 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1201 0..15)</
des¸ùti⁄
>

1202 <
bôOff£t
>2</bitOffset>

1203 <
bôWidth
>1</bitWidth>

1204 </
fõld
>

1205 <
fõld
>

1206 <
«me
>
LCK1
</name>

1207 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1208 0..15)</
des¸ùti⁄
>

1209 <
bôOff£t
>1</bitOffset>

1210 <
bôWidth
>1</bitWidth>

1211 </
fõld
>

1212 <
fõld
>

1213 <
«me
>
LCK0
</name>

1214 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

1215 0..15)</
des¸ùti⁄
>

1216 <
bôOff£t
>0</bitOffset>

1217 <
bôWidth
>1</bitWidth>

1218 </
fõld
>

1219 </
fõlds
>

1222 <
«me
>
AFRL
</name>

1223 <
di•œyName
>
AFRL
</displayName>

1224 <
des¸ùti⁄
>
GPIO
 
Æã∫©e
 
fun˘i⁄
 
low


1225 </
des¸ùti⁄
>

1226 <
addªssOff£t
>0x20</addressOffset>

1227 <
size
>0x20</size>

1228 <
ac˚ss
>
ªad
-
wrôe
</access>

1229 <
ª£tVÆue
>0x00000000</resetValue>

1230 <
fõlds
>

1231 <
fõld
>

1232 <
«me
>
AFRL7
</name>

1233 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1234 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1235 <
bôOff£t
>28</bitOffset>

1236 <
bôWidth
>4</bitWidth>

1237 </
fõld
>

1238 <
fõld
>

1239 <
«me
>
AFRL6
</name>

1240 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1241 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1242 <
bôOff£t
>24</bitOffset>

1243 <
bôWidth
>4</bitWidth>

1244 </
fõld
>

1245 <
fõld
>

1246 <
«me
>
AFRL5
</name>

1247 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1248 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1249 <
bôOff£t
>20</bitOffset>

1250 <
bôWidth
>4</bitWidth>

1251 </
fõld
>

1252 <
fõld
>

1253 <
«me
>
AFRL4
</name>

1254 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1255 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1256 <
bôOff£t
>16</bitOffset>

1257 <
bôWidth
>4</bitWidth>

1258 </
fõld
>

1259 <
fõld
>

1260 <
«me
>
AFRL3
</name>

1261 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1262 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1263 <
bôOff£t
>12</bitOffset>

1264 <
bôWidth
>4</bitWidth>

1265 </
fõld
>

1266 <
fõld
>

1267 <
«me
>
AFRL2
</name>

1268 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1269 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1270 <
bôOff£t
>8</bitOffset>

1271 <
bôWidth
>4</bitWidth>

1272 </
fõld
>

1273 <
fõld
>

1274 <
«me
>
AFRL1
</name>

1275 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1276 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1277 <
bôOff£t
>4</bitOffset>

1278 <
bôWidth
>4</bitWidth>

1279 </
fõld
>

1280 <
fõld
>

1281 <
«me
>
AFRL0
</name>

1282 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1283 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

1284 <
bôOff£t
>0</bitOffset>

1285 <
bôWidth
>4</bitWidth>

1286 </
fõld
>

1287 </
fõlds
>

1290 <
«me
>
AFRH
</name>

1291 <
di•œyName
>
AFRH
</displayName>

1292 <
des¸ùti⁄
>
GPIO
 
Æã∫©e
 
fun˘i⁄
 
high


1293 </
des¸ùti⁄
>

1294 <
addªssOff£t
>0x24</addressOffset>

1295 <
size
>0x20</size>

1296 <
ac˚ss
>
ªad
-
wrôe
</access>

1297 <
ª£tVÆue
>0x00000000</resetValue>

1298 <
fõlds
>

1299 <
fõld
>

1300 <
«me
>
AFRH15
</name>

1301 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1302 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1303 <
bôOff£t
>28</bitOffset>

1304 <
bôWidth
>4</bitWidth>

1305 </
fõld
>

1306 <
fõld
>

1307 <
«me
>
AFRH14
</name>

1308 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1309 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1310 <
bôOff£t
>24</bitOffset>

1311 <
bôWidth
>4</bitWidth>

1312 </
fõld
>

1313 <
fõld
>

1314 <
«me
>
AFRH13
</name>

1315 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1316 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1317 <
bôOff£t
>20</bitOffset>

1318 <
bôWidth
>4</bitWidth>

1319 </
fõld
>

1320 <
fõld
>

1321 <
«me
>
AFRH12
</name>

1322 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1323 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1324 <
bôOff£t
>16</bitOffset>

1325 <
bôWidth
>4</bitWidth>

1326 </
fõld
>

1327 <
fõld
>

1328 <
«me
>
AFRH11
</name>

1329 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1330 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1331 <
bôOff£t
>12</bitOffset>

1332 <
bôWidth
>4</bitWidth>

1333 </
fõld
>

1334 <
fõld
>

1335 <
«me
>
AFRH10
</name>

1336 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1337 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1338 <
bôOff£t
>8</bitOffset>

1339 <
bôWidth
>4</bitWidth>

1340 </
fõld
>

1341 <
fõld
>

1342 <
«me
>
AFRH9
</name>

1343 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1344 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1345 <
bôOff£t
>4</bitOffset>

1346 <
bôWidth
>4</bitWidth>

1347 </
fõld
>

1348 <
fõld
>

1349 <
«me
>
AFRH8
</name>

1350 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


1351 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

1352 <
bôOff£t
>0</bitOffset>

1353 <
bôWidth
>4</bitWidth>

1354 </
fõld
>

1355 </
fõlds
>

1358 <
«me
>
BRR
</name>

1359 <
di•œyName
>
BRR
</displayName>

1360 <
des¸ùti⁄
>
P‹t
 
bô
 
ª£t
 </description>

1361 <
addªssOff£t
>0x28</addressOffset>

1362 <
size
>0x20</size>

1363 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1364 <
ª£tVÆue
>0x00000000</resetValue>

1365 <
fõlds
>

1366 <
fõld
>

1367 <
«me
>
BR0
</name>

1368 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1369 <
bôOff£t
>0</bitOffset>

1370 <
bôWidth
>1</bitWidth>

1371 </
fõld
>

1372 <
fõld
>

1373 <
«me
>
BR1
</name>

1374 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1375 <
bôOff£t
>1</bitOffset>

1376 <
bôWidth
>1</bitWidth>

1377 </
fõld
>

1378 <
fõld
>

1379 <
«me
>
BR2
</name>

1380 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1381 <
bôOff£t
>2</bitOffset>

1382 <
bôWidth
>1</bitWidth>

1383 </
fõld
>

1384 <
fõld
>

1385 <
«me
>
BR3
</name>

1386 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1387 <
bôOff£t
>3</bitOffset>

1388 <
bôWidth
>1</bitWidth>

1389 </
fõld
>

1390 <
fõld
>

1391 <
«me
>
BR4
</name>

1392 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1393 <
bôOff£t
>4</bitOffset>

1394 <
bôWidth
>1</bitWidth>

1395 </
fõld
>

1396 <
fõld
>

1397 <
«me
>
BR5
</name>

1398 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1399 <
bôOff£t
>5</bitOffset>

1400 <
bôWidth
>1</bitWidth>

1401 </
fõld
>

1402 <
fõld
>

1403 <
«me
>
BR6
</name>

1404 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1405 <
bôOff£t
>6</bitOffset>

1406 <
bôWidth
>1</bitWidth>

1407 </
fõld
>

1408 <
fõld
>

1409 <
«me
>
BR7
</name>

1410 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1411 <
bôOff£t
>7</bitOffset>

1412 <
bôWidth
>1</bitWidth>

1413 </
fõld
>

1414 <
fõld
>

1415 <
«me
>
BR8
</name>

1416 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1417 <
bôOff£t
>8</bitOffset>

1418 <
bôWidth
>1</bitWidth>

1419 </
fõld
>

1420 <
fõld
>

1421 <
«me
>
BR9
</name>

1422 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1423 <
bôOff£t
>9</bitOffset>

1424 <
bôWidth
>1</bitWidth>

1425 </
fõld
>

1426 <
fõld
>

1427 <
«me
>
BR10
</name>

1428 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1429 <
bôOff£t
>10</bitOffset>

1430 <
bôWidth
>1</bitWidth>

1431 </
fõld
>

1432 <
fõld
>

1433 <
«me
>
BR11
</name>

1434 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1435 <
bôOff£t
>11</bitOffset>

1436 <
bôWidth
>1</bitWidth>

1437 </
fõld
>

1438 <
fõld
>

1439 <
«me
>
BR12
</name>

1440 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1441 <
bôOff£t
>12</bitOffset>

1442 <
bôWidth
>1</bitWidth>

1443 </
fõld
>

1444 <
fõld
>

1445 <
«me
>
BR13
</name>

1446 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1447 <
bôOff£t
>13</bitOffset>

1448 <
bôWidth
>1</bitWidth>

1449 </
fõld
>

1450 <
fõld
>

1451 <
«me
>
BR14
</name>

1452 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1453 <
bôOff£t
>14</bitOffset>

1454 <
bôWidth
>1</bitWidth>

1455 </
fõld
>

1456 <
fõld
>

1457 <
«me
>
BR15
</name>

1458 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

1459 <
bôOff£t
>15</bitOffset>

1460 <
bôWidth
>1</bitWidth>

1461 </
fõld
>

1462 </
fõlds
>

1464 </
ªgi°îs
>

1465 </
≥rùhîÆ
>

1466 <
≥rùhîÆ
 
dîivedFrom
="GPIOF">

1467 <
«me
>
GPIOD
</name>

1468 <
ba£Addªss
>0x48000C00</baseAddress>

1469 </
≥rùhîÆ
>

1470 <
≥rùhîÆ
 
dîivedFrom
="GPIOF">

1471 <
«me
>
GPIOC
</name>

1472 <
ba£Addªss
>0x48000800</baseAddress>

1473 </
≥rùhîÆ
>

1474 <
≥rùhîÆ
 
dîivedFrom
="GPIOF">

1475 <
«me
>
GPIOB
</name>

1476 <
ba£Addªss
>0x48000400</baseAddress>

1477 </
≥rùhîÆ
>

1478 <
≥rùhîÆ
>

1479 <
«me
>
GPIOA
</name>

1480 <
des¸ùti⁄
>
GíîÆ
-
puΩo£
 
I
/
Os
</description>

1481 <
groupName
>
GPIO
</groupName>

1482 <
ba£Addªss
>0x48000000</baseAddress>

1483 <
addªssBlock
>

1484 <
off£t
>0x0</offset>

1485 <
size
>0x400</size>

1486 <
ußge
>
ªgi°îs
</usage>

1487 </
addªssBlock
>

1488 <
ªgi°îs
>

1490 <
«me
>
MODER
</name>

1491 <
di•œyName
>
MODER
</displayName>

1492 <
des¸ùti⁄
>
GPIO
 
p‹t
 
mode
 </description>

1493 <
addªssOff£t
>0x0</addressOffset>

1494 <
size
>0x20</size>

1495 <
ac˚ss
>
ªad
-
wrôe
</access>

1496 <
ª£tVÆue
>0x28000000</resetValue>

1497 <
fõlds
>

1498 <
fõld
>

1499 <
«me
>
MODER15
</name>

1500 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1501 0..15)</
des¸ùti⁄
>

1502 <
bôOff£t
>30</bitOffset>

1503 <
bôWidth
>2</bitWidth>

1504 </
fõld
>

1505 <
fõld
>

1506 <
«me
>
MODER14
</name>

1507 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1508 0..15)</
des¸ùti⁄
>

1509 <
bôOff£t
>28</bitOffset>

1510 <
bôWidth
>2</bitWidth>

1511 </
fõld
>

1512 <
fõld
>

1513 <
«me
>
MODER13
</name>

1514 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1515 0..15)</
des¸ùti⁄
>

1516 <
bôOff£t
>26</bitOffset>

1517 <
bôWidth
>2</bitWidth>

1518 </
fõld
>

1519 <
fõld
>

1520 <
«me
>
MODER12
</name>

1521 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1522 0..15)</
des¸ùti⁄
>

1523 <
bôOff£t
>24</bitOffset>

1524 <
bôWidth
>2</bitWidth>

1525 </
fõld
>

1526 <
fõld
>

1527 <
«me
>
MODER11
</name>

1528 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1529 0..15)</
des¸ùti⁄
>

1530 <
bôOff£t
>22</bitOffset>

1531 <
bôWidth
>2</bitWidth>

1532 </
fõld
>

1533 <
fõld
>

1534 <
«me
>
MODER10
</name>

1535 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1536 0..15)</
des¸ùti⁄
>

1537 <
bôOff£t
>20</bitOffset>

1538 <
bôWidth
>2</bitWidth>

1539 </
fõld
>

1540 <
fõld
>

1541 <
«me
>
MODER9
</name>

1542 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1543 0..15)</
des¸ùti⁄
>

1544 <
bôOff£t
>18</bitOffset>

1545 <
bôWidth
>2</bitWidth>

1546 </
fõld
>

1547 <
fõld
>

1548 <
«me
>
MODER8
</name>

1549 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1550 0..15)</
des¸ùti⁄
>

1551 <
bôOff£t
>16</bitOffset>

1552 <
bôWidth
>2</bitWidth>

1553 </
fõld
>

1554 <
fõld
>

1555 <
«me
>
MODER7
</name>

1556 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1557 0..15)</
des¸ùti⁄
>

1558 <
bôOff£t
>14</bitOffset>

1559 <
bôWidth
>2</bitWidth>

1560 </
fõld
>

1561 <
fõld
>

1562 <
«me
>
MODER6
</name>

1563 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1564 0..15)</
des¸ùti⁄
>

1565 <
bôOff£t
>12</bitOffset>

1566 <
bôWidth
>2</bitWidth>

1567 </
fõld
>

1568 <
fõld
>

1569 <
«me
>
MODER5
</name>

1570 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1571 0..15)</
des¸ùti⁄
>

1572 <
bôOff£t
>10</bitOffset>

1573 <
bôWidth
>2</bitWidth>

1574 </
fõld
>

1575 <
fõld
>

1576 <
«me
>
MODER4
</name>

1577 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1578 0..15)</
des¸ùti⁄
>

1579 <
bôOff£t
>8</bitOffset>

1580 <
bôWidth
>2</bitWidth>

1581 </
fõld
>

1582 <
fõld
>

1583 <
«me
>
MODER3
</name>

1584 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1585 0..15)</
des¸ùti⁄
>

1586 <
bôOff£t
>6</bitOffset>

1587 <
bôWidth
>2</bitWidth>

1588 </
fõld
>

1589 <
fõld
>

1590 <
«me
>
MODER2
</name>

1591 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1592 0..15)</
des¸ùti⁄
>

1593 <
bôOff£t
>4</bitOffset>

1594 <
bôWidth
>2</bitWidth>

1595 </
fõld
>

1596 <
fõld
>

1597 <
«me
>
MODER1
</name>

1598 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1599 0..15)</
des¸ùti⁄
>

1600 <
bôOff£t
>2</bitOffset>

1601 <
bôWidth
>2</bitWidth>

1602 </
fõld
>

1603 <
fõld
>

1604 <
«me
>
MODER0
</name>

1605 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1606 0..15)</
des¸ùti⁄
>

1607 <
bôOff£t
>0</bitOffset>

1608 <
bôWidth
>2</bitWidth>

1609 </
fõld
>

1610 </
fõlds
>

1613 <
«me
>
OTYPER
</name>

1614 <
di•œyName
>
OTYPER
</displayName>

1615 <
des¸ùti⁄
>
GPIO
 
p‹t
 
ouçut
 
ty≥
 </description>

1616 <
addªssOff£t
>0x4</addressOffset>

1617 <
size
>0x20</size>

1618 <
ac˚ss
>
ªad
-
wrôe
</access>

1619 <
ª£tVÆue
>0x00000000</resetValue>

1620 <
fõlds
>

1621 <
fõld
>

1622 <
«me
>
OT15
</name>

1623 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1624 0..15)</
des¸ùti⁄
>

1625 <
bôOff£t
>15</bitOffset>

1626 <
bôWidth
>1</bitWidth>

1627 </
fõld
>

1628 <
fõld
>

1629 <
«me
>
OT14
</name>

1630 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1631 0..15)</
des¸ùti⁄
>

1632 <
bôOff£t
>14</bitOffset>

1633 <
bôWidth
>1</bitWidth>

1634 </
fõld
>

1635 <
fõld
>

1636 <
«me
>
OT13
</name>

1637 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1638 0..15)</
des¸ùti⁄
>

1639 <
bôOff£t
>13</bitOffset>

1640 <
bôWidth
>1</bitWidth>

1641 </
fõld
>

1642 <
fõld
>

1643 <
«me
>
OT12
</name>

1644 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1645 0..15)</
des¸ùti⁄
>

1646 <
bôOff£t
>12</bitOffset>

1647 <
bôWidth
>1</bitWidth>

1648 </
fõld
>

1649 <
fõld
>

1650 <
«me
>
OT11
</name>

1651 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1652 0..15)</
des¸ùti⁄
>

1653 <
bôOff£t
>11</bitOffset>

1654 <
bôWidth
>1</bitWidth>

1655 </
fõld
>

1656 <
fõld
>

1657 <
«me
>
OT10
</name>

1658 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1659 0..15)</
des¸ùti⁄
>

1660 <
bôOff£t
>10</bitOffset>

1661 <
bôWidth
>1</bitWidth>

1662 </
fõld
>

1663 <
fõld
>

1664 <
«me
>
OT9
</name>

1665 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1666 0..15)</
des¸ùti⁄
>

1667 <
bôOff£t
>9</bitOffset>

1668 <
bôWidth
>1</bitWidth>

1669 </
fõld
>

1670 <
fõld
>

1671 <
«me
>
OT8
</name>

1672 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1673 0..15)</
des¸ùti⁄
>

1674 <
bôOff£t
>8</bitOffset>

1675 <
bôWidth
>1</bitWidth>

1676 </
fõld
>

1677 <
fõld
>

1678 <
«me
>
OT7
</name>

1679 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1680 0..15)</
des¸ùti⁄
>

1681 <
bôOff£t
>7</bitOffset>

1682 <
bôWidth
>1</bitWidth>

1683 </
fõld
>

1684 <
fõld
>

1685 <
«me
>
OT6
</name>

1686 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1687 0..15)</
des¸ùti⁄
>

1688 <
bôOff£t
>6</bitOffset>

1689 <
bôWidth
>1</bitWidth>

1690 </
fõld
>

1691 <
fõld
>

1692 <
«me
>
OT5
</name>

1693 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1694 0..15)</
des¸ùti⁄
>

1695 <
bôOff£t
>5</bitOffset>

1696 <
bôWidth
>1</bitWidth>

1697 </
fõld
>

1698 <
fõld
>

1699 <
«me
>
OT4
</name>

1700 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1701 0..15)</
des¸ùti⁄
>

1702 <
bôOff£t
>4</bitOffset>

1703 <
bôWidth
>1</bitWidth>

1704 </
fõld
>

1705 <
fõld
>

1706 <
«me
>
OT3
</name>

1707 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1708 0..15)</
des¸ùti⁄
>

1709 <
bôOff£t
>3</bitOffset>

1710 <
bôWidth
>1</bitWidth>

1711 </
fõld
>

1712 <
fõld
>

1713 <
«me
>
OT2
</name>

1714 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1715 0..15)</
des¸ùti⁄
>

1716 <
bôOff£t
>2</bitOffset>

1717 <
bôWidth
>1</bitWidth>

1718 </
fõld
>

1719 <
fõld
>

1720 <
«me
>
OT1
</name>

1721 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1722 0..15)</
des¸ùti⁄
>

1723 <
bôOff£t
>1</bitOffset>

1724 <
bôWidth
>1</bitWidth>

1725 </
fõld
>

1726 <
fõld
>

1727 <
«me
>
OT0
</name>

1728 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1729 0..15)</
des¸ùti⁄
>

1730 <
bôOff£t
>0</bitOffset>

1731 <
bôWidth
>1</bitWidth>

1732 </
fõld
>

1733 </
fõlds
>

1736 <
«me
>
OSPEEDR
</name>

1737 <
di•œyName
>
OSPEEDR
</displayName>

1738 <
des¸ùti⁄
>
GPIO
 
p‹t
 
ouçut
 
•ìd


1739 </
des¸ùti⁄
>

1740 <
addªssOff£t
>0x8</addressOffset>

1741 <
size
>0x20</size>

1742 <
ac˚ss
>
ªad
-
wrôe
</access>

1743 <
ª£tVÆue
>0x00000000</resetValue>

1744 <
fõlds
>

1745 <
fõld
>

1746 <
«me
>
OSPEEDR15
</name>

1747 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1748 0..15)</
des¸ùti⁄
>

1749 <
bôOff£t
>30</bitOffset>

1750 <
bôWidth
>2</bitWidth>

1751 </
fõld
>

1752 <
fõld
>

1753 <
«me
>
OSPEEDR14
</name>

1754 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1755 0..15)</
des¸ùti⁄
>

1756 <
bôOff£t
>28</bitOffset>

1757 <
bôWidth
>2</bitWidth>

1758 </
fõld
>

1759 <
fõld
>

1760 <
«me
>
OSPEEDR13
</name>

1761 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1762 0..15)</
des¸ùti⁄
>

1763 <
bôOff£t
>26</bitOffset>

1764 <
bôWidth
>2</bitWidth>

1765 </
fõld
>

1766 <
fõld
>

1767 <
«me
>
OSPEEDR12
</name>

1768 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1769 0..15)</
des¸ùti⁄
>

1770 <
bôOff£t
>24</bitOffset>

1771 <
bôWidth
>2</bitWidth>

1772 </
fõld
>

1773 <
fõld
>

1774 <
«me
>
OSPEEDR11
</name>

1775 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1776 0..15)</
des¸ùti⁄
>

1777 <
bôOff£t
>22</bitOffset>

1778 <
bôWidth
>2</bitWidth>

1779 </
fõld
>

1780 <
fõld
>

1781 <
«me
>
OSPEEDR10
</name>

1782 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1783 0..15)</
des¸ùti⁄
>

1784 <
bôOff£t
>20</bitOffset>

1785 <
bôWidth
>2</bitWidth>

1786 </
fõld
>

1787 <
fõld
>

1788 <
«me
>
OSPEEDR9
</name>

1789 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1790 0..15)</
des¸ùti⁄
>

1791 <
bôOff£t
>18</bitOffset>

1792 <
bôWidth
>2</bitWidth>

1793 </
fõld
>

1794 <
fõld
>

1795 <
«me
>
OSPEEDR8
</name>

1796 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1797 0..15)</
des¸ùti⁄
>

1798 <
bôOff£t
>16</bitOffset>

1799 <
bôWidth
>2</bitWidth>

1800 </
fõld
>

1801 <
fõld
>

1802 <
«me
>
OSPEEDR7
</name>

1803 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1804 0..15)</
des¸ùti⁄
>

1805 <
bôOff£t
>14</bitOffset>

1806 <
bôWidth
>2</bitWidth>

1807 </
fõld
>

1808 <
fõld
>

1809 <
«me
>
OSPEEDR6
</name>

1810 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1811 0..15)</
des¸ùti⁄
>

1812 <
bôOff£t
>12</bitOffset>

1813 <
bôWidth
>2</bitWidth>

1814 </
fõld
>

1815 <
fõld
>

1816 <
«me
>
OSPEEDR5
</name>

1817 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1818 0..15)</
des¸ùti⁄
>

1819 <
bôOff£t
>10</bitOffset>

1820 <
bôWidth
>2</bitWidth>

1821 </
fõld
>

1822 <
fõld
>

1823 <
«me
>
OSPEEDR4
</name>

1824 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1825 0..15)</
des¸ùti⁄
>

1826 <
bôOff£t
>8</bitOffset>

1827 <
bôWidth
>2</bitWidth>

1828 </
fõld
>

1829 <
fõld
>

1830 <
«me
>
OSPEEDR3
</name>

1831 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1832 0..15)</
des¸ùti⁄
>

1833 <
bôOff£t
>6</bitOffset>

1834 <
bôWidth
>2</bitWidth>

1835 </
fõld
>

1836 <
fõld
>

1837 <
«me
>
OSPEEDR2
</name>

1838 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1839 0..15)</
des¸ùti⁄
>

1840 <
bôOff£t
>4</bitOffset>

1841 <
bôWidth
>2</bitWidth>

1842 </
fõld
>

1843 <
fõld
>

1844 <
«me
>
OSPEEDR1
</name>

1845 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1846 0..15)</
des¸ùti⁄
>

1847 <
bôOff£t
>2</bitOffset>

1848 <
bôWidth
>2</bitWidth>

1849 </
fõld
>

1850 <
fõld
>

1851 <
«me
>
OSPEEDR0
</name>

1852 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1853 0..15)</
des¸ùti⁄
>

1854 <
bôOff£t
>0</bitOffset>

1855 <
bôWidth
>2</bitWidth>

1856 </
fõld
>

1857 </
fõlds
>

1860 <
«me
>
PUPDR
</name>

1861 <
di•œyName
>
PUPDR
</displayName>

1862 <
des¸ùti⁄
>
GPIO
 
p‹t
 
puŒ
-
up
/puŒ-
down


1863 </
des¸ùti⁄
>

1864 <
addªssOff£t
>0xC</addressOffset>

1865 <
size
>0x20</size>

1866 <
ac˚ss
>
ªad
-
wrôe
</access>

1867 <
ª£tVÆue
>0x24000000</resetValue>

1868 <
fõlds
>

1869 <
fõld
>

1870 <
«me
>
PUPDR15
</name>

1871 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1872 0..15)</
des¸ùti⁄
>

1873 <
bôOff£t
>30</bitOffset>

1874 <
bôWidth
>2</bitWidth>

1875 </
fõld
>

1876 <
fõld
>

1877 <
«me
>
PUPDR14
</name>

1878 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1879 0..15)</
des¸ùti⁄
>

1880 <
bôOff£t
>28</bitOffset>

1881 <
bôWidth
>2</bitWidth>

1882 </
fõld
>

1883 <
fõld
>

1884 <
«me
>
PUPDR13
</name>

1885 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1886 0..15)</
des¸ùti⁄
>

1887 <
bôOff£t
>26</bitOffset>

1888 <
bôWidth
>2</bitWidth>

1889 </
fõld
>

1890 <
fõld
>

1891 <
«me
>
PUPDR12
</name>

1892 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1893 0..15)</
des¸ùti⁄
>

1894 <
bôOff£t
>24</bitOffset>

1895 <
bôWidth
>2</bitWidth>

1896 </
fõld
>

1897 <
fõld
>

1898 <
«me
>
PUPDR11
</name>

1899 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1900 0..15)</
des¸ùti⁄
>

1901 <
bôOff£t
>22</bitOffset>

1902 <
bôWidth
>2</bitWidth>

1903 </
fõld
>

1904 <
fõld
>

1905 <
«me
>
PUPDR10
</name>

1906 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1907 0..15)</
des¸ùti⁄
>

1908 <
bôOff£t
>20</bitOffset>

1909 <
bôWidth
>2</bitWidth>

1910 </
fõld
>

1911 <
fõld
>

1912 <
«me
>
PUPDR9
</name>

1913 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1914 0..15)</
des¸ùti⁄
>

1915 <
bôOff£t
>18</bitOffset>

1916 <
bôWidth
>2</bitWidth>

1917 </
fõld
>

1918 <
fõld
>

1919 <
«me
>
PUPDR8
</name>

1920 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1921 0..15)</
des¸ùti⁄
>

1922 <
bôOff£t
>16</bitOffset>

1923 <
bôWidth
>2</bitWidth>

1924 </
fõld
>

1925 <
fõld
>

1926 <
«me
>
PUPDR7
</name>

1927 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1928 0..15)</
des¸ùti⁄
>

1929 <
bôOff£t
>14</bitOffset>

1930 <
bôWidth
>2</bitWidth>

1931 </
fõld
>

1932 <
fõld
>

1933 <
«me
>
PUPDR6
</name>

1934 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1935 0..15)</
des¸ùti⁄
>

1936 <
bôOff£t
>12</bitOffset>

1937 <
bôWidth
>2</bitWidth>

1938 </
fõld
>

1939 <
fõld
>

1940 <
«me
>
PUPDR5
</name>

1941 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1942 0..15)</
des¸ùti⁄
>

1943 <
bôOff£t
>10</bitOffset>

1944 <
bôWidth
>2</bitWidth>

1945 </
fõld
>

1946 <
fõld
>

1947 <
«me
>
PUPDR4
</name>

1948 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1949 0..15)</
des¸ùti⁄
>

1950 <
bôOff£t
>8</bitOffset>

1951 <
bôWidth
>2</bitWidth>

1952 </
fõld
>

1953 <
fõld
>

1954 <
«me
>
PUPDR3
</name>

1955 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1956 0..15)</
des¸ùti⁄
>

1957 <
bôOff£t
>6</bitOffset>

1958 <
bôWidth
>2</bitWidth>

1959 </
fõld
>

1960 <
fõld
>

1961 <
«me
>
PUPDR2
</name>

1962 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1963 0..15)</
des¸ùti⁄
>

1964 <
bôOff£t
>4</bitOffset>

1965 <
bôWidth
>2</bitWidth>

1966 </
fõld
>

1967 <
fõld
>

1968 <
«me
>
PUPDR1
</name>

1969 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1970 0..15)</
des¸ùti⁄
>

1971 <
bôOff£t
>2</bitOffset>

1972 <
bôWidth
>2</bitWidth>

1973 </
fõld
>

1974 <
fõld
>

1975 <
«me
>
PUPDR0
</name>

1976 <
des¸ùti⁄
>
P‹t
 
x
 
c⁄figuøti⁄
 
bôs
 (
y
 =

1977 0..15)</
des¸ùti⁄
>

1978 <
bôOff£t
>0</bitOffset>

1979 <
bôWidth
>2</bitWidth>

1980 </
fõld
>

1981 </
fõlds
>

1984 <
«me
>
IDR
</name>

1985 <
di•œyName
>
IDR
</displayName>

1986 <
des¸ùti⁄
>
GPIO
 
p‹t
 
öput
 
d©a
 </description>

1987 <
addªssOff£t
>0x10</addressOffset>

1988 <
size
>0x20</size>

1989 <
ac˚ss
>
ªad
-
⁄ly
</access>

1990 <
ª£tVÆue
>0x00000000</resetValue>

1991 <
fõlds
>

1992 <
fõld
>

1993 <
«me
>
IDR15
</name>

1994 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

1995 0..15)</
des¸ùti⁄
>

1996 <
bôOff£t
>15</bitOffset>

1997 <
bôWidth
>1</bitWidth>

1998 </
fõld
>

1999 <
fõld
>

2000 <
«me
>
IDR14
</name>

2001 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2002 0..15)</
des¸ùti⁄
>

2003 <
bôOff£t
>14</bitOffset>

2004 <
bôWidth
>1</bitWidth>

2005 </
fõld
>

2006 <
fõld
>

2007 <
«me
>
IDR13
</name>

2008 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2009 0..15)</
des¸ùti⁄
>

2010 <
bôOff£t
>13</bitOffset>

2011 <
bôWidth
>1</bitWidth>

2012 </
fõld
>

2013 <
fõld
>

2014 <
«me
>
IDR12
</name>

2015 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2016 0..15)</
des¸ùti⁄
>

2017 <
bôOff£t
>12</bitOffset>

2018 <
bôWidth
>1</bitWidth>

2019 </
fõld
>

2020 <
fõld
>

2021 <
«me
>
IDR11
</name>

2022 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2023 0..15)</
des¸ùti⁄
>

2024 <
bôOff£t
>11</bitOffset>

2025 <
bôWidth
>1</bitWidth>

2026 </
fõld
>

2027 <
fõld
>

2028 <
«me
>
IDR10
</name>

2029 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2030 0..15)</
des¸ùti⁄
>

2031 <
bôOff£t
>10</bitOffset>

2032 <
bôWidth
>1</bitWidth>

2033 </
fõld
>

2034 <
fõld
>

2035 <
«me
>
IDR9
</name>

2036 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2037 0..15)</
des¸ùti⁄
>

2038 <
bôOff£t
>9</bitOffset>

2039 <
bôWidth
>1</bitWidth>

2040 </
fõld
>

2041 <
fõld
>

2042 <
«me
>
IDR8
</name>

2043 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2044 0..15)</
des¸ùti⁄
>

2045 <
bôOff£t
>8</bitOffset>

2046 <
bôWidth
>1</bitWidth>

2047 </
fõld
>

2048 <
fõld
>

2049 <
«me
>
IDR7
</name>

2050 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2051 0..15)</
des¸ùti⁄
>

2052 <
bôOff£t
>7</bitOffset>

2053 <
bôWidth
>1</bitWidth>

2054 </
fõld
>

2055 <
fõld
>

2056 <
«me
>
IDR6
</name>

2057 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2058 0..15)</
des¸ùti⁄
>

2059 <
bôOff£t
>6</bitOffset>

2060 <
bôWidth
>1</bitWidth>

2061 </
fõld
>

2062 <
fõld
>

2063 <
«me
>
IDR5
</name>

2064 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2065 0..15)</
des¸ùti⁄
>

2066 <
bôOff£t
>5</bitOffset>

2067 <
bôWidth
>1</bitWidth>

2068 </
fõld
>

2069 <
fõld
>

2070 <
«me
>
IDR4
</name>

2071 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2072 0..15)</
des¸ùti⁄
>

2073 <
bôOff£t
>4</bitOffset>

2074 <
bôWidth
>1</bitWidth>

2075 </
fõld
>

2076 <
fõld
>

2077 <
«me
>
IDR3
</name>

2078 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2079 0..15)</
des¸ùti⁄
>

2080 <
bôOff£t
>3</bitOffset>

2081 <
bôWidth
>1</bitWidth>

2082 </
fõld
>

2083 <
fõld
>

2084 <
«me
>
IDR2
</name>

2085 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2086 0..15)</
des¸ùti⁄
>

2087 <
bôOff£t
>2</bitOffset>

2088 <
bôWidth
>1</bitWidth>

2089 </
fõld
>

2090 <
fõld
>

2091 <
«me
>
IDR1
</name>

2092 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2093 0..15)</
des¸ùti⁄
>

2094 <
bôOff£t
>1</bitOffset>

2095 <
bôWidth
>1</bitWidth>

2096 </
fõld
>

2097 <
fõld
>

2098 <
«me
>
IDR0
</name>

2099 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 (
y
 =

2100 0..15)</
des¸ùti⁄
>

2101 <
bôOff£t
>0</bitOffset>

2102 <
bôWidth
>1</bitWidth>

2103 </
fõld
>

2104 </
fõlds
>

2107 <
«me
>
ODR
</name>

2108 <
di•œyName
>
ODR
</displayName>

2109 <
des¸ùti⁄
>
GPIO
 
p‹t
 
ouçut
 
d©a
 </description>

2110 <
addªssOff£t
>0x14</addressOffset>

2111 <
size
>0x20</size>

2112 <
ac˚ss
>
ªad
-
wrôe
</access>

2113 <
ª£tVÆue
>0x00000000</resetValue>

2114 <
fõlds
>

2115 <
fõld
>

2116 <
«me
>
ODR15
</name>

2117 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2118 0..15)</
des¸ùti⁄
>

2119 <
bôOff£t
>15</bitOffset>

2120 <
bôWidth
>1</bitWidth>

2121 </
fõld
>

2122 <
fõld
>

2123 <
«me
>
ODR14
</name>

2124 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2125 0..15)</
des¸ùti⁄
>

2126 <
bôOff£t
>14</bitOffset>

2127 <
bôWidth
>1</bitWidth>

2128 </
fõld
>

2129 <
fõld
>

2130 <
«me
>
ODR13
</name>

2131 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2132 0..15)</
des¸ùti⁄
>

2133 <
bôOff£t
>13</bitOffset>

2134 <
bôWidth
>1</bitWidth>

2135 </
fõld
>

2136 <
fõld
>

2137 <
«me
>
ODR12
</name>

2138 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2139 0..15)</
des¸ùti⁄
>

2140 <
bôOff£t
>12</bitOffset>

2141 <
bôWidth
>1</bitWidth>

2142 </
fõld
>

2143 <
fõld
>

2144 <
«me
>
ODR11
</name>

2145 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2146 0..15)</
des¸ùti⁄
>

2147 <
bôOff£t
>11</bitOffset>

2148 <
bôWidth
>1</bitWidth>

2149 </
fõld
>

2150 <
fõld
>

2151 <
«me
>
ODR10
</name>

2152 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2153 0..15)</
des¸ùti⁄
>

2154 <
bôOff£t
>10</bitOffset>

2155 <
bôWidth
>1</bitWidth>

2156 </
fõld
>

2157 <
fõld
>

2158 <
«me
>
ODR9
</name>

2159 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2160 0..15)</
des¸ùti⁄
>

2161 <
bôOff£t
>9</bitOffset>

2162 <
bôWidth
>1</bitWidth>

2163 </
fõld
>

2164 <
fõld
>

2165 <
«me
>
ODR8
</name>

2166 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2167 0..15)</
des¸ùti⁄
>

2168 <
bôOff£t
>8</bitOffset>

2169 <
bôWidth
>1</bitWidth>

2170 </
fõld
>

2171 <
fõld
>

2172 <
«me
>
ODR7
</name>

2173 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2174 0..15)</
des¸ùti⁄
>

2175 <
bôOff£t
>7</bitOffset>

2176 <
bôWidth
>1</bitWidth>

2177 </
fõld
>

2178 <
fõld
>

2179 <
«me
>
ODR6
</name>

2180 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2181 0..15)</
des¸ùti⁄
>

2182 <
bôOff£t
>6</bitOffset>

2183 <
bôWidth
>1</bitWidth>

2184 </
fõld
>

2185 <
fõld
>

2186 <
«me
>
ODR5
</name>

2187 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2188 0..15)</
des¸ùti⁄
>

2189 <
bôOff£t
>5</bitOffset>

2190 <
bôWidth
>1</bitWidth>

2191 </
fõld
>

2192 <
fõld
>

2193 <
«me
>
ODR4
</name>

2194 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2195 0..15)</
des¸ùti⁄
>

2196 <
bôOff£t
>4</bitOffset>

2197 <
bôWidth
>1</bitWidth>

2198 </
fõld
>

2199 <
fõld
>

2200 <
«me
>
ODR3
</name>

2201 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2202 0..15)</
des¸ùti⁄
>

2203 <
bôOff£t
>3</bitOffset>

2204 <
bôWidth
>1</bitWidth>

2205 </
fõld
>

2206 <
fõld
>

2207 <
«me
>
ODR2
</name>

2208 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2209 0..15)</
des¸ùti⁄
>

2210 <
bôOff£t
>2</bitOffset>

2211 <
bôWidth
>1</bitWidth>

2212 </
fõld
>

2213 <
fõld
>

2214 <
«me
>
ODR1
</name>

2215 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2216 0..15)</
des¸ùti⁄
>

2217 <
bôOff£t
>1</bitOffset>

2218 <
bôWidth
>1</bitWidth>

2219 </
fõld
>

2220 <
fõld
>

2221 <
«me
>
ODR0
</name>

2222 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 (
y
 =

2223 0..15)</
des¸ùti⁄
>

2224 <
bôOff£t
>0</bitOffset>

2225 <
bôWidth
>1</bitWidth>

2226 </
fõld
>

2227 </
fõlds
>

2230 <
«me
>
BSRR
</name>

2231 <
di•œyName
>
BSRR
</displayName>

2232 <
des¸ùti⁄
>
GPIO
 
p‹t
 
bô
 
£t
/
ª£t


2233 </
des¸ùti⁄
>

2234 <
addªssOff£t
>0x18</addressOffset>

2235 <
size
>0x20</size>

2236 <
ac˚ss
>
wrôe
-
⁄ly
</access>

2237 <
ª£tVÆue
>0x00000000</resetValue>

2238 <
fõlds
>

2239 <
fõld
>

2240 <
«me
>
BR15
</name>

2241 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2242 0..15)</
des¸ùti⁄
>

2243 <
bôOff£t
>31</bitOffset>

2244 <
bôWidth
>1</bitWidth>

2245 </
fõld
>

2246 <
fõld
>

2247 <
«me
>
BR14
</name>

2248 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2249 0..15)</
des¸ùti⁄
>

2250 <
bôOff£t
>30</bitOffset>

2251 <
bôWidth
>1</bitWidth>

2252 </
fõld
>

2253 <
fõld
>

2254 <
«me
>
BR13
</name>

2255 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2256 0..15)</
des¸ùti⁄
>

2257 <
bôOff£t
>29</bitOffset>

2258 <
bôWidth
>1</bitWidth>

2259 </
fõld
>

2260 <
fõld
>

2261 <
«me
>
BR12
</name>

2262 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2263 0..15)</
des¸ùti⁄
>

2264 <
bôOff£t
>28</bitOffset>

2265 <
bôWidth
>1</bitWidth>

2266 </
fõld
>

2267 <
fõld
>

2268 <
«me
>
BR11
</name>

2269 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2270 0..15)</
des¸ùti⁄
>

2271 <
bôOff£t
>27</bitOffset>

2272 <
bôWidth
>1</bitWidth>

2273 </
fõld
>

2274 <
fõld
>

2275 <
«me
>
BR10
</name>

2276 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2277 0..15)</
des¸ùti⁄
>

2278 <
bôOff£t
>26</bitOffset>

2279 <
bôWidth
>1</bitWidth>

2280 </
fõld
>

2281 <
fõld
>

2282 <
«me
>
BR9
</name>

2283 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2284 0..15)</
des¸ùti⁄
>

2285 <
bôOff£t
>25</bitOffset>

2286 <
bôWidth
>1</bitWidth>

2287 </
fõld
>

2288 <
fõld
>

2289 <
«me
>
BR8
</name>

2290 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2291 0..15)</
des¸ùti⁄
>

2292 <
bôOff£t
>24</bitOffset>

2293 <
bôWidth
>1</bitWidth>

2294 </
fõld
>

2295 <
fõld
>

2296 <
«me
>
BR7
</name>

2297 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2298 0..15)</
des¸ùti⁄
>

2299 <
bôOff£t
>23</bitOffset>

2300 <
bôWidth
>1</bitWidth>

2301 </
fõld
>

2302 <
fõld
>

2303 <
«me
>
BR6
</name>

2304 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2305 0..15)</
des¸ùti⁄
>

2306 <
bôOff£t
>22</bitOffset>

2307 <
bôWidth
>1</bitWidth>

2308 </
fõld
>

2309 <
fõld
>

2310 <
«me
>
BR5
</name>

2311 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2312 0..15)</
des¸ùti⁄
>

2313 <
bôOff£t
>21</bitOffset>

2314 <
bôWidth
>1</bitWidth>

2315 </
fõld
>

2316 <
fõld
>

2317 <
«me
>
BR4
</name>

2318 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2319 0..15)</
des¸ùti⁄
>

2320 <
bôOff£t
>20</bitOffset>

2321 <
bôWidth
>1</bitWidth>

2322 </
fõld
>

2323 <
fõld
>

2324 <
«me
>
BR3
</name>

2325 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2326 0..15)</
des¸ùti⁄
>

2327 <
bôOff£t
>19</bitOffset>

2328 <
bôWidth
>1</bitWidth>

2329 </
fõld
>

2330 <
fõld
>

2331 <
«me
>
BR2
</name>

2332 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2333 0..15)</
des¸ùti⁄
>

2334 <
bôOff£t
>18</bitOffset>

2335 <
bôWidth
>1</bitWidth>

2336 </
fõld
>

2337 <
fõld
>

2338 <
«me
>
BR1
</name>

2339 <
des¸ùti⁄
>
P‹t
 
x
 
ª£t
 
bô
 
y
 (y =

2340 0..15)</
des¸ùti⁄
>

2341 <
bôOff£t
>17</bitOffset>

2342 <
bôWidth
>1</bitWidth>

2343 </
fõld
>

2344 <
fõld
>

2345 <
«me
>
BR0
</name>

2346 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2347 0..15)</
des¸ùti⁄
>

2348 <
bôOff£t
>16</bitOffset>

2349 <
bôWidth
>1</bitWidth>

2350 </
fõld
>

2351 <
fõld
>

2352 <
«me
>
BS15
</name>

2353 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2354 0..15)</
des¸ùti⁄
>

2355 <
bôOff£t
>15</bitOffset>

2356 <
bôWidth
>1</bitWidth>

2357 </
fõld
>

2358 <
fõld
>

2359 <
«me
>
BS14
</name>

2360 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2361 0..15)</
des¸ùti⁄
>

2362 <
bôOff£t
>14</bitOffset>

2363 <
bôWidth
>1</bitWidth>

2364 </
fõld
>

2365 <
fõld
>

2366 <
«me
>
BS13
</name>

2367 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2368 0..15)</
des¸ùti⁄
>

2369 <
bôOff£t
>13</bitOffset>

2370 <
bôWidth
>1</bitWidth>

2371 </
fõld
>

2372 <
fõld
>

2373 <
«me
>
BS12
</name>

2374 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2375 0..15)</
des¸ùti⁄
>

2376 <
bôOff£t
>12</bitOffset>

2377 <
bôWidth
>1</bitWidth>

2378 </
fõld
>

2379 <
fõld
>

2380 <
«me
>
BS11
</name>

2381 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2382 0..15)</
des¸ùti⁄
>

2383 <
bôOff£t
>11</bitOffset>

2384 <
bôWidth
>1</bitWidth>

2385 </
fõld
>

2386 <
fõld
>

2387 <
«me
>
BS10
</name>

2388 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2389 0..15)</
des¸ùti⁄
>

2390 <
bôOff£t
>10</bitOffset>

2391 <
bôWidth
>1</bitWidth>

2392 </
fõld
>

2393 <
fõld
>

2394 <
«me
>
BS9
</name>

2395 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2396 0..15)</
des¸ùti⁄
>

2397 <
bôOff£t
>9</bitOffset>

2398 <
bôWidth
>1</bitWidth>

2399 </
fõld
>

2400 <
fõld
>

2401 <
«me
>
BS8
</name>

2402 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2403 0..15)</
des¸ùti⁄
>

2404 <
bôOff£t
>8</bitOffset>

2405 <
bôWidth
>1</bitWidth>

2406 </
fõld
>

2407 <
fõld
>

2408 <
«me
>
BS7
</name>

2409 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2410 0..15)</
des¸ùti⁄
>

2411 <
bôOff£t
>7</bitOffset>

2412 <
bôWidth
>1</bitWidth>

2413 </
fõld
>

2414 <
fõld
>

2415 <
«me
>
BS6
</name>

2416 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2417 0..15)</
des¸ùti⁄
>

2418 <
bôOff£t
>6</bitOffset>

2419 <
bôWidth
>1</bitWidth>

2420 </
fõld
>

2421 <
fõld
>

2422 <
«me
>
BS5
</name>

2423 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2424 0..15)</
des¸ùti⁄
>

2425 <
bôOff£t
>5</bitOffset>

2426 <
bôWidth
>1</bitWidth>

2427 </
fõld
>

2428 <
fõld
>

2429 <
«me
>
BS4
</name>

2430 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2431 0..15)</
des¸ùti⁄
>

2432 <
bôOff£t
>4</bitOffset>

2433 <
bôWidth
>1</bitWidth>

2434 </
fõld
>

2435 <
fõld
>

2436 <
«me
>
BS3
</name>

2437 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2438 0..15)</
des¸ùti⁄
>

2439 <
bôOff£t
>3</bitOffset>

2440 <
bôWidth
>1</bitWidth>

2441 </
fõld
>

2442 <
fõld
>

2443 <
«me
>
BS2
</name>

2444 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2445 0..15)</
des¸ùti⁄
>

2446 <
bôOff£t
>2</bitOffset>

2447 <
bôWidth
>1</bitWidth>

2448 </
fõld
>

2449 <
fõld
>

2450 <
«me
>
BS1
</name>

2451 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2452 0..15)</
des¸ùti⁄
>

2453 <
bôOff£t
>1</bitOffset>

2454 <
bôWidth
>1</bitWidth>

2455 </
fõld
>

2456 <
fõld
>

2457 <
«me
>
BS0
</name>

2458 <
des¸ùti⁄
>
P‹t
 
x
 
£t
 
bô
 
y
 (y=

2459 0..15)</
des¸ùti⁄
>

2460 <
bôOff£t
>0</bitOffset>

2461 <
bôWidth
>1</bitWidth>

2462 </
fõld
>

2463 </
fõlds
>

2466 <
«me
>
LCKR
</name>

2467 <
di•œyName
>
LCKR
</displayName>

2468 <
des¸ùti⁄
>
GPIO
 
p‹t
 
c⁄figuøti⁄
 
lock


2469 </
des¸ùti⁄
>

2470 <
addªssOff£t
>0x1C</addressOffset>

2471 <
size
>0x20</size>

2472 <
ac˚ss
>
ªad
-
wrôe
</access>

2473 <
ª£tVÆue
>0x00000000</resetValue>

2474 <
fõlds
>

2475 <
fõld
>

2476 <
«me
>
LCKK
</name>

2477 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2478 0..15)</
des¸ùti⁄
>

2479 <
bôOff£t
>16</bitOffset>

2480 <
bôWidth
>1</bitWidth>

2481 </
fõld
>

2482 <
fõld
>

2483 <
«me
>
LCK15
</name>

2484 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2485 0..15)</
des¸ùti⁄
>

2486 <
bôOff£t
>15</bitOffset>

2487 <
bôWidth
>1</bitWidth>

2488 </
fõld
>

2489 <
fõld
>

2490 <
«me
>
LCK14
</name>

2491 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2492 0..15)</
des¸ùti⁄
>

2493 <
bôOff£t
>14</bitOffset>

2494 <
bôWidth
>1</bitWidth>

2495 </
fõld
>

2496 <
fõld
>

2497 <
«me
>
LCK13
</name>

2498 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2499 0..15)</
des¸ùti⁄
>

2500 <
bôOff£t
>13</bitOffset>

2501 <
bôWidth
>1</bitWidth>

2502 </
fõld
>

2503 <
fõld
>

2504 <
«me
>
LCK12
</name>

2505 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2506 0..15)</
des¸ùti⁄
>

2507 <
bôOff£t
>12</bitOffset>

2508 <
bôWidth
>1</bitWidth>

2509 </
fõld
>

2510 <
fõld
>

2511 <
«me
>
LCK11
</name>

2512 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2513 0..15)</
des¸ùti⁄
>

2514 <
bôOff£t
>11</bitOffset>

2515 <
bôWidth
>1</bitWidth>

2516 </
fõld
>

2517 <
fõld
>

2518 <
«me
>
LCK10
</name>

2519 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2520 0..15)</
des¸ùti⁄
>

2521 <
bôOff£t
>10</bitOffset>

2522 <
bôWidth
>1</bitWidth>

2523 </
fõld
>

2524 <
fõld
>

2525 <
«me
>
LCK9
</name>

2526 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2527 0..15)</
des¸ùti⁄
>

2528 <
bôOff£t
>9</bitOffset>

2529 <
bôWidth
>1</bitWidth>

2530 </
fõld
>

2531 <
fõld
>

2532 <
«me
>
LCK8
</name>

2533 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2534 0..15)</
des¸ùti⁄
>

2535 <
bôOff£t
>8</bitOffset>

2536 <
bôWidth
>1</bitWidth>

2537 </
fõld
>

2538 <
fõld
>

2539 <
«me
>
LCK7
</name>

2540 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2541 0..15)</
des¸ùti⁄
>

2542 <
bôOff£t
>7</bitOffset>

2543 <
bôWidth
>1</bitWidth>

2544 </
fõld
>

2545 <
fõld
>

2546 <
«me
>
LCK6
</name>

2547 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2548 0..15)</
des¸ùti⁄
>

2549 <
bôOff£t
>6</bitOffset>

2550 <
bôWidth
>1</bitWidth>

2551 </
fõld
>

2552 <
fõld
>

2553 <
«me
>
LCK5
</name>

2554 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2555 0..15)</
des¸ùti⁄
>

2556 <
bôOff£t
>5</bitOffset>

2557 <
bôWidth
>1</bitWidth>

2558 </
fõld
>

2559 <
fõld
>

2560 <
«me
>
LCK4
</name>

2561 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2562 0..15)</
des¸ùti⁄
>

2563 <
bôOff£t
>4</bitOffset>

2564 <
bôWidth
>1</bitWidth>

2565 </
fõld
>

2566 <
fõld
>

2567 <
«me
>
LCK3
</name>

2568 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2569 0..15)</
des¸ùti⁄
>

2570 <
bôOff£t
>3</bitOffset>

2571 <
bôWidth
>1</bitWidth>

2572 </
fõld
>

2573 <
fõld
>

2574 <
«me
>
LCK2
</name>

2575 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2576 0..15)</
des¸ùti⁄
>

2577 <
bôOff£t
>2</bitOffset>

2578 <
bôWidth
>1</bitWidth>

2579 </
fõld
>

2580 <
fõld
>

2581 <
«me
>
LCK1
</name>

2582 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2583 0..15)</
des¸ùti⁄
>

2584 <
bôOff£t
>1</bitOffset>

2585 <
bôWidth
>1</bitWidth>

2586 </
fõld
>

2587 <
fõld
>

2588 <
«me
>
LCK0
</name>

2589 <
des¸ùti⁄
>
P‹t
 
x
 
lock
 
bô
 
y
 (y=

2590 0..15)</
des¸ùti⁄
>

2591 <
bôOff£t
>0</bitOffset>

2592 <
bôWidth
>1</bitWidth>

2593 </
fõld
>

2594 </
fõlds
>

2597 <
«me
>
AFRL
</name>

2598 <
di•œyName
>
AFRL
</displayName>

2599 <
des¸ùti⁄
>
GPIO
 
Æã∫©e
 
fun˘i⁄
 
low


2600 </
des¸ùti⁄
>

2601 <
addªssOff£t
>0x20</addressOffset>

2602 <
size
>0x20</size>

2603 <
ac˚ss
>
ªad
-
wrôe
</access>

2604 <
ª£tVÆue
>0x00000000</resetValue>

2605 <
fõlds
>

2606 <
fõld
>

2607 <
«me
>
AFRL7
</name>

2608 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2609 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2610 <
bôOff£t
>28</bitOffset>

2611 <
bôWidth
>4</bitWidth>

2612 </
fõld
>

2613 <
fõld
>

2614 <
«me
>
AFRL6
</name>

2615 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2616 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2617 <
bôOff£t
>24</bitOffset>

2618 <
bôWidth
>4</bitWidth>

2619 </
fõld
>

2620 <
fõld
>

2621 <
«me
>
AFRL5
</name>

2622 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2623 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2624 <
bôOff£t
>20</bitOffset>

2625 <
bôWidth
>4</bitWidth>

2626 </
fõld
>

2627 <
fõld
>

2628 <
«me
>
AFRL4
</name>

2629 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2630 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2631 <
bôOff£t
>16</bitOffset>

2632 <
bôWidth
>4</bitWidth>

2633 </
fõld
>

2634 <
fõld
>

2635 <
«me
>
AFRL3
</name>

2636 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2637 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2638 <
bôOff£t
>12</bitOffset>

2639 <
bôWidth
>4</bitWidth>

2640 </
fõld
>

2641 <
fõld
>

2642 <
«me
>
AFRL2
</name>

2643 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2644 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2645 <
bôOff£t
>8</bitOffset>

2646 <
bôWidth
>4</bitWidth>

2647 </
fõld
>

2648 <
fõld
>

2649 <
«me
>
AFRL1
</name>

2650 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2651 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2652 <
bôOff£t
>4</bitOffset>

2653 <
bôWidth
>4</bitWidth>

2654 </
fõld
>

2655 <
fõld
>

2656 <
«me
>
AFRL0
</name>

2657 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2658 
bô
 
y
 (y = 0..7)</
des¸ùti⁄
>

2659 <
bôOff£t
>0</bitOffset>

2660 <
bôWidth
>4</bitWidth>

2661 </
fõld
>

2662 </
fõlds
>

2665 <
«me
>
AFRH
</name>

2666 <
di•œyName
>
AFRH
</displayName>

2667 <
des¸ùti⁄
>
GPIO
 
Æã∫©e
 
fun˘i⁄
 
high


2668 </
des¸ùti⁄
>

2669 <
addªssOff£t
>0x24</addressOffset>

2670 <
size
>0x20</size>

2671 <
ac˚ss
>
ªad
-
wrôe
</access>

2672 <
ª£tVÆue
>0x00000000</resetValue>

2673 <
fõlds
>

2674 <
fõld
>

2675 <
«me
>
AFRH15
</name>

2676 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2677 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2678 <
bôOff£t
>28</bitOffset>

2679 <
bôWidth
>4</bitWidth>

2680 </
fõld
>

2681 <
fõld
>

2682 <
«me
>
AFRH14
</name>

2683 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2684 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2685 <
bôOff£t
>24</bitOffset>

2686 <
bôWidth
>4</bitWidth>

2687 </
fõld
>

2688 <
fõld
>

2689 <
«me
>
AFRH13
</name>

2690 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2691 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2692 <
bôOff£t
>20</bitOffset>

2693 <
bôWidth
>4</bitWidth>

2694 </
fõld
>

2695 <
fõld
>

2696 <
«me
>
AFRH12
</name>

2697 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2698 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2699 <
bôOff£t
>16</bitOffset>

2700 <
bôWidth
>4</bitWidth>

2701 </
fõld
>

2702 <
fõld
>

2703 <
«me
>
AFRH11
</name>

2704 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2705 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2706 <
bôOff£t
>12</bitOffset>

2707 <
bôWidth
>4</bitWidth>

2708 </
fõld
>

2709 <
fõld
>

2710 <
«me
>
AFRH10
</name>

2711 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2712 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2713 <
bôOff£t
>8</bitOffset>

2714 <
bôWidth
>4</bitWidth>

2715 </
fõld
>

2716 <
fõld
>

2717 <
«me
>
AFRH9
</name>

2718 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2719 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2720 <
bôOff£t
>4</bitOffset>

2721 <
bôWidth
>4</bitWidth>

2722 </
fõld
>

2723 <
fõld
>

2724 <
«me
>
AFRH8
</name>

2725 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
£À˘i⁄
 
p‹t
 
x


2726 
bô
 
y
 (y = 8..15)</
des¸ùti⁄
>

2727 <
bôOff£t
>0</bitOffset>

2728 <
bôWidth
>4</bitWidth>

2729 </
fõld
>

2730 </
fõlds
>

2733 <
«me
>
BRR
</name>

2734 <
di•œyName
>
BRR
</displayName>

2735 <
des¸ùti⁄
>
P‹t
 
bô
 
ª£t
 </description>

2736 <
addªssOff£t
>0x28</addressOffset>

2737 <
size
>0x20</size>

2738 <
ac˚ss
>
wrôe
-
⁄ly
</access>

2739 <
ª£tVÆue
>0x00000000</resetValue>

2740 <
fõlds
>

2741 <
fõld
>

2742 <
«me
>
BR0
</name>

2743 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2744 <
bôOff£t
>0</bitOffset>

2745 <
bôWidth
>1</bitWidth>

2746 </
fõld
>

2747 <
fõld
>

2748 <
«me
>
BR1
</name>

2749 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2750 <
bôOff£t
>1</bitOffset>

2751 <
bôWidth
>1</bitWidth>

2752 </
fõld
>

2753 <
fõld
>

2754 <
«me
>
BR2
</name>

2755 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2756 <
bôOff£t
>2</bitOffset>

2757 <
bôWidth
>1</bitWidth>

2758 </
fõld
>

2759 <
fõld
>

2760 <
«me
>
BR3
</name>

2761 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2762 <
bôOff£t
>3</bitOffset>

2763 <
bôWidth
>1</bitWidth>

2764 </
fõld
>

2765 <
fõld
>

2766 <
«me
>
BR4
</name>

2767 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2768 <
bôOff£t
>4</bitOffset>

2769 <
bôWidth
>1</bitWidth>

2770 </
fõld
>

2771 <
fõld
>

2772 <
«me
>
BR5
</name>

2773 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2774 <
bôOff£t
>5</bitOffset>

2775 <
bôWidth
>1</bitWidth>

2776 </
fõld
>

2777 <
fõld
>

2778 <
«me
>
BR6
</name>

2779 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2780 <
bôOff£t
>6</bitOffset>

2781 <
bôWidth
>1</bitWidth>

2782 </
fõld
>

2783 <
fõld
>

2784 <
«me
>
BR7
</name>

2785 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2786 <
bôOff£t
>7</bitOffset>

2787 <
bôWidth
>1</bitWidth>

2788 </
fõld
>

2789 <
fõld
>

2790 <
«me
>
BR8
</name>

2791 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2792 <
bôOff£t
>8</bitOffset>

2793 <
bôWidth
>1</bitWidth>

2794 </
fõld
>

2795 <
fõld
>

2796 <
«me
>
BR9
</name>

2797 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2798 <
bôOff£t
>9</bitOffset>

2799 <
bôWidth
>1</bitWidth>

2800 </
fõld
>

2801 <
fõld
>

2802 <
«me
>
BR10
</name>

2803 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2804 <
bôOff£t
>10</bitOffset>

2805 <
bôWidth
>1</bitWidth>

2806 </
fõld
>

2807 <
fõld
>

2808 <
«me
>
BR11
</name>

2809 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2810 <
bôOff£t
>11</bitOffset>

2811 <
bôWidth
>1</bitWidth>

2812 </
fõld
>

2813 <
fõld
>

2814 <
«me
>
BR12
</name>

2815 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2816 <
bôOff£t
>12</bitOffset>

2817 <
bôWidth
>1</bitWidth>

2818 </
fõld
>

2819 <
fõld
>

2820 <
«me
>
BR13
</name>

2821 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2822 <
bôOff£t
>13</bitOffset>

2823 <
bôWidth
>1</bitWidth>

2824 </
fõld
>

2825 <
fõld
>

2826 <
«me
>
BR14
</name>

2827 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2828 <
bôOff£t
>14</bitOffset>

2829 <
bôWidth
>1</bitWidth>

2830 </
fõld
>

2831 <
fõld
>

2832 <
«me
>
BR15
</name>

2833 <
des¸ùti⁄
>
P‹t
 
x
 
Re£t
 
bô
 
y
</description>

2834 <
bôOff£t
>15</bitOffset>

2835 <
bôWidth
>1</bitWidth>

2836 </
fõld
>

2837 </
fõlds
>

2839 </
ªgi°îs
>

2840 </
≥rùhîÆ
>

2841 <
≥rùhîÆ
>

2842 <
«me
>
SPI1
</name>

2843 <
des¸ùti⁄
>
Sîül
 
≥rùhîÆ
 
öãrÁ˚
</description>

2844 <
groupName
>
SPI
</groupName>

2845 <
ba£Addªss
>0x40013000</baseAddress>

2846 <
addªssBlock
>

2847 <
off£t
>0x0</offset>

2848 <
size
>0x400</size>

2849 <
ußge
>
ªgi°îs
</usage>

2850 </
addªssBlock
>

2851 <
öãºu±
>

2852 <
«me
>
SPI1_IRQ
</name>

2853 <
des¸ùti⁄
>
SPI1_globÆ_öãºu±
</description>

2854 <
vÆue
>25</value>

2855 </
öãºu±
>

2856 <
ªgi°îs
>

2858 <
«me
>
CR1
</name>

2859 <
di•œyName
>
CR1
</displayName>

2860 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

2861 <
addªssOff£t
>0x0</addressOffset>

2862 <
size
>0x20</size>

2863 <
ac˚ss
>
ªad
-
wrôe
</access>

2864 <
ª£tVÆue
>0x0000</resetValue>

2865 <
fõlds
>

2866 <
fõld
>

2867 <
«me
>
BIDIMODE
</name>

2868 <
des¸ùti⁄
>
Bidúe˘i⁄Æ
 
d©a
 
mode


2869 
íabÀ
</
des¸ùti⁄
>

2870 <
bôOff£t
>15</bitOffset>

2871 <
bôWidth
>1</bitWidth>

2872 </
fõld
>

2873 <
fõld
>

2874 <
«me
>
BIDIOE
</name>

2875 <
des¸ùti⁄
>
Ouçut
 
íabÀ
 
ö
 
bidúe˘i⁄Æ


2876 
mode
</
des¸ùti⁄
>

2877 <
bôOff£t
>14</bitOffset>

2878 <
bôWidth
>1</bitWidth>

2879 </
fõld
>

2880 <
fõld
>

2881 <
«me
>
CRCEN
</name>

2882 <
des¸ùti⁄
>
H¨dw¨e
 
CRC
 
ˇlcuœti⁄


2883 
íabÀ
</
des¸ùti⁄
>

2884 <
bôOff£t
>13</bitOffset>

2885 <
bôWidth
>1</bitWidth>

2886 </
fõld
>

2887 <
fõld
>

2888 <
«me
>
CRCNEXT
</name>

2889 <
des¸ùti⁄
>
CRC
 
å™s„r
 
√xt
</description>

2890 <
bôOff£t
>12</bitOffset>

2891 <
bôWidth
>1</bitWidth>

2892 </
fõld
>

2893 <
fõld
>

2894 <
«me
>
DFF
</name>

2895 <
des¸ùti⁄
>
D©a
 
‰ame
 
f‹m©
</description>

2896 <
bôOff£t
>11</bitOffset>

2897 <
bôWidth
>1</bitWidth>

2898 </
fõld
>

2899 <
fõld
>

2900 <
«me
>
RXONLY
</name>

2901 <
des¸ùti⁄
>
Re˚ive
 
⁄ly
</description>

2902 <
bôOff£t
>10</bitOffset>

2903 <
bôWidth
>1</bitWidth>

2904 </
fõld
>

2905 <
fõld
>

2906 <
«me
>
SSM
</name>

2907 <
des¸ùti⁄
>
So·w¨e
 
¶ave
 
m™agemít
</description>

2908 <
bôOff£t
>9</bitOffset>

2909 <
bôWidth
>1</bitWidth>

2910 </
fõld
>

2911 <
fõld
>

2912 <
«me
>
SSI
</name>

2913 <
des¸ùti⁄
>
I¡î«l
 
¶ave
 
£À˘
</description>

2914 <
bôOff£t
>8</bitOffset>

2915 <
bôWidth
>1</bitWidth>

2916 </
fõld
>

2917 <
fõld
>

2918 <
«me
>
LSBFIRST
</name>

2919 <
des¸ùti⁄
>
Føme
 
f‹m©
</description>

2920 <
bôOff£t
>7</bitOffset>

2921 <
bôWidth
>1</bitWidth>

2922 </
fõld
>

2923 <
fõld
>

2924 <
«me
>
SPE
</name>

2925 <
des¸ùti⁄
>
SPI
 
íabÀ
</description>

2926 <
bôOff£t
>6</bitOffset>

2927 <
bôWidth
>1</bitWidth>

2928 </
fõld
>

2929 <
fõld
>

2930 <
«me
>
BR
</name>

2931 <
des¸ùti⁄
>
Baud
 
øã
 
c⁄åﬁ
</description>

2932 <
bôOff£t
>3</bitOffset>

2933 <
bôWidth
>3</bitWidth>

2934 </
fõld
>

2935 <
fõld
>

2936 <
«me
>
MSTR
</name>

2937 <
des¸ùti⁄
>
Ma°î
 
£À˘i⁄
</description>

2938 <
bôOff£t
>2</bitOffset>

2939 <
bôWidth
>1</bitWidth>

2940 </
fõld
>

2941 <
fõld
>

2942 <
«me
>
CPOL
</name>

2943 <
des¸ùti⁄
>
Clock
 
pﬁ¨ôy
</description>

2944 <
bôOff£t
>1</bitOffset>

2945 <
bôWidth
>1</bitWidth>

2946 </
fõld
>

2947 <
fõld
>

2948 <
«me
>
CPHA
</name>

2949 <
des¸ùti⁄
>
Clock
 
pha£
</description>

2950 <
bôOff£t
>0</bitOffset>

2951 <
bôWidth
>1</bitWidth>

2952 </
fõld
>

2953 </
fõlds
>

2956 <
«me
>
CR2
</name>

2957 <
di•œyName
>
CR2
</displayName>

2958 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

2959 <
addªssOff£t
>0x4</addressOffset>

2960 <
size
>0x20</size>

2961 <
ac˚ss
>
ªad
-
wrôe
</access>

2962 <
ª£tVÆue
>0x0000</resetValue>

2963 <
fõlds
>

2964 <
fõld
>

2965 <
«me
>
RXDMAEN
</name>

2966 <
des¸ùti⁄
>
Rx
 
buf„r
 
DMA
 
íabÀ
</description>

2967 <
bôOff£t
>0</bitOffset>

2968 <
bôWidth
>1</bitWidth>

2969 </
fõld
>

2970 <
fõld
>

2971 <
«me
>
TXDMAEN
</name>

2972 <
des¸ùti⁄
>
Tx
 
buf„r
 
DMA
 
íabÀ
</description>

2973 <
bôOff£t
>1</bitOffset>

2974 <
bôWidth
>1</bitWidth>

2975 </
fõld
>

2976 <
fõld
>

2977 <
«me
>
SSOE
</name>

2978 <
des¸ùti⁄
>
SS
 
ouçut
 
íabÀ
</description>

2979 <
bôOff£t
>2</bitOffset>

2980 <
bôWidth
>1</bitWidth>

2981 </
fõld
>

2982 <
fõld
>

2983 <
«me
>
NSSP
</name>

2984 <
des¸ùti⁄
>
NSS
 
pul£
 
m™agemít
</description>

2985 <
bôOff£t
>3</bitOffset>

2986 <
bôWidth
>1</bitWidth>

2987 </
fõld
>

2988 <
fõld
>

2989 <
«me
>
FRF
</name>

2990 <
des¸ùti⁄
>
Føme
 
f‹m©
</description>

2991 <
bôOff£t
>4</bitOffset>

2992 <
bôWidth
>1</bitWidth>

2993 </
fõld
>

2994 <
fõld
>

2995 <
«me
>
ERRIE
</name>

2996 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

2997 <
bôOff£t
>5</bitOffset>

2998 <
bôWidth
>1</bitWidth>

2999 </
fõld
>

3000 <
fõld
>

3001 <
«me
>
RXNEIE
</name>

3002 <
des¸ùti⁄
>
RX
 
buf„r
 
nŸ
 
em±y
 
öãºu±


3003 
íabÀ
</
des¸ùti⁄
>

3004 <
bôOff£t
>6</bitOffset>

3005 <
bôWidth
>1</bitWidth>

3006 </
fõld
>

3007 <
fõld
>

3008 <
«me
>
TXEIE
</name>

3009 <
des¸ùti⁄
>
Tx
 
buf„r
 
em±y
 
öãºu±


3010 
íabÀ
</
des¸ùti⁄
>

3011 <
bôOff£t
>7</bitOffset>

3012 <
bôWidth
>1</bitWidth>

3013 </
fõld
>

3014 <
fõld
>

3015 <
«me
>
DS
</name>

3016 <
des¸ùti⁄
>
D©a
 
size
</description>

3017 <
bôOff£t
>8</bitOffset>

3018 <
bôWidth
>4</bitWidth>

3019 </
fõld
>

3020 <
fõld
>

3021 <
«me
>
FRXTH
</name>

3022 <
des¸ùti⁄
>
FIFO
 
ª˚±i⁄
 
thªshﬁd
</description>

3023 <
bôOff£t
>12</bitOffset>

3024 <
bôWidth
>1</bitWidth>

3025 </
fõld
>

3026 <
fõld
>

3027 <
«me
>
LDMA_RX
</name>

3028 <
des¸ùti⁄
>
La°
 
DMA
 
å™s„r
 

3029 
ª˚±i⁄
</
des¸ùti⁄
>

3030 <
bôOff£t
>13</bitOffset>

3031 <
bôWidth
>1</bitWidth>

3032 </
fõld
>

3033 <
fõld
>

3034 <
«me
>
LDMA_TX
</name>

3035 <
des¸ùti⁄
>
La°
 
DMA
 
å™s„r
 

3036 
å™smissi⁄
</
des¸ùti⁄
>

3037 <
bôOff£t
>14</bitOffset>

3038 <
bôWidth
>1</bitWidth>

3039 </
fõld
>

3040 </
fõlds
>

3043 <
«me
>
SR
</name>

3044 <
di•œyName
>
SR
</displayName>

3045 <
des¸ùti⁄
>
°©us
 </description>

3046 <
addªssOff£t
>0x8</addressOffset>

3047 <
size
>0x20</size>

3048 <
ª£tVÆue
>0x0002</resetValue>

3049 <
fõlds
>

3050 <
fõld
>

3051 <
«me
>
RXNE
</name>

3052 <
des¸ùti⁄
>
Re˚ive
 
buf„r
 
nŸ
 
em±y
</description>

3053 <
bôOff£t
>0</bitOffset>

3054 <
bôWidth
>1</bitWidth>

3055 <
ac˚ss
>
ªad
-
⁄ly
</access>

3056 </
fõld
>

3057 <
fõld
>

3058 <
«me
>
TXE
</name>

3059 <
des¸ùti⁄
>
Tønsmô
 
buf„r
 
em±y
</description>

3060 <
bôOff£t
>1</bitOffset>

3061 <
bôWidth
>1</bitWidth>

3062 <
ac˚ss
>
ªad
-
⁄ly
</access>

3063 </
fõld
>

3064 <
fõld
>

3065 <
«me
>
CHSIDE
</name>

3066 <
des¸ùti⁄
>
Ch™√l
 
side
</description>

3067 <
bôOff£t
>2</bitOffset>

3068 <
bôWidth
>1</bitWidth>

3069 <
ac˚ss
>
ªad
-
⁄ly
</access>

3070 </
fõld
>

3071 <
fõld
>

3072 <
«me
>
UDR
</name>

3073 <
des¸ùti⁄
>
Undîrun
 
Êag
</description>

3074 <
bôOff£t
>3</bitOffset>

3075 <
bôWidth
>1</bitWidth>

3076 <
ac˚ss
>
ªad
-
⁄ly
</access>

3077 </
fõld
>

3078 <
fõld
>

3079 <
«me
>
CRCERR
</name>

3080 <
des¸ùti⁄
>
CRC
 
îr‹
 
Êag
</description>

3081 <
bôOff£t
>4</bitOffset>

3082 <
bôWidth
>1</bitWidth>

3083 <
ac˚ss
>
ªad
-
wrôe
</access>

3084 </
fõld
>

3085 <
fõld
>

3086 <
«me
>
MODF
</name>

3087 <
des¸ùti⁄
>
Mode
 
Áu…
</description>

3088 <
bôOff£t
>5</bitOffset>

3089 <
bôWidth
>1</bitWidth>

3090 <
ac˚ss
>
ªad
-
⁄ly
</access>

3091 </
fõld
>

3092 <
fõld
>

3093 <
«me
>
OVR
</name>

3094 <
des¸ùti⁄
>
Ovîrun
 
Êag
</description>

3095 <
bôOff£t
>6</bitOffset>

3096 <
bôWidth
>1</bitWidth>

3097 <
ac˚ss
>
ªad
-
⁄ly
</access>

3098 </
fõld
>

3099 <
fõld
>

3100 <
«me
>
BSY
</name>

3101 <
des¸ùti⁄
>
Busy
 
Êag
</description>

3102 <
bôOff£t
>7</bitOffset>

3103 <
bôWidth
>1</bitWidth>

3104 <
ac˚ss
>
ªad
-
⁄ly
</access>

3105 </
fõld
>

3106 <
fõld
>

3107 <
«me
>
TIFRFE
</name>

3108 <
des¸ùti⁄
>
TI
 
‰ame
 
f‹m©
 
îr‹
</description>

3109 <
bôOff£t
>8</bitOffset>

3110 <
bôWidth
>1</bitWidth>

3111 <
ac˚ss
>
ªad
-
⁄ly
</access>

3112 </
fõld
>

3113 <
fõld
>

3114 <
«me
>
FRLVL
</name>

3115 <
des¸ùti⁄
>
FIFO
 
ª˚±i⁄
 
Àvñ
</description>

3116 <
bôOff£t
>9</bitOffset>

3117 <
bôWidth
>2</bitWidth>

3118 <
ac˚ss
>
ªad
-
⁄ly
</access>

3119 </
fõld
>

3120 <
fõld
>

3121 <
«me
>
FTLVL
</name>

3122 <
des¸ùti⁄
>
FIFO
 
å™smissi⁄
 
Àvñ
</description>

3123 <
bôOff£t
>11</bitOffset>

3124 <
bôWidth
>2</bitWidth>

3125 <
ac˚ss
>
ªad
-
⁄ly
</access>

3126 </
fõld
>

3127 </
fõlds
>

3130 <
«me
>
DR
</name>

3131 <
di•œyName
>
DR
</displayName>

3132 <
des¸ùti⁄
>
d©a
 </description>

3133 <
addªssOff£t
>0xC</addressOffset>

3134 <
size
>0x20</size>

3135 <
ac˚ss
>
ªad
-
wrôe
</access>

3136 <
ª£tVÆue
>0x0000</resetValue>

3137 <
fõlds
>

3138 <
fõld
>

3139 <
«me
>
DR
</name>

3140 <
des¸ùti⁄
>
D©a
 </description>

3141 <
bôOff£t
>0</bitOffset>

3142 <
bôWidth
>16</bitWidth>

3143 </
fõld
>

3144 </
fõlds
>

3147 <
«me
>
CRCPR
</name>

3148 <
di•œyName
>
CRCPR
</displayName>

3149 <
des¸ùti⁄
>
CRC
 
pﬁynomül
 </description>

3150 <
addªssOff£t
>0x10</addressOffset>

3151 <
size
>0x20</size>

3152 <
ac˚ss
>
ªad
-
wrôe
</access>

3153 <
ª£tVÆue
>0x0007</resetValue>

3154 <
fõlds
>

3155 <
fõld
>

3156 <
«me
>
CRCPOLY
</name>

3157 <
des¸ùti⁄
>
CRC
 
pﬁynomül
 </description>

3158 <
bôOff£t
>0</bitOffset>

3159 <
bôWidth
>16</bitWidth>

3160 </
fõld
>

3161 </
fõlds
>

3164 <
«me
>
RXCRCR
</name>

3165 <
di•œyName
>
RXCRCR
</displayName>

3166 <
des¸ùti⁄
>
RX
 
CRC
 </description>

3167 <
addªssOff£t
>0x14</addressOffset>

3168 <
size
>0x20</size>

3169 <
ac˚ss
>
ªad
-
⁄ly
</access>

3170 <
ª£tVÆue
>0x0000</resetValue>

3171 <
fõlds
>

3172 <
fõld
>

3173 <
«me
>
RxCRC
</name>

3174 <
des¸ùti⁄
>
Rx
 
CRC
 </description>

3175 <
bôOff£t
>0</bitOffset>

3176 <
bôWidth
>16</bitWidth>

3177 </
fõld
>

3178 </
fõlds
>

3181 <
«me
>
TXCRCR
</name>

3182 <
di•œyName
>
TXCRCR
</displayName>

3183 <
des¸ùti⁄
>
TX
 
CRC
 </description>

3184 <
addªssOff£t
>0x18</addressOffset>

3185 <
size
>0x20</size>

3186 <
ac˚ss
>
ªad
-
⁄ly
</access>

3187 <
ª£tVÆue
>0x0000</resetValue>

3188 <
fõlds
>

3189 <
fõld
>

3190 <
«me
>
TxCRC
</name>

3191 <
des¸ùti⁄
>
Tx
 
CRC
 </description>

3192 <
bôOff£t
>0</bitOffset>

3193 <
bôWidth
>16</bitWidth>

3194 </
fõld
>

3195 </
fõlds
>

3198 <
«me
>
I2SCFGR
</name>

3199 <
di•œyName
>
I2SCFGR
</displayName>

3200 <
des¸ùti⁄
>
I2S
 
c⁄figuøti⁄
 </description>

3201 <
addªssOff£t
>0x1C</addressOffset>

3202 <
size
>0x20</size>

3203 <
ac˚ss
>
ªad
-
wrôe
</access>

3204 <
ª£tVÆue
>0x0000</resetValue>

3205 <
fõlds
>

3206 <
fõld
>

3207 <
«me
>
I2SMOD
</name>

3208 <
des¸ùti⁄
>
I2S
 
mode
 
£À˘i⁄
</description>

3209 <
bôOff£t
>11</bitOffset>

3210 <
bôWidth
>1</bitWidth>

3211 </
fõld
>

3212 <
fõld
>

3213 <
«me
>
I2SE
</name>

3214 <
des¸ùti⁄
>
I2S
 
E«bÀ
</description>

3215 <
bôOff£t
>10</bitOffset>

3216 <
bôWidth
>1</bitWidth>

3217 </
fõld
>

3218 <
fõld
>

3219 <
«me
>
I2SCFG
</name>

3220 <
des¸ùti⁄
>
I2S
 
c⁄figuøti⁄
 
mode
</description>

3221 <
bôOff£t
>8</bitOffset>

3222 <
bôWidth
>2</bitWidth>

3223 </
fõld
>

3224 <
fõld
>

3225 <
«me
>
PCMSYNC
</name>

3226 <
des¸ùti⁄
>
PCM
 
‰ame
 
synchr⁄iz©i⁄
</description>

3227 <
bôOff£t
>7</bitOffset>

3228 <
bôWidth
>1</bitWidth>

3229 </
fõld
>

3230 <
fõld
>

3231 <
«me
>
I2SSTD
</name>

3232 <
des¸ùti⁄
>
I2S
 
°™d¨d
 
£À˘i⁄
</description>

3233 <
bôOff£t
>4</bitOffset>

3234 <
bôWidth
>2</bitWidth>

3235 </
fõld
>

3236 <
fõld
>

3237 <
«me
>
CKPOL
</name>

3238 <
des¸ùti⁄
>
Sãady
 
°©e
 
˛ock


3239 
pﬁ¨ôy
</
des¸ùti⁄
>

3240 <
bôOff£t
>3</bitOffset>

3241 <
bôWidth
>1</bitWidth>

3242 </
fõld
>

3243 <
fõld
>

3244 <
«me
>
DATLEN
</name>

3245 <
des¸ùti⁄
>
D©a
 
Àngth
 
to
 
be


3246 
å™s„ºed
</
des¸ùti⁄
>

3247 <
bôOff£t
>1</bitOffset>

3248 <
bôWidth
>2</bitWidth>

3249 </
fõld
>

3250 <
fõld
>

3251 <
«me
>
CHLEN
</name>

3252 <
des¸ùti⁄
>
Ch™√l
 
Àngth
 (
numbî
 
of
 
bôs
 
≥r
 
audio


3253 
ch™√l
)</
des¸ùti⁄
>

3254 <
bôOff£t
>0</bitOffset>

3255 <
bôWidth
>1</bitWidth>

3256 </
fõld
>

3257 </
fõlds
>

3260 <
«me
>
I2SPR
</name>

3261 <
di•œyName
>
I2SPR
</displayName>

3262 <
des¸ùti⁄
>
I2S
 
¥esˇÀr
 </description>

3263 <
addªssOff£t
>0x20</addressOffset>

3264 <
size
>0x20</size>

3265 <
ac˚ss
>
ªad
-
wrôe
</access>

3266 <
ª£tVÆue
>0x00000010</resetValue>

3267 <
fõlds
>

3268 <
fõld
>

3269 <
«me
>
MCKOE
</name>

3270 <
des¸ùti⁄
>
Ma°î
 
˛ock
 
ouçut
 
íabÀ
</description>

3271 <
bôOff£t
>9</bitOffset>

3272 <
bôWidth
>1</bitWidth>

3273 </
fõld
>

3274 <
fõld
>

3275 <
«me
>
ODD
</name>

3276 <
des¸ùti⁄
>
Odd
 
Á˘‹
 
the


3277 
¥esˇÀr
</
des¸ùti⁄
>

3278 <
bôOff£t
>8</bitOffset>

3279 <
bôWidth
>1</bitWidth>

3280 </
fõld
>

3281 <
fõld
>

3282 <
«me
>
I2SDIV
</name>

3283 <
des¸ùti⁄
>
I2S
 
Löór
 
¥esˇÀr
</description>

3284 <
bôOff£t
>0</bitOffset>

3285 <
bôWidth
>8</bitWidth>

3286 </
fõld
>

3287 </
fõlds
>

3289 </
ªgi°îs
>

3290 </
≥rùhîÆ
>

3291 <
≥rùhîÆ
 
dîivedFrom
="SPI1">

3292 <
«me
>
SPI2
</name>

3293 <
ba£Addªss
>0x40003800</baseAddress>

3294 <
öãºu±
>

3295 <
«me
>
SPI2_IRQ
</name>

3296 <
des¸ùti⁄
>
SPI2
 
globÆ
 
öãºu±
</description>

3297 <
vÆue
>26</value>

3298 </
öãºu±
>

3299 </
≥rùhîÆ
>

3300 <
≥rùhîÆ
>

3301 <
«me
>
DAC
</name>

3302 <
des¸ùti⁄
>
DigôÆ
-
to
-
™Æog
 
c⁄vîãr
</description>

3303 <
groupName
>
DAC
</groupName>

3304 <
ba£Addªss
>0x40007400</baseAddress>

3305 <
addªssBlock
>

3306 <
off£t
>0x0</offset>

3307 <
size
>0x400</size>

3308 <
ußge
>
ªgi°îs
</usage>

3309 </
addªssBlock
>

3310 <
ªgi°îs
>

3312 <
«me
>
CR
</name>

3313 <
di•œyName
>
CR
</displayName>

3314 <
des¸ùti⁄
>
c⁄åﬁ
 </description>

3315 <
addªssOff£t
>0x0</addressOffset>

3316 <
size
>0x20</size>

3317 <
ac˚ss
>
ªad
-
wrôe
</access>

3318 <
ª£tVÆue
>0x00000000</resetValue>

3319 <
fõlds
>

3320 <
fõld
>

3321 <
«me
>
EN1
</name>

3322 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
íabÀ
</description>

3323 <
bôOff£t
>0</bitOffset>

3324 <
bôWidth
>1</bitWidth>

3325 </
fõld
>

3326 <
fõld
>

3327 <
«me
>
BOFF1
</name>

3328 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
ouçut
 
buf„r


3329 
dißbÀ
</
des¸ùti⁄
>

3330 <
bôOff£t
>1</bitOffset>

3331 <
bôWidth
>1</bitWidth>

3332 </
fõld
>

3333 <
fõld
>

3334 <
«me
>
TEN1
</name>

3335 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
åiggî


3336 
íabÀ
</
des¸ùti⁄
>

3337 <
bôOff£t
>2</bitOffset>

3338 <
bôWidth
>1</bitWidth>

3339 </
fõld
>

3340 <
fõld
>

3341 <
«me
>
TSEL10
</name>

3342 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
åiggî


3343 
£À˘i⁄
</
des¸ùti⁄
>

3344 <
bôOff£t
>3</bitOffset>

3345 <
bôWidth
>1</bitWidth>

3346 </
fõld
>

3347 <
fõld
>

3348 <
«me
>
TSEL11
</name>

3349 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
åiggî


3350 
£À˘i⁄
</
des¸ùti⁄
>

3351 <
bôOff£t
>4</bitOffset>

3352 <
bôWidth
>1</bitWidth>

3353 </
fõld
>

3354 <
fõld
>

3355 <
«me
>
TSEL12
</name>

3356 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
åiggî


3357 
£À˘i⁄
</
des¸ùti⁄
>

3358 <
bôOff£t
>5</bitOffset>

3359 <
bôWidth
>1</bitWidth>

3360 </
fõld
>

3361 <
fõld
>

3362 <
«me
>
DMAEN1
</name>

3363 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
DMA
 
íabÀ
</description>

3364 <
bôOff£t
>12</bitOffset>

3365 <
bôWidth
>1</bitWidth>

3366 </
fõld
>

3367 <
fõld
>

3368 <
«me
>
DMAUDRIE1
</name>

3369 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
DMA
 
Undîrun
 
I¡îru±


3370 
íabÀ
</
des¸ùti⁄
>

3371 <
bôOff£t
>13</bitOffset>

3372 <
bôWidth
>1</bitWidth>

3373 </
fõld
>

3374 </
fõlds
>

3377 <
«me
>
SWTRIGR
</name>

3378 <
di•œyName
>
SWTRIGR
</displayName>

3379 <
des¸ùti⁄
>
so·w¨e
 
åiggî
 </description>

3380 <
addªssOff£t
>0x4</addressOffset>

3381 <
size
>0x20</size>

3382 <
ac˚ss
>
wrôe
-
⁄ly
</access>

3383 <
ª£tVÆue
>0x00000000</resetValue>

3384 <
fõlds
>

3385 <
fõld
>

3386 <
«me
>
SWTRIG1
</name>

3387 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
so·w¨e


3388 
åiggî
</
des¸ùti⁄
>

3389 <
bôOff£t
>0</bitOffset>

3390 <
bôWidth
>1</bitWidth>

3391 </
fõld
>

3392 </
fõlds
>

3395 <
«me
>
DHR12R1
</name>

3396 <
di•œyName
>
DHR12R1
</displayName>

3397 <
des¸ùti⁄
>
ch™√l1
 12-
bô
 
right
-
Æig√d
 
d©a
 
hﬁdög


3398 </
des¸ùti⁄
>

3399 <
addªssOff£t
>0x8</addressOffset>

3400 <
size
>0x20</size>

3401 <
ac˚ss
>
ªad
-
wrôe
</access>

3402 <
ª£tVÆue
>0x00000000</resetValue>

3403 <
fõlds
>

3404 <
fõld
>

3405 <
«me
>
DACC1DHR
</name>

3406 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
right
-
Æig√d


3407 
d©a
</
des¸ùti⁄
>

3408 <
bôOff£t
>0</bitOffset>

3409 <
bôWidth
>12</bitWidth>

3410 </
fõld
>

3411 </
fõlds
>

3414 <
«me
>
DHR12L1
</name>

3415 <
di•œyName
>
DHR12L1
</displayName>

3416 <
des¸ùti⁄
>
ch™√l1
 12-
bô
 
À·
 
Æig√d
 
d©a
 
hﬁdög


3417 </
des¸ùti⁄
>

3418 <
addªssOff£t
>0xC</addressOffset>

3419 <
size
>0x20</size>

3420 <
ac˚ss
>
ªad
-
wrôe
</access>

3421 <
ª£tVÆue
>0x00000000</resetValue>

3422 <
fõlds
>

3423 <
fõld
>

3424 <
«me
>
DACC1DHR
</name>

3425 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
À·
-
Æig√d


3426 
d©a
</
des¸ùti⁄
>

3427 <
bôOff£t
>4</bitOffset>

3428 <
bôWidth
>12</bitWidth>

3429 </
fõld
>

3430 </
fõlds
>

3433 <
«me
>
DHR8R1
</name>

3434 <
di•œyName
>
DHR8R1
</displayName>

3435 <
des¸ùti⁄
>
ch™√l1
 8-
bô
 
right
 
Æig√d
 
d©a
 
hﬁdög


3436 </
des¸ùti⁄
>

3437 <
addªssOff£t
>0x10</addressOffset>

3438 <
size
>0x20</size>

3439 <
ac˚ss
>
ªad
-
wrôe
</access>

3440 <
ª£tVÆue
>0x00000000</resetValue>

3441 <
fõlds
>

3442 <
fõld
>

3443 <
«me
>
DACC1DHR
</name>

3444 <
des¸ùti⁄
>
DAC
 
ch™√l1
 8-
bô
 
right
-
Æig√d


3445 
d©a
</
des¸ùti⁄
>

3446 <
bôOff£t
>0</bitOffset>

3447 <
bôWidth
>8</bitWidth>

3448 </
fõld
>

3449 </
fõlds
>

3452 <
«me
>
DOR1
</name>

3453 <
di•œyName
>
DOR1
</displayName>

3454 <
des¸ùti⁄
>
ch™√l1
 
d©a
 
ouçut
 </description>

3455 <
addªssOff£t
>0x2C</addressOffset>

3456 <
size
>0x20</size>

3457 <
ac˚ss
>
ªad
-
⁄ly
</access>

3458 <
ª£tVÆue
>0x00000000</resetValue>

3459 <
fõlds
>

3460 <
fõld
>

3461 <
«me
>
DACC1DOR
</name>

3462 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
d©a
 
ouçut
</description>

3463 <
bôOff£t
>0</bitOffset>

3464 <
bôWidth
>12</bitWidth>

3465 </
fõld
>

3466 </
fõlds
>

3469 <
«me
>
SR
</name>

3470 <
di•œyName
>
SR
</displayName>

3471 <
des¸ùti⁄
>
°©us
 </description>

3472 <
addªssOff£t
>0x34</addressOffset>

3473 <
size
>0x20</size>

3474 <
ac˚ss
>
ªad
-
wrôe
</access>

3475 <
ª£tVÆue
>0x00000000</resetValue>

3476 <
fõlds
>

3477 <
fõld
>

3478 <
«me
>
DMAUDR2
</name>

3479 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
DMA
 
undîrun


3480 
Êag
</
des¸ùti⁄
>

3481 <
bôOff£t
>29</bitOffset>

3482 <
bôWidth
>1</bitWidth>

3483 </
fõld
>

3484 <
fõld
>

3485 <
«me
>
DMAUDR1
</name>

3486 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
DMA
 
undîrun


3487 
Êag
</
des¸ùti⁄
>

3488 <
bôOff£t
>13</bitOffset>

3489 <
bôWidth
>1</bitWidth>

3490 </
fõld
>

3491 </
fõlds
>

3493 </
ªgi°îs
>

3494 </
≥rùhîÆ
>

3495 <
≥rùhîÆ
>

3496 <
«me
>
PWR
</name>

3497 <
des¸ùti⁄
>
Powî
 
c⁄åﬁ
</description>

3498 <
groupName
>
PWR
</groupName>

3499 <
ba£Addªss
>0x40007000</baseAddress>

3500 <
addªssBlock
>

3501 <
off£t
>0x0</offset>

3502 <
size
>0x400</size>

3503 <
ußge
>
ªgi°îs
</usage>

3504 </
addªssBlock
>

3505 <
ªgi°îs
>

3507 <
«me
>
CR
</name>

3508 <
di•œyName
>
CR
</displayName>

3509 <
des¸ùti⁄
>
powî
 
c⁄åﬁ
 </description>

3510 <
addªssOff£t
>0x0</addressOffset>

3511 <
size
>0x20</size>

3512 <
ac˚ss
>
ªad
-
wrôe
</access>

3513 <
ª£tVÆue
>0x00000000</resetValue>

3514 <
fõlds
>

3515 <
fõld
>

3516 <
«me
>
FPDS
</name>

3517 <
des¸ùti⁄
>
Fœsh
 
powî
 
down
 
ö
 
St›


3518 
mode
</
des¸ùti⁄
>

3519 <
bôOff£t
>9</bitOffset>

3520 <
bôWidth
>1</bitWidth>

3521 </
fõld
>

3522 <
fõld
>

3523 <
«me
>
DBP
</name>

3524 <
des¸ùti⁄
>
DißbÀ
 
backup
 
domaö
 
wrôe


3525 
¥Ÿe˘i⁄
</
des¸ùti⁄
>

3526 <
bôOff£t
>8</bitOffset>

3527 <
bôWidth
>1</bitWidth>

3528 </
fõld
>

3529 <
fõld
>

3530 <
«me
>
PLS
</name>

3531 <
des¸ùti⁄
>
PVD
 
Àvñ
 
£À˘i⁄
</description>

3532 <
bôOff£t
>5</bitOffset>

3533 <
bôWidth
>3</bitWidth>

3534 </
fõld
>

3535 <
fõld
>

3536 <
«me
>
PVDE
</name>

3537 <
des¸ùti⁄
>
Powî
 
vﬁège
 
dëe˘‹


3538 
íabÀ
</
des¸ùti⁄
>

3539 <
bôOff£t
>4</bitOffset>

3540 <
bôWidth
>1</bitWidth>

3541 </
fõld
>

3542 <
fõld
>

3543 <
«me
>
CSBF
</name>

3544 <
des¸ùti⁄
>
CÀ¨
 
°™dby
 
Êag
</description>

3545 <
bôOff£t
>3</bitOffset>

3546 <
bôWidth
>1</bitWidth>

3547 </
fõld
>

3548 <
fõld
>

3549 <
«me
>
CWUF
</name>

3550 <
des¸ùti⁄
>
CÀ¨
 
wakeup
 
Êag
</description>

3551 <
bôOff£t
>2</bitOffset>

3552 <
bôWidth
>1</bitWidth>

3553 </
fõld
>

3554 <
fõld
>

3555 <
«me
>
PDDS
</name>

3556 <
des¸ùti⁄
>
Powî
 
down
 
dìp¶ìp
</description>

3557 <
bôOff£t
>1</bitOffset>

3558 <
bôWidth
>1</bitWidth>

3559 </
fõld
>

3560 <
fõld
>

3561 <
«me
>
LPDS
</name>

3562 <
des¸ùti⁄
>
Low
-
powî
 
dìp
 
¶ìp
</description>

3563 <
bôOff£t
>0</bitOffset>

3564 <
bôWidth
>1</bitWidth>

3565 </
fõld
>

3566 </
fõlds
>

3569 <
«me
>
CSR
</name>

3570 <
di•œyName
>
CSR
</displayName>

3571 <
des¸ùti⁄
>
powî
 
c⁄åﬁ
/
°©us
 </description>

3572 <
addªssOff£t
>0x4</addressOffset>

3573 <
size
>0x20</size>

3574 <
ª£tVÆue
>0x00000000</resetValue>

3575 <
fõlds
>

3576 <
fõld
>

3577 <
«me
>
BRE
</name>

3578 <
des¸ùti⁄
>
Backup
 
ªguœt‹
 
íabÀ
</description>

3579 <
bôOff£t
>9</bitOffset>

3580 <
bôWidth
>1</bitWidth>

3581 <
ac˚ss
>
ªad
-
wrôe
</access>

3582 </
fõld
>

3583 <
fõld
>

3584 <
«me
>
EWUP
</name>

3585 <
des¸ùti⁄
>
E«bÀ
 
WKUP
 
pö
</description>

3586 <
bôOff£t
>8</bitOffset>

3587 <
bôWidth
>1</bitWidth>

3588 <
ac˚ss
>
ªad
-
wrôe
</access>

3589 </
fõld
>

3590 <
fõld
>

3591 <
«me
>
BRR
</name>

3592 <
des¸ùti⁄
>
Backup
 
ªguœt‹
 
ªady
</description>

3593 <
bôOff£t
>3</bitOffset>

3594 <
bôWidth
>1</bitWidth>

3595 <
ac˚ss
>
ªad
-
⁄ly
</access>

3596 </
fõld
>

3597 <
fõld
>

3598 <
«me
>
PVDO
</name>

3599 <
des¸ùti⁄
>
PVD
 
ouçut
</description>

3600 <
bôOff£t
>2</bitOffset>

3601 <
bôWidth
>1</bitWidth>

3602 <
ac˚ss
>
ªad
-
⁄ly
</access>

3603 </
fõld
>

3604 <
fõld
>

3605 <
«me
>
SBF
</name>

3606 <
des¸ùti⁄
>
Sèndby
 
Êag
</description>

3607 <
bôOff£t
>1</bitOffset>

3608 <
bôWidth
>1</bitWidth>

3609 <
ac˚ss
>
ªad
-
⁄ly
</access>

3610 </
fõld
>

3611 <
fõld
>

3612 <
«me
>
WUF
</name>

3613 <
des¸ùti⁄
>
Wakeup
 
Êag
</description>

3614 <
bôOff£t
>0</bitOffset>

3615 <
bôWidth
>1</bitWidth>

3616 <
ac˚ss
>
ªad
-
⁄ly
</access>

3617 </
fõld
>

3618 </
fõlds
>

3620 </
ªgi°îs
>

3621 </
≥rùhîÆ
>

3622 <
≥rùhîÆ
>

3623 <
«me
>
I2C1
</name>

3624 <
des¸ùti⁄
>
I¡î
-
öãgøãd
 
cúcuô
</description>

3625 <
groupName
>
I2C
</groupName>

3626 <
ba£Addªss
>0x40005400</baseAddress>

3627 <
addªssBlock
>

3628 <
off£t
>0x0</offset>

3629 <
size
>0x400</size>

3630 <
ußge
>
ªgi°îs
</usage>

3631 </
addªssBlock
>

3632 <
öãºu±
>

3633 <
«me
>
I2C1_IRQ
</name>

3634 <
des¸ùti⁄
>
I2C1
 
globÆ
 
öãºu±
</description>

3635 <
vÆue
>23</value>

3636 </
öãºu±
>

3637 <
ªgi°îs
>

3639 <
«me
>
CR1
</name>

3640 <
di•œyName
>
CR1
</displayName>

3641 <
des¸ùti⁄
>
C⁄åﬁ
 1</description>

3642 <
addªssOff£t
>0x0</addressOffset>

3643 <
size
>0x20</size>

3644 <
ª£tVÆue
>0x00000000</resetValue>

3645 <
fõlds
>

3646 <
fõld
>

3647 <
«me
>
PE
</name>

3648 <
des¸ùti⁄
>
PîùhîÆ
 
íabÀ
</description>

3649 <
bôOff£t
>0</bitOffset>

3650 <
bôWidth
>1</bitWidth>

3651 <
ac˚ss
>
ªad
-
wrôe
</access>

3652 </
fõld
>

3653 <
fõld
>

3654 <
«me
>
TXIE
</name>

3655 <
des¸ùti⁄
>
TX
 
I¡îru±
 
íabÀ
</description>

3656 <
bôOff£t
>1</bitOffset>

3657 <
bôWidth
>1</bitWidth>

3658 <
ac˚ss
>
ªad
-
wrôe
</access>

3659 </
fõld
>

3660 <
fõld
>

3661 <
«me
>
RXIE
</name>

3662 <
des¸ùti⁄
>
RX
 
I¡îru±
 
íabÀ
</description>

3663 <
bôOff£t
>2</bitOffset>

3664 <
bôWidth
>1</bitWidth>

3665 <
ac˚ss
>
ªad
-
wrôe
</access>

3666 </
fõld
>

3667 <
fõld
>

3668 <
«me
>
ADDRIE
</name>

3669 <
des¸ùti⁄
>
Addªss
 
m©ch
 
öãºu±
 
íabÀ
 (
¶ave


3670 
⁄ly
)</
des¸ùti⁄
>

3671 <
bôOff£t
>3</bitOffset>

3672 <
bôWidth
>1</bitWidth>

3673 <
ac˚ss
>
ªad
-
wrôe
</access>

3674 </
fõld
>

3675 <
fõld
>

3676 <
«me
>
NACKIE
</name>

3677 <
des¸ùti⁄
>
NŸ
 
acknowÀdge
 
ª˚ived
 
öãºu±


3678 
íabÀ
</
des¸ùti⁄
>

3679 <
bôOff£t
>4</bitOffset>

3680 <
bôWidth
>1</bitWidth>

3681 <
ac˚ss
>
ªad
-
wrôe
</access>

3682 </
fõld
>

3683 <
fõld
>

3684 <
«me
>
STOPIE
</name>

3685 <
des¸ùti⁄
>
STOP
 
dëe˘i⁄
 
I¡îru±


3686 
íabÀ
</
des¸ùti⁄
>

3687 <
bôOff£t
>5</bitOffset>

3688 <
bôWidth
>1</bitWidth>

3689 <
ac˚ss
>
ªad
-
wrôe
</access>

3690 </
fõld
>

3691 <
fõld
>

3692 <
«me
>
TCIE
</name>

3693 <
des¸ùti⁄
>
Tøns„r
 
Com∂ëe
 
öãºu±


3694 
íabÀ
</
des¸ùti⁄
>

3695 <
bôOff£t
>6</bitOffset>

3696 <
bôWidth
>1</bitWidth>

3697 <
ac˚ss
>
ªad
-
wrôe
</access>

3698 </
fõld
>

3699 <
fõld
>

3700 <
«me
>
ERRIE
</name>

3701 <
des¸ùti⁄
>
Eº‹
 
öãºu±s
 
íabÀ
</description>

3702 <
bôOff£t
>7</bitOffset>

3703 <
bôWidth
>1</bitWidth>

3704 <
ac˚ss
>
ªad
-
wrôe
</access>

3705 </
fõld
>

3706 <
fõld
>

3707 <
«me
>
DNF
</name>

3708 <
des¸ùti⁄
>
DigôÆ
 
noi£
 
fûãr
</description>

3709 <
bôOff£t
>8</bitOffset>

3710 <
bôWidth
>4</bitWidth>

3711 <
ac˚ss
>
ªad
-
wrôe
</access>

3712 </
fõld
>

3713 <
fõld
>

3714 <
«me
>
ANFOFF
</name>

3715 <
des¸ùti⁄
>
A«log
 
noi£
 
fûãr
 
OFF
</description>

3716 <
bôOff£t
>12</bitOffset>

3717 <
bôWidth
>1</bitWidth>

3718 <
ac˚ss
>
ªad
-
wrôe
</access>

3719 </
fõld
>

3720 <
fõld
>

3721 <
«me
>
SWRST
</name>

3722 <
des¸ùti⁄
>
So·w¨e
 
ª£t
</description>

3723 <
bôOff£t
>13</bitOffset>

3724 <
bôWidth
>1</bitWidth>

3725 <
ac˚ss
>
wrôe
-
⁄ly
</access>

3726 </
fõld
>

3727 <
fõld
>

3728 <
«me
>
TXDMAEN
</name>

3729 <
des¸ùti⁄
>
DMA
 
å™smissi⁄
 
ªque°s


3730 
íabÀ
</
des¸ùti⁄
>

3731 <
bôOff£t
>14</bitOffset>

3732 <
bôWidth
>1</bitWidth>

3733 <
ac˚ss
>
ªad
-
wrôe
</access>

3734 </
fõld
>

3735 <
fõld
>

3736 <
«me
>
RXDMAEN
</name>

3737 <
des¸ùti⁄
>
DMA
 
ª˚±i⁄
 
ªque°s


3738 
íabÀ
</
des¸ùti⁄
>

3739 <
bôOff£t
>15</bitOffset>

3740 <
bôWidth
>1</bitWidth>

3741 <
ac˚ss
>
ªad
-
wrôe
</access>

3742 </
fõld
>

3743 <
fõld
>

3744 <
«me
>
SBC
</name>

3745 <
des¸ùti⁄
>
Sœve
 
byã
 
c⁄åﬁ
</description>

3746 <
bôOff£t
>16</bitOffset>

3747 <
bôWidth
>1</bitWidth>

3748 <
ac˚ss
>
ªad
-
wrôe
</access>

3749 </
fõld
>

3750 <
fõld
>

3751 <
«me
>
NOSTRETCH
</name>

3752 <
des¸ùti⁄
>
Clock
 
°ªtchög
 
dißbÀ
</description>

3753 <
bôOff£t
>17</bitOffset>

3754 <
bôWidth
>1</bitWidth>

3755 <
ac˚ss
>
ªad
-
wrôe
</access>

3756 </
fõld
>

3757 <
fõld
>

3758 <
«me
>
WUPEN
</name>

3759 <
des¸ùti⁄
>
Wakeup
 
‰om
 
STOP
 
íabÀ
</description>

3760 <
bôOff£t
>18</bitOffset>

3761 <
bôWidth
>1</bitWidth>

3762 <
ac˚ss
>
ªad
-
wrôe
</access>

3763 </
fõld
>

3764 <
fõld
>

3765 <
«me
>
GCEN
</name>

3766 <
des¸ùti⁄
>
GíîÆ
 
ˇŒ
 
íabÀ
</description>

3767 <
bôOff£t
>19</bitOffset>

3768 <
bôWidth
>1</bitWidth>

3769 <
ac˚ss
>
ªad
-
wrôe
</access>

3770 </
fõld
>

3771 <
fõld
>

3772 <
«me
>
SMBHEN
</name>

3773 <
des¸ùti⁄
>
SMBus
 
Ho°
 
addªss
 
íabÀ
</description>

3774 <
bôOff£t
>20</bitOffset>

3775 <
bôWidth
>1</bitWidth>

3776 <
ac˚ss
>
ªad
-
wrôe
</access>

3777 </
fõld
>

3778 <
fõld
>

3779 <
«me
>
SMBDEN
</name>

3780 <
des¸ùti⁄
>
SMBus
 
Devi˚
 
DeÁu…
 
addªss


3781 
íabÀ
</
des¸ùti⁄
>

3782 <
bôOff£t
>21</bitOffset>

3783 <
bôWidth
>1</bitWidth>

3784 <
ac˚ss
>
ªad
-
wrôe
</access>

3785 </
fõld
>

3786 <
fõld
>

3787 <
«me
>
ALERTEN
</name>

3788 <
des¸ùti⁄
>
SMBUS
 
Æît
 
íabÀ
</description>

3789 <
bôOff£t
>22</bitOffset>

3790 <
bôWidth
>1</bitWidth>

3791 <
ac˚ss
>
ªad
-
wrôe
</access>

3792 </
fõld
>

3793 <
fõld
>

3794 <
«me
>
PECEN
</name>

3795 <
des¸ùti⁄
>
PEC
 
íabÀ
</description>

3796 <
bôOff£t
>23</bitOffset>

3797 <
bôWidth
>1</bitWidth>

3798 <
ac˚ss
>
ªad
-
wrôe
</access>

3799 </
fõld
>

3800 </
fõlds
>

3803 <
«me
>
CR2
</name>

3804 <
di•œyName
>
CR2
</displayName>

3805 <
des¸ùti⁄
>
C⁄åﬁ
 2</description>

3806 <
addªssOff£t
>0x4</addressOffset>

3807 <
size
>0x20</size>

3808 <
ac˚ss
>
ªad
-
wrôe
</access>

3809 <
ª£tVÆue
>0x00000000</resetValue>

3810 <
fõlds
>

3811 <
fõld
>

3812 <
«me
>
PECBYTE
</name>

3813 <
des¸ùti⁄
>
Packë
 
îr‹
 
checkög
 
byã
</description>

3814 <
bôOff£t
>26</bitOffset>

3815 <
bôWidth
>1</bitWidth>

3816 </
fõld
>

3817 <
fõld
>

3818 <
«me
>
AUTOEND
</name>

3819 <
des¸ùti⁄
>
Autom©ic
 
íd
 
mode
 (
ma°î


3820 
mode
)</
des¸ùti⁄
>

3821 <
bôOff£t
>25</bitOffset>

3822 <
bôWidth
>1</bitWidth>

3823 </
fõld
>

3824 <
fõld
>

3825 <
«me
>
RELOAD
</name>

3826 <
des¸ùti⁄
>
NBYTES
 
ªlﬂd
 
mode
</description>

3827 <
bôOff£t
>24</bitOffset>

3828 <
bôWidth
>1</bitWidth>

3829 </
fõld
>

3830 <
fõld
>

3831 <
«me
>
NBYTES
</name>

3832 <
des¸ùti⁄
>
Numbî
 
of
 
byãs
</description>

3833 <
bôOff£t
>16</bitOffset>

3834 <
bôWidth
>8</bitWidth>

3835 </
fõld
>

3836 <
fõld
>

3837 <
«me
>
NACK
</name>

3838 <
des¸ùti⁄
>
NACK
 
gíî©i⁄
 (
¶ave


3839 
mode
)</
des¸ùti⁄
>

3840 <
bôOff£t
>15</bitOffset>

3841 <
bôWidth
>1</bitWidth>

3842 </
fõld
>

3843 <
fõld
>

3844 <
«me
>
STOP
</name>

3845 <
des¸ùti⁄
>
St›
 
gíî©i⁄
 (
ma°î


3846 
mode
)</
des¸ùti⁄
>

3847 <
bôOff£t
>14</bitOffset>

3848 <
bôWidth
>1</bitWidth>

3849 </
fõld
>

3850 <
fõld
>

3851 <
«me
>
START
</name>

3852 <
des¸ùti⁄
>
Sèπ
 
gíî©i⁄
</description>

3853 <
bôOff£t
>13</bitOffset>

3854 <
bôWidth
>1</bitWidth>

3855 </
fõld
>

3856 <
fõld
>

3857 <
«me
>
HEAD10R
</name>

3858 <
des¸ùti⁄
>10-
bô
 
addªss
 
hódî
 
⁄ly
 
ªad


3859 
dúe˘i⁄
 (
ma°î
 
ª˚ivî
 
mode
)</
des¸ùti⁄
>

3860 <
bôOff£t
>12</bitOffset>

3861 <
bôWidth
>1</bitWidth>

3862 </
fõld
>

3863 <
fõld
>

3864 <
«me
>
ADD10
</name>

3865 <
des¸ùti⁄
>10-
bô
 
addªssög
 
mode
 (
ma°î


3866 
mode
)</
des¸ùti⁄
>

3867 <
bôOff£t
>11</bitOffset>

3868 <
bôWidth
>1</bitWidth>

3869 </
fõld
>

3870 <
fõld
>

3871 <
«me
>
RD_WRN
</name>

3872 <
des¸ùti⁄
>
Tøns„r
 
dúe˘i⁄
 (
ma°î


3873 
mode
)</
des¸ùti⁄
>

3874 <
bôOff£t
>10</bitOffset>

3875 <
bôWidth
>1</bitWidth>

3876 </
fõld
>

3877 <
fõld
>

3878 <
«me
>
SADD8
</name>

3879 <
des¸ùti⁄
>
Sœve
 
addªss
 
bô
 9:8 (
ma°î


3880 
mode
)</
des¸ùti⁄
>

3881 <
bôOff£t
>8</bitOffset>

3882 <
bôWidth
>2</bitWidth>

3883 </
fõld
>

3884 <
fõld
>

3885 <
«me
>
SADD1
</name>

3886 <
des¸ùti⁄
>
Sœve
 
addªss
 
bô
 7:1 (
ma°î


3887 
mode
)</
des¸ùti⁄
>

3888 <
bôOff£t
>1</bitOffset>

3889 <
bôWidth
>7</bitWidth>

3890 </
fõld
>

3891 <
fõld
>

3892 <
«me
>
SADD0
</name>

3893 <
des¸ùti⁄
>
Sœve
 
addªss
 
bô
 0 (
ma°î


3894 
mode
)</
des¸ùti⁄
>

3895 <
bôOff£t
>0</bitOffset>

3896 <
bôWidth
>1</bitWidth>

3897 </
fõld
>

3898 </
fõlds
>

3901 <
«me
>
OAR1
</name>

3902 <
di•œyName
>
OAR1
</displayName>

3903 <
des¸ùti⁄
>
Own
 
addªss
 1</description>

3904 <
addªssOff£t
>0x8</addressOffset>

3905 <
size
>0x20</size>

3906 <
ac˚ss
>
ªad
-
wrôe
</access>

3907 <
ª£tVÆue
>0x00000000</resetValue>

3908 <
fõlds
>

3909 <
fõld
>

3910 <
«me
>
OA1_0
</name>

3911 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

3912 <
bôOff£t
>0</bitOffset>

3913 <
bôWidth
>1</bitWidth>

3914 </
fõld
>

3915 <
fõld
>

3916 <
«me
>
OA1_1
</name>

3917 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

3918 <
bôOff£t
>1</bitOffset>

3919 <
bôWidth
>7</bitWidth>

3920 </
fõld
>

3921 <
fõld
>

3922 <
«me
>
OA1_8
</name>

3923 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

3924 <
bôOff£t
>8</bitOffset>

3925 <
bôWidth
>2</bitWidth>

3926 </
fõld
>

3927 <
fõld
>

3928 <
«me
>
OA1MODE
</name>

3929 <
des¸ùti⁄
>
Own
 
Addªss
 1 10-
bô
 
mode
</description>

3930 <
bôOff£t
>10</bitOffset>

3931 <
bôWidth
>1</bitWidth>

3932 </
fõld
>

3933 <
fõld
>

3934 <
«me
>
OA1EN
</name>

3935 <
des¸ùti⁄
>
Own
 
Addªss
 1 
íabÀ
</description>

3936 <
bôOff£t
>15</bitOffset>

3937 <
bôWidth
>1</bitWidth>

3938 </
fõld
>

3939 </
fõlds
>

3942 <
«me
>
OAR2
</name>

3943 <
di•œyName
>
OAR2
</displayName>

3944 <
des¸ùti⁄
>
Own
 
addªss
 2</description>

3945 <
addªssOff£t
>0xC</addressOffset>

3946 <
size
>0x20</size>

3947 <
ac˚ss
>
ªad
-
wrôe
</access>

3948 <
ª£tVÆue
>0x00000000</resetValue>

3949 <
fõlds
>

3950 <
fõld
>

3951 <
«me
>
OA2
</name>

3952 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

3953 <
bôOff£t
>1</bitOffset>

3954 <
bôWidth
>7</bitWidth>

3955 </
fõld
>

3956 <
fõld
>

3957 <
«me
>
OA2MSK
</name>

3958 <
des¸ùti⁄
>
Own
 
Addªss
 2 
masks
</description>

3959 <
bôOff£t
>8</bitOffset>

3960 <
bôWidth
>3</bitWidth>

3961 </
fõld
>

3962 <
fõld
>

3963 <
«me
>
OA2EN
</name>

3964 <
des¸ùti⁄
>
Own
 
Addªss
 2 
íabÀ
</description>

3965 <
bôOff£t
>15</bitOffset>

3966 <
bôWidth
>1</bitWidth>

3967 </
fõld
>

3968 </
fõlds
>

3971 <
«me
>
TIMINGR
</name>

3972 <
di•œyName
>
TIMINGR
</displayName>

3973 <
des¸ùti⁄
>
Timög
 </description>

3974 <
addªssOff£t
>0x10</addressOffset>

3975 <
size
>0x20</size>

3976 <
ac˚ss
>
ªad
-
wrôe
</access>

3977 <
ª£tVÆue
>0x00000000</resetValue>

3978 <
fõlds
>

3979 <
fõld
>

3980 <
«me
>
SCLL
</name>

3981 <
des¸ùti⁄
>
SCL
 
low
 
≥riod
 (
ma°î


3982 
mode
)</
des¸ùti⁄
>

3983 <
bôOff£t
>0</bitOffset>

3984 <
bôWidth
>8</bitWidth>

3985 </
fõld
>

3986 <
fõld
>

3987 <
«me
>
SCLH
</name>

3988 <
des¸ùti⁄
>
SCL
 
high
 
≥riod
 (
ma°î


3989 
mode
)</
des¸ùti⁄
>

3990 <
bôOff£t
>8</bitOffset>

3991 <
bôWidth
>8</bitWidth>

3992 </
fõld
>

3993 <
fõld
>

3994 <
«me
>
SDADEL
</name>

3995 <
des¸ùti⁄
>
D©a
 
hﬁd
 
time
</description>

3996 <
bôOff£t
>16</bitOffset>

3997 <
bôWidth
>4</bitWidth>

3998 </
fõld
>

3999 <
fõld
>

4000 <
«me
>
SCLDEL
</name>

4001 <
des¸ùti⁄
>
D©a
 
£tup
 
time
</description>

4002 <
bôOff£t
>20</bitOffset>

4003 <
bôWidth
>4</bitWidth>

4004 </
fõld
>

4005 <
fõld
>

4006 <
«me
>
PRESC
</name>

4007 <
des¸ùti⁄
>
Timög
 
¥esˇÀr
</description>

4008 <
bôOff£t
>28</bitOffset>

4009 <
bôWidth
>4</bitWidth>

4010 </
fõld
>

4011 </
fõlds
>

4014 <
«me
>
TIMEOUTR
</name>

4015 <
di•œyName
>
TIMEOUTR
</displayName>

4016 <
des¸ùti⁄
>
Sètus
 1</description>

4017 <
addªssOff£t
>0x14</addressOffset>

4018 <
size
>0x20</size>

4019 <
ac˚ss
>
ªad
-
wrôe
</access>

4020 <
ª£tVÆue
>0x00000000</resetValue>

4021 <
fõlds
>

4022 <
fõld
>

4023 <
«me
>
TIMEOUTA
</name>

4024 <
des¸ùti⁄
>
Bus
 
timeout
 
A
</description>

4025 <
bôOff£t
>0</bitOffset>

4026 <
bôWidth
>12</bitWidth>

4027 </
fõld
>

4028 <
fõld
>

4029 <
«me
>
TIDLE
</name>

4030 <
des¸ùti⁄
>
IdÀ
 
˛ock
 
timeout


4031 
dëe˘i⁄
</
des¸ùti⁄
>

4032 <
bôOff£t
>12</bitOffset>

4033 <
bôWidth
>1</bitWidth>

4034 </
fõld
>

4035 <
fõld
>

4036 <
«me
>
TIMOUTEN
</name>

4037 <
des¸ùti⁄
>
Clock
 
timeout
 
íabÀ
</description>

4038 <
bôOff£t
>15</bitOffset>

4039 <
bôWidth
>1</bitWidth>

4040 </
fõld
>

4041 <
fõld
>

4042 <
«me
>
TIMEOUTB
</name>

4043 <
des¸ùti⁄
>
Bus
 
timeout
 
B
</description>

4044 <
bôOff£t
>16</bitOffset>

4045 <
bôWidth
>12</bitWidth>

4046 </
fõld
>

4047 <
fõld
>

4048 <
«me
>
TEXTEN
</name>

4049 <
des¸ùti⁄
>
Exãnded
 
˛ock
 
timeout


4050 
íabÀ
</
des¸ùti⁄
>

4051 <
bôOff£t
>31</bitOffset>

4052 <
bôWidth
>1</bitWidth>

4053 </
fõld
>

4054 </
fõlds
>

4057 <
«me
>
ISR
</name>

4058 <
di•œyName
>
ISR
</displayName>

4059 <
des¸ùti⁄
>
I¡îru±
 
™d
 
Sètus
 </description>

4060 <
addªssOff£t
>0x18</addressOffset>

4061 <
size
>0x20</size>

4062 <
ª£tVÆue
>0x00000001</resetValue>

4063 <
fõlds
>

4064 <
fõld
>

4065 <
«me
>
ADDCODE
</name>

4066 <
des¸ùti⁄
>
Addªss
 
m©ch
 
code
 (
Sœve


4067 
mode
)</
des¸ùti⁄
>

4068 <
bôOff£t
>17</bitOffset>

4069 <
bôWidth
>7</bitWidth>

4070 <
ac˚ss
>
ªad
-
⁄ly
</access>

4071 </
fõld
>

4072 <
fõld
>

4073 <
«me
>
DIR
</name>

4074 <
des¸ùti⁄
>
Tøns„r
 
dúe˘i⁄
 (
Sœve


4075 
mode
)</
des¸ùti⁄
>

4076 <
bôOff£t
>16</bitOffset>

4077 <
bôWidth
>1</bitWidth>

4078 <
ac˚ss
>
ªad
-
⁄ly
</access>

4079 </
fõld
>

4080 <
fõld
>

4081 <
«me
>
BUSY
</name>

4082 <
des¸ùti⁄
>
Bus
 
busy
</description>

4083 <
bôOff£t
>15</bitOffset>

4084 <
bôWidth
>1</bitWidth>

4085 <
ac˚ss
>
ªad
-
⁄ly
</access>

4086 </
fõld
>

4087 <
fõld
>

4088 <
«me
>
ALERT
</name>

4089 <
des¸ùti⁄
>
SMBus
 
Æît
</description>

4090 <
bôOff£t
>13</bitOffset>

4091 <
bôWidth
>1</bitWidth>

4092 <
ac˚ss
>
ªad
-
⁄ly
</access>

4093 </
fõld
>

4094 <
fõld
>

4095 <
«me
>
TIMEOUT
</name>

4096 <
des¸ùti⁄
>
Timeout
 
‹
 
t_low
 
dëe˘i⁄


4097 
Êag
</
des¸ùti⁄
>

4098 <
bôOff£t
>12</bitOffset>

4099 <
bôWidth
>1</bitWidth>

4100 <
ac˚ss
>
ªad
-
⁄ly
</access>

4101 </
fõld
>

4102 <
fõld
>

4103 <
«me
>
PECERR
</name>

4104 <
des¸ùti⁄
>
PEC
 
Eº‹
 
ö
 
ª˚±i⁄
</description>

4105 <
bôOff£t
>11</bitOffset>

4106 <
bôWidth
>1</bitWidth>

4107 <
ac˚ss
>
ªad
-
⁄ly
</access>

4108 </
fõld
>

4109 <
fõld
>

4110 <
«me
>
OVR
</name>

4111 <
des¸ùti⁄
>
Ovîrun
/
Undîrun
 (
¶ave


4112 
mode
)</
des¸ùti⁄
>

4113 <
bôOff£t
>10</bitOffset>

4114 <
bôWidth
>1</bitWidth>

4115 <
ac˚ss
>
ªad
-
⁄ly
</access>

4116 </
fõld
>

4117 <
fõld
>

4118 <
«me
>
ARLO
</name>

4119 <
des¸ùti⁄
>
Arbôøti⁄
 
lo°
</description>

4120 <
bôOff£t
>9</bitOffset>

4121 <
bôWidth
>1</bitWidth>

4122 <
ac˚ss
>
ªad
-
⁄ly
</access>

4123 </
fõld
>

4124 <
fõld
>

4125 <
«me
>
BERR
</name>

4126 <
des¸ùti⁄
>
Bus
 
îr‹
</description>

4127 <
bôOff£t
>8</bitOffset>

4128 <
bôWidth
>1</bitWidth>

4129 <
ac˚ss
>
ªad
-
⁄ly
</access>

4130 </
fõld
>

4131 <
fõld
>

4132 <
«me
>
TCR
</name>

4133 <
des¸ùti⁄
>
Tøns„r
 
Com∂ëe
 
Rñﬂd
</description>

4134 <
bôOff£t
>7</bitOffset>

4135 <
bôWidth
>1</bitWidth>

4136 <
ac˚ss
>
ªad
-
⁄ly
</access>

4137 </
fõld
>

4138 <
fõld
>

4139 <
«me
>
TC
</name>

4140 <
des¸ùti⁄
>
Tøns„r
 
Com∂ëe
 (
ma°î


4141 
mode
)</
des¸ùti⁄
>

4142 <
bôOff£t
>6</bitOffset>

4143 <
bôWidth
>1</bitWidth>

4144 <
ac˚ss
>
ªad
-
⁄ly
</access>

4145 </
fõld
>

4146 <
fõld
>

4147 <
«me
>
STOPF
</name>

4148 <
des¸ùti⁄
>
St›
 
dëe˘i⁄
 
Êag
</description>

4149 <
bôOff£t
>5</bitOffset>

4150 <
bôWidth
>1</bitWidth>

4151 <
ac˚ss
>
ªad
-
⁄ly
</access>

4152 </
fõld
>

4153 <
fõld
>

4154 <
«me
>
NACKF
</name>

4155 <
des¸ùti⁄
>
NŸ
 
acknowÀdge
 
ª˚ived


4156 
Êag
</
des¸ùti⁄
>

4157 <
bôOff£t
>4</bitOffset>

4158 <
bôWidth
>1</bitWidth>

4159 <
ac˚ss
>
ªad
-
⁄ly
</access>

4160 </
fõld
>

4161 <
fõld
>

4162 <
«me
>
ADDR
</name>

4163 <
des¸ùti⁄
>
Addªss
 
m©ched
 (
¶ave


4164 
mode
)</
des¸ùti⁄
>

4165 <
bôOff£t
>3</bitOffset>

4166 <
bôWidth
>1</bitWidth>

4167 <
ac˚ss
>
ªad
-
⁄ly
</access>

4168 </
fõld
>

4169 <
fõld
>

4170 <
«me
>
RXNE
</name>

4171 <
des¸ùti⁄
>
Re˚ive
 
d©a
 
nŸ
 
em±y


4172 (
ª˚ivîs
)</
des¸ùti⁄
>

4173 <
bôOff£t
>2</bitOffset>

4174 <
bôWidth
>1</bitWidth>

4175 <
ac˚ss
>
ªad
-
⁄ly
</access>

4176 </
fõld
>

4177 <
fõld
>

4178 <
«me
>
TXIS
</name>

4179 <
des¸ùti⁄
>
Tønsmô
 
öãºu±
 
°©us


4180 (
å™smôãrs
)</
des¸ùti⁄
>

4181 <
bôOff£t
>1</bitOffset>

4182 <
bôWidth
>1</bitWidth>

4183 <
ac˚ss
>
ªad
-
wrôe
</access>

4184 </
fõld
>

4185 <
fõld
>

4186 <
«me
>
TXE
</name>

4187 <
des¸ùti⁄
>
Tønsmô
 
d©a
 
em±y


4188 (
å™smôãrs
)</
des¸ùti⁄
>

4189 <
bôOff£t
>0</bitOffset>

4190 <
bôWidth
>1</bitWidth>

4191 <
ac˚ss
>
ªad
-
wrôe
</access>

4192 </
fõld
>

4193 </
fõlds
>

4196 <
«me
>
ICR
</name>

4197 <
di•œyName
>
ICR
</displayName>

4198 <
des¸ùti⁄
>
I¡îru±
 
˛ór
 </description>

4199 <
addªssOff£t
>0x1C</addressOffset>

4200 <
size
>0x20</size>

4201 <
ac˚ss
>
wrôe
-
⁄ly
</access>

4202 <
ª£tVÆue
>0x00000000</resetValue>

4203 <
fõlds
>

4204 <
fõld
>

4205 <
«me
>
ALERTCF
</name>

4206 <
des¸ùti⁄
>
AÀπ
 
Êag
 
˛ór
</description>

4207 <
bôOff£t
>13</bitOffset>

4208 <
bôWidth
>1</bitWidth>

4209 </
fõld
>

4210 <
fõld
>

4211 <
«me
>
TIMOUTCF
</name>

4212 <
des¸ùti⁄
>
Timeout
 
dëe˘i⁄
 
Êag


4213 
˛ór
</
des¸ùti⁄
>

4214 <
bôOff£t
>12</bitOffset>

4215 <
bôWidth
>1</bitWidth>

4216 </
fõld
>

4217 <
fõld
>

4218 <
«me
>
PECCF
</name>

4219 <
des¸ùti⁄
>
PEC
 
Eº‹
 
Êag
 
˛ór
</description>

4220 <
bôOff£t
>11</bitOffset>

4221 <
bôWidth
>1</bitWidth>

4222 </
fõld
>

4223 <
fõld
>

4224 <
«me
>
OVRCF
</name>

4225 <
des¸ùti⁄
>
Ovîrun
/
Undîrun
 
Êag


4226 
˛ór
</
des¸ùti⁄
>

4227 <
bôOff£t
>10</bitOffset>

4228 <
bôWidth
>1</bitWidth>

4229 </
fõld
>

4230 <
fõld
>

4231 <
«me
>
ARLOCF
</name>

4232 <
des¸ùti⁄
>
Arbôøti⁄
 
lo°
 
Êag


4233 
˛ór
</
des¸ùti⁄
>

4234 <
bôOff£t
>9</bitOffset>

4235 <
bôWidth
>1</bitWidth>

4236 </
fõld
>

4237 <
fõld
>

4238 <
«me
>
BERRCF
</name>

4239 <
des¸ùti⁄
>
Bus
 
îr‹
 
Êag
 
˛ór
</description>

4240 <
bôOff£t
>8</bitOffset>

4241 <
bôWidth
>1</bitWidth>

4242 </
fõld
>

4243 <
fõld
>

4244 <
«me
>
STOPCF
</name>

4245 <
des¸ùti⁄
>
St›
 
dëe˘i⁄
 
Êag
 
˛ór
</description>

4246 <
bôOff£t
>5</bitOffset>

4247 <
bôWidth
>1</bitWidth>

4248 </
fõld
>

4249 <
fõld
>

4250 <
«me
>
NACKCF
</name>

4251 <
des¸ùti⁄
>
NŸ
 
AcknowÀdge
 
Êag
 
˛ór
</description>

4252 <
bôOff£t
>4</bitOffset>

4253 <
bôWidth
>1</bitWidth>

4254 </
fõld
>

4255 <
fõld
>

4256 <
«me
>
ADDRCF
</name>

4257 <
des¸ùti⁄
>
Addªss
 
M©ched
 
Êag
 
˛ór
</description>

4258 <
bôOff£t
>3</bitOffset>

4259 <
bôWidth
>1</bitWidth>

4260 </
fõld
>

4261 </
fõlds
>

4264 <
«me
>
PECR
</name>

4265 <
di•œyName
>
PECR
</displayName>

4266 <
des¸ùti⁄
>
PEC
 </description>

4267 <
addªssOff£t
>0x20</addressOffset>

4268 <
size
>0x20</size>

4269 <
ac˚ss
>
ªad
-
⁄ly
</access>

4270 <
ª£tVÆue
>0x00000000</resetValue>

4271 <
fõlds
>

4272 <
fõld
>

4273 <
«me
>
PEC
</name>

4274 <
des¸ùti⁄
>
Packë
 
îr‹
 
checkög


4275 </
des¸ùti⁄
>

4276 <
bôOff£t
>0</bitOffset>

4277 <
bôWidth
>8</bitWidth>

4278 </
fõld
>

4279 </
fõlds
>

4282 <
«me
>
RXDR
</name>

4283 <
di•œyName
>
RXDR
</displayName>

4284 <
des¸ùti⁄
>
Re˚ive
 
d©a
 </description>

4285 <
addªssOff£t
>0x24</addressOffset>

4286 <
size
>0x20</size>

4287 <
ac˚ss
>
ªad
-
⁄ly
</access>

4288 <
ª£tVÆue
>0x00000000</resetValue>

4289 <
fõlds
>

4290 <
fõld
>

4291 <
«me
>
RXDATA
</name>

4292 <
des¸ùti⁄
>8-
bô
 
ª˚ive
 
d©a
</description>

4293 <
bôOff£t
>0</bitOffset>

4294 <
bôWidth
>8</bitWidth>

4295 </
fõld
>

4296 </
fõlds
>

4299 <
«me
>
TXDR
</name>

4300 <
di•œyName
>
TXDR
</displayName>

4301 <
des¸ùti⁄
>
Tønsmô
 
d©a
 </description>

4302 <
addªssOff£t
>0x28</addressOffset>

4303 <
size
>0x20</size>

4304 <
ac˚ss
>
ªad
-
wrôe
</access>

4305 <
ª£tVÆue
>0x00000000</resetValue>

4306 <
fõlds
>

4307 <
fõld
>

4308 <
«me
>
TXDATA
</name>

4309 <
des¸ùti⁄
>8-
bô
 
å™smô
 
d©a
</description>

4310 <
bôOff£t
>0</bitOffset>

4311 <
bôWidth
>8</bitWidth>

4312 </
fõld
>

4313 </
fõlds
>

4315 </
ªgi°îs
>

4316 </
≥rùhîÆ
>

4317 <
≥rùhîÆ
 
dîivedFrom
="I2C1">

4318 <
«me
>
I2C2
</name>

4319 <
ba£Addªss
>0x40005800</baseAddress>

4320 <
öãºu±
>

4321 <
«me
>
I2C2_IRQ
</name>

4322 <
des¸ùti⁄
>
I2C2
 
globÆ
 
öãºu±
</description>

4323 <
vÆue
>24</value>

4324 </
öãºu±
>

4325 </
≥rùhîÆ
>

4326 <
≥rùhîÆ
>

4327 <
«me
>
IWDG
</name>

4328 <
des¸ùti⁄
>
Indïídít
 
w©chdog
</description>

4329 <
groupName
>
IWDG
</groupName>

4330 <
ba£Addªss
>0x40003000</baseAddress>

4331 <
addªssBlock
>

4332 <
off£t
>0x0</offset>

4333 <
size
>0x400</size>

4334 <
ußge
>
ªgi°îs
</usage>

4335 </
addªssBlock
>

4336 <
ªgi°îs
>

4338 <
«me
>
KR
</name>

4339 <
di•œyName
>
KR
</displayName>

4340 <
des¸ùti⁄
>
Key
 </description>

4341 <
addªssOff£t
>0x0</addressOffset>

4342 <
size
>0x20</size>

4343 <
ac˚ss
>
wrôe
-
⁄ly
</access>

4344 <
ª£tVÆue
>0x00000000</resetValue>

4345 <
fõlds
>

4346 <
fõld
>

4347 <
«me
>
KEY
</name>

4348 <
des¸ùti⁄
>
Key
 
vÆue
</description>

4349 <
bôOff£t
>0</bitOffset>

4350 <
bôWidth
>16</bitWidth>

4351 </
fõld
>

4352 </
fõlds
>

4355 <
«me
>
PR
</name>

4356 <
di•œyName
>
PR
</displayName>

4357 <
des¸ùti⁄
>
PªsˇÀr
 </description>

4358 <
addªssOff£t
>0x4</addressOffset>

4359 <
size
>0x20</size>

4360 <
ac˚ss
>
ªad
-
wrôe
</access>

4361 <
ª£tVÆue
>0x00000000</resetValue>

4362 <
fõlds
>

4363 <
fõld
>

4364 <
«me
>
PR
</name>

4365 <
des¸ùti⁄
>
PªsˇÀr
 
dividî
</description>

4366 <
bôOff£t
>0</bitOffset>

4367 <
bôWidth
>3</bitWidth>

4368 </
fõld
>

4369 </
fõlds
>

4372 <
«me
>
RLR
</name>

4373 <
di•œyName
>
RLR
</displayName>

4374 <
des¸ùti⁄
>
Rñﬂd
 </description>

4375 <
addªssOff£t
>0x8</addressOffset>

4376 <
size
>0x20</size>

4377 <
ac˚ss
>
ªad
-
wrôe
</access>

4378 <
ª£tVÆue
>0x00000FFF</resetValue>

4379 <
fõlds
>

4380 <
fõld
>

4381 <
«me
>
RL
</name>

4382 <
des¸ùti⁄
>
W©chdog
 
cou¡î
 
ªlﬂd


4383 
vÆue
</
des¸ùti⁄
>

4384 <
bôOff£t
>0</bitOffset>

4385 <
bôWidth
>12</bitWidth>

4386 </
fõld
>

4387 </
fõlds
>

4390 <
«me
>
SR
</name>

4391 <
di•œyName
>
SR
</displayName>

4392 <
des¸ùti⁄
>
Sètus
 </description>

4393 <
addªssOff£t
>0xC</addressOffset>

4394 <
size
>0x20</size>

4395 <
ac˚ss
>
ªad
-
⁄ly
</access>

4396 <
ª£tVÆue
>0x00000000</resetValue>

4397 <
fõlds
>

4398 <
fõld
>

4399 <
«me
>
PVU
</name>

4400 <
des¸ùti⁄
>
W©chdog
 
¥esˇÀr
 
vÆue


4401 
upd©e
</
des¸ùti⁄
>

4402 <
bôOff£t
>0</bitOffset>

4403 <
bôWidth
>1</bitWidth>

4404 </
fõld
>

4405 <
fõld
>

4406 <
«me
>
RVU
</name>

4407 <
des¸ùti⁄
>
W©chdog
 
cou¡î
 
ªlﬂd
 
vÆue


4408 
upd©e
</
des¸ùti⁄
>

4409 <
bôOff£t
>1</bitOffset>

4410 <
bôWidth
>1</bitWidth>

4411 </
fõld
>

4412 <
fõld
>

4413 <
«me
>
WVU
</name>

4414 <
des¸ùti⁄
>
W©chdog
 
cou¡î
 
wödow
 
vÆue


4415 
upd©e
</
des¸ùti⁄
>

4416 <
bôOff£t
>2</bitOffset>

4417 <
bôWidth
>1</bitWidth>

4418 </
fõld
>

4419 </
fõlds
>

4422 <
«me
>
WINR
</name>

4423 <
di•œyName
>
WINR
</displayName>

4424 <
des¸ùti⁄
>
Wödow
 </description>

4425 <
addªssOff£t
>0x10</addressOffset>

4426 <
size
>0x20</size>

4427 <
ac˚ss
>
ªad
-
wrôe
</access>

4428 <
ª£tVÆue
>0x00000FFF</resetValue>

4429 <
fõlds
>

4430 <
fõld
>

4431 <
«me
>
WIN
</name>

4432 <
des¸ùti⁄
>
W©chdog
 
cou¡î
 
wödow


4433 
vÆue
</
des¸ùti⁄
>

4434 <
bôOff£t
>0</bitOffset>

4435 <
bôWidth
>12</bitWidth>

4436 </
fõld
>

4437 </
fõlds
>

4439 </
ªgi°îs
>

4440 </
≥rùhîÆ
>

4441 <
≥rùhîÆ
>

4442 <
«me
>
WWDG
</name>

4443 <
des¸ùti⁄
>
Wödow
 
w©chdog
</description>

4444 <
groupName
>
WWDG
</groupName>

4445 <
ba£Addªss
>0x40002C00</baseAddress>

4446 <
addªssBlock
>

4447 <
off£t
>0x0</offset>

4448 <
size
>0x400</size>

4449 <
ußge
>
ªgi°îs
</usage>

4450 </
addªssBlock
>

4451 <
öãºu±
>

4452 <
«me
>
WWDG_IRQ
</name>

4453 <
des¸ùti⁄
>
Wödow
 
W©chdog
 
öãºu±
</description>

4454 <
vÆue
>0</value>

4455 </
öãºu±
>

4456 <
ªgi°îs
>

4458 <
«me
>
CR
</name>

4459 <
di•œyName
>
CR
</displayName>

4460 <
des¸ùti⁄
>
C⁄åﬁ
 </description>

4461 <
addªssOff£t
>0x0</addressOffset>

4462 <
size
>0x20</size>

4463 <
ac˚ss
>
ªad
-
wrôe
</access>

4464 <
ª£tVÆue
>0x0000007F</resetValue>

4465 <
fõlds
>

4466 <
fõld
>

4467 <
«me
>
WDGA
</name>

4468 <
des¸ùti⁄
>
A˘iv©i⁄
 
bô
</description>

4469 <
bôOff£t
>7</bitOffset>

4470 <
bôWidth
>1</bitWidth>

4471 </
fõld
>

4472 <
fõld
>

4473 <
«me
>
T
</name>

4474 <
des¸ùti⁄
>7-
bô
 
cou¡î
</description>

4475 <
bôOff£t
>0</bitOffset>

4476 <
bôWidth
>7</bitWidth>

4477 </
fõld
>

4478 </
fõlds
>

4481 <
«me
>
CFR
</name>

4482 <
di•œyName
>
CFR
</displayName>

4483 <
des¸ùti⁄
>
C⁄figuøti⁄
 </description>

4484 <
addªssOff£t
>0x4</addressOffset>

4485 <
size
>0x20</size>

4486 <
ac˚ss
>
ªad
-
wrôe
</access>

4487 <
ª£tVÆue
>0x0000007F</resetValue>

4488 <
fõlds
>

4489 <
fõld
>

4490 <
«me
>
EWI
</name>

4491 <
des¸ùti⁄
>
E¨ly
 
wakeup
 
öãºu±
</description>

4492 <
bôOff£t
>9</bitOffset>

4493 <
bôWidth
>1</bitWidth>

4494 </
fõld
>

4495 <
fõld
>

4496 <
«me
>
WDGTB
</name>

4497 <
des¸ùti⁄
>
Timî
 
ba£
</description>

4498 <
bôOff£t
>7</bitOffset>

4499 <
bôWidth
>2</bitWidth>

4500 </
fõld
>

4501 <
fõld
>

4502 <
«me
>
W
</name>

4503 <
des¸ùti⁄
>7-
bô
 
wödow
 
vÆue
</description>

4504 <
bôOff£t
>0</bitOffset>

4505 <
bôWidth
>7</bitWidth>

4506 </
fõld
>

4507 </
fõlds
>

4510 <
«me
>
SR
</name>

4511 <
di•œyName
>
SR
</displayName>

4512 <
des¸ùti⁄
>
Sètus
 </description>

4513 <
addªssOff£t
>0x8</addressOffset>

4514 <
size
>0x20</size>

4515 <
ac˚ss
>
ªad
-
wrôe
</access>

4516 <
ª£tVÆue
>0x00000000</resetValue>

4517 <
fõlds
>

4518 <
fõld
>

4519 <
«me
>
EWIF
</name>

4520 <
des¸ùti⁄
>
E¨ly
 
wakeup
 
öãºu±


4521 
Êag
</
des¸ùti⁄
>

4522 <
bôOff£t
>0</bitOffset>

4523 <
bôWidth
>1</bitWidth>

4524 </
fõld
>

4525 </
fõlds
>

4527 </
ªgi°îs
>

4528 </
≥rùhîÆ
>

4529 <
≥rùhîÆ
>

4530 <
«me
>
TIM1
</name>

4531 <
des¸ùti⁄
>
Adv™˚d
-
timîs
</description>

4532 <
groupName
>
TIM
</groupName>

4533 <
ba£Addªss
>0x40012C00</baseAddress>

4534 <
addªssBlock
>

4535 <
off£t
>0x0</offset>

4536 <
size
>0x400</size>

4537 <
ußge
>
ªgi°îs
</usage>

4538 </
addªssBlock
>

4539 <
öãºu±
>

4540 <
«me
>
TIM1_BRK_UP_IRQ
</name>

4541 <
des¸ùti⁄
>
TIM1
 
Bªak
, 
	gupd©e
, 
åiggî
 
	g™d
</
	gdes¸ùti⁄
>

4542 <
	gvÆue
>13</value>

4543 </
	göãºu±
>

4544 <
	göãºu±
>

4545 <
	g«me
>
	gTIM1_CC_IRQ
</name>

4546 <
	gdes¸ùti⁄
>
TIM1
 
C≠tuª
 
Com∑ª
 
	göãºu±
</description>

4547 <
	gvÆue
>14</value>

4548 </
	göãºu±
>

4549 <
	gªgi°îs
>

4551 <
	g«me
>
	gCR1
</name>

4552 <
	gdi•œyName
>
	gCR1
</displayName>

4553 <
	gdes¸ùti⁄
>
c⁄åﬁ
 1</description>

4554 <
	gaddªssOff£t
>0x0</addressOffset>

4555 <
	gsize
>0x20</size>

4556 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

4557 <
	gª£tVÆue
>0x0000</resetValue>

4558 <
	gfõlds
>

4559 <
	gfõld
>

4560 <
	g«me
>
	gCKD
</name>

4561 <
	gdes¸ùti⁄
>
Clock
 
	gdivisi⁄
</description>

4562 <
	gbôOff£t
>8</bitOffset>

4563 <
	gbôWidth
>2</bitWidth>

4564 </
	gfõld
>

4565 <
	gfõld
>

4566 <
	g«me
>
	gARPE
</name>

4567 <
	gdes¸ùti⁄
>
	gAuto
-
ªlﬂd
 
¥ñﬂd
 
	gíabÀ
</description>

4568 <
	gbôOff£t
>7</bitOffset>

4569 <
	gbôWidth
>1</bitWidth>

4570 </
	gfõld
>

4571 <
	gfõld
>

4572 <
	g«me
>
	gCMS
</name>

4573 <
	gdes¸ùti⁄
>
	gCíãr
-
Æig√d
 
mode


4574 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

4575 <
	gbôOff£t
>5</bitOffset>

4576 <
	gbôWidth
>2</bitWidth>

4577 </
	gfõld
>

4578 <
	gfõld
>

4579 <
	g«me
>
	gDIR
</name>

4580 <
	gdes¸ùti⁄
>
	gDúe˘i⁄
</description>

4581 <
	gbôOff£t
>4</bitOffset>

4582 <
	gbôWidth
>1</bitWidth>

4583 </
	gfõld
>

4584 <
	gfõld
>

4585 <
	g«me
>
	gOPM
</name>

4586 <
	gdes¸ùti⁄
>
	gO√
-
pul£
 
	gmode
</description>

4587 <
	gbôOff£t
>3</bitOffset>

4588 <
	gbôWidth
>1</bitWidth>

4589 </
	gfõld
>

4590 <
	gfõld
>

4591 <
	g«me
>
	gURS
</name>

4592 <
	gdes¸ùti⁄
>
Upd©e
 
ªque°
 
	gsour˚
</description>

4593 <
	gbôOff£t
>2</bitOffset>

4594 <
	gbôWidth
>1</bitWidth>

4595 </
	gfõld
>

4596 <
	gfõld
>

4597 <
	g«me
>
	gUDIS
</name>

4598 <
	gdes¸ùti⁄
>
Upd©e
 
	gdißbÀ
</description>

4599 <
	gbôOff£t
>1</bitOffset>

4600 <
	gbôWidth
>1</bitWidth>

4601 </
	gfõld
>

4602 <
	gfõld
>

4603 <
	g«me
>
	gCEN
</name>

4604 <
	gdes¸ùti⁄
>
Cou¡î
 
	gíabÀ
</description>

4605 <
	gbôOff£t
>0</bitOffset>

4606 <
	gbôWidth
>1</bitWidth>

4607 </
	gfõld
>

4608 </
	gfõlds
>

4611 <
	g«me
>
	gCR2
</name>

4612 <
	gdi•œyName
>
	gCR2
</displayName>

4613 <
	gdes¸ùti⁄
>
c⁄åﬁ
 2</description>

4614 <
	gaddªssOff£t
>0x4</addressOffset>

4615 <
	gsize
>0x20</size>

4616 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

4617 <
	gª£tVÆue
>0x0000</resetValue>

4618 <
	gfõlds
>

4619 <
	gfõld
>

4620 <
	g«me
>
	gOIS4
</name>

4621 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 4</description>

4622 <
	gbôOff£t
>14</bitOffset>

4623 <
	gbôWidth
>1</bitWidth>

4624 </
	gfõld
>

4625 <
	gfõld
>

4626 <
	g«me
>
	gOIS3N
</name>

4627 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 3</description>

4628 <
	gbôOff£t
>13</bitOffset>

4629 <
	gbôWidth
>1</bitWidth>

4630 </
	gfõld
>

4631 <
	gfõld
>

4632 <
	g«me
>
	gOIS3
</name>

4633 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 3</description>

4634 <
	gbôOff£t
>12</bitOffset>

4635 <
	gbôWidth
>1</bitWidth>

4636 </
	gfõld
>

4637 <
	gfõld
>

4638 <
	g«me
>
	gOIS2N
</name>

4639 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 2</description>

4640 <
	gbôOff£t
>11</bitOffset>

4641 <
	gbôWidth
>1</bitWidth>

4642 </
	gfõld
>

4643 <
	gfõld
>

4644 <
	g«me
>
	gOIS2
</name>

4645 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 2</description>

4646 <
	gbôOff£t
>10</bitOffset>

4647 <
	gbôWidth
>1</bitWidth>

4648 </
	gfõld
>

4649 <
	gfõld
>

4650 <
	g«me
>
	gOIS1N
</name>

4651 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 1</description>

4652 <
	gbôOff£t
>9</bitOffset>

4653 <
	gbôWidth
>1</bitWidth>

4654 </
	gfõld
>

4655 <
	gfõld
>

4656 <
	g«me
>
	gOIS1
</name>

4657 <
	gdes¸ùti⁄
>
Ouçut
 
IdÀ
 
	g°©e
 1</description>

4658 <
	gbôOff£t
>8</bitOffset>

4659 <
	gbôWidth
>1</bitWidth>

4660 </
	gfõld
>

4661 <
	gfõld
>

4662 <
	g«me
>
	gTI1S
</name>

4663 <
	gdes¸ùti⁄
>
TI1
 
	g£À˘i⁄
</description>

4664 <
	gbôOff£t
>7</bitOffset>

4665 <
	gbôWidth
>1</bitWidth>

4666 </
	gfõld
>

4667 <
	gfõld
>

4668 <
	g«me
>
	gMMS
</name>

4669 <
	gdes¸ùti⁄
>
Ma°î
 
mode
 
	g£À˘i⁄
</description>

4670 <
	gbôOff£t
>4</bitOffset>

4671 <
	gbôWidth
>3</bitWidth>

4672 </
	gfõld
>

4673 <
	gfõld
>

4674 <
	g«me
>
	gCCDS
</name>

4675 <
	gdes¸ùti⁄
>
	gC≠tuª
/
com∑ª
 
DMA


4676 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

4677 <
	gbôOff£t
>3</bitOffset>

4678 <
	gbôWidth
>1</bitWidth>

4679 </
	gfõld
>

4680 <
	gfõld
>

4681 <
	g«me
>
	gCCUS
</name>

4682 <
	gdes¸ùti⁄
>
	gC≠tuª
/
com∑ª
 
c⁄åﬁ
 
upd©e


4683 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

4684 <
	gbôOff£t
>2</bitOffset>

4685 <
	gbôWidth
>1</bitWidth>

4686 </
	gfõld
>

4687 <
	gfõld
>

4688 <
	g«me
>
	gCCPC
</name>

4689 <
	gdes¸ùti⁄
>
	gC≠tuª
/
com∑ª
 
¥ñﬂded


4690 
	gc⁄åﬁ
</
	gdes¸ùti⁄
>

4691 <
	gbôOff£t
>0</bitOffset>

4692 <
	gbôWidth
>1</bitWidth>

4693 </
	gfõld
>

4694 </
	gfõlds
>

4697 <
	g«me
>
	gSMCR
</name>

4698 <
	gdi•œyName
>
	gSMCR
</displayName>

4699 <
	gdes¸ùti⁄
>
¶ave
 
mode
 
c⁄åﬁ
 </description>

4700 <
	gaddªssOff£t
>0x8</addressOffset>

4701 <
	gsize
>0x20</size>

4702 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

4703 <
	gª£tVÆue
>0x0000</resetValue>

4704 <
	gfõlds
>

4705 <
	gfõld
>

4706 <
	g«me
>
	gETP
</name>

4707 <
	gdes¸ùti⁄
>
Exã∫Æ
 
åiggî
 
	gpﬁ¨ôy
</description>

4708 <
	gbôOff£t
>15</bitOffset>

4709 <
	gbôWidth
>1</bitWidth>

4710 </
	gfõld
>

4711 <
	gfõld
>

4712 <
	g«me
>
	gECE
</name>

4713 <
	gdes¸ùti⁄
>
Exã∫Æ
 
˛ock
 
	gíabÀ
</description>

4714 <
	gbôOff£t
>14</bitOffset>

4715 <
	gbôWidth
>1</bitWidth>

4716 </
	gfõld
>

4717 <
	gfõld
>

4718 <
	g«me
>
	gETPS
</name>

4719 <
	gdes¸ùti⁄
>
Exã∫Æ
 
åiggî
 
	g¥esˇÀr
</description>

4720 <
	gbôOff£t
>12</bitOffset>

4721 <
	gbôWidth
>2</bitWidth>

4722 </
	gfõld
>

4723 <
	gfõld
>

4724 <
	g«me
>
	gETF
</name>

4725 <
	gdes¸ùti⁄
>
Exã∫Æ
 
åiggî
 
	gfûãr
</description>

4726 <
	gbôOff£t
>8</bitOffset>

4727 <
	gbôWidth
>4</bitWidth>

4728 </
	gfõld
>

4729 <
	gfõld
>

4730 <
	g«me
>
	gMSM
</name>

4731 <
	gdes¸ùti⁄
>
	gMa°î
/
Sœve
 
	gmode
</description>

4732 <
	gbôOff£t
>7</bitOffset>

4733 <
	gbôWidth
>1</bitWidth>

4734 </
	gfõld
>

4735 <
	gfõld
>

4736 <
	g«me
>
	gTS
</name>

4737 <
	gdes¸ùti⁄
>
Triggî
 
	g£À˘i⁄
</description>

4738 <
	gbôOff£t
>4</bitOffset>

4739 <
	gbôWidth
>3</bitWidth>

4740 </
	gfõld
>

4741 <
	gfõld
>

4742 <
	g«me
>
	gSMS
</name>

4743 <
	gdes¸ùti⁄
>
Sœve
 
mode
 
	g£À˘i⁄
</description>

4744 <
	gbôOff£t
>0</bitOffset>

4745 <
	gbôWidth
>3</bitWidth>

4746 </
	gfõld
>

4747 </
	gfõlds
>

4750 <
	g«me
>
	gDIER
</name>

4751 <
	gdi•œyName
>
	gDIER
</displayName>

4752 <
	gdes¸ùti⁄
>
	gDMA
/
I¡îru±
 
íabÀ
 </description>

4753 <
	gaddªssOff£t
>0xC</addressOffset>

4754 <
	gsize
>0x20</size>

4755 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

4756 <
	gª£tVÆue
>0x0000</resetValue>

4757 <
	gfõlds
>

4758 <
	gfõld
>

4759 <
	g«me
>
	gTDE
</name>

4760 <
	gdes¸ùti⁄
>
Triggî
 
DMA
 
ªque°
 
	gíabÀ
</description>

4761 <
	gbôOff£t
>14</bitOffset>

4762 <
	gbôWidth
>1</bitWidth>

4763 </
	gfõld
>

4764 <
	gfõld
>

4765 <
	g«me
>
	gCOMDE
</name>

4766 <
	gdes¸ùti⁄
>
	gRe£rved
</description>

4767 <
	gbôOff£t
>13</bitOffset>

4768 <
	gbôWidth
>1</bitWidth>

4769 </
	gfõld
>

4770 <
	gfõld
>

4771 <
	g«me
>
	gCC4DE
</name>

4772 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
DMA
 
ªque°


4773 
	gíabÀ
</
	gdes¸ùti⁄
>

4774 <
	gbôOff£t
>12</bitOffset>

4775 <
	gbôWidth
>1</bitWidth>

4776 </
	gfõld
>

4777 <
	gfõld
>

4778 <
	g«me
>
	gCC3DE
</name>

4779 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
DMA
 
ªque°


4780 
	gíabÀ
</
	gdes¸ùti⁄
>

4781 <
	gbôOff£t
>11</bitOffset>

4782 <
	gbôWidth
>1</bitWidth>

4783 </
	gfõld
>

4784 <
	gfõld
>

4785 <
	g«me
>
	gCC2DE
</name>

4786 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
DMA
 
ªque°


4787 
	gíabÀ
</
	gdes¸ùti⁄
>

4788 <
	gbôOff£t
>10</bitOffset>

4789 <
	gbôWidth
>1</bitWidth>

4790 </
	gfõld
>

4791 <
	gfõld
>

4792 <
	g«me
>
	gCC1DE
</name>

4793 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
DMA
 
ªque°


4794 
	gíabÀ
</
	gdes¸ùti⁄
>

4795 <
	gbôOff£t
>9</bitOffset>

4796 <
	gbôWidth
>1</bitWidth>

4797 </
	gfõld
>

4798 <
	gfõld
>

4799 <
	g«me
>
	gUDE
</name>

4800 <
	gdes¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
	gíabÀ
</description>

4801 <
	gbôOff£t
>8</bitOffset>

4802 <
	gbôWidth
>1</bitWidth>

4803 </
	gfõld
>

4804 <
	gfõld
>

4805 <
	g«me
>
	gBIE
</name>

4806 <
	gdes¸ùti⁄
>
Bªak
 
öãºu±
 
	gíabÀ
</description>

4807 <
	gbôOff£t
>7</bitOffset>

4808 <
	gbôWidth
>1</bitWidth>

4809 </
	gfõld
>

4810 <
	gfõld
>

4811 <
	g«me
>
	gTIE
</name>

4812 <
	gdes¸ùti⁄
>
Triggî
 
öãºu±
 
	gíabÀ
</description>

4813 <
	gbôOff£t
>6</bitOffset>

4814 <
	gbôWidth
>1</bitWidth>

4815 </
	gfõld
>

4816 <
	gfõld
>

4817 <
	g«me
>
	gCOMIE
</name>

4818 <
	gdes¸ùti⁄
>
COM
 
öãºu±
 
	gíabÀ
</description>

4819 <
	gbôOff£t
>5</bitOffset>

4820 <
	gbôWidth
>1</bitWidth>

4821 </
	gfõld
>

4822 <
	gfõld
>

4823 <
	g«me
>
	gCC4IE
</name>

4824 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
öãºu±


4825 
	gíabÀ
</
	gdes¸ùti⁄
>

4826 <
	gbôOff£t
>4</bitOffset>

4827 <
	gbôWidth
>1</bitWidth>

4828 </
	gfõld
>

4829 <
	gfõld
>

4830 <
	g«me
>
	gCC3IE
</name>

4831 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
öãºu±


4832 
	gíabÀ
</
	gdes¸ùti⁄
>

4833 <
	gbôOff£t
>3</bitOffset>

4834 <
	gbôWidth
>1</bitWidth>

4835 </
	gfõld
>

4836 <
	gfõld
>

4837 <
	g«me
>
	gCC2IE
</name>

4838 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
öãºu±


4839 
	gíabÀ
</
	gdes¸ùti⁄
>

4840 <
	gbôOff£t
>2</bitOffset>

4841 <
	gbôWidth
>1</bitWidth>

4842 </
	gfõld
>

4843 <
	gfõld
>

4844 <
	g«me
>
	gCC1IE
</name>

4845 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
öãºu±


4846 
	gíabÀ
</
	gdes¸ùti⁄
>

4847 <
	gbôOff£t
>1</bitOffset>

4848 <
	gbôWidth
>1</bitWidth>

4849 </
	gfõld
>

4850 <
	gfõld
>

4851 <
	g«me
>
	gUIE
</name>

4852 <
	gdes¸ùti⁄
>
Upd©e
 
öãºu±
 
	gíabÀ
</description>

4853 <
	gbôOff£t
>0</bitOffset>

4854 <
	gbôWidth
>1</bitWidth>

4855 </
	gfõld
>

4856 </
	gfõlds
>

4859 <
	g«me
>
	gSR
</name>

4860 <
	gdi•œyName
>
	gSR
</displayName>

4861 <
	gdes¸ùti⁄
>
°©us
 </description>

4862 <
	gaddªssOff£t
>0x10</addressOffset>

4863 <
	gsize
>0x20</size>

4864 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

4865 <
	gª£tVÆue
>0x0000</resetValue>

4866 <
	gfõlds
>

4867 <
	gfõld
>

4868 <
	g«me
>
	gCC4OF
</name>

4869 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
ovîˇ±uª


4870 
	gÊag
</
	gdes¸ùti⁄
>

4871 <
	gbôOff£t
>12</bitOffset>

4872 <
	gbôWidth
>1</bitWidth>

4873 </
	gfõld
>

4874 <
	gfõld
>

4875 <
	g«me
>
	gCC3OF
</name>

4876 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ovîˇ±uª


4877 
	gÊag
</
	gdes¸ùti⁄
>

4878 <
	gbôOff£t
>11</bitOffset>

4879 <
	gbôWidth
>1</bitWidth>

4880 </
	gfõld
>

4881 <
	gfõld
>

4882 <
	g«me
>
	gCC2OF
</name>

4883 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 2 
ovîˇ±uª


4884 
	gÊag
</
	gdes¸ùti⁄
>

4885 <
	gbôOff£t
>10</bitOffset>

4886 <
	gbôWidth
>1</bitWidth>

4887 </
	gfõld
>

4888 <
	gfõld
>

4889 <
	g«me
>
	gCC1OF
</name>

4890 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ovîˇ±uª


4891 
	gÊag
</
	gdes¸ùti⁄
>

4892 <
	gbôOff£t
>9</bitOffset>

4893 <
	gbôWidth
>1</bitWidth>

4894 </
	gfõld
>

4895 <
	gfõld
>

4896 <
	g«me
>
	gBIF
</name>

4897 <
	gdes¸ùti⁄
>
Bªak
 
öãºu±
 
	gÊag
</description>

4898 <
	gbôOff£t
>7</bitOffset>

4899 <
	gbôWidth
>1</bitWidth>

4900 </
	gfõld
>

4901 <
	gfõld
>

4902 <
	g«me
>
	gTIF
</name>

4903 <
	gdes¸ùti⁄
>
Triggî
 
öãºu±
 
	gÊag
</description>

4904 <
	gbôOff£t
>6</bitOffset>

4905 <
	gbôWidth
>1</bitWidth>

4906 </
	gfõld
>

4907 <
	gfõld
>

4908 <
	g«me
>
	gCOMIF
</name>

4909 <
	gdes¸ùti⁄
>
COM
 
öãºu±
 
	gÊag
</description>

4910 <
	gbôOff£t
>5</bitOffset>

4911 <
	gbôWidth
>1</bitWidth>

4912 </
	gfõld
>

4913 <
	gfõld
>

4914 <
	g«me
>
	gCC4IF
</name>

4915 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
öãºu±


4916 
	gÊag
</
	gdes¸ùti⁄
>

4917 <
	gbôOff£t
>4</bitOffset>

4918 <
	gbôWidth
>1</bitWidth>

4919 </
	gfõld
>

4920 <
	gfõld
>

4921 <
	g«me
>
	gCC3IF
</name>

4922 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
öãºu±


4923 
	gÊag
</
	gdes¸ùti⁄
>

4924 <
	gbôOff£t
>3</bitOffset>

4925 <
	gbôWidth
>1</bitWidth>

4926 </
	gfõld
>

4927 <
	gfõld
>

4928 <
	g«me
>
	gCC2IF
</name>

4929 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
öãºu±


4930 
	gÊag
</
	gdes¸ùti⁄
>

4931 <
	gbôOff£t
>2</bitOffset>

4932 <
	gbôWidth
>1</bitWidth>

4933 </
	gfõld
>

4934 <
	gfõld
>

4935 <
	g«me
>
	gCC1IF
</name>

4936 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 1 
öãºu±


4937 
	gÊag
</
	gdes¸ùti⁄
>

4938 <
	gbôOff£t
>1</bitOffset>

4939 <
	gbôWidth
>1</bitWidth>

4940 </
	gfõld
>

4941 <
	gfõld
>

4942 <
	g«me
>
	gUIF
</name>

4943 <
	gdes¸ùti⁄
>
Upd©e
 
öãºu±
 
	gÊag
</description>

4944 <
	gbôOff£t
>0</bitOffset>

4945 <
	gbôWidth
>1</bitWidth>

4946 </
	gfõld
>

4947 </
	gfõlds
>

4950 <
	g«me
>
	gEGR
</name>

4951 <
	gdi•œyName
>
	gEGR
</displayName>

4952 <
	gdes¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

4953 <
	gaddªssOff£t
>0x14</addressOffset>

4954 <
	gsize
>0x20</size>

4955 <
	gac˚ss
>
	gwrôe
-
	g⁄ly
</access>

4956 <
	gª£tVÆue
>0x0000</resetValue>

4957 <
	gfõlds
>

4958 <
	gfõld
>

4959 <
	g«me
>
	gBG
</name>

4960 <
	gdes¸ùti⁄
>
Bªak
 
	ggíî©i⁄
</description>

4961 <
	gbôOff£t
>7</bitOffset>

4962 <
	gbôWidth
>1</bitWidth>

4963 </
	gfõld
>

4964 <
	gfõld
>

4965 <
	g«me
>
	gTG
</name>

4966 <
	gdes¸ùti⁄
>
Triggî
 
	ggíî©i⁄
</description>

4967 <
	gbôOff£t
>6</bitOffset>

4968 <
	gbôWidth
>1</bitWidth>

4969 </
	gfõld
>

4970 <
	gfõld
>

4971 <
	g«me
>
	gCOMG
</name>

4972 <
	gdes¸ùti⁄
>
	gC≠tuª
/
Com∑ª
 
c⁄åﬁ
 
upd©e


4973 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

4974 <
	gbôOff£t
>5</bitOffset>

4975 <
	gbôWidth
>1</bitWidth>

4976 </
	gfõld
>

4977 <
	gfõld
>

4978 <
	g«me
>
	gCC4G
</name>

4979 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 4

4980 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

4981 <
	gbôOff£t
>4</bitOffset>

4982 <
	gbôWidth
>1</bitWidth>

4983 </
	gfõld
>

4984 <
	gfõld
>

4985 <
	g«me
>
	gCC3G
</name>

4986 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 3

4987 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

4988 <
	gbôOff£t
>3</bitOffset>

4989 <
	gbôWidth
>1</bitWidth>

4990 </
	gfõld
>

4991 <
	gfõld
>

4992 <
	g«me
>
	gCC2G
</name>

4993 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 2

4994 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

4995 <
	gbôOff£t
>2</bitOffset>

4996 <
	gbôWidth
>1</bitWidth>

4997 </
	gfõld
>

4998 <
	gfõld
>

4999 <
	g«me
>
	gCC1G
</name>

5000 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 1

5001 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

5002 <
	gbôOff£t
>1</bitOffset>

5003 <
	gbôWidth
>1</bitWidth>

5004 </
	gfõld
>

5005 <
	gfõld
>

5006 <
	g«me
>
	gUG
</name>

5007 <
	gdes¸ùti⁄
>
Upd©e
 
	ggíî©i⁄
</description>

5008 <
	gbôOff£t
>0</bitOffset>

5009 <
	gbôWidth
>1</bitWidth>

5010 </
	gfõld
>

5011 </
	gfõlds
>

5014 <
	g«me
>
	gCCMR1_Ouçut
</name>

5015 <
	gdi•œyName
>
	gCCMR1_Ouçut
</displayName>

5016 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 (
ouçut


5017 
	gmode
)</
	gdes¸ùti⁄
>

5018 <
	gaddªssOff£t
>0x18</addressOffset>

5019 <
	gsize
>0x20</size>

5020 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5021 <
	gª£tVÆue
>0x00000000</resetValue>

5022 <
	gfõlds
>

5023 <
	gfõld
>

5024 <
	g«me
>
	gOC2CE
</name>

5025 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 2 
˛ór


5026 
	gíabÀ
</
	gdes¸ùti⁄
>

5027 <
	gbôOff£t
>15</bitOffset>

5028 <
	gbôWidth
>1</bitWidth>

5029 </
	gfõld
>

5030 <
	gfõld
>

5031 <
	g«me
>
	gOC2M
</name>

5032 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 2 
	gmode
</description>

5033 <
	gbôOff£t
>12</bitOffset>

5034 <
	gbôWidth
>3</bitWidth>

5035 </
	gfõld
>

5036 <
	gfõld
>

5037 <
	g«me
>
	gOC2PE
</name>

5038 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 2 
¥ñﬂd


5039 
	gíabÀ
</
	gdes¸ùti⁄
>

5040 <
	gbôOff£t
>11</bitOffset>

5041 <
	gbôWidth
>1</bitWidth>

5042 </
	gfõld
>

5043 <
	gfõld
>

5044 <
	g«me
>
	gOC2FE
</name>

5045 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 2 
Á°


5046 
	gíabÀ
</
	gdes¸ùti⁄
>

5047 <
	gbôOff£t
>10</bitOffset>

5048 <
	gbôWidth
>1</bitWidth>

5049 </
	gfõld
>

5050 <
	gfõld
>

5051 <
	g«me
>
	gCC2S
</name>

5052 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2

5053 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5054 <
	gbôOff£t
>8</bitOffset>

5055 <
	gbôWidth
>2</bitWidth>

5056 </
	gfõld
>

5057 <
	gfõld
>

5058 <
	g«me
>
	gOC1CE
</name>

5059 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 1 
˛ór


5060 
	gíabÀ
</
	gdes¸ùti⁄
>

5061 <
	gbôOff£t
>7</bitOffset>

5062 <
	gbôWidth
>1</bitWidth>

5063 </
	gfõld
>

5064 <
	gfõld
>

5065 <
	g«me
>
	gOC1M
</name>

5066 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 1 
	gmode
</description>

5067 <
	gbôOff£t
>4</bitOffset>

5068 <
	gbôWidth
>3</bitWidth>

5069 </
	gfõld
>

5070 <
	gfõld
>

5071 <
	g«me
>
	gOC1PE
</name>

5072 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 1 
¥ñﬂd


5073 
	gíabÀ
</
	gdes¸ùti⁄
>

5074 <
	gbôOff£t
>3</bitOffset>

5075 <
	gbôWidth
>1</bitWidth>

5076 </
	gfõld
>

5077 <
	gfõld
>

5078 <
	g«me
>
	gOC1FE
</name>

5079 <
	gdes¸ùti⁄
>
Ouçut
 
	gCom∑ª
 1 
Á°


5080 
	gíabÀ
</
	gdes¸ùti⁄
>

5081 <
	gbôOff£t
>2</bitOffset>

5082 <
	gbôWidth
>1</bitWidth>

5083 </
	gfõld
>

5084 <
	gfõld
>

5085 <
	g«me
>
	gCC1S
</name>

5086 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1

5087 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5088 <
	gbôOff£t
>0</bitOffset>

5089 <
	gbôWidth
>2</bitWidth>

5090 </
	gfõld
>

5091 </
	gfõlds
>

5094 <
	g«me
>
	gCCMR1_I≈ut
</name>

5095 <
	gdi•œyName
>
	gCCMR1_I≈ut
</displayName>

5096 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 1 (
öput


5097 
	gmode
)</
	gdes¸ùti⁄
>

5098 <
	gÆã∫©eRegi°î
>
	gCCMR1_Ouçut
</alternateRegister>

5099 <
	gaddªssOff£t
>0x18</addressOffset>

5100 <
	gsize
>0x20</size>

5101 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5102 <
	gª£tVÆue
>0x00000000</resetValue>

5103 <
	gfõlds
>

5104 <
	gfõld
>

5105 <
	g«me
>
	gIC2F
</name>

5106 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 2 
	gfûãr
</description>

5107 <
	gbôOff£t
>12</bitOffset>

5108 <
	gbôWidth
>4</bitWidth>

5109 </
	gfõld
>

5110 <
	gfõld
>

5111 <
	g«me
>
	gIC2PCS
</name>

5112 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 2 
	g¥esˇÀr
</description>

5113 <
	gbôOff£t
>10</bitOffset>

5114 <
	gbôWidth
>2</bitWidth>

5115 </
	gfõld
>

5116 <
	gfõld
>

5117 <
	g«me
>
	gCC2S
</name>

5118 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2

5119 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5120 <
	gbôOff£t
>8</bitOffset>

5121 <
	gbôWidth
>2</bitWidth>

5122 </
	gfõld
>

5123 <
	gfõld
>

5124 <
	g«me
>
	gIC1F
</name>

5125 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 1 
	gfûãr
</description>

5126 <
	gbôOff£t
>4</bitOffset>

5127 <
	gbôWidth
>4</bitWidth>

5128 </
	gfõld
>

5129 <
	gfõld
>

5130 <
	g«me
>
	gIC1PCS
</name>

5131 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 1 
	g¥esˇÀr
</description>

5132 <
	gbôOff£t
>2</bitOffset>

5133 <
	gbôWidth
>2</bitWidth>

5134 </
	gfõld
>

5135 <
	gfõld
>

5136 <
	g«me
>
	gCC1S
</name>

5137 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1

5138 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5139 <
	gbôOff£t
>0</bitOffset>

5140 <
	gbôWidth
>2</bitWidth>

5141 </
	gfõld
>

5142 </
	gfõlds
>

5145 <
	g«me
>
	gCCMR2_Ouçut
</name>

5146 <
	gdi•œyName
>
	gCCMR2_Ouçut
</displayName>

5147 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 (
ouçut


5148 
	gmode
)</
	gdes¸ùti⁄
>

5149 <
	gaddªssOff£t
>0x1C</addressOffset>

5150 <
	gsize
>0x20</size>

5151 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5152 <
	gª£tVÆue
>0x00000000</resetValue>

5153 <
	gfõlds
>

5154 <
	gfõld
>

5155 <
	g«me
>
	gOC4CE
</name>

5156 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
˛ór


5157 
	gíabÀ
</
	gdes¸ùti⁄
>

5158 <
	gbôOff£t
>15</bitOffset>

5159 <
	gbôWidth
>1</bitWidth>

5160 </
	gfõld
>

5161 <
	gfõld
>

5162 <
	g«me
>
	gOC4M
</name>

5163 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
	gmode
</description>

5164 <
	gbôOff£t
>12</bitOffset>

5165 <
	gbôWidth
>3</bitWidth>

5166 </
	gfõld
>

5167 <
	gfõld
>

5168 <
	g«me
>
	gOC4PE
</name>

5169 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
¥ñﬂd


5170 
	gíabÀ
</
	gdes¸ùti⁄
>

5171 <
	gbôOff£t
>11</bitOffset>

5172 <
	gbôWidth
>1</bitWidth>

5173 </
	gfõld
>

5174 <
	gfõld
>

5175 <
	g«me
>
	gOC4FE
</name>

5176 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
Á°


5177 
	gíabÀ
</
	gdes¸ùti⁄
>

5178 <
	gbôOff£t
>10</bitOffset>

5179 <
	gbôWidth
>1</bitWidth>

5180 </
	gfõld
>

5181 <
	gfõld
>

5182 <
	g«me
>
	gCC4S
</name>

5183 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4

5184 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5185 <
	gbôOff£t
>8</bitOffset>

5186 <
	gbôWidth
>2</bitWidth>

5187 </
	gfõld
>

5188 <
	gfõld
>

5189 <
	g«me
>
	gOC3CE
</name>

5190 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
˛ór


5191 
	gíabÀ
</
	gdes¸ùti⁄
>

5192 <
	gbôOff£t
>7</bitOffset>

5193 <
	gbôWidth
>1</bitWidth>

5194 </
	gfõld
>

5195 <
	gfõld
>

5196 <
	g«me
>
	gOC3M
</name>

5197 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
	gmode
</description>

5198 <
	gbôOff£t
>4</bitOffset>

5199 <
	gbôWidth
>3</bitWidth>

5200 </
	gfõld
>

5201 <
	gfõld
>

5202 <
	g«me
>
	gOC3PE
</name>

5203 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
¥ñﬂd


5204 
	gíabÀ
</
	gdes¸ùti⁄
>

5205 <
	gbôOff£t
>3</bitOffset>

5206 <
	gbôWidth
>1</bitWidth>

5207 </
	gfõld
>

5208 <
	gfõld
>

5209 <
	g«me
>
	gOC3FE
</name>

5210 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
Á°


5211 
	gíabÀ
</
	gdes¸ùti⁄
>

5212 <
	gbôOff£t
>2</bitOffset>

5213 <
	gbôWidth
>1</bitWidth>

5214 </
	gfõld
>

5215 <
	gfõld
>

5216 <
	g«me
>
	gCC3S
</name>

5217 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3

5218 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5219 <
	gbôOff£t
>0</bitOffset>

5220 <
	gbôWidth
>2</bitWidth>

5221 </
	gfõld
>

5222 </
	gfõlds
>

5225 <
	g«me
>
	gCCMR2_I≈ut
</name>

5226 <
	gdi•œyName
>
	gCCMR2_I≈ut
</displayName>

5227 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 2 (
öput


5228 
	gmode
)</
	gdes¸ùti⁄
>

5229 <
	gÆã∫©eRegi°î
>
	gCCMR2_Ouçut
</alternateRegister>

5230 <
	gaddªssOff£t
>0x1C</addressOffset>

5231 <
	gsize
>0x20</size>

5232 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5233 <
	gª£tVÆue
>0x00000000</resetValue>

5234 <
	gfõlds
>

5235 <
	gfõld
>

5236 <
	g«me
>
	gIC4F
</name>

5237 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 4 
	gfûãr
</description>

5238 <
	gbôOff£t
>12</bitOffset>

5239 <
	gbôWidth
>4</bitWidth>

5240 </
	gfõld
>

5241 <
	gfõld
>

5242 <
	g«me
>
	gIC4PSC
</name>

5243 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 4 
	g¥esˇÀr
</description>

5244 <
	gbôOff£t
>10</bitOffset>

5245 <
	gbôWidth
>2</bitWidth>

5246 </
	gfõld
>

5247 <
	gfõld
>

5248 <
	g«me
>
	gCC4S
</name>

5249 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4

5250 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5251 <
	gbôOff£t
>8</bitOffset>

5252 <
	gbôWidth
>2</bitWidth>

5253 </
	gfõld
>

5254 <
	gfõld
>

5255 <
	g«me
>
	gIC3F
</name>

5256 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 3 
	gfûãr
</description>

5257 <
	gbôOff£t
>4</bitOffset>

5258 <
	gbôWidth
>4</bitWidth>

5259 </
	gfõld
>

5260 <
	gfõld
>

5261 <
	g«me
>
	gIC3PSC
</name>

5262 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 3 
	g¥esˇÀr
</description>

5263 <
	gbôOff£t
>2</bitOffset>

5264 <
	gbôWidth
>2</bitWidth>

5265 </
	gfõld
>

5266 <
	gfõld
>

5267 <
	g«me
>
	gCC3S
</name>

5268 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 3

5269 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5270 <
	gbôOff£t
>0</bitOffset>

5271 <
	gbôWidth
>2</bitWidth>

5272 </
	gfõld
>

5273 </
	gfõlds
>

5276 <
	g«me
>
	gCCER
</name>

5277 <
	gdi•œyName
>
	gCCER
</displayName>

5278 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
íabÀ


5279 </
	gdes¸ùti⁄
>

5280 <
	gaddªssOff£t
>0x20</addressOffset>

5281 <
	gsize
>0x20</size>

5282 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5283 <
	gª£tVÆue
>0x0000</resetValue>

5284 <
	gfõlds
>

5285 <
	gfõld
>

5286 <
	g«me
>
	gCC4P
</name>

5287 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


5288 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5289 <
	gbôOff£t
>13</bitOffset>

5290 <
	gbôWidth
>1</bitWidth>

5291 </
	gfõld
>

5292 <
	gfõld
>

5293 <
	g«me
>
	gCC4E
</name>

5294 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
ouçut


5295 
	gíabÀ
</
	gdes¸ùti⁄
>

5296 <
	gbôOff£t
>12</bitOffset>

5297 <
	gbôWidth
>1</bitWidth>

5298 </
	gfõld
>

5299 <
	gfõld
>

5300 <
	g«me
>
	gCC3NP
</name>

5301 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


5302 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5303 <
	gbôOff£t
>11</bitOffset>

5304 <
	gbôWidth
>1</bitWidth>

5305 </
	gfõld
>

5306 <
	gfõld
>

5307 <
	g«me
>
	gCC3NE
</name>

5308 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
com∂emíèry
 
ouçut


5309 
	gíabÀ
</
	gdes¸ùti⁄
>

5310 <
	gbôOff£t
>10</bitOffset>

5311 <
	gbôWidth
>1</bitWidth>

5312 </
	gfõld
>

5313 <
	gfõld
>

5314 <
	g«me
>
	gCC3P
</name>

5315 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


5316 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5317 <
	gbôOff£t
>9</bitOffset>

5318 <
	gbôWidth
>1</bitWidth>

5319 </
	gfõld
>

5320 <
	gfõld
>

5321 <
	g«me
>
	gCC3E
</name>

5322 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


5323 
	gíabÀ
</
	gdes¸ùti⁄
>

5324 <
	gbôOff£t
>8</bitOffset>

5325 <
	gbôWidth
>1</bitWidth>

5326 </
	gfõld
>

5327 <
	gfõld
>

5328 <
	g«me
>
	gCC2NP
</name>

5329 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
ouçut


5330 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5331 <
	gbôOff£t
>7</bitOffset>

5332 <
	gbôWidth
>1</bitWidth>

5333 </
	gfõld
>

5334 <
	gfõld
>

5335 <
	g«me
>
	gCC2NE
</name>

5336 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
com∂emíèry
 
ouçut


5337 
	gíabÀ
</
	gdes¸ùti⁄
>

5338 <
	gbôOff£t
>6</bitOffset>

5339 <
	gbôWidth
>1</bitWidth>

5340 </
	gfõld
>

5341 <
	gfõld
>

5342 <
	g«me
>
	gCC2P
</name>

5343 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
ouçut


5344 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5345 <
	gbôOff£t
>5</bitOffset>

5346 <
	gbôWidth
>1</bitWidth>

5347 </
	gfõld
>

5348 <
	gfõld
>

5349 <
	g«me
>
	gCC2E
</name>

5350 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
ouçut


5351 
	gíabÀ
</
	gdes¸ùti⁄
>

5352 <
	gbôOff£t
>4</bitOffset>

5353 <
	gbôWidth
>1</bitWidth>

5354 </
	gfõld
>

5355 <
	gfõld
>

5356 <
	g«me
>
	gCC1NP
</name>

5357 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ouçut


5358 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5359 <
	gbôOff£t
>3</bitOffset>

5360 <
	gbôWidth
>1</bitWidth>

5361 </
	gfõld
>

5362 <
	gfõld
>

5363 <
	g«me
>
	gCC1NE
</name>

5364 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
com∂emíèry
 
ouçut


5365 
	gíabÀ
</
	gdes¸ùti⁄
>

5366 <
	gbôOff£t
>2</bitOffset>

5367 <
	gbôWidth
>1</bitWidth>

5368 </
	gfõld
>

5369 <
	gfõld
>

5370 <
	g«me
>
	gCC1P
</name>

5371 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ouçut


5372 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

5373 <
	gbôOff£t
>1</bitOffset>

5374 <
	gbôWidth
>1</bitWidth>

5375 </
	gfõld
>

5376 <
	gfõld
>

5377 <
	g«me
>
	gCC1E
</name>

5378 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ouçut


5379 
	gíabÀ
</
	gdes¸ùti⁄
>

5380 <
	gbôOff£t
>0</bitOffset>

5381 <
	gbôWidth
>1</bitWidth>

5382 </
	gfõld
>

5383 </
	gfõlds
>

5386 <
	g«me
>
	gCNT
</name>

5387 <
	gdi•œyName
>
	gCNT
</displayName>

5388 <
	gdes¸ùti⁄
>
	gcou¡î
</description>

5389 <
	gaddªssOff£t
>0x24</addressOffset>

5390 <
	gsize
>0x20</size>

5391 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5392 <
	gª£tVÆue
>0x00000000</resetValue>

5393 <
	gfõlds
>

5394 <
	gfõld
>

5395 <
	g«me
>
	gCNT
</name>

5396 <
	gdes¸ùti⁄
>
cou¡î
 
	gvÆue
</description>

5397 <
	gbôOff£t
>0</bitOffset>

5398 <
	gbôWidth
>16</bitWidth>

5399 </
	gfõld
>

5400 </
	gfõlds
>

5403 <
	g«me
>
	gPSC
</name>

5404 <
	gdi•œyName
>
	gPSC
</displayName>

5405 <
	gdes¸ùti⁄
>
	g¥esˇÀr
</description>

5406 <
	gaddªssOff£t
>0x28</addressOffset>

5407 <
	gsize
>0x20</size>

5408 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5409 <
	gª£tVÆue
>0x0000</resetValue>

5410 <
	gfõlds
>

5411 <
	gfõld
>

5412 <
	g«me
>
	gPSC
</name>

5413 <
	gdes¸ùti⁄
>
PªsˇÀr
 
	gvÆue
</description>

5414 <
	gbôOff£t
>0</bitOffset>

5415 <
	gbôWidth
>16</bitWidth>

5416 </
	gfõld
>

5417 </
	gfõlds
>

5420 <
	g«me
>
	gARR
</name>

5421 <
	gdi•œyName
>
	gARR
</displayName>

5422 <
	gdes¸ùti⁄
>auto-
ªlﬂd
 </description>

5423 <
	gaddªssOff£t
>0x2C</addressOffset>

5424 <
	gsize
>0x20</size>

5425 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5426 <
	gª£tVÆue
>0x00000000</resetValue>

5427 <
	gfõlds
>

5428 <
	gfõld
>

5429 <
	g«me
>
	gARR
</name>

5430 <
	gdes¸ùti⁄
>
	gAuto
-
ªlﬂd
 
	gvÆue
</description>

5431 <
	gbôOff£t
>0</bitOffset>

5432 <
	gbôWidth
>16</bitWidth>

5433 </
	gfõld
>

5434 </
	gfõlds
>

5437 <
	g«me
>
	gRCR
</name>

5438 <
	gdi•œyName
>
	gRCR
</displayName>

5439 <
	gdes¸ùti⁄
>
ª≥tôi⁄
 
cou¡î
 </description>

5440 <
	gaddªssOff£t
>0x30</addressOffset>

5441 <
	gsize
>0x20</size>

5442 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5443 <
	gª£tVÆue
>0x0000</resetValue>

5444 <
	gfõlds
>

5445 <
	gfõld
>

5446 <
	g«me
>
	gREP
</name>

5447 <
	gdes¸ùti⁄
>
Rïëôi⁄
 
cou¡î
 
	gvÆue
</description>

5448 <
	gbôOff£t
>0</bitOffset>

5449 <
	gbôWidth
>8</bitWidth>

5450 </
	gfõld
>

5451 </
	gfõlds
>

5454 <
	g«me
>
	gCCR1
</name>

5455 <
	gdi•œyName
>
	gCCR1
</displayName>

5456 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 1</description>

5457 <
	gaddªssOff£t
>0x34</addressOffset>

5458 <
	gsize
>0x20</size>

5459 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5460 <
	gª£tVÆue
>0x00000000</resetValue>

5461 <
	gfõlds
>

5462 <
	gfõld
>

5463 <
	g«me
>
	gCCR1
</name>

5464 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
	gvÆue
</description>

5465 <
	gbôOff£t
>0</bitOffset>

5466 <
	gbôWidth
>16</bitWidth>

5467 </
	gfõld
>

5468 </
	gfõlds
>

5471 <
	g«me
>
	gCCR2
</name>

5472 <
	gdi•œyName
>
	gCCR2
</displayName>

5473 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 2</description>

5474 <
	gaddªssOff£t
>0x38</addressOffset>

5475 <
	gsize
>0x20</size>

5476 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5477 <
	gª£tVÆue
>0x00000000</resetValue>

5478 <
	gfõlds
>

5479 <
	gfõld
>

5480 <
	g«me
>
	gCCR2
</name>

5481 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
	gvÆue
</description>

5482 <
	gbôOff£t
>0</bitOffset>

5483 <
	gbôWidth
>16</bitWidth>

5484 </
	gfõld
>

5485 </
	gfõlds
>

5488 <
	g«me
>
	gCCR3
</name>

5489 <
	gdi•œyName
>
	gCCR3
</displayName>

5490 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 3</description>

5491 <
	gaddªssOff£t
>0x3C</addressOffset>

5492 <
	gsize
>0x20</size>

5493 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5494 <
	gª£tVÆue
>0x00000000</resetValue>

5495 <
	gfõlds
>

5496 <
	gfõld
>

5497 <
	g«me
>
	gCCR3
</name>

5498 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
	gvÆue
</description>

5499 <
	gbôOff£t
>0</bitOffset>

5500 <
	gbôWidth
>16</bitWidth>

5501 </
	gfõld
>

5502 </
	gfõlds
>

5505 <
	g«me
>
	gCCR4
</name>

5506 <
	gdi•œyName
>
	gCCR4
</displayName>

5507 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 4</description>

5508 <
	gaddªssOff£t
>0x40</addressOffset>

5509 <
	gsize
>0x20</size>

5510 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5511 <
	gª£tVÆue
>0x00000000</resetValue>

5512 <
	gfõlds
>

5513 <
	gfõld
>

5514 <
	g«me
>
	gCCR4
</name>

5515 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
	gvÆue
</description>

5516 <
	gbôOff£t
>0</bitOffset>

5517 <
	gbôWidth
>16</bitWidth>

5518 </
	gfõld
>

5519 </
	gfõlds
>

5522 <
	g«me
>
	gBDTR
</name>

5523 <
	gdi•œyName
>
	gBDTR
</displayName>

5524 <
	gdes¸ùti⁄
> 
™d
 
	gdód
-
time
 </description>

5525 <
	gaddªssOff£t
>0x44</addressOffset>

5526 <
	gsize
>0x20</size>

5527 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5528 <
	gª£tVÆue
>0x0000</resetValue>

5529 <
	gfõlds
>

5530 <
	gfõld
>

5531 <
	g«me
>
	gMOE
</name>

5532 <
	gdes¸ùti⁄
>
Maö
 
ouçut
 
	gíabÀ
</description>

5533 <
	gbôOff£t
>15</bitOffset>

5534 <
	gbôWidth
>1</bitWidth>

5535 </
	gfõld
>

5536 <
	gfõld
>

5537 <
	g«me
>
	gAOE
</name>

5538 <
	gdes¸ùti⁄
>
Autom©ic
 
ouçut
 
	gíabÀ
</description>

5539 <
	gbôOff£t
>14</bitOffset>

5540 <
	gbôWidth
>1</bitWidth>

5541 </
	gfõld
>

5542 <
	gfõld
>

5543 <
	g«me
>
	gBKP
</name>

5544 <
	gdes¸ùti⁄
>
Bªak
 
	gpﬁ¨ôy
</description>

5545 <
	gbôOff£t
>13</bitOffset>

5546 <
	gbôWidth
>1</bitWidth>

5547 </
	gfõld
>

5548 <
	gfõld
>

5549 <
	g«me
>
	gBKE
</name>

5550 <
	gdes¸ùti⁄
>
Bªak
 
	gíabÀ
</description>

5551 <
	gbôOff£t
>12</bitOffset>

5552 <
	gbôWidth
>1</bitWidth>

5553 </
	gfõld
>

5554 <
	gfõld
>

5555 <
	g«me
>
	gOSSR
</name>

5556 <
	gdes¸ùti⁄
>
	gOff
-
°©e
 
£À˘i⁄
 
Run


5557 
	gmode
</
	gdes¸ùti⁄
>

5558 <
	gbôOff£t
>11</bitOffset>

5559 <
	gbôWidth
>1</bitWidth>

5560 </
	gfõld
>

5561 <
	gfõld
>

5562 <
	g«me
>
	gOSSI
</name>

5563 <
	gdes¸ùti⁄
>
	gOff
-
°©e
 
£À˘i⁄
 
IdÀ


5564 
	gmode
</
	gdes¸ùti⁄
>

5565 <
	gbôOff£t
>10</bitOffset>

5566 <
	gbôWidth
>1</bitWidth>

5567 </
	gfõld
>

5568 <
	gfõld
>

5569 <
	g«me
>
	gLOCK
</name>

5570 <
	gdes¸ùti⁄
>
Lock
 
	gc⁄figuøti⁄
</description>

5571 <
	gbôOff£t
>8</bitOffset>

5572 <
	gbôWidth
>2</bitWidth>

5573 </
	gfõld
>

5574 <
	gfõld
>

5575 <
	g«me
>
	gDTG
</name>

5576 <
	gdes¸ùti⁄
>
	gDód
-
time
 
gíî©‹
 
	g£tup
</description>

5577 <
	gbôOff£t
>0</bitOffset>

5578 <
	gbôWidth
>8</bitWidth>

5579 </
	gfõld
>

5580 </
	gfõlds
>

5583 <
	g«me
>
	gDCR
</name>

5584 <
	gdi•œyName
>
	gDCR
</displayName>

5585 <
	gdes¸ùti⁄
>
DMA
 
c⁄åﬁ
 </description>

5586 <
	gaddªssOff£t
>0x48</addressOffset>

5587 <
	gsize
>0x20</size>

5588 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5589 <
	gª£tVÆue
>0x0000</resetValue>

5590 <
	gfõlds
>

5591 <
	gfõld
>

5592 <
	g«me
>
	gDBL
</name>

5593 <
	gdes¸ùti⁄
>
DMA
 
bur°
 
	gÀngth
</description>

5594 <
	gbôOff£t
>8</bitOffset>

5595 <
	gbôWidth
>5</bitWidth>

5596 </
	gfõld
>

5597 <
	gfõld
>

5598 <
	g«me
>
	gDBA
</name>

5599 <
	gdes¸ùti⁄
>
DMA
 
ba£
 
	gaddªss
</description>

5600 <
	gbôOff£t
>0</bitOffset>

5601 <
	gbôWidth
>5</bitWidth>

5602 </
	gfõld
>

5603 </
	gfõlds
>

5606 <
	g«me
>
	gDMAR
</name>

5607 <
	gdi•œyName
>
	gDMAR
</displayName>

5608 <
	gdes¸ùti⁄
>
DMA
 
addªss
 
fuŒ
 
	gå™s„r
</description>

5609 <
	gaddªssOff£t
>0x4C</addressOffset>

5610 <
	gsize
>0x20</size>

5611 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5612 <
	gª£tVÆue
>0x0000</resetValue>

5613 <
	gfõlds
>

5614 <
	gfõld
>

5615 <
	g«me
>
	gDMAB
</name>

5616 <
	gdes¸ùti⁄
>
DMA
 
bur°


5617 
	gac˚s£s
</
	gdes¸ùti⁄
>

5618 <
	gbôOff£t
>0</bitOffset>

5619 <
	gbôWidth
>16</bitWidth>

5620 </
	gfõld
>

5621 </
	gfõlds
>

5623 </
	gªgi°îs
>

5624 </
	g≥rùhîÆ
>

5625 <
	g≥rùhîÆ
>

5626 <
	g«me
>
	gTIM2
</name>

5627 <
	gdes¸ùti⁄
>
	gGíîÆ
-
	gpuΩo£
-
	gtimîs
</description>

5628 <
	ggroupName
>
	gTIM
</groupName>

5629 <
	gba£Addªss
>0x40000000</baseAddress>

5630 <
	gaddªssBlock
>

5631 <
	goff£t
>0x0</offset>

5632 <
	gsize
>0x400</size>

5633 <
	gußge
>
	gªgi°îs
</usage>

5634 </
	gaddªssBlock
>

5635 <
	göãºu±
>

5636 <
	g«me
>
	gTIM2_IRQ
</name>

5637 <
	gdes¸ùti⁄
>
TIM2
 
globÆ
 
	göãºu±
</description>

5638 <
	gvÆue
>15</value>

5639 </
	göãºu±
>

5640 <
	gªgi°îs
>

5642 <
	g«me
>
	gCR1
</name>

5643 <
	gdi•œyName
>
	gCR1
</displayName>

5644 <
	gdes¸ùti⁄
>
c⁄åﬁ
 1</description>

5645 <
	gaddªssOff£t
>0x0</addressOffset>

5646 <
	gsize
>0x20</size>

5647 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5648 <
	gª£tVÆue
>0x0000</resetValue>

5649 <
	gfõlds
>

5650 <
	gfõld
>

5651 <
	g«me
>
	gCKD
</name>

5652 <
	gdes¸ùti⁄
>
Clock
 
	gdivisi⁄
</description>

5653 <
	gbôOff£t
>8</bitOffset>

5654 <
	gbôWidth
>2</bitWidth>

5655 </
	gfõld
>

5656 <
	gfõld
>

5657 <
	g«me
>
	gARPE
</name>

5658 <
	gdes¸ùti⁄
>
	gAuto
-
ªlﬂd
 
¥ñﬂd
 
	gíabÀ
</description>

5659 <
	gbôOff£t
>7</bitOffset>

5660 <
	gbôWidth
>1</bitWidth>

5661 </
	gfõld
>

5662 <
	gfõld
>

5663 <
	g«me
>
	gCMS
</name>

5664 <
	gdes¸ùti⁄
>
	gCíãr
-
Æig√d
 
mode


5665 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5666 <
	gbôOff£t
>5</bitOffset>

5667 <
	gbôWidth
>2</bitWidth>

5668 </
	gfõld
>

5669 <
	gfõld
>

5670 <
	g«me
>
	gDIR
</name>

5671 <
	gdes¸ùti⁄
>
	gDúe˘i⁄
</description>

5672 <
	gbôOff£t
>4</bitOffset>

5673 <
	gbôWidth
>1</bitWidth>

5674 </
	gfõld
>

5675 <
	gfõld
>

5676 <
	g«me
>
	gOPM
</name>

5677 <
	gdes¸ùti⁄
>
	gO√
-
pul£
 
	gmode
</description>

5678 <
	gbôOff£t
>3</bitOffset>

5679 <
	gbôWidth
>1</bitWidth>

5680 </
	gfõld
>

5681 <
	gfõld
>

5682 <
	g«me
>
	gURS
</name>

5683 <
	gdes¸ùti⁄
>
Upd©e
 
ªque°
 
	gsour˚
</description>

5684 <
	gbôOff£t
>2</bitOffset>

5685 <
	gbôWidth
>1</bitWidth>

5686 </
	gfõld
>

5687 <
	gfõld
>

5688 <
	g«me
>
	gUDIS
</name>

5689 <
	gdes¸ùti⁄
>
Upd©e
 
	gdißbÀ
</description>

5690 <
	gbôOff£t
>1</bitOffset>

5691 <
	gbôWidth
>1</bitWidth>

5692 </
	gfõld
>

5693 <
	gfõld
>

5694 <
	g«me
>
	gCEN
</name>

5695 <
	gdes¸ùti⁄
>
Cou¡î
 
	gíabÀ
</description>

5696 <
	gbôOff£t
>0</bitOffset>

5697 <
	gbôWidth
>1</bitWidth>

5698 </
	gfõld
>

5699 </
	gfõlds
>

5702 <
	g«me
>
	gCR2
</name>

5703 <
	gdi•œyName
>
	gCR2
</displayName>

5704 <
	gdes¸ùti⁄
>
c⁄åﬁ
 2</description>

5705 <
	gaddªssOff£t
>0x4</addressOffset>

5706 <
	gsize
>0x20</size>

5707 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5708 <
	gª£tVÆue
>0x0000</resetValue>

5709 <
	gfõlds
>

5710 <
	gfõld
>

5711 <
	g«me
>
	gTI1S
</name>

5712 <
	gdes¸ùti⁄
>
TI1
 
	g£À˘i⁄
</description>

5713 <
	gbôOff£t
>7</bitOffset>

5714 <
	gbôWidth
>1</bitWidth>

5715 </
	gfõld
>

5716 <
	gfõld
>

5717 <
	g«me
>
	gMMS
</name>

5718 <
	gdes¸ùti⁄
>
Ma°î
 
mode
 
	g£À˘i⁄
</description>

5719 <
	gbôOff£t
>4</bitOffset>

5720 <
	gbôWidth
>3</bitWidth>

5721 </
	gfõld
>

5722 <
	gfõld
>

5723 <
	g«me
>
	gCCDS
</name>

5724 <
	gdes¸ùti⁄
>
	gC≠tuª
/
com∑ª
 
DMA


5725 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

5726 <
	gbôOff£t
>3</bitOffset>

5727 <
	gbôWidth
>1</bitWidth>

5728 </
	gfõld
>

5729 </
	gfõlds
>

5732 <
	g«me
>
	gSMCR
</name>

5733 <
	gdi•œyName
>
	gSMCR
</displayName>

5734 <
	gdes¸ùti⁄
>
¶ave
 
mode
 
c⁄åﬁ
 </description>

5735 <
	gaddªssOff£t
>0x8</addressOffset>

5736 <
	gsize
>0x20</size>

5737 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5738 <
	gª£tVÆue
>0x0000</resetValue>

5739 <
	gfõlds
>

5740 <
	gfõld
>

5741 <
	g«me
>
	gETP
</name>

5742 <
	gdes¸ùti⁄
>
Exã∫Æ
 
åiggî
 
	gpﬁ¨ôy
</description>

5743 <
	gbôOff£t
>15</bitOffset>

5744 <
	gbôWidth
>1</bitWidth>

5745 </
	gfõld
>

5746 <
	gfõld
>

5747 <
	g«me
>
	gECE
</name>

5748 <
	gdes¸ùti⁄
>
Exã∫Æ
 
˛ock
 
	gíabÀ
</description>

5749 <
	gbôOff£t
>14</bitOffset>

5750 <
	gbôWidth
>1</bitWidth>

5751 </
	gfõld
>

5752 <
	gfõld
>

5753 <
	g«me
>
	gETPS
</name>

5754 <
	gdes¸ùti⁄
>
Exã∫Æ
 
åiggî
 
	g¥esˇÀr
</description>

5755 <
	gbôOff£t
>12</bitOffset>

5756 <
	gbôWidth
>2</bitWidth>

5757 </
	gfõld
>

5758 <
	gfõld
>

5759 <
	g«me
>
	gETF
</name>

5760 <
	gdes¸ùti⁄
>
Exã∫Æ
 
åiggî
 
	gfûãr
</description>

5761 <
	gbôOff£t
>8</bitOffset>

5762 <
	gbôWidth
>4</bitWidth>

5763 </
	gfõld
>

5764 <
	gfõld
>

5765 <
	g«me
>
	gMSM
</name>

5766 <
	gdes¸ùti⁄
>
	gMa°î
/
Sœve
 
	gmode
</description>

5767 <
	gbôOff£t
>7</bitOffset>

5768 <
	gbôWidth
>1</bitWidth>

5769 </
	gfõld
>

5770 <
	gfõld
>

5771 <
	g«me
>
	gTS
</name>

5772 <
	gdes¸ùti⁄
>
Triggî
 
	g£À˘i⁄
</description>

5773 <
	gbôOff£t
>4</bitOffset>

5774 <
	gbôWidth
>3</bitWidth>

5775 </
	gfõld
>

5776 <
	gfõld
>

5777 <
	g«me
>
	gSMS
</name>

5778 <
	gdes¸ùti⁄
>
Sœve
 
mode
 
	g£À˘i⁄
</description>

5779 <
	gbôOff£t
>0</bitOffset>

5780 <
	gbôWidth
>3</bitWidth>

5781 </
	gfõld
>

5782 </
	gfõlds
>

5785 <
	g«me
>
	gDIER
</name>

5786 <
	gdi•œyName
>
	gDIER
</displayName>

5787 <
	gdes¸ùti⁄
>
	gDMA
/
I¡îru±
 
íabÀ
 </description>

5788 <
	gaddªssOff£t
>0xC</addressOffset>

5789 <
	gsize
>0x20</size>

5790 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5791 <
	gª£tVÆue
>0x0000</resetValue>

5792 <
	gfõlds
>

5793 <
	gfõld
>

5794 <
	g«me
>
	gTDE
</name>

5795 <
	gdes¸ùti⁄
>
Triggî
 
DMA
 
ªque°
 
	gíabÀ
</description>

5796 <
	gbôOff£t
>14</bitOffset>

5797 <
	gbôWidth
>1</bitWidth>

5798 </
	gfõld
>

5799 <
	gfõld
>

5800 <
	g«me
>
	gCOMDE
</name>

5801 <
	gdes¸ùti⁄
>
	gRe£rved
</description>

5802 <
	gbôOff£t
>13</bitOffset>

5803 <
	gbôWidth
>1</bitWidth>

5804 </
	gfõld
>

5805 <
	gfõld
>

5806 <
	g«me
>
	gCC4DE
</name>

5807 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
DMA
 
ªque°


5808 
	gíabÀ
</
	gdes¸ùti⁄
>

5809 <
	gbôOff£t
>12</bitOffset>

5810 <
	gbôWidth
>1</bitWidth>

5811 </
	gfõld
>

5812 <
	gfõld
>

5813 <
	g«me
>
	gCC3DE
</name>

5814 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
DMA
 
ªque°


5815 
	gíabÀ
</
	gdes¸ùti⁄
>

5816 <
	gbôOff£t
>11</bitOffset>

5817 <
	gbôWidth
>1</bitWidth>

5818 </
	gfõld
>

5819 <
	gfõld
>

5820 <
	g«me
>
	gCC2DE
</name>

5821 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
DMA
 
ªque°


5822 
	gíabÀ
</
	gdes¸ùti⁄
>

5823 <
	gbôOff£t
>10</bitOffset>

5824 <
	gbôWidth
>1</bitWidth>

5825 </
	gfõld
>

5826 <
	gfõld
>

5827 <
	g«me
>
	gCC1DE
</name>

5828 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
DMA
 
ªque°


5829 
	gíabÀ
</
	gdes¸ùti⁄
>

5830 <
	gbôOff£t
>9</bitOffset>

5831 <
	gbôWidth
>1</bitWidth>

5832 </
	gfõld
>

5833 <
	gfõld
>

5834 <
	g«me
>
	gUDE
</name>

5835 <
	gdes¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
	gíabÀ
</description>

5836 <
	gbôOff£t
>8</bitOffset>

5837 <
	gbôWidth
>1</bitWidth>

5838 </
	gfõld
>

5839 <
	gfõld
>

5840 <
	g«me
>
	gTIE
</name>

5841 <
	gdes¸ùti⁄
>
Triggî
 
öãºu±
 
	gíabÀ
</description>

5842 <
	gbôOff£t
>6</bitOffset>

5843 <
	gbôWidth
>1</bitWidth>

5844 </
	gfõld
>

5845 <
	gfõld
>

5846 <
	g«me
>
	gCC4IE
</name>

5847 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
öãºu±


5848 
	gíabÀ
</
	gdes¸ùti⁄
>

5849 <
	gbôOff£t
>4</bitOffset>

5850 <
	gbôWidth
>1</bitWidth>

5851 </
	gfõld
>

5852 <
	gfõld
>

5853 <
	g«me
>
	gCC3IE
</name>

5854 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
öãºu±


5855 
	gíabÀ
</
	gdes¸ùti⁄
>

5856 <
	gbôOff£t
>3</bitOffset>

5857 <
	gbôWidth
>1</bitWidth>

5858 </
	gfõld
>

5859 <
	gfõld
>

5860 <
	g«me
>
	gCC2IE
</name>

5861 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
öãºu±


5862 
	gíabÀ
</
	gdes¸ùti⁄
>

5863 <
	gbôOff£t
>2</bitOffset>

5864 <
	gbôWidth
>1</bitWidth>

5865 </
	gfõld
>

5866 <
	gfõld
>

5867 <
	g«me
>
	gCC1IE
</name>

5868 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
öãºu±


5869 
	gíabÀ
</
	gdes¸ùti⁄
>

5870 <
	gbôOff£t
>1</bitOffset>

5871 <
	gbôWidth
>1</bitWidth>

5872 </
	gfõld
>

5873 <
	gfõld
>

5874 <
	g«me
>
	gUIE
</name>

5875 <
	gdes¸ùti⁄
>
Upd©e
 
öãºu±
 
	gíabÀ
</description>

5876 <
	gbôOff£t
>0</bitOffset>

5877 <
	gbôWidth
>1</bitWidth>

5878 </
	gfõld
>

5879 </
	gfõlds
>

5882 <
	g«me
>
	gSR
</name>

5883 <
	gdi•œyName
>
	gSR
</displayName>

5884 <
	gdes¸ùti⁄
>
°©us
 </description>

5885 <
	gaddªssOff£t
>0x10</addressOffset>

5886 <
	gsize
>0x20</size>

5887 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

5888 <
	gª£tVÆue
>0x0000</resetValue>

5889 <
	gfõlds
>

5890 <
	gfõld
>

5891 <
	g«me
>
	gCC4OF
</name>

5892 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
ovîˇ±uª


5893 
	gÊag
</
	gdes¸ùti⁄
>

5894 <
	gbôOff£t
>12</bitOffset>

5895 <
	gbôWidth
>1</bitWidth>

5896 </
	gfõld
>

5897 <
	gfõld
>

5898 <
	g«me
>
	gCC3OF
</name>

5899 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ovîˇ±uª


5900 
	gÊag
</
	gdes¸ùti⁄
>

5901 <
	gbôOff£t
>11</bitOffset>

5902 <
	gbôWidth
>1</bitWidth>

5903 </
	gfõld
>

5904 <
	gfõld
>

5905 <
	g«me
>
	gCC2OF
</name>

5906 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 2 
ovîˇ±uª


5907 
	gÊag
</
	gdes¸ùti⁄
>

5908 <
	gbôOff£t
>10</bitOffset>

5909 <
	gbôWidth
>1</bitWidth>

5910 </
	gfõld
>

5911 <
	gfõld
>

5912 <
	g«me
>
	gCC1OF
</name>

5913 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ovîˇ±uª


5914 
	gÊag
</
	gdes¸ùti⁄
>

5915 <
	gbôOff£t
>9</bitOffset>

5916 <
	gbôWidth
>1</bitWidth>

5917 </
	gfõld
>

5918 <
	gfõld
>

5919 <
	g«me
>
	gTIF
</name>

5920 <
	gdes¸ùti⁄
>
Triggî
 
öãºu±
 
	gÊag
</description>

5921 <
	gbôOff£t
>6</bitOffset>

5922 <
	gbôWidth
>1</bitWidth>

5923 </
	gfõld
>

5924 <
	gfõld
>

5925 <
	g«me
>
	gCC4IF
</name>

5926 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
öãºu±


5927 
	gÊag
</
	gdes¸ùti⁄
>

5928 <
	gbôOff£t
>4</bitOffset>

5929 <
	gbôWidth
>1</bitWidth>

5930 </
	gfõld
>

5931 <
	gfõld
>

5932 <
	g«me
>
	gCC3IF
</name>

5933 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
öãºu±


5934 
	gÊag
</
	gdes¸ùti⁄
>

5935 <
	gbôOff£t
>3</bitOffset>

5936 <
	gbôWidth
>1</bitWidth>

5937 </
	gfõld
>

5938 <
	gfõld
>

5939 <
	g«me
>
	gCC2IF
</name>

5940 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
öãºu±


5941 
	gÊag
</
	gdes¸ùti⁄
>

5942 <
	gbôOff£t
>2</bitOffset>

5943 <
	gbôWidth
>1</bitWidth>

5944 </
	gfõld
>

5945 <
	gfõld
>

5946 <
	g«me
>
	gCC1IF
</name>

5947 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 1 
öãºu±


5948 
	gÊag
</
	gdes¸ùti⁄
>

5949 <
	gbôOff£t
>1</bitOffset>

5950 <
	gbôWidth
>1</bitWidth>

5951 </
	gfõld
>

5952 <
	gfõld
>

5953 <
	g«me
>
	gUIF
</name>

5954 <
	gdes¸ùti⁄
>
Upd©e
 
öãºu±
 
	gÊag
</description>

5955 <
	gbôOff£t
>0</bitOffset>

5956 <
	gbôWidth
>1</bitWidth>

5957 </
	gfõld
>

5958 </
	gfõlds
>

5961 <
	g«me
>
	gEGR
</name>

5962 <
	gdi•œyName
>
	gEGR
</displayName>

5963 <
	gdes¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

5964 <
	gaddªssOff£t
>0x14</addressOffset>

5965 <
	gsize
>0x20</size>

5966 <
	gac˚ss
>
	gwrôe
-
	g⁄ly
</access>

5967 <
	gª£tVÆue
>0x0000</resetValue>

5968 <
	gfõlds
>

5969 <
	gfõld
>

5970 <
	g«me
>
	gTG
</name>

5971 <
	gdes¸ùti⁄
>
Triggî
 
	ggíî©i⁄
</description>

5972 <
	gbôOff£t
>6</bitOffset>

5973 <
	gbôWidth
>1</bitWidth>

5974 </
	gfõld
>

5975 <
	gfõld
>

5976 <
	g«me
>
	gCC4G
</name>

5977 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 4

5978 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

5979 <
	gbôOff£t
>4</bitOffset>

5980 <
	gbôWidth
>1</bitWidth>

5981 </
	gfõld
>

5982 <
	gfõld
>

5983 <
	g«me
>
	gCC3G
</name>

5984 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 3

5985 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

5986 <
	gbôOff£t
>3</bitOffset>

5987 <
	gbôWidth
>1</bitWidth>

5988 </
	gfõld
>

5989 <
	gfõld
>

5990 <
	g«me
>
	gCC2G
</name>

5991 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 2

5992 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

5993 <
	gbôOff£t
>2</bitOffset>

5994 <
	gbôWidth
>1</bitWidth>

5995 </
	gfõld
>

5996 <
	gfõld
>

5997 <
	g«me
>
	gCC1G
</name>

5998 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 1

5999 
	ggíî©i⁄
</
	gdes¸ùti⁄
>

6000 <
	gbôOff£t
>1</bitOffset>

6001 <
	gbôWidth
>1</bitWidth>

6002 </
	gfõld
>

6003 <
	gfõld
>

6004 <
	g«me
>
	gUG
</name>

6005 <
	gdes¸ùti⁄
>
Upd©e
 
	ggíî©i⁄
</description>

6006 <
	gbôOff£t
>0</bitOffset>

6007 <
	gbôWidth
>1</bitWidth>

6008 </
	gfõld
>

6009 </
	gfõlds
>

6012 <
	g«me
>
	gCCMR1_Ouçut
</name>

6013 <
	gdi•œyName
>
	gCCMR1_Ouçut
</displayName>

6014 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 1 (
ouçut


6015 
	gmode
)</
	gdes¸ùti⁄
>

6016 <
	gaddªssOff£t
>0x18</addressOffset>

6017 <
	gsize
>0x20</size>

6018 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6019 <
	gª£tVÆue
>0x00000000</resetValue>

6020 <
	gfõlds
>

6021 <
	gfõld
>

6022 <
	g«me
>
	gOC2CE
</name>

6023 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 2 
˛ór


6024 
	gíabÀ
</
	gdes¸ùti⁄
>

6025 <
	gbôOff£t
>15</bitOffset>

6026 <
	gbôWidth
>1</bitWidth>

6027 </
	gfõld
>

6028 <
	gfõld
>

6029 <
	g«me
>
	gOC2M
</name>

6030 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 2 
	gmode
</description>

6031 <
	gbôOff£t
>12</bitOffset>

6032 <
	gbôWidth
>3</bitWidth>

6033 </
	gfõld
>

6034 <
	gfõld
>

6035 <
	g«me
>
	gOC2PE
</name>

6036 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 2 
¥ñﬂd


6037 
	gíabÀ
</
	gdes¸ùti⁄
>

6038 <
	gbôOff£t
>11</bitOffset>

6039 <
	gbôWidth
>1</bitWidth>

6040 </
	gfõld
>

6041 <
	gfõld
>

6042 <
	g«me
>
	gOC2FE
</name>

6043 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 2 
Á°


6044 
	gíabÀ
</
	gdes¸ùti⁄
>

6045 <
	gbôOff£t
>10</bitOffset>

6046 <
	gbôWidth
>1</bitWidth>

6047 </
	gfõld
>

6048 <
	gfõld
>

6049 <
	g«me
>
	gCC2S
</name>

6050 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2

6051 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6052 <
	gbôOff£t
>8</bitOffset>

6053 <
	gbôWidth
>2</bitWidth>

6054 </
	gfõld
>

6055 <
	gfõld
>

6056 <
	g«me
>
	gOC1CE
</name>

6057 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 1 
˛ór


6058 
	gíabÀ
</
	gdes¸ùti⁄
>

6059 <
	gbôOff£t
>7</bitOffset>

6060 <
	gbôWidth
>1</bitWidth>

6061 </
	gfõld
>

6062 <
	gfõld
>

6063 <
	g«me
>
	gOC1M
</name>

6064 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 1 
	gmode
</description>

6065 <
	gbôOff£t
>4</bitOffset>

6066 <
	gbôWidth
>3</bitWidth>

6067 </
	gfõld
>

6068 <
	gfõld
>

6069 <
	g«me
>
	gOC1PE
</name>

6070 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 1 
¥ñﬂd


6071 
	gíabÀ
</
	gdes¸ùti⁄
>

6072 <
	gbôOff£t
>3</bitOffset>

6073 <
	gbôWidth
>1</bitWidth>

6074 </
	gfõld
>

6075 <
	gfõld
>

6076 <
	g«me
>
	gOC1FE
</name>

6077 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 1 
Á°


6078 
	gíabÀ
</
	gdes¸ùti⁄
>

6079 <
	gbôOff£t
>2</bitOffset>

6080 <
	gbôWidth
>1</bitWidth>

6081 </
	gfõld
>

6082 <
	gfõld
>

6083 <
	g«me
>
	gCC1S
</name>

6084 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1

6085 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6086 <
	gbôOff£t
>0</bitOffset>

6087 <
	gbôWidth
>2</bitWidth>

6088 </
	gfõld
>

6089 </
	gfõlds
>

6092 <
	g«me
>
	gCCMR1_I≈ut
</name>

6093 <
	gdi•œyName
>
	gCCMR1_I≈ut
</displayName>

6094 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 1 (
öput


6095 
	gmode
)</
	gdes¸ùti⁄
>

6096 <
	gÆã∫©eRegi°î
>
	gCCMR1_Ouçut
</alternateRegister>

6097 <
	gaddªssOff£t
>0x18</addressOffset>

6098 <
	gsize
>0x20</size>

6099 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6100 <
	gª£tVÆue
>0x00000000</resetValue>

6101 <
	gfõlds
>

6102 <
	gfõld
>

6103 <
	g«me
>
	gIC2F
</name>

6104 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 2 
	gfûãr
</description>

6105 <
	gbôOff£t
>12</bitOffset>

6106 <
	gbôWidth
>4</bitWidth>

6107 </
	gfõld
>

6108 <
	gfõld
>

6109 <
	g«me
>
	gIC2PSC
</name>

6110 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 2 
	g¥esˇÀr
</description>

6111 <
	gbôOff£t
>10</bitOffset>

6112 <
	gbôWidth
>2</bitWidth>

6113 </
	gfõld
>

6114 <
	gfõld
>

6115 <
	g«me
>
	gCC2S
</name>

6116 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gcom∑ª
 2

6117 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6118 <
	gbôOff£t
>8</bitOffset>

6119 <
	gbôWidth
>2</bitWidth>

6120 </
	gfõld
>

6121 <
	gfõld
>

6122 <
	g«me
>
	gIC1F
</name>

6123 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 1 
	gfûãr
</description>

6124 <
	gbôOff£t
>4</bitOffset>

6125 <
	gbôWidth
>4</bitWidth>

6126 </
	gfõld
>

6127 <
	gfõld
>

6128 <
	g«me
>
	gIC1PSC
</name>

6129 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 1 
	g¥esˇÀr
</description>

6130 <
	gbôOff£t
>2</bitOffset>

6131 <
	gbôWidth
>2</bitWidth>

6132 </
	gfõld
>

6133 <
	gfõld
>

6134 <
	g«me
>
	gCC1S
</name>

6135 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1

6136 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6137 <
	gbôOff£t
>0</bitOffset>

6138 <
	gbôWidth
>2</bitWidth>

6139 </
	gfõld
>

6140 </
	gfõlds
>

6143 <
	g«me
>
	gCCMR2_Ouçut
</name>

6144 <
	gdi•œyName
>
	gCCMR2_Ouçut
</displayName>

6145 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 2 (
ouçut


6146 
	gmode
)</
	gdes¸ùti⁄
>

6147 <
	gaddªssOff£t
>0x1C</addressOffset>

6148 <
	gsize
>0x20</size>

6149 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6150 <
	gª£tVÆue
>0x00000000</resetValue>

6151 <
	gfõlds
>

6152 <
	gfõld
>

6153 <
	g«me
>
	gOC4CE
</name>

6154 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
˛ór


6155 
	gíabÀ
</
	gdes¸ùti⁄
>

6156 <
	gbôOff£t
>15</bitOffset>

6157 <
	gbôWidth
>1</bitWidth>

6158 </
	gfõld
>

6159 <
	gfõld
>

6160 <
	g«me
>
	gOC4M
</name>

6161 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
	gmode
</description>

6162 <
	gbôOff£t
>12</bitOffset>

6163 <
	gbôWidth
>3</bitWidth>

6164 </
	gfõld
>

6165 <
	gfõld
>

6166 <
	g«me
>
	gOC4PE
</name>

6167 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
¥ñﬂd


6168 
	gíabÀ
</
	gdes¸ùti⁄
>

6169 <
	gbôOff£t
>11</bitOffset>

6170 <
	gbôWidth
>1</bitWidth>

6171 </
	gfõld
>

6172 <
	gfõld
>

6173 <
	g«me
>
	gOC4FE
</name>

6174 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 4 
Á°


6175 
	gíabÀ
</
	gdes¸ùti⁄
>

6176 <
	gbôOff£t
>10</bitOffset>

6177 <
	gbôWidth
>1</bitWidth>

6178 </
	gfõld
>

6179 <
	gfõld
>

6180 <
	g«me
>
	gCC4S
</name>

6181 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4

6182 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6183 <
	gbôOff£t
>8</bitOffset>

6184 <
	gbôWidth
>2</bitWidth>

6185 </
	gfõld
>

6186 <
	gfõld
>

6187 <
	g«me
>
	gOC3CE
</name>

6188 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
˛ór


6189 
	gíabÀ
</
	gdes¸ùti⁄
>

6190 <
	gbôOff£t
>7</bitOffset>

6191 <
	gbôWidth
>1</bitWidth>

6192 </
	gfõld
>

6193 <
	gfõld
>

6194 <
	g«me
>
	gOC3M
</name>

6195 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
	gmode
</description>

6196 <
	gbôOff£t
>4</bitOffset>

6197 <
	gbôWidth
>3</bitWidth>

6198 </
	gfõld
>

6199 <
	gfõld
>

6200 <
	g«me
>
	gOC3PE
</name>

6201 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
¥ñﬂd


6202 
	gíabÀ
</
	gdes¸ùti⁄
>

6203 <
	gbôOff£t
>3</bitOffset>

6204 <
	gbôWidth
>1</bitWidth>

6205 </
	gfõld
>

6206 <
	gfõld
>

6207 <
	g«me
>
	gOC3FE
</name>

6208 <
	gdes¸ùti⁄
>
Ouçut
 
	gcom∑ª
 3 
Á°


6209 
	gíabÀ
</
	gdes¸ùti⁄
>

6210 <
	gbôOff£t
>2</bitOffset>

6211 <
	gbôWidth
>1</bitWidth>

6212 </
	gfõld
>

6213 <
	gfõld
>

6214 <
	g«me
>
	gCC3S
</name>

6215 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3

6216 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6217 <
	gbôOff£t
>0</bitOffset>

6218 <
	gbôWidth
>2</bitWidth>

6219 </
	gfõld
>

6220 </
	gfõlds
>

6223 <
	g«me
>
	gCCMR2_I≈ut
</name>

6224 <
	gdi•œyName
>
	gCCMR2_I≈ut
</displayName>

6225 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
mode
 2 (
öput


6226 
	gmode
)</
	gdes¸ùti⁄
>

6227 <
	gÆã∫©eRegi°î
>
	gCCMR2_Ouçut
</alternateRegister>

6228 <
	gaddªssOff£t
>0x1C</addressOffset>

6229 <
	gsize
>0x20</size>

6230 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6231 <
	gª£tVÆue
>0x00000000</resetValue>

6232 <
	gfõlds
>

6233 <
	gfõld
>

6234 <
	g«me
>
	gIC4F
</name>

6235 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 4 
	gfûãr
</description>

6236 <
	gbôOff£t
>12</bitOffset>

6237 <
	gbôWidth
>4</bitWidth>

6238 </
	gfõld
>

6239 <
	gfõld
>

6240 <
	g«me
>
	gIC4PSC
</name>

6241 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 4 
	g¥esˇÀr
</description>

6242 <
	gbôOff£t
>10</bitOffset>

6243 <
	gbôWidth
>2</bitWidth>

6244 </
	gfõld
>

6245 <
	gfõld
>

6246 <
	g«me
>
	gCC4S
</name>

6247 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4

6248 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6249 <
	gbôOff£t
>8</bitOffset>

6250 <
	gbôWidth
>2</bitWidth>

6251 </
	gfõld
>

6252 <
	gfõld
>

6253 <
	g«me
>
	gIC3F
</name>

6254 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 3 
	gfûãr
</description>

6255 <
	gbôOff£t
>4</bitOffset>

6256 <
	gbôWidth
>4</bitWidth>

6257 </
	gfõld
>

6258 <
	gfõld
>

6259 <
	g«me
>
	gIC3PSC
</name>

6260 <
	gdes¸ùti⁄
>
I≈ut
 
	gˇ±uª
 3 
	g¥esˇÀr
</description>

6261 <
	gbôOff£t
>2</bitOffset>

6262 <
	gbôWidth
>2</bitWidth>

6263 </
	gfõld
>

6264 <
	gfõld
>

6265 <
	g«me
>
	gCC3S
</name>

6266 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3

6267 
	g£À˘i⁄
</
	gdes¸ùti⁄
>

6268 <
	gbôOff£t
>0</bitOffset>

6269 <
	gbôWidth
>2</bitWidth>

6270 </
	gfõld
>

6271 </
	gfõlds
>

6274 <
	g«me
>
	gCCER
</name>

6275 <
	gdi•œyName
>
	gCCER
</displayName>

6276 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 
íabÀ


6277 </
	gdes¸ùti⁄
>

6278 <
	gaddªssOff£t
>0x20</addressOffset>

6279 <
	gsize
>0x20</size>

6280 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6281 <
	gª£tVÆue
>0x0000</resetValue>

6282 <
	gfõlds
>

6283 <
	gfõld
>

6284 <
	g«me
>
	gCC4NP
</name>

6285 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
ouçut


6286 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6287 <
	gbôOff£t
>15</bitOffset>

6288 <
	gbôWidth
>1</bitWidth>

6289 </
	gfõld
>

6290 <
	gfõld
>

6291 <
	g«me
>
	gCC4P
</name>

6292 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


6293 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6294 <
	gbôOff£t
>13</bitOffset>

6295 <
	gbôWidth
>1</bitWidth>

6296 </
	gfõld
>

6297 <
	gfõld
>

6298 <
	g«me
>
	gCC4E
</name>

6299 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 4 
ouçut


6300 
	gíabÀ
</
	gdes¸ùti⁄
>

6301 <
	gbôOff£t
>12</bitOffset>

6302 <
	gbôWidth
>1</bitWidth>

6303 </
	gfõld
>

6304 <
	gfõld
>

6305 <
	g«me
>
	gCC3NP
</name>

6306 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


6307 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6308 <
	gbôOff£t
>11</bitOffset>

6309 <
	gbôWidth
>1</bitWidth>

6310 </
	gfõld
>

6311 <
	gfõld
>

6312 <
	g«me
>
	gCC3P
</name>

6313 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


6314 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6315 <
	gbôOff£t
>9</bitOffset>

6316 <
	gbôWidth
>1</bitWidth>

6317 </
	gfõld
>

6318 <
	gfõld
>

6319 <
	g«me
>
	gCC3E
</name>

6320 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 3 
ouçut


6321 
	gíabÀ
</
	gdes¸ùti⁄
>

6322 <
	gbôOff£t
>8</bitOffset>

6323 <
	gbôWidth
>1</bitWidth>

6324 </
	gfõld
>

6325 <
	gfõld
>

6326 <
	g«me
>
	gCC2NP
</name>

6327 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
ouçut


6328 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6329 <
	gbôOff£t
>7</bitOffset>

6330 <
	gbôWidth
>1</bitWidth>

6331 </
	gfõld
>

6332 <
	gfõld
>

6333 <
	g«me
>
	gCC2P
</name>

6334 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
ouçut


6335 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6336 <
	gbôOff£t
>5</bitOffset>

6337 <
	gbôWidth
>1</bitWidth>

6338 </
	gfõld
>

6339 <
	gfõld
>

6340 <
	g«me
>
	gCC2E
</name>

6341 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 2 
ouçut


6342 
	gíabÀ
</
	gdes¸ùti⁄
>

6343 <
	gbôOff£t
>4</bitOffset>

6344 <
	gbôWidth
>1</bitWidth>

6345 </
	gfõld
>

6346 <
	gfõld
>

6347 <
	g«me
>
	gCC1NP
</name>

6348 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ouçut


6349 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6350 <
	gbôOff£t
>3</bitOffset>

6351 <
	gbôWidth
>1</bitWidth>

6352 </
	gfõld
>

6353 <
	gfõld
>

6354 <
	g«me
>
	gCC1P
</name>

6355 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ouçut


6356 
	gPﬁ¨ôy
</
	gdes¸ùti⁄
>

6357 <
	gbôOff£t
>1</bitOffset>

6358 <
	gbôWidth
>1</bitWidth>

6359 </
	gfõld
>

6360 <
	gfõld
>

6361 <
	g«me
>
	gCC1E
</name>

6362 <
	gdes¸ùti⁄
>
	gC≠tuª
/
	gCom∑ª
 1 
ouçut


6363 
	gíabÀ
</
	gdes¸ùti⁄
>

6364 <
	gbôOff£t
>0</bitOffset>

6365 <
	gbôWidth
>1</bitWidth>

6366 </
	gfõld
>

6367 </
	gfõlds
>

6370 <
	g«me
>
	gCNT
</name>

6371 <
	gdi•œyName
>
	gCNT
</displayName>

6372 <
	gdes¸ùti⁄
>
	gcou¡î
</description>

6373 <
	gaddªssOff£t
>0x24</addressOffset>

6374 <
	gsize
>0x20</size>

6375 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6376 <
	gª£tVÆue
>0x00000000</resetValue>

6377 <
	gfõlds
>

6378 <
	gfõld
>

6379 <
	g«me
>
	gCNT_H
</name>

6380 <
	gdes¸ùti⁄
>
High
 
cou¡î
 
vÆue
 (
TIM2


6381 
⁄ly
)</
	gdes¸ùti⁄
>

6382 <
	gbôOff£t
>16</bitOffset>

6383 <
	gbôWidth
>16</bitWidth>

6384 </
	gfõld
>

6385 <
	gfõld
>

6386 <
	g«me
>
	gCNT_L
</name>

6387 <
	gdes¸ùti⁄
>
Low
 
cou¡î
 
	gvÆue
</description>

6388 <
	gbôOff£t
>0</bitOffset>

6389 <
	gbôWidth
>16</bitWidth>

6390 </
	gfõld
>

6391 </
	gfõlds
>

6394 <
	g«me
>
	gPSC
</name>

6395 <
	gdi•œyName
>
	gPSC
</displayName>

6396 <
	gdes¸ùti⁄
>
	g¥esˇÀr
</description>

6397 <
	gaddªssOff£t
>0x28</addressOffset>

6398 <
	gsize
>0x20</size>

6399 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6400 <
	gª£tVÆue
>0x0000</resetValue>

6401 <
	gfõlds
>

6402 <
	gfõld
>

6403 <
	g«me
>
	gPSC
</name>

6404 <
	gdes¸ùti⁄
>
PªsˇÀr
 
	gvÆue
</description>

6405 <
	gbôOff£t
>0</bitOffset>

6406 <
	gbôWidth
>16</bitWidth>

6407 </
	gfõld
>

6408 </
	gfõlds
>

6411 <
	g«me
>
	gARR
</name>

6412 <
	gdi•œyName
>
	gARR
</displayName>

6413 <
	gdes¸ùti⁄
>auto-
ªlﬂd
 </description>

6414 <
	gaddªssOff£t
>0x2C</addressOffset>

6415 <
	gsize
>0x20</size>

6416 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6417 <
	gª£tVÆue
>0x00000000</resetValue>

6418 <
	gfõlds
>

6419 <
	gfõld
>

6420 <
	g«me
>
	gARR_H
</name>

6421 <
	gdes¸ùti⁄
>
High
 
	gAuto
-
ªlﬂd
 
vÆue
 (
TIM2


6422 
⁄ly
)</
	gdes¸ùti⁄
>

6423 <
	gbôOff£t
>16</bitOffset>

6424 <
	gbôWidth
>16</bitWidth>

6425 </
	gfõld
>

6426 <
	gfõld
>

6427 <
	g«me
>
	gARR_L
</name>

6428 <
	gdes¸ùti⁄
>
Low
 
	gAuto
-
ªlﬂd
 
	gvÆue
</description>

6429 <
	gbôOff£t
>0</bitOffset>

6430 <
	gbôWidth
>16</bitWidth>

6431 </
	gfõld
>

6432 </
	gfõlds
>

6435 <
	g«me
>
	gCCR1
</name>

6436 <
	gdi•œyName
>
	gCCR1
</displayName>

6437 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 1</description>

6438 <
	gaddªssOff£t
>0x34</addressOffset>

6439 <
	gsize
>0x20</size>

6440 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6441 <
	gª£tVÆue
>0x00000000</resetValue>

6442 <
	gfõlds
>

6443 <
	gfõld
>

6444 <
	g«me
>
	gCCR1_H
</name>

6445 <
	gdes¸ùti⁄
>
High
 
	gC≠tuª
/
	gCom∑ª
 1 
vÆue
 (
TIM2


6446 
⁄ly
)</
	gdes¸ùti⁄
>

6447 <
	gbôOff£t
>16</bitOffset>

6448 <
	gbôWidth
>16</bitWidth>

6449 </
	gfõld
>

6450 <
	gfõld
>

6451 <
	g«me
>
	gCCR1_L
</name>

6452 <
	gdes¸ùti⁄
>
Low
 
	gC≠tuª
/
	gCom∑ª
 1

6453 
	gvÆue
</
	gdes¸ùti⁄
>

6454 <
	gbôOff£t
>0</bitOffset>

6455 <
	gbôWidth
>16</bitWidth>

6456 </
	gfõld
>

6457 </
	gfõlds
>

6460 <
	g«me
>
	gCCR2
</name>

6461 <
	gdi•œyName
>
	gCCR2
</displayName>

6462 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 2</description>

6463 <
	gaddªssOff£t
>0x38</addressOffset>

6464 <
	gsize
>0x20</size>

6465 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6466 <
	gª£tVÆue
>0x00000000</resetValue>

6467 <
	gfõlds
>

6468 <
	gfõld
>

6469 <
	g«me
>
	gCCR2_H
</name>

6470 <
	gdes¸ùti⁄
>
High
 
	gC≠tuª
/
	gCom∑ª
 2 
vÆue
 (
TIM2


6471 
⁄ly
)</
	gdes¸ùti⁄
>

6472 <
	gbôOff£t
>16</bitOffset>

6473 <
	gbôWidth
>16</bitWidth>

6474 </
	gfõld
>

6475 <
	gfõld
>

6476 <
	g«me
>
	gCCR2_L
</name>

6477 <
	gdes¸ùti⁄
>
Low
 
	gC≠tuª
/
	gCom∑ª
 2

6478 
	gvÆue
</
	gdes¸ùti⁄
>

6479 <
	gbôOff£t
>0</bitOffset>

6480 <
	gbôWidth
>16</bitWidth>

6481 </
	gfõld
>

6482 </
	gfõlds
>

6485 <
	g«me
>
	gCCR3
</name>

6486 <
	gdi•œyName
>
	gCCR3
</displayName>

6487 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 3</description>

6488 <
	gaddªssOff£t
>0x3C</addressOffset>

6489 <
	gsize
>0x20</size>

6490 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6491 <
	gª£tVÆue
>0x00000000</resetValue>

6492 <
	gfõlds
>

6493 <
	gfõld
>

6494 <
	g«me
>
	gCCR3_H
</name>

6495 <
	gdes¸ùti⁄
>
High
 
	gC≠tuª
/
Com∑ª
 
vÆue
 (
TIM2


6496 
⁄ly
)</
	gdes¸ùti⁄
>

6497 <
	gbôOff£t
>16</bitOffset>

6498 <
	gbôWidth
>16</bitWidth>

6499 </
	gfõld
>

6500 <
	gfõld
>

6501 <
	g«me
>
	gCCR3_L
</name>

6502 <
	gdes¸ùti⁄
>
Low
 
	gC≠tuª
/
Com∑ª
 
	gvÆue
</description>

6503 <
	gbôOff£t
>0</bitOffset>

6504 <
	gbôWidth
>16</bitWidth>

6505 </
	gfõld
>

6506 </
	gfõlds
>

6509 <
	g«me
>
	gCCR4
</name>

6510 <
	gdi•œyName
>
	gCCR4
</displayName>

6511 <
	gdes¸ùti⁄
>
	gˇ±uª
/
com∑ª
 4</description>

6512 <
	gaddªssOff£t
>0x40</addressOffset>

6513 <
	gsize
>0x20</size>

6514 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6515 <
	gª£tVÆue
>0x00000000</resetValue>

6516 <
	gfõlds
>

6517 <
	gfõld
>

6518 <
	g«me
>
	gCCR4_H
</name>

6519 <
	gdes¸ùti⁄
>
High
 
	gC≠tuª
/
Com∑ª
 
vÆue
 (
TIM2


6520 
⁄ly
)</
	gdes¸ùti⁄
>

6521 <
	gbôOff£t
>16</bitOffset>

6522 <
	gbôWidth
>16</bitWidth>

6523 </
	gfõld
>

6524 <
	gfõld
>

6525 <
	g«me
>
	gCCR4_L
</name>

6526 <
	gdes¸ùti⁄
>
Low
 
	gC≠tuª
/
Com∑ª
 
	gvÆue
</description>

6527 <
	gbôOff£t
>0</bitOffset>

6528 <
	gbôWidth
>16</bitWidth>

6529 </
	gfõld
>

6530 </
	gfõlds
>

6533 <
	g«me
>
	gDCR
</name>

6534 <
	gdi•œyName
>
	gDCR
</displayName>

6535 <
	gdes¸ùti⁄
>
DMA
 
c⁄åﬁ
 </description>

6536 <
	gaddªssOff£t
>0x48</addressOffset>

6537 <
	gsize
>0x20</size>

6538 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6539 <
	gª£tVÆue
>0x0000</resetValue>

6540 <
	gfõlds
>

6541 <
	gfõld
>

6542 <
	g«me
>
	gDBL
</name>

6543 <
	gdes¸ùti⁄
>
DMA
 
bur°
 
	gÀngth
</description>

6544 <
	gbôOff£t
>8</bitOffset>

6545 <
	gbôWidth
>5</bitWidth>

6546 </
	gfõld
>

6547 <
	gfõld
>

6548 <
	g«me
>
	gDBA
</name>

6549 <
	gdes¸ùti⁄
>
DMA
 
ba£
 
	gaddªss
</description>

6550 <
	gbôOff£t
>0</bitOffset>

6551 <
	gbôWidth
>5</bitWidth>

6552 </
	gfõld
>

6553 </
	gfõlds
>

6556 <
	g«me
>
	gDMAR
</name>

6557 <
	gdi•œyName
>
	gDMAR
</displayName>

6558 <
	gdes¸ùti⁄
>
DMA
 
addªss
 
fuŒ
 
	gå™s„r
</description>

6559 <
	gaddªssOff£t
>0x4C</addressOffset>

6560 <
	gsize
>0x20</size>

6561 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

6562 <
	gª£tVÆue
>0x0000</resetValue>

6563 <
	gfõlds
>

6564 <
	gfõld
>

6565 <
	g«me
>
	gDMAR
</name>

6566 <
	gdes¸ùti⁄
>
DMA
 
bur°


6567 
	gac˚s£s
</
	gdes¸ùti⁄
>

6568 <
	gbôOff£t
>0</bitOffset>

6569 <
	gbôWidth
>16</bitWidth>

6570 </
	gfõld
>

6571 </
	gfõlds
>

6573 </
	gªgi°îs
>

6574 </
	g≥rùhîÆ
>

6575 <
≥rùhîÆ
 
	gdîivedFrom
="TIM2">

6576 <
«me
>
TIM3
</name>

6577 <
ba£Addªss
>0x40000400</baseAddress>

6578 <
öãºu±
>

6579 <
«me
>
TIM3_IRQ
</name>

6580 <
des¸ùti⁄
>
TIM3
 
globÆ
 
öãºu±
</description>

6581 <
vÆue
>16</value>

6582 </
öãºu±
>

6583 </
≥rùhîÆ
>

6584 <
≥rùhîÆ
>

6585 <
«me
>
TIM14
</name>

6586 <
des¸ùti⁄
>
GíîÆ
-
puΩo£
-
timîs
</description>

6587 <
groupName
>
TIM
</groupName>

6588 <
ba£Addªss
>0x40002000</baseAddress>

6589 <
addªssBlock
>

6590 <
off£t
>0x0</offset>

6591 <
size
>0x400</size>

6592 <
ußge
>
ªgi°îs
</usage>

6593 </
addªssBlock
>

6594 <
öãºu±
>

6595 <
«me
>
TIM14_IRQ
</name>

6596 <
des¸ùti⁄
>
TIM14
 
globÆ
 
öãºu±
</description>

6597 <
vÆue
>19</value>

6598 </
öãºu±
>

6599 <
ªgi°îs
>

6601 <
«me
>
CR1
</name>

6602 <
di•œyName
>
CR1
</displayName>

6603 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

6604 <
addªssOff£t
>0x0</addressOffset>

6605 <
size
>0x20</size>

6606 <
ac˚ss
>
ªad
-
wrôe
</access>

6607 <
ª£tVÆue
>0x0000</resetValue>

6608 <
fõlds
>

6609 <
fõld
>

6610 <
«me
>
CKD
</name>

6611 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

6612 <
bôOff£t
>8</bitOffset>

6613 <
bôWidth
>2</bitWidth>

6614 </
fõld
>

6615 <
fõld
>

6616 <
«me
>
ARPE
</name>

6617 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

6618 <
bôOff£t
>7</bitOffset>

6619 <
bôWidth
>1</bitWidth>

6620 </
fõld
>

6621 <
fõld
>

6622 <
«me
>
URS
</name>

6623 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

6624 <
bôOff£t
>2</bitOffset>

6625 <
bôWidth
>1</bitWidth>

6626 </
fõld
>

6627 <
fõld
>

6628 <
«me
>
UDIS
</name>

6629 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

6630 <
bôOff£t
>1</bitOffset>

6631 <
bôWidth
>1</bitWidth>

6632 </
fõld
>

6633 <
fõld
>

6634 <
«me
>
CEN
</name>

6635 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

6636 <
bôOff£t
>0</bitOffset>

6637 <
bôWidth
>1</bitWidth>

6638 </
fõld
>

6639 </
fõlds
>

6642 <
«me
>
DIER
</name>

6643 <
di•œyName
>
DIER
</displayName>

6644 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

6645 <
addªssOff£t
>0xC</addressOffset>

6646 <
size
>0x20</size>

6647 <
ac˚ss
>
ªad
-
wrôe
</access>

6648 <
ª£tVÆue
>0x0000</resetValue>

6649 <
fõlds
>

6650 <
fõld
>

6651 <
«me
>
CC1IE
</name>

6652 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


6653 
íabÀ
</
des¸ùti⁄
>

6654 <
bôOff£t
>1</bitOffset>

6655 <
bôWidth
>1</bitWidth>

6656 </
fõld
>

6657 <
fõld
>

6658 <
«me
>
UIE
</name>

6659 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

6660 <
bôOff£t
>0</bitOffset>

6661 <
bôWidth
>1</bitWidth>

6662 </
fõld
>

6663 </
fõlds
>

6666 <
«me
>
SR
</name>

6667 <
di•œyName
>
SR
</displayName>

6668 <
des¸ùti⁄
>
°©us
 </description>

6669 <
addªssOff£t
>0x10</addressOffset>

6670 <
size
>0x20</size>

6671 <
ac˚ss
>
ªad
-
wrôe
</access>

6672 <
ª£tVÆue
>0x0000</resetValue>

6673 <
fõlds
>

6674 <
fõld
>

6675 <
«me
>
CC1OF
</name>

6676 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


6677 
Êag
</
des¸ùti⁄
>

6678 <
bôOff£t
>9</bitOffset>

6679 <
bôWidth
>1</bitWidth>

6680 </
fõld
>

6681 <
fõld
>

6682 <
«me
>
CC1IF
</name>

6683 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


6684 
Êag
</
des¸ùti⁄
>

6685 <
bôOff£t
>1</bitOffset>

6686 <
bôWidth
>1</bitWidth>

6687 </
fõld
>

6688 <
fõld
>

6689 <
«me
>
UIF
</name>

6690 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

6691 <
bôOff£t
>0</bitOffset>

6692 <
bôWidth
>1</bitWidth>

6693 </
fõld
>

6694 </
fõlds
>

6697 <
«me
>
EGR
</name>

6698 <
di•œyName
>
EGR
</displayName>

6699 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

6700 <
addªssOff£t
>0x14</addressOffset>

6701 <
size
>0x20</size>

6702 <
ac˚ss
>
wrôe
-
⁄ly
</access>

6703 <
ª£tVÆue
>0x0000</resetValue>

6704 <
fõlds
>

6705 <
fõld
>

6706 <
«me
>
CC1G
</name>

6707 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

6708 
gíî©i⁄
</
des¸ùti⁄
>

6709 <
bôOff£t
>1</bitOffset>

6710 <
bôWidth
>1</bitWidth>

6711 </
fõld
>

6712 <
fõld
>

6713 <
«me
>
UG
</name>

6714 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

6715 <
bôOff£t
>0</bitOffset>

6716 <
bôWidth
>1</bitWidth>

6717 </
fõld
>

6718 </
fõlds
>

6721 <
«me
>
CCMR1_Ouçut
</name>

6722 <
di•œyName
>
CCMR1_Ouçut
</displayName>

6723 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
ouçut


6724 
mode
)</
des¸ùti⁄
>

6725 <
addªssOff£t
>0x18</addressOffset>

6726 <
size
>0x20</size>

6727 <
ac˚ss
>
ªad
-
wrôe
</access>

6728 <
ª£tVÆue
>0x00000000</resetValue>

6729 <
fõlds
>

6730 <
fõld
>

6731 <
«me
>
CC1S
</name>

6732 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

6733 
£À˘i⁄
</
des¸ùti⁄
>

6734 <
bôOff£t
>0</bitOffset>

6735 <
bôWidth
>2</bitWidth>

6736 </
fõld
>

6737 <
fõld
>

6738 <
«me
>
OC1FE
</name>

6739 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 1 
Á°


6740 
íabÀ
</
des¸ùti⁄
>

6741 <
bôOff£t
>2</bitOffset>

6742 <
bôWidth
>1</bitWidth>

6743 </
fõld
>

6744 <
fõld
>

6745 <
«me
>
OC1PE
</name>

6746 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
¥ñﬂd


6747 
íabÀ
</
des¸ùti⁄
>

6748 <
bôOff£t
>3</bitOffset>

6749 <
bôWidth
>1</bitWidth>

6750 </
fõld
>

6751 <
fõld
>

6752 <
«me
>
OC1M
</name>

6753 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
mode
</description>

6754 <
bôOff£t
>4</bitOffset>

6755 <
bôWidth
>3</bitWidth>

6756 </
fõld
>

6757 </
fõlds
>

6760 <
«me
>
CCMR1_I≈ut
</name>

6761 <
di•œyName
>
CCMR1_I≈ut
</displayName>

6762 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
öput


6763 
mode
)</
des¸ùti⁄
>

6764 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

6765 <
addªssOff£t
>0x18</addressOffset>

6766 <
size
>0x20</size>

6767 <
ac˚ss
>
ªad
-
wrôe
</access>

6768 <
ª£tVÆue
>0x00000000</resetValue>

6769 <
fõlds
>

6770 <
fõld
>

6771 <
«me
>
IC1F
</name>

6772 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

6773 <
bôOff£t
>4</bitOffset>

6774 <
bôWidth
>4</bitWidth>

6775 </
fõld
>

6776 <
fõld
>

6777 <
«me
>
IC1PSC
</name>

6778 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

6779 <
bôOff£t
>2</bitOffset>

6780 <
bôWidth
>2</bitWidth>

6781 </
fõld
>

6782 <
fõld
>

6783 <
«me
>
CC1S
</name>

6784 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

6785 
£À˘i⁄
</
des¸ùti⁄
>

6786 <
bôOff£t
>0</bitOffset>

6787 <
bôWidth
>2</bitWidth>

6788 </
fõld
>

6789 </
fõlds
>

6792 <
«me
>
CCER
</name>

6793 <
di•œyName
>
CCER
</displayName>

6794 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


6795 </
des¸ùti⁄
>

6796 <
addªssOff£t
>0x20</addressOffset>

6797 <
size
>0x20</size>

6798 <
ac˚ss
>
ªad
-
wrôe
</access>

6799 <
ª£tVÆue
>0x0000</resetValue>

6800 <
fõlds
>

6801 <
fõld
>

6802 <
«me
>
CC1NP
</name>

6803 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


6804 
Pﬁ¨ôy
</
des¸ùti⁄
>

6805 <
bôOff£t
>3</bitOffset>

6806 <
bôWidth
>1</bitWidth>

6807 </
fõld
>

6808 <
fõld
>

6809 <
«me
>
CC1P
</name>

6810 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


6811 
Pﬁ¨ôy
</
des¸ùti⁄
>

6812 <
bôOff£t
>1</bitOffset>

6813 <
bôWidth
>1</bitWidth>

6814 </
fõld
>

6815 <
fõld
>

6816 <
«me
>
CC1E
</name>

6817 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


6818 
íabÀ
</
des¸ùti⁄
>

6819 <
bôOff£t
>0</bitOffset>

6820 <
bôWidth
>1</bitWidth>

6821 </
fõld
>

6822 </
fõlds
>

6825 <
«me
>
CNT
</name>

6826 <
di•œyName
>
CNT
</displayName>

6827 <
des¸ùti⁄
>
cou¡î
</description>

6828 <
addªssOff£t
>0x24</addressOffset>

6829 <
size
>0x20</size>

6830 <
ac˚ss
>
ªad
-
wrôe
</access>

6831 <
ª£tVÆue
>0x00000000</resetValue>

6832 <
fõlds
>

6833 <
fõld
>

6834 <
«me
>
CNT
</name>

6835 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

6836 <
bôOff£t
>0</bitOffset>

6837 <
bôWidth
>16</bitWidth>

6838 </
fõld
>

6839 </
fõlds
>

6842 <
«me
>
PSC
</name>

6843 <
di•œyName
>
PSC
</displayName>

6844 <
des¸ùti⁄
>
¥esˇÀr
</description>

6845 <
addªssOff£t
>0x28</addressOffset>

6846 <
size
>0x20</size>

6847 <
ac˚ss
>
ªad
-
wrôe
</access>

6848 <
ª£tVÆue
>0x0000</resetValue>

6849 <
fõlds
>

6850 <
fõld
>

6851 <
«me
>
PSC
</name>

6852 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

6853 <
bôOff£t
>0</bitOffset>

6854 <
bôWidth
>16</bitWidth>

6855 </
fõld
>

6856 </
fõlds
>

6859 <
«me
>
ARR
</name>

6860 <
di•œyName
>
ARR
</displayName>

6861 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

6862 <
addªssOff£t
>0x2C</addressOffset>

6863 <
size
>0x20</size>

6864 <
ac˚ss
>
ªad
-
wrôe
</access>

6865 <
ª£tVÆue
>0x00000000</resetValue>

6866 <
fõlds
>

6867 <
fõld
>

6868 <
«me
>
ARR
</name>

6869 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

6870 <
bôOff£t
>0</bitOffset>

6871 <
bôWidth
>16</bitWidth>

6872 </
fõld
>

6873 </
fõlds
>

6876 <
«me
>
CCR1
</name>

6877 <
di•œyName
>
CCR1
</displayName>

6878 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

6879 <
addªssOff£t
>0x34</addressOffset>

6880 <
size
>0x20</size>

6881 <
ac˚ss
>
ªad
-
wrôe
</access>

6882 <
ª£tVÆue
>0x00000000</resetValue>

6883 <
fõlds
>

6884 <
fõld
>

6885 <
«me
>
CCR1
</name>

6886 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

6887 <
bôOff£t
>0</bitOffset>

6888 <
bôWidth
>16</bitWidth>

6889 </
fõld
>

6890 </
fõlds
>

6893 <
«me
>
OR
</name>

6894 <
di•œyName
>
OR
</displayName>

6895 <
des¸ùti⁄
>
›ti⁄
 </description>

6896 <
addªssOff£t
>0x50</addressOffset>

6897 <
size
>0x20</size>

6898 <
ac˚ss
>
ªad
-
wrôe
</access>

6899 <
ª£tVÆue
>0x00000000</resetValue>

6900 <
fõlds
>

6901 <
fõld
>

6902 <
«me
>
RMP
</name>

6903 <
des¸ùti⁄
>
Timî
 
öput
 1 
ªm≠
</description>

6904 <
bôOff£t
>0</bitOffset>

6905 <
bôWidth
>2</bitWidth>

6906 </
fõld
>

6907 </
fõlds
>

6909 </
ªgi°îs
>

6910 </
≥rùhîÆ
>

6911 <
≥rùhîÆ
>

6912 <
«me
>
TIM6
</name>

6913 <
des¸ùti⁄
>
Basic
-
timîs
</description>

6914 <
groupName
>
TIM
</groupName>

6915 <
ba£Addªss
>0x40001000</baseAddress>

6916 <
addªssBlock
>

6917 <
off£t
>0x0</offset>

6918 <
size
>0x400</size>

6919 <
ußge
>
ªgi°îs
</usage>

6920 </
addªssBlock
>

6921 <
öãºu±
>

6922 <
«me
>
TIM6_DAC_IRQ
</name>

6923 <
des¸ùti⁄
>
TIM6
 
globÆ
 
öãºu±
 
™d
 
DAC
</description>

6924 <
vÆue
>17</value>

6925 </
öãºu±
>

6926 <
ªgi°îs
>

6928 <
«me
>
CR1
</name>

6929 <
di•œyName
>
CR1
</displayName>

6930 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

6931 <
addªssOff£t
>0x0</addressOffset>

6932 <
size
>0x20</size>

6933 <
ac˚ss
>
ªad
-
wrôe
</access>

6934 <
ª£tVÆue
>0x0000</resetValue>

6935 <
fõlds
>

6936 <
fõld
>

6937 <
«me
>
ARPE
</name>

6938 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

6939 <
bôOff£t
>7</bitOffset>

6940 <
bôWidth
>1</bitWidth>

6941 </
fõld
>

6942 <
fõld
>

6943 <
«me
>
OPM
</name>

6944 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

6945 <
bôOff£t
>3</bitOffset>

6946 <
bôWidth
>1</bitWidth>

6947 </
fõld
>

6948 <
fõld
>

6949 <
«me
>
URS
</name>

6950 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

6951 <
bôOff£t
>2</bitOffset>

6952 <
bôWidth
>1</bitWidth>

6953 </
fõld
>

6954 <
fõld
>

6955 <
«me
>
UDIS
</name>

6956 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

6957 <
bôOff£t
>1</bitOffset>

6958 <
bôWidth
>1</bitWidth>

6959 </
fõld
>

6960 <
fõld
>

6961 <
«me
>
CEN
</name>

6962 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

6963 <
bôOff£t
>0</bitOffset>

6964 <
bôWidth
>1</bitWidth>

6965 </
fõld
>

6966 </
fõlds
>

6969 <
«me
>
CR2
</name>

6970 <
di•œyName
>
CR2
</displayName>

6971 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

6972 <
addªssOff£t
>0x4</addressOffset>

6973 <
size
>0x20</size>

6974 <
ac˚ss
>
ªad
-
wrôe
</access>

6975 <
ª£tVÆue
>0x0000</resetValue>

6976 <
fõlds
>

6977 <
fõld
>

6978 <
«me
>
MMS
</name>

6979 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

6980 <
bôOff£t
>4</bitOffset>

6981 <
bôWidth
>3</bitWidth>

6982 </
fõld
>

6983 </
fõlds
>

6986 <
«me
>
DIER
</name>

6987 <
di•œyName
>
DIER
</displayName>

6988 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

6989 <
addªssOff£t
>0xC</addressOffset>

6990 <
size
>0x20</size>

6991 <
ac˚ss
>
ªad
-
wrôe
</access>

6992 <
ª£tVÆue
>0x0000</resetValue>

6993 <
fõlds
>

6994 <
fõld
>

6995 <
«me
>
UDE
</name>

6996 <
des¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
íabÀ
</description>

6997 <
bôOff£t
>8</bitOffset>

6998 <
bôWidth
>1</bitWidth>

6999 </
fõld
>

7000 <
fõld
>

7001 <
«me
>
UIE
</name>

7002 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

7003 <
bôOff£t
>0</bitOffset>

7004 <
bôWidth
>1</bitWidth>

7005 </
fõld
>

7006 </
fõlds
>

7009 <
«me
>
SR
</name>

7010 <
di•œyName
>
SR
</displayName>

7011 <
des¸ùti⁄
>
°©us
 </description>

7012 <
addªssOff£t
>0x10</addressOffset>

7013 <
size
>0x20</size>

7014 <
ac˚ss
>
ªad
-
wrôe
</access>

7015 <
ª£tVÆue
>0x0000</resetValue>

7016 <
fõlds
>

7017 <
fõld
>

7018 <
«me
>
UIF
</name>

7019 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

7020 <
bôOff£t
>0</bitOffset>

7021 <
bôWidth
>1</bitWidth>

7022 </
fõld
>

7023 </
fõlds
>

7026 <
«me
>
EGR
</name>

7027 <
di•œyName
>
EGR
</displayName>

7028 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

7029 <
addªssOff£t
>0x14</addressOffset>

7030 <
size
>0x20</size>

7031 <
ac˚ss
>
wrôe
-
⁄ly
</access>

7032 <
ª£tVÆue
>0x0000</resetValue>

7033 <
fõlds
>

7034 <
fõld
>

7035 <
«me
>
UG
</name>

7036 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

7037 <
bôOff£t
>0</bitOffset>

7038 <
bôWidth
>1</bitWidth>

7039 </
fõld
>

7040 </
fõlds
>

7043 <
«me
>
CNT
</name>

7044 <
di•œyName
>
CNT
</displayName>

7045 <
des¸ùti⁄
>
cou¡î
</description>

7046 <
addªssOff£t
>0x24</addressOffset>

7047 <
size
>0x20</size>

7048 <
ac˚ss
>
ªad
-
wrôe
</access>

7049 <
ª£tVÆue
>0x00000000</resetValue>

7050 <
fõlds
>

7051 <
fõld
>

7052 <
«me
>
CNT
</name>

7053 <
des¸ùti⁄
>
Low
 
cou¡î
 
vÆue
</description>

7054 <
bôOff£t
>0</bitOffset>

7055 <
bôWidth
>16</bitWidth>

7056 </
fõld
>

7057 </
fõlds
>

7060 <
«me
>
PSC
</name>

7061 <
di•œyName
>
PSC
</displayName>

7062 <
des¸ùti⁄
>
¥esˇÀr
</description>

7063 <
addªssOff£t
>0x28</addressOffset>

7064 <
size
>0x20</size>

7065 <
ac˚ss
>
ªad
-
wrôe
</access>

7066 <
ª£tVÆue
>0x0000</resetValue>

7067 <
fõlds
>

7068 <
fõld
>

7069 <
«me
>
PSC
</name>

7070 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

7071 <
bôOff£t
>0</bitOffset>

7072 <
bôWidth
>16</bitWidth>

7073 </
fõld
>

7074 </
fõlds
>

7077 <
«me
>
ARR
</name>

7078 <
di•œyName
>
ARR
</displayName>

7079 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

7080 <
addªssOff£t
>0x2C</addressOffset>

7081 <
size
>0x20</size>

7082 <
ac˚ss
>
ªad
-
wrôe
</access>

7083 <
ª£tVÆue
>0x00000000</resetValue>

7084 <
fõlds
>

7085 <
fõld
>

7086 <
«me
>
ARR
</name>

7087 <
des¸ùti⁄
>
Low
 
Auto
-
ªlﬂd
 
vÆue
</description>

7088 <
bôOff£t
>0</bitOffset>

7089 <
bôWidth
>16</bitWidth>

7090 </
fõld
>

7091 </
fõlds
>

7093 </
ªgi°îs
>

7094 </
≥rùhîÆ
>

7095 <
≥rùhîÆ
>

7096 <
«me
>
EXTI
</name>

7097 <
des¸ùti⁄
>
Exã∫Æ
 
öãºu±
/
evít


7098 
c⁄åﬁÀr
</
des¸ùti⁄
>

7099 <
groupName
>
EXTI
</groupName>

7100 <
ba£Addªss
>0x40010400</baseAddress>

7101 <
addªssBlock
>

7102 <
off£t
>0x0</offset>

7103 <
size
>0x400</size>

7104 <
ußge
>
ªgi°îs
</usage>

7105 </
addªssBlock
>

7106 <
öãºu±
>

7107 <
«me
>
PVD_IRQ
</name>

7108 <
des¸ùti⁄
>
PVD
 
through
 
EXTI
 
löe
 
dëe˘i⁄
</description>

7109 <
vÆue
>1</value>

7110 </
öãºu±
>

7111 <
öãºu±
>

7112 <
«me
>
EXTI0_1_IRQ
</name>

7113 <
des¸ùti⁄
>
EXTI
 
Löe
[1:0] 
öãºu±s
</description>

7114 <
vÆue
>5</value>

7115 </
öãºu±
>

7116 <
öãºu±
>

7117 <
«me
>
EXTI2_3_IRQ
</name>

7118 <
des¸ùti⁄
>
EXTI
 
Löe
[3:2] 
öãºu±s
</description>

7119 <
vÆue
>6</value>

7120 </
öãºu±
>

7121 <
öãºu±
>

7122 <
«me
>
EXTI4_15_IRQ
</name>

7123 <
des¸ùti⁄
>
EXTI
 
Löe15
 
™d
 
EXTI4
 
öãºu±s
</description>

7124 <
vÆue
>7</value>

7125 </
öãºu±
>

7126 <
ªgi°îs
>

7128 <
«me
>
IMR
</name>

7129 <
di•œyName
>
IMR
</displayName>

7130 <
des¸ùti⁄
>
I¡îru±
 
mask
 

7131 (
EXTI_IMR
)</
des¸ùti⁄
>

7132 <
addªssOff£t
>0x0</addressOffset>

7133 <
size
>0x20</size>

7134 <
ac˚ss
>
ªad
-
wrôe
</access>

7135 <
ª£tVÆue
>0x0F940000</resetValue>

7136 <
fõlds
>

7137 <
fõld
>

7138 <
«me
>
MR0
</name>

7139 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 0</description>

7140 <
bôOff£t
>0</bitOffset>

7141 <
bôWidth
>1</bitWidth>

7142 </
fõld
>

7143 <
fõld
>

7144 <
«me
>
MR1
</name>

7145 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 1</description>

7146 <
bôOff£t
>1</bitOffset>

7147 <
bôWidth
>1</bitWidth>

7148 </
fõld
>

7149 <
fõld
>

7150 <
«me
>
MR2
</name>

7151 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 2</description>

7152 <
bôOff£t
>2</bitOffset>

7153 <
bôWidth
>1</bitWidth>

7154 </
fõld
>

7155 <
fõld
>

7156 <
«me
>
MR3
</name>

7157 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 3</description>

7158 <
bôOff£t
>3</bitOffset>

7159 <
bôWidth
>1</bitWidth>

7160 </
fõld
>

7161 <
fõld
>

7162 <
«me
>
MR4
</name>

7163 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 4</description>

7164 <
bôOff£t
>4</bitOffset>

7165 <
bôWidth
>1</bitWidth>

7166 </
fõld
>

7167 <
fõld
>

7168 <
«me
>
MR5
</name>

7169 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 5</description>

7170 <
bôOff£t
>5</bitOffset>

7171 <
bôWidth
>1</bitWidth>

7172 </
fõld
>

7173 <
fõld
>

7174 <
«me
>
MR6
</name>

7175 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 6</description>

7176 <
bôOff£t
>6</bitOffset>

7177 <
bôWidth
>1</bitWidth>

7178 </
fõld
>

7179 <
fõld
>

7180 <
«me
>
MR7
</name>

7181 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 7</description>

7182 <
bôOff£t
>7</bitOffset>

7183 <
bôWidth
>1</bitWidth>

7184 </
fõld
>

7185 <
fõld
>

7186 <
«me
>
MR8
</name>

7187 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 8</description>

7188 <
bôOff£t
>8</bitOffset>

7189 <
bôWidth
>1</bitWidth>

7190 </
fõld
>

7191 <
fõld
>

7192 <
«me
>
MR9
</name>

7193 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 9</description>

7194 <
bôOff£t
>9</bitOffset>

7195 <
bôWidth
>1</bitWidth>

7196 </
fõld
>

7197 <
fõld
>

7198 <
«me
>
MR10
</name>

7199 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 10</description>

7200 <
bôOff£t
>10</bitOffset>

7201 <
bôWidth
>1</bitWidth>

7202 </
fõld
>

7203 <
fõld
>

7204 <
«me
>
MR11
</name>

7205 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 11</description>

7206 <
bôOff£t
>11</bitOffset>

7207 <
bôWidth
>1</bitWidth>

7208 </
fõld
>

7209 <
fõld
>

7210 <
«me
>
MR12
</name>

7211 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 12</description>

7212 <
bôOff£t
>12</bitOffset>

7213 <
bôWidth
>1</bitWidth>

7214 </
fõld
>

7215 <
fõld
>

7216 <
«me
>
MR13
</name>

7217 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 13</description>

7218 <
bôOff£t
>13</bitOffset>

7219 <
bôWidth
>1</bitWidth>

7220 </
fõld
>

7221 <
fõld
>

7222 <
«me
>
MR14
</name>

7223 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 14</description>

7224 <
bôOff£t
>14</bitOffset>

7225 <
bôWidth
>1</bitWidth>

7226 </
fõld
>

7227 <
fõld
>

7228 <
«me
>
MR15
</name>

7229 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 15</description>

7230 <
bôOff£t
>15</bitOffset>

7231 <
bôWidth
>1</bitWidth>

7232 </
fõld
>

7233 <
fõld
>

7234 <
«me
>
MR16
</name>

7235 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 16</description>

7236 <
bôOff£t
>16</bitOffset>

7237 <
bôWidth
>1</bitWidth>

7238 </
fõld
>

7239 <
fõld
>

7240 <
«me
>
MR17
</name>

7241 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 17</description>

7242 <
bôOff£t
>17</bitOffset>

7243 <
bôWidth
>1</bitWidth>

7244 </
fõld
>

7245 <
fõld
>

7246 <
«me
>
MR18
</name>

7247 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 18</description>

7248 <
bôOff£t
>18</bitOffset>

7249 <
bôWidth
>1</bitWidth>

7250 </
fõld
>

7251 <
fõld
>

7252 <
«me
>
MR19
</name>

7253 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 19</description>

7254 <
bôOff£t
>19</bitOffset>

7255 <
bôWidth
>1</bitWidth>

7256 </
fõld
>

7257 <
fõld
>

7258 <
«me
>
MR20
</name>

7259 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 20</description>

7260 <
bôOff£t
>20</bitOffset>

7261 <
bôWidth
>1</bitWidth>

7262 </
fõld
>

7263 <
fõld
>

7264 <
«me
>
MR21
</name>

7265 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 21</description>

7266 <
bôOff£t
>21</bitOffset>

7267 <
bôWidth
>1</bitWidth>

7268 </
fõld
>

7269 <
fõld
>

7270 <
«me
>
MR22
</name>

7271 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 22</description>

7272 <
bôOff£t
>22</bitOffset>

7273 <
bôWidth
>1</bitWidth>

7274 </
fõld
>

7275 <
fõld
>

7276 <
«me
>
MR23
</name>

7277 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 23</description>

7278 <
bôOff£t
>23</bitOffset>

7279 <
bôWidth
>1</bitWidth>

7280 </
fõld
>

7281 <
fõld
>

7282 <
«me
>
MR24
</name>

7283 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 24</description>

7284 <
bôOff£t
>24</bitOffset>

7285 <
bôWidth
>1</bitWidth>

7286 </
fõld
>

7287 <
fõld
>

7288 <
«me
>
MR25
</name>

7289 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 25</description>

7290 <
bôOff£t
>25</bitOffset>

7291 <
bôWidth
>1</bitWidth>

7292 </
fõld
>

7293 <
fõld
>

7294 <
«me
>
MR26
</name>

7295 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 26</description>

7296 <
bôOff£t
>26</bitOffset>

7297 <
bôWidth
>1</bitWidth>

7298 </
fõld
>

7299 <
fõld
>

7300 <
«me
>
MR27
</name>

7301 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 27</description>

7302 <
bôOff£t
>27</bitOffset>

7303 <
bôWidth
>1</bitWidth>

7304 </
fõld
>

7305 </
fõlds
>

7308 <
«me
>
EMR
</name>

7309 <
di•œyName
>
EMR
</displayName>

7310 <
des¸ùti⁄
>
Evít
 
mask
 (
EXTI_EMR
)</description>

7311 <
addªssOff£t
>0x4</addressOffset>

7312 <
size
>0x20</size>

7313 <
ac˚ss
>
ªad
-
wrôe
</access>

7314 <
ª£tVÆue
>0x00000000</resetValue>

7315 <
fõlds
>

7316 <
fõld
>

7317 <
«me
>
MR0
</name>

7318 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 0</description>

7319 <
bôOff£t
>0</bitOffset>

7320 <
bôWidth
>1</bitWidth>

7321 </
fõld
>

7322 <
fõld
>

7323 <
«me
>
MR1
</name>

7324 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 1</description>

7325 <
bôOff£t
>1</bitOffset>

7326 <
bôWidth
>1</bitWidth>

7327 </
fõld
>

7328 <
fõld
>

7329 <
«me
>
MR2
</name>

7330 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 2</description>

7331 <
bôOff£t
>2</bitOffset>

7332 <
bôWidth
>1</bitWidth>

7333 </
fõld
>

7334 <
fõld
>

7335 <
«me
>
MR3
</name>

7336 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 3</description>

7337 <
bôOff£t
>3</bitOffset>

7338 <
bôWidth
>1</bitWidth>

7339 </
fõld
>

7340 <
fõld
>

7341 <
«me
>
MR4
</name>

7342 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 4</description>

7343 <
bôOff£t
>4</bitOffset>

7344 <
bôWidth
>1</bitWidth>

7345 </
fõld
>

7346 <
fõld
>

7347 <
«me
>
MR5
</name>

7348 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 5</description>

7349 <
bôOff£t
>5</bitOffset>

7350 <
bôWidth
>1</bitWidth>

7351 </
fõld
>

7352 <
fõld
>

7353 <
«me
>
MR6
</name>

7354 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 6</description>

7355 <
bôOff£t
>6</bitOffset>

7356 <
bôWidth
>1</bitWidth>

7357 </
fõld
>

7358 <
fõld
>

7359 <
«me
>
MR7
</name>

7360 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 7</description>

7361 <
bôOff£t
>7</bitOffset>

7362 <
bôWidth
>1</bitWidth>

7363 </
fõld
>

7364 <
fõld
>

7365 <
«me
>
MR8
</name>

7366 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 8</description>

7367 <
bôOff£t
>8</bitOffset>

7368 <
bôWidth
>1</bitWidth>

7369 </
fõld
>

7370 <
fõld
>

7371 <
«me
>
MR9
</name>

7372 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 9</description>

7373 <
bôOff£t
>9</bitOffset>

7374 <
bôWidth
>1</bitWidth>

7375 </
fõld
>

7376 <
fõld
>

7377 <
«me
>
MR10
</name>

7378 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 10</description>

7379 <
bôOff£t
>10</bitOffset>

7380 <
bôWidth
>1</bitWidth>

7381 </
fõld
>

7382 <
fõld
>

7383 <
«me
>
MR11
</name>

7384 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 11</description>

7385 <
bôOff£t
>11</bitOffset>

7386 <
bôWidth
>1</bitWidth>

7387 </
fõld
>

7388 <
fõld
>

7389 <
«me
>
MR12
</name>

7390 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 12</description>

7391 <
bôOff£t
>12</bitOffset>

7392 <
bôWidth
>1</bitWidth>

7393 </
fõld
>

7394 <
fõld
>

7395 <
«me
>
MR13
</name>

7396 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 13</description>

7397 <
bôOff£t
>13</bitOffset>

7398 <
bôWidth
>1</bitWidth>

7399 </
fõld
>

7400 <
fõld
>

7401 <
«me
>
MR14
</name>

7402 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 14</description>

7403 <
bôOff£t
>14</bitOffset>

7404 <
bôWidth
>1</bitWidth>

7405 </
fõld
>

7406 <
fõld
>

7407 <
«me
>
MR15
</name>

7408 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 15</description>

7409 <
bôOff£t
>15</bitOffset>

7410 <
bôWidth
>1</bitWidth>

7411 </
fõld
>

7412 <
fõld
>

7413 <
«me
>
MR16
</name>

7414 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 16</description>

7415 <
bôOff£t
>16</bitOffset>

7416 <
bôWidth
>1</bitWidth>

7417 </
fõld
>

7418 <
fõld
>

7419 <
«me
>
MR17
</name>

7420 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 17</description>

7421 <
bôOff£t
>17</bitOffset>

7422 <
bôWidth
>1</bitWidth>

7423 </
fõld
>

7424 <
fõld
>

7425 <
«me
>
MR18
</name>

7426 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 18</description>

7427 <
bôOff£t
>18</bitOffset>

7428 <
bôWidth
>1</bitWidth>

7429 </
fõld
>

7430 <
fõld
>

7431 <
«me
>
MR19
</name>

7432 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 19</description>

7433 <
bôOff£t
>19</bitOffset>

7434 <
bôWidth
>1</bitWidth>

7435 </
fõld
>

7436 <
fõld
>

7437 <
«me
>
MR20
</name>

7438 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 20</description>

7439 <
bôOff£t
>20</bitOffset>

7440 <
bôWidth
>1</bitWidth>

7441 </
fõld
>

7442 <
fõld
>

7443 <
«me
>
MR21
</name>

7444 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 21</description>

7445 <
bôOff£t
>21</bitOffset>

7446 <
bôWidth
>1</bitWidth>

7447 </
fõld
>

7448 <
fõld
>

7449 <
«me
>
MR22
</name>

7450 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 22</description>

7451 <
bôOff£t
>22</bitOffset>

7452 <
bôWidth
>1</bitWidth>

7453 </
fõld
>

7454 <
fõld
>

7455 <
«me
>
MR23
</name>

7456 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 23</description>

7457 <
bôOff£t
>23</bitOffset>

7458 <
bôWidth
>1</bitWidth>

7459 </
fõld
>

7460 <
fõld
>

7461 <
«me
>
MR24
</name>

7462 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 24</description>

7463 <
bôOff£t
>24</bitOffset>

7464 <
bôWidth
>1</bitWidth>

7465 </
fõld
>

7466 <
fõld
>

7467 <
«me
>
MR25
</name>

7468 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 25</description>

7469 <
bôOff£t
>25</bitOffset>

7470 <
bôWidth
>1</bitWidth>

7471 </
fõld
>

7472 <
fõld
>

7473 <
«me
>
MR26
</name>

7474 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 26</description>

7475 <
bôOff£t
>26</bitOffset>

7476 <
bôWidth
>1</bitWidth>

7477 </
fõld
>

7478 <
fõld
>

7479 <
«me
>
MR27
</name>

7480 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 27</description>

7481 <
bôOff£t
>27</bitOffset>

7482 <
bôWidth
>1</bitWidth>

7483 </
fõld
>

7484 </
fõlds
>

7487 <
«me
>
RTSR
</name>

7488 <
di•œyName
>
RTSR
</displayName>

7489 <
des¸ùti⁄
>
Risög
 
Triggî
 
£À˘i⁄
 

7490 (
EXTI_RTSR
)</
des¸ùti⁄
>

7491 <
addªssOff£t
>0x8</addressOffset>

7492 <
size
>0x20</size>

7493 <
ac˚ss
>
ªad
-
wrôe
</access>

7494 <
ª£tVÆue
>0x00000000</resetValue>

7495 <
fõlds
>

7496 <
fõld
>

7497 <
«me
>
TR0
</name>

7498 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7499 
löe
 0</
des¸ùti⁄
>

7500 <
bôOff£t
>0</bitOffset>

7501 <
bôWidth
>1</bitWidth>

7502 </
fõld
>

7503 <
fõld
>

7504 <
«me
>
TR1
</name>

7505 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7506 
löe
 1</
des¸ùti⁄
>

7507 <
bôOff£t
>1</bitOffset>

7508 <
bôWidth
>1</bitWidth>

7509 </
fõld
>

7510 <
fõld
>

7511 <
«me
>
TR2
</name>

7512 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7513 
löe
 2</
des¸ùti⁄
>

7514 <
bôOff£t
>2</bitOffset>

7515 <
bôWidth
>1</bitWidth>

7516 </
fõld
>

7517 <
fõld
>

7518 <
«me
>
TR3
</name>

7519 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7520 
löe
 3</
des¸ùti⁄
>

7521 <
bôOff£t
>3</bitOffset>

7522 <
bôWidth
>1</bitWidth>

7523 </
fõld
>

7524 <
fõld
>

7525 <
«me
>
TR4
</name>

7526 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7527 
löe
 4</
des¸ùti⁄
>

7528 <
bôOff£t
>4</bitOffset>

7529 <
bôWidth
>1</bitWidth>

7530 </
fõld
>

7531 <
fõld
>

7532 <
«me
>
TR5
</name>

7533 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7534 
löe
 5</
des¸ùti⁄
>

7535 <
bôOff£t
>5</bitOffset>

7536 <
bôWidth
>1</bitWidth>

7537 </
fõld
>

7538 <
fõld
>

7539 <
«me
>
TR6
</name>

7540 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7541 
löe
 6</
des¸ùti⁄
>

7542 <
bôOff£t
>6</bitOffset>

7543 <
bôWidth
>1</bitWidth>

7544 </
fõld
>

7545 <
fõld
>

7546 <
«me
>
TR7
</name>

7547 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7548 
löe
 7</
des¸ùti⁄
>

7549 <
bôOff£t
>7</bitOffset>

7550 <
bôWidth
>1</bitWidth>

7551 </
fõld
>

7552 <
fõld
>

7553 <
«me
>
TR8
</name>

7554 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7555 
löe
 8</
des¸ùti⁄
>

7556 <
bôOff£t
>8</bitOffset>

7557 <
bôWidth
>1</bitWidth>

7558 </
fõld
>

7559 <
fõld
>

7560 <
«me
>
TR9
</name>

7561 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7562 
löe
 9</
des¸ùti⁄
>

7563 <
bôOff£t
>9</bitOffset>

7564 <
bôWidth
>1</bitWidth>

7565 </
fõld
>

7566 <
fõld
>

7567 <
«me
>
TR10
</name>

7568 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7569 
löe
 10</
des¸ùti⁄
>

7570 <
bôOff£t
>10</bitOffset>

7571 <
bôWidth
>1</bitWidth>

7572 </
fõld
>

7573 <
fõld
>

7574 <
«me
>
TR11
</name>

7575 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7576 
löe
 11</
des¸ùti⁄
>

7577 <
bôOff£t
>11</bitOffset>

7578 <
bôWidth
>1</bitWidth>

7579 </
fõld
>

7580 <
fõld
>

7581 <
«me
>
TR12
</name>

7582 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7583 
löe
 12</
des¸ùti⁄
>

7584 <
bôOff£t
>12</bitOffset>

7585 <
bôWidth
>1</bitWidth>

7586 </
fõld
>

7587 <
fõld
>

7588 <
«me
>
TR13
</name>

7589 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7590 
löe
 13</
des¸ùti⁄
>

7591 <
bôOff£t
>13</bitOffset>

7592 <
bôWidth
>1</bitWidth>

7593 </
fõld
>

7594 <
fõld
>

7595 <
«me
>
TR14
</name>

7596 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7597 
löe
 14</
des¸ùti⁄
>

7598 <
bôOff£t
>14</bitOffset>

7599 <
bôWidth
>1</bitWidth>

7600 </
fõld
>

7601 <
fõld
>

7602 <
«me
>
TR15
</name>

7603 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7604 
löe
 15</
des¸ùti⁄
>

7605 <
bôOff£t
>15</bitOffset>

7606 <
bôWidth
>1</bitWidth>

7607 </
fõld
>

7608 <
fõld
>

7609 <
«me
>
TR16
</name>

7610 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7611 
löe
 16</
des¸ùti⁄
>

7612 <
bôOff£t
>16</bitOffset>

7613 <
bôWidth
>1</bitWidth>

7614 </
fõld
>

7615 <
fõld
>

7616 <
«me
>
TR17
</name>

7617 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7618 
löe
 17</
des¸ùti⁄
>

7619 <
bôOff£t
>17</bitOffset>

7620 <
bôWidth
>1</bitWidth>

7621 </
fõld
>

7622 <
fõld
>

7623 <
«me
>
TR19
</name>

7624 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7625 
löe
 19</
des¸ùti⁄
>

7626 <
bôOff£t
>19</bitOffset>

7627 <
bôWidth
>1</bitWidth>

7628 </
fõld
>

7629 </
fõlds
>

7632 <
«me
>
FTSR
</name>

7633 <
di•œyName
>
FTSR
</displayName>

7634 <
des¸ùti⁄
>
FÆlög
 
Triggî
 
£À˘i⁄
 

7635 (
EXTI_FTSR
)</
des¸ùti⁄
>

7636 <
addªssOff£t
>0xC</addressOffset>

7637 <
size
>0x20</size>

7638 <
ac˚ss
>
ªad
-
wrôe
</access>

7639 <
ª£tVÆue
>0x00000000</resetValue>

7640 <
fõlds
>

7641 <
fõld
>

7642 <
«me
>
TR0
</name>

7643 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7644 
löe
 0</
des¸ùti⁄
>

7645 <
bôOff£t
>0</bitOffset>

7646 <
bôWidth
>1</bitWidth>

7647 </
fõld
>

7648 <
fõld
>

7649 <
«me
>
TR1
</name>

7650 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7651 
löe
 1</
des¸ùti⁄
>

7652 <
bôOff£t
>1</bitOffset>

7653 <
bôWidth
>1</bitWidth>

7654 </
fõld
>

7655 <
fõld
>

7656 <
«me
>
TR2
</name>

7657 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7658 
löe
 2</
des¸ùti⁄
>

7659 <
bôOff£t
>2</bitOffset>

7660 <
bôWidth
>1</bitWidth>

7661 </
fõld
>

7662 <
fõld
>

7663 <
«me
>
TR3
</name>

7664 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7665 
löe
 3</
des¸ùti⁄
>

7666 <
bôOff£t
>3</bitOffset>

7667 <
bôWidth
>1</bitWidth>

7668 </
fõld
>

7669 <
fõld
>

7670 <
«me
>
TR4
</name>

7671 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7672 
löe
 4</
des¸ùti⁄
>

7673 <
bôOff£t
>4</bitOffset>

7674 <
bôWidth
>1</bitWidth>

7675 </
fõld
>

7676 <
fõld
>

7677 <
«me
>
TR5
</name>

7678 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7679 
löe
 5</
des¸ùti⁄
>

7680 <
bôOff£t
>5</bitOffset>

7681 <
bôWidth
>1</bitWidth>

7682 </
fõld
>

7683 <
fõld
>

7684 <
«me
>
TR6
</name>

7685 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7686 
löe
 6</
des¸ùti⁄
>

7687 <
bôOff£t
>6</bitOffset>

7688 <
bôWidth
>1</bitWidth>

7689 </
fõld
>

7690 <
fõld
>

7691 <
«me
>
TR7
</name>

7692 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7693 
löe
 7</
des¸ùti⁄
>

7694 <
bôOff£t
>7</bitOffset>

7695 <
bôWidth
>1</bitWidth>

7696 </
fõld
>

7697 <
fõld
>

7698 <
«me
>
TR8
</name>

7699 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7700 
löe
 8</
des¸ùti⁄
>

7701 <
bôOff£t
>8</bitOffset>

7702 <
bôWidth
>1</bitWidth>

7703 </
fõld
>

7704 <
fõld
>

7705 <
«me
>
TR9
</name>

7706 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7707 
löe
 9</
des¸ùti⁄
>

7708 <
bôOff£t
>9</bitOffset>

7709 <
bôWidth
>1</bitWidth>

7710 </
fõld
>

7711 <
fõld
>

7712 <
«me
>
TR10
</name>

7713 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7714 
löe
 10</
des¸ùti⁄
>

7715 <
bôOff£t
>10</bitOffset>

7716 <
bôWidth
>1</bitWidth>

7717 </
fõld
>

7718 <
fõld
>

7719 <
«me
>
TR11
</name>

7720 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7721 
löe
 11</
des¸ùti⁄
>

7722 <
bôOff£t
>11</bitOffset>

7723 <
bôWidth
>1</bitWidth>

7724 </
fõld
>

7725 <
fõld
>

7726 <
«me
>
TR12
</name>

7727 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7728 
löe
 12</
des¸ùti⁄
>

7729 <
bôOff£t
>12</bitOffset>

7730 <
bôWidth
>1</bitWidth>

7731 </
fõld
>

7732 <
fõld
>

7733 <
«me
>
TR13
</name>

7734 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7735 
löe
 13</
des¸ùti⁄
>

7736 <
bôOff£t
>13</bitOffset>

7737 <
bôWidth
>1</bitWidth>

7738 </
fõld
>

7739 <
fõld
>

7740 <
«me
>
TR14
</name>

7741 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7742 
löe
 14</
des¸ùti⁄
>

7743 <
bôOff£t
>14</bitOffset>

7744 <
bôWidth
>1</bitWidth>

7745 </
fõld
>

7746 <
fõld
>

7747 <
«me
>
TR15
</name>

7748 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7749 
löe
 15</
des¸ùti⁄
>

7750 <
bôOff£t
>15</bitOffset>

7751 <
bôWidth
>1</bitWidth>

7752 </
fõld
>

7753 <
fõld
>

7754 <
«me
>
TR16
</name>

7755 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7756 
löe
 16</
des¸ùti⁄
>

7757 <
bôOff£t
>16</bitOffset>

7758 <
bôWidth
>1</bitWidth>

7759 </
fõld
>

7760 <
fõld
>

7761 <
«me
>
TR17
</name>

7762 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7763 
löe
 17</
des¸ùti⁄
>

7764 <
bôOff£t
>17</bitOffset>

7765 <
bôWidth
>1</bitWidth>

7766 </
fõld
>

7767 <
fõld
>

7768 <
«me
>
TR19
</name>

7769 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


7770 
löe
 19</
des¸ùti⁄
>

7771 <
bôOff£t
>19</bitOffset>

7772 <
bôWidth
>1</bitWidth>

7773 </
fõld
>

7774 </
fõlds
>

7777 <
«me
>
SWIER
</name>

7778 <
di•œyName
>
SWIER
</displayName>

7779 <
des¸ùti⁄
>
So·w¨e
 
öãºu±
 
evít
 

7780 (
EXTI_SWIER
)</
des¸ùti⁄
>

7781 <
addªssOff£t
>0x10</addressOffset>

7782 <
size
>0x20</size>

7783 <
ac˚ss
>
ªad
-
wrôe
</access>

7784 <
ª£tVÆue
>0x00000000</resetValue>

7785 <
fõlds
>

7786 <
fõld
>

7787 <
«me
>
SWIER0
</name>

7788 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7789 0</
des¸ùti⁄
>

7790 <
bôOff£t
>0</bitOffset>

7791 <
bôWidth
>1</bitWidth>

7792 </
fõld
>

7793 <
fõld
>

7794 <
«me
>
SWIER1
</name>

7795 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7796 1</
des¸ùti⁄
>

7797 <
bôOff£t
>1</bitOffset>

7798 <
bôWidth
>1</bitWidth>

7799 </
fõld
>

7800 <
fõld
>

7801 <
«me
>
SWIER2
</name>

7802 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7803 2</
des¸ùti⁄
>

7804 <
bôOff£t
>2</bitOffset>

7805 <
bôWidth
>1</bitWidth>

7806 </
fõld
>

7807 <
fõld
>

7808 <
«me
>
SWIER3
</name>

7809 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7810 3</
des¸ùti⁄
>

7811 <
bôOff£t
>3</bitOffset>

7812 <
bôWidth
>1</bitWidth>

7813 </
fõld
>

7814 <
fõld
>

7815 <
«me
>
SWIER4
</name>

7816 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7817 4</
des¸ùti⁄
>

7818 <
bôOff£t
>4</bitOffset>

7819 <
bôWidth
>1</bitWidth>

7820 </
fõld
>

7821 <
fõld
>

7822 <
«me
>
SWIER5
</name>

7823 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7824 5</
des¸ùti⁄
>

7825 <
bôOff£t
>5</bitOffset>

7826 <
bôWidth
>1</bitWidth>

7827 </
fõld
>

7828 <
fõld
>

7829 <
«me
>
SWIER6
</name>

7830 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7831 6</
des¸ùti⁄
>

7832 <
bôOff£t
>6</bitOffset>

7833 <
bôWidth
>1</bitWidth>

7834 </
fõld
>

7835 <
fõld
>

7836 <
«me
>
SWIER7
</name>

7837 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7838 7</
des¸ùti⁄
>

7839 <
bôOff£t
>7</bitOffset>

7840 <
bôWidth
>1</bitWidth>

7841 </
fõld
>

7842 <
fõld
>

7843 <
«me
>
SWIER8
</name>

7844 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7845 8</
des¸ùti⁄
>

7846 <
bôOff£t
>8</bitOffset>

7847 <
bôWidth
>1</bitWidth>

7848 </
fõld
>

7849 <
fõld
>

7850 <
«me
>
SWIER9
</name>

7851 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7852 9</
des¸ùti⁄
>

7853 <
bôOff£t
>9</bitOffset>

7854 <
bôWidth
>1</bitWidth>

7855 </
fõld
>

7856 <
fõld
>

7857 <
«me
>
SWIER10
</name>

7858 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7859 10</
des¸ùti⁄
>

7860 <
bôOff£t
>10</bitOffset>

7861 <
bôWidth
>1</bitWidth>

7862 </
fõld
>

7863 <
fõld
>

7864 <
«me
>
SWIER11
</name>

7865 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7866 11</
des¸ùti⁄
>

7867 <
bôOff£t
>11</bitOffset>

7868 <
bôWidth
>1</bitWidth>

7869 </
fõld
>

7870 <
fõld
>

7871 <
«me
>
SWIER12
</name>

7872 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7873 12</
des¸ùti⁄
>

7874 <
bôOff£t
>12</bitOffset>

7875 <
bôWidth
>1</bitWidth>

7876 </
fõld
>

7877 <
fõld
>

7878 <
«me
>
SWIER13
</name>

7879 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7880 13</
des¸ùti⁄
>

7881 <
bôOff£t
>13</bitOffset>

7882 <
bôWidth
>1</bitWidth>

7883 </
fõld
>

7884 <
fõld
>

7885 <
«me
>
SWIER14
</name>

7886 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7887 14</
des¸ùti⁄
>

7888 <
bôOff£t
>14</bitOffset>

7889 <
bôWidth
>1</bitWidth>

7890 </
fõld
>

7891 <
fõld
>

7892 <
«me
>
SWIER15
</name>

7893 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7894 15</
des¸ùti⁄
>

7895 <
bôOff£t
>15</bitOffset>

7896 <
bôWidth
>1</bitWidth>

7897 </
fõld
>

7898 <
fõld
>

7899 <
«me
>
SWIER16
</name>

7900 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7901 16</
des¸ùti⁄
>

7902 <
bôOff£t
>16</bitOffset>

7903 <
bôWidth
>1</bitWidth>

7904 </
fõld
>

7905 <
fõld
>

7906 <
«me
>
SWIER17
</name>

7907 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7908 17</
des¸ùti⁄
>

7909 <
bôOff£t
>17</bitOffset>

7910 <
bôWidth
>1</bitWidth>

7911 </
fõld
>

7912 <
fõld
>

7913 <
«me
>
SWIER19
</name>

7914 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


7915 19</
des¸ùti⁄
>

7916 <
bôOff£t
>19</bitOffset>

7917 <
bôWidth
>1</bitWidth>

7918 </
fõld
>

7919 </
fõlds
>

7922 <
«me
>
PR
</name>

7923 <
di•œyName
>
PR
</displayName>

7924 <
des¸ùti⁄
>
Pídög
 (
EXTI_PR
)</description>

7925 <
addªssOff£t
>0x14</addressOffset>

7926 <
size
>0x20</size>

7927 <
ac˚ss
>
ªad
-
wrôe
</access>

7928 <
ª£tVÆue
>0x00000000</resetValue>

7929 <
fõlds
>

7930 <
fõld
>

7931 <
«me
>
PR0
</name>

7932 <
des¸ùti⁄
>
Pídög
 
bô
 0</description>

7933 <
bôOff£t
>0</bitOffset>

7934 <
bôWidth
>1</bitWidth>

7935 </
fõld
>

7936 <
fõld
>

7937 <
«me
>
PR1
</name>

7938 <
des¸ùti⁄
>
Pídög
 
bô
 1</description>

7939 <
bôOff£t
>1</bitOffset>

7940 <
bôWidth
>1</bitWidth>

7941 </
fõld
>

7942 <
fõld
>

7943 <
«me
>
PR2
</name>

7944 <
des¸ùti⁄
>
Pídög
 
bô
 2</description>

7945 <
bôOff£t
>2</bitOffset>

7946 <
bôWidth
>1</bitWidth>

7947 </
fõld
>

7948 <
fõld
>

7949 <
«me
>
PR3
</name>

7950 <
des¸ùti⁄
>
Pídög
 
bô
 3</description>

7951 <
bôOff£t
>3</bitOffset>

7952 <
bôWidth
>1</bitWidth>

7953 </
fõld
>

7954 <
fõld
>

7955 <
«me
>
PR4
</name>

7956 <
des¸ùti⁄
>
Pídög
 
bô
 4</description>

7957 <
bôOff£t
>4</bitOffset>

7958 <
bôWidth
>1</bitWidth>

7959 </
fõld
>

7960 <
fõld
>

7961 <
«me
>
PR5
</name>

7962 <
des¸ùti⁄
>
Pídög
 
bô
 5</description>

7963 <
bôOff£t
>5</bitOffset>

7964 <
bôWidth
>1</bitWidth>

7965 </
fõld
>

7966 <
fõld
>

7967 <
«me
>
PR6
</name>

7968 <
des¸ùti⁄
>
Pídög
 
bô
 6</description>

7969 <
bôOff£t
>6</bitOffset>

7970 <
bôWidth
>1</bitWidth>

7971 </
fõld
>

7972 <
fõld
>

7973 <
«me
>
PR7
</name>

7974 <
des¸ùti⁄
>
Pídög
 
bô
 7</description>

7975 <
bôOff£t
>7</bitOffset>

7976 <
bôWidth
>1</bitWidth>

7977 </
fõld
>

7978 <
fõld
>

7979 <
«me
>
PR8
</name>

7980 <
des¸ùti⁄
>
Pídög
 
bô
 8</description>

7981 <
bôOff£t
>8</bitOffset>

7982 <
bôWidth
>1</bitWidth>

7983 </
fõld
>

7984 <
fõld
>

7985 <
«me
>
PR9
</name>

7986 <
des¸ùti⁄
>
Pídög
 
bô
 9</description>

7987 <
bôOff£t
>9</bitOffset>

7988 <
bôWidth
>1</bitWidth>

7989 </
fõld
>

7990 <
fõld
>

7991 <
«me
>
PR10
</name>

7992 <
des¸ùti⁄
>
Pídög
 
bô
 10</description>

7993 <
bôOff£t
>10</bitOffset>

7994 <
bôWidth
>1</bitWidth>

7995 </
fõld
>

7996 <
fõld
>

7997 <
«me
>
PR11
</name>

7998 <
des¸ùti⁄
>
Pídög
 
bô
 11</description>

7999 <
bôOff£t
>11</bitOffset>

8000 <
bôWidth
>1</bitWidth>

8001 </
fõld
>

8002 <
fõld
>

8003 <
«me
>
PR12
</name>

8004 <
des¸ùti⁄
>
Pídög
 
bô
 12</description>

8005 <
bôOff£t
>12</bitOffset>

8006 <
bôWidth
>1</bitWidth>

8007 </
fõld
>

8008 <
fõld
>

8009 <
«me
>
PR13
</name>

8010 <
des¸ùti⁄
>
Pídög
 
bô
 13</description>

8011 <
bôOff£t
>13</bitOffset>

8012 <
bôWidth
>1</bitWidth>

8013 </
fõld
>

8014 <
fõld
>

8015 <
«me
>
PR14
</name>

8016 <
des¸ùti⁄
>
Pídög
 
bô
 14</description>

8017 <
bôOff£t
>14</bitOffset>

8018 <
bôWidth
>1</bitWidth>

8019 </
fõld
>

8020 <
fõld
>

8021 <
«me
>
PR15
</name>

8022 <
des¸ùti⁄
>
Pídög
 
bô
 15</description>

8023 <
bôOff£t
>15</bitOffset>

8024 <
bôWidth
>1</bitWidth>

8025 </
fõld
>

8026 <
fõld
>

8027 <
«me
>
PR16
</name>

8028 <
des¸ùti⁄
>
Pídög
 
bô
 16</description>

8029 <
bôOff£t
>16</bitOffset>

8030 <
bôWidth
>1</bitWidth>

8031 </
fõld
>

8032 <
fõld
>

8033 <
«me
>
PR17
</name>

8034 <
des¸ùti⁄
>
Pídög
 
bô
 17</description>

8035 <
bôOff£t
>17</bitOffset>

8036 <
bôWidth
>1</bitWidth>

8037 </
fõld
>

8038 <
fõld
>

8039 <
«me
>
PR19
</name>

8040 <
des¸ùti⁄
>
Pídög
 
bô
 19</description>

8041 <
bôOff£t
>19</bitOffset>

8042 <
bôWidth
>1</bitWidth>

8043 </
fõld
>

8044 </
fõlds
>

8046 </
ªgi°îs
>

8047 </
≥rùhîÆ
>

8048 <
≥rùhîÆ
>

8049 <
«me
>
NVIC
</name>

8050 <
des¸ùti⁄
>
Ne°ed
 
Ve˘‹ed
 
I¡îru±


8051 
C⁄åﬁÀr
</
des¸ùti⁄
>

8052 <
groupName
>
NVIC
</groupName>

8053 <
ba£Addªss
>0xE000E100</baseAddress>

8054 <
addªssBlock
>

8055 <
off£t
>0x0</offset>

8056 <
size
>0x33D</size>

8057 <
ußge
>
ªgi°îs
</usage>

8058 </
addªssBlock
>

8059 <
addªssBlock
>

8060 <
off£t
>0x33D</offset>

8061 <
size
>0xC3</size>

8062 <
ußge
>
ª£rved
</usage>

8063 </
addªssBlock
>

8064 <
ªgi°îs
>

8066 <
«me
>
ISER
</name>

8067 <
di•œyName
>
ISER
</displayName>

8068 <
des¸ùti⁄
>
I¡îru±
 
Së
 
E«bÀ
 
Regi°î
</description>

8069 <
addªssOff£t
>0x0</addressOffset>

8070 <
size
>0x20</size>

8071 <
ac˚ss
>
ªad
-
wrôe
</access>

8072 <
ª£tVÆue
>0x00000000</resetValue>

8073 <
fõlds
>

8074 <
fõld
>

8075 <
«me
>
SETENA
</name>

8076 <
des¸ùti⁄
>
SETENA
</description>

8077 <
bôOff£t
>0</bitOffset>

8078 <
bôWidth
>32</bitWidth>

8079 </
fõld
>

8080 </
fõlds
>

8083 <
«me
>
ICER
</name>

8084 <
di•œyName
>
ICER
</displayName>

8085 <
des¸ùti⁄
>
I¡îru±
 
CÀ¨
 
E«bÀ


8086 
Regi°î
</
des¸ùti⁄
>

8087 <
addªssOff£t
>0x80</addressOffset>

8088 <
size
>0x20</size>

8089 <
ac˚ss
>
ªad
-
wrôe
</access>

8090 <
ª£tVÆue
>0x00000000</resetValue>

8091 <
fõlds
>

8092 <
fõld
>

8093 <
«me
>
CLRENA
</name>

8094 <
des¸ùti⁄
>
CLRENA
</description>

8095 <
bôOff£t
>0</bitOffset>

8096 <
bôWidth
>32</bitWidth>

8097 </
fõld
>

8098 </
fõlds
>

8101 <
«me
>
ISPR
</name>

8102 <
di•œyName
>
ISPR
</displayName>

8103 <
des¸ùti⁄
>
I¡îru±
 
Së
-
Pídög
 
Regi°î
</description>

8104 <
addªssOff£t
>0x100</addressOffset>

8105 <
size
>0x20</size>

8106 <
ac˚ss
>
ªad
-
wrôe
</access>

8107 <
ª£tVÆue
>0x00000000</resetValue>

8108 <
fõlds
>

8109 <
fõld
>

8110 <
«me
>
SETPEND
</name>

8111 <
des¸ùti⁄
>
SETPEND
</description>

8112 <
bôOff£t
>0</bitOffset>

8113 <
bôWidth
>32</bitWidth>

8114 </
fõld
>

8115 </
fõlds
>

8118 <
«me
>
ICPR
</name>

8119 <
di•œyName
>
ICPR
</displayName>

8120 <
des¸ùti⁄
>
I¡îru±
 
CÀ¨
-
Pídög


8121 
Regi°î
</
des¸ùti⁄
>

8122 <
addªssOff£t
>0x180</addressOffset>

8123 <
size
>0x20</size>

8124 <
ac˚ss
>
ªad
-
wrôe
</access>

8125 <
ª£tVÆue
>0x00000000</resetValue>

8126 <
fõlds
>

8127 <
fõld
>

8128 <
«me
>
CLRPEND
</name>

8129 <
des¸ùti⁄
>
CLRPEND
</description>

8130 <
bôOff£t
>0</bitOffset>

8131 <
bôWidth
>32</bitWidth>

8132 </
fõld
>

8133 </
fõlds
>

8136 <
«me
>
IPR0
</name>

8137 <
di•œyName
>
IPR0
</displayName>

8138 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 0</description>

8139 <
addªssOff£t
>0x300</addressOffset>

8140 <
size
>0x20</size>

8141 <
ac˚ss
>
ªad
-
wrôe
</access>

8142 <
ª£tVÆue
>0x00000000</resetValue>

8143 <
fõlds
>

8144 <
fõld
>

8145 <
«me
>
PRI_00
</name>

8146 <
des¸ùti⁄
>
PRI_00
</description>

8147 <
bôOff£t
>6</bitOffset>

8148 <
bôWidth
>2</bitWidth>

8149 </
fõld
>

8150 <
fõld
>

8151 <
«me
>
PRI_01
</name>

8152 <
des¸ùti⁄
>
PRI_01
</description>

8153 <
bôOff£t
>14</bitOffset>

8154 <
bôWidth
>2</bitWidth>

8155 </
fõld
>

8156 <
fõld
>

8157 <
«me
>
PRI_02
</name>

8158 <
des¸ùti⁄
>
PRI_02
</description>

8159 <
bôOff£t
>22</bitOffset>

8160 <
bôWidth
>2</bitWidth>

8161 </
fõld
>

8162 <
fõld
>

8163 <
«me
>
PRI_03
</name>

8164 <
des¸ùti⁄
>
PRI_03
</description>

8165 <
bôOff£t
>30</bitOffset>

8166 <
bôWidth
>2</bitWidth>

8167 </
fõld
>

8168 </
fõlds
>

8171 <
«me
>
IPR1
</name>

8172 <
di•œyName
>
IPR1
</displayName>

8173 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 1</description>

8174 <
addªssOff£t
>0x304</addressOffset>

8175 <
size
>0x20</size>

8176 <
ac˚ss
>
ªad
-
wrôe
</access>

8177 <
ª£tVÆue
>0x00000000</resetValue>

8178 <
fõlds
>

8179 <
fõld
>

8180 <
«me
>
PRI_40
</name>

8181 <
des¸ùti⁄
>
PRI_40
</description>

8182 <
bôOff£t
>6</bitOffset>

8183 <
bôWidth
>2</bitWidth>

8184 </
fõld
>

8185 <
fõld
>

8186 <
«me
>
PRI_41
</name>

8187 <
des¸ùti⁄
>
PRI_41
</description>

8188 <
bôOff£t
>14</bitOffset>

8189 <
bôWidth
>2</bitWidth>

8190 </
fõld
>

8191 <
fõld
>

8192 <
«me
>
PRI_42
</name>

8193 <
des¸ùti⁄
>
PRI_42
</description>

8194 <
bôOff£t
>22</bitOffset>

8195 <
bôWidth
>2</bitWidth>

8196 </
fõld
>

8197 <
fõld
>

8198 <
«me
>
PRI_43
</name>

8199 <
des¸ùti⁄
>
PRI_43
</description>

8200 <
bôOff£t
>30</bitOffset>

8201 <
bôWidth
>2</bitWidth>

8202 </
fõld
>

8203 </
fõlds
>

8206 <
«me
>
IPR2
</name>

8207 <
di•œyName
>
IPR2
</displayName>

8208 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 2</description>

8209 <
addªssOff£t
>0x308</addressOffset>

8210 <
size
>0x20</size>

8211 <
ac˚ss
>
ªad
-
wrôe
</access>

8212 <
ª£tVÆue
>0x00000000</resetValue>

8213 <
fõlds
>

8214 <
fõld
>

8215 <
«me
>
PRI_80
</name>

8216 <
des¸ùti⁄
>
PRI_80
</description>

8217 <
bôOff£t
>6</bitOffset>

8218 <
bôWidth
>2</bitWidth>

8219 </
fõld
>

8220 <
fõld
>

8221 <
«me
>
PRI_81
</name>

8222 <
des¸ùti⁄
>
PRI_81
</description>

8223 <
bôOff£t
>14</bitOffset>

8224 <
bôWidth
>2</bitWidth>

8225 </
fõld
>

8226 <
fõld
>

8227 <
«me
>
PRI_82
</name>

8228 <
des¸ùti⁄
>
PRI_82
</description>

8229 <
bôOff£t
>22</bitOffset>

8230 <
bôWidth
>2</bitWidth>

8231 </
fõld
>

8232 <
fõld
>

8233 <
«me
>
PRI_83
</name>

8234 <
des¸ùti⁄
>
PRI_83
</description>

8235 <
bôOff£t
>30</bitOffset>

8236 <
bôWidth
>2</bitWidth>

8237 </
fõld
>

8238 </
fõlds
>

8241 <
«me
>
IPR3
</name>

8242 <
di•œyName
>
IPR3
</displayName>

8243 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 3</description>

8244 <
addªssOff£t
>0x30C</addressOffset>

8245 <
size
>0x20</size>

8246 <
ac˚ss
>
ªad
-
wrôe
</access>

8247 <
ª£tVÆue
>0x00000000</resetValue>

8248 <
fõlds
>

8249 <
fõld
>

8250 <
«me
>
PRI_120
</name>

8251 <
des¸ùti⁄
>
PRI_120
</description>

8252 <
bôOff£t
>6</bitOffset>

8253 <
bôWidth
>2</bitWidth>

8254 </
fõld
>

8255 <
fõld
>

8256 <
«me
>
PRI_121
</name>

8257 <
des¸ùti⁄
>
PRI_121
</description>

8258 <
bôOff£t
>14</bitOffset>

8259 <
bôWidth
>2</bitWidth>

8260 </
fõld
>

8261 <
fõld
>

8262 <
«me
>
PRI_122
</name>

8263 <
des¸ùti⁄
>
PRI_122
</description>

8264 <
bôOff£t
>22</bitOffset>

8265 <
bôWidth
>2</bitWidth>

8266 </
fõld
>

8267 <
fõld
>

8268 <
«me
>
PRI_123
</name>

8269 <
des¸ùti⁄
>
PRI_123
</description>

8270 <
bôOff£t
>30</bitOffset>

8271 <
bôWidth
>2</bitWidth>

8272 </
fõld
>

8273 </
fõlds
>

8276 <
«me
>
IPR4
</name>

8277 <
di•œyName
>
IPR4
</displayName>

8278 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 4</description>

8279 <
addªssOff£t
>0x310</addressOffset>

8280 <
size
>0x20</size>

8281 <
ac˚ss
>
ªad
-
wrôe
</access>

8282 <
ª£tVÆue
>0x00000000</resetValue>

8283 <
fõlds
>

8284 <
fõld
>

8285 <
«me
>
PRI_160
</name>

8286 <
des¸ùti⁄
>
PRI_160
</description>

8287 <
bôOff£t
>6</bitOffset>

8288 <
bôWidth
>2</bitWidth>

8289 </
fõld
>

8290 <
fõld
>

8291 <
«me
>
PRI_161
</name>

8292 <
des¸ùti⁄
>
PRI_161
</description>

8293 <
bôOff£t
>14</bitOffset>

8294 <
bôWidth
>2</bitWidth>

8295 </
fõld
>

8296 <
fõld
>

8297 <
«me
>
PRI_162
</name>

8298 <
des¸ùti⁄
>
PRI_162
</description>

8299 <
bôOff£t
>22</bitOffset>

8300 <
bôWidth
>2</bitWidth>

8301 </
fõld
>

8302 <
fõld
>

8303 <
«me
>
PRI_163
</name>

8304 <
des¸ùti⁄
>
PRI_163
</description>

8305 <
bôOff£t
>30</bitOffset>

8306 <
bôWidth
>2</bitWidth>

8307 </
fõld
>

8308 </
fõlds
>

8311 <
«me
>
IPR5
</name>

8312 <
di•œyName
>
IPR5
</displayName>

8313 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 5</description>

8314 <
addªssOff£t
>0x314</addressOffset>

8315 <
size
>0x20</size>

8316 <
ac˚ss
>
ªad
-
wrôe
</access>

8317 <
ª£tVÆue
>0x00000000</resetValue>

8318 <
fõlds
>

8319 <
fõld
>

8320 <
«me
>
PRI_200
</name>

8321 <
des¸ùti⁄
>
PRI_200
</description>

8322 <
bôOff£t
>6</bitOffset>

8323 <
bôWidth
>2</bitWidth>

8324 </
fõld
>

8325 <
fõld
>

8326 <
«me
>
PRI_201
</name>

8327 <
des¸ùti⁄
>
PRI_201
</description>

8328 <
bôOff£t
>14</bitOffset>

8329 <
bôWidth
>2</bitWidth>

8330 </
fõld
>

8331 <
fõld
>

8332 <
«me
>
PRI_202
</name>

8333 <
des¸ùti⁄
>
PRI_202
</description>

8334 <
bôOff£t
>22</bitOffset>

8335 <
bôWidth
>2</bitWidth>

8336 </
fõld
>

8337 <
fõld
>

8338 <
«me
>
PRI_203
</name>

8339 <
des¸ùti⁄
>
PRI_203
</description>

8340 <
bôOff£t
>30</bitOffset>

8341 <
bôWidth
>2</bitWidth>

8342 </
fõld
>

8343 </
fõlds
>

8346 <
«me
>
IPR6
</name>

8347 <
di•œyName
>
IPR6
</displayName>

8348 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 6</description>

8349 <
addªssOff£t
>0x318</addressOffset>

8350 <
size
>0x20</size>

8351 <
ac˚ss
>
ªad
-
wrôe
</access>

8352 <
ª£tVÆue
>0x00000000</resetValue>

8353 <
fõlds
>

8354 <
fõld
>

8355 <
«me
>
PRI_240
</name>

8356 <
des¸ùti⁄
>
PRI_240
</description>

8357 <
bôOff£t
>6</bitOffset>

8358 <
bôWidth
>2</bitWidth>

8359 </
fõld
>

8360 <
fõld
>

8361 <
«me
>
PRI_241
</name>

8362 <
des¸ùti⁄
>
PRI_241
</description>

8363 <
bôOff£t
>14</bitOffset>

8364 <
bôWidth
>2</bitWidth>

8365 </
fõld
>

8366 <
fõld
>

8367 <
«me
>
PRI_242
</name>

8368 <
des¸ùti⁄
>
PRI_242
</description>

8369 <
bôOff£t
>22</bitOffset>

8370 <
bôWidth
>2</bitWidth>

8371 </
fõld
>

8372 <
fõld
>

8373 <
«me
>
PRI_243
</name>

8374 <
des¸ùti⁄
>
PRI_243
</description>

8375 <
bôOff£t
>30</bitOffset>

8376 <
bôWidth
>2</bitWidth>

8377 </
fõld
>

8378 </
fõlds
>

8381 <
«me
>
IPR7
</name>

8382 <
di•œyName
>
IPR7
</displayName>

8383 <
des¸ùti⁄
>
I¡îru±
 
Pri‹ôy
 
Regi°î
 7</description>

8384 <
addªssOff£t
>0x31C</addressOffset>

8385 <
size
>0x20</size>

8386 <
ac˚ss
>
ªad
-
wrôe
</access>

8387 <
ª£tVÆue
>0x00000000</resetValue>

8388 <
fõlds
>

8389 <
fõld
>

8390 <
«me
>
PRI_280
</name>

8391 <
des¸ùti⁄
>
PRI_280
</description>

8392 <
bôOff£t
>6</bitOffset>

8393 <
bôWidth
>2</bitWidth>

8394 </
fõld
>

8395 <
fõld
>

8396 <
«me
>
PRI_281
</name>

8397 <
des¸ùti⁄
>
PRI_281
</description>

8398 <
bôOff£t
>14</bitOffset>

8399 <
bôWidth
>2</bitWidth>

8400 </
fõld
>

8401 <
fõld
>

8402 <
«me
>
PRI_282
</name>

8403 <
des¸ùti⁄
>
PRI_282
</description>

8404 <
bôOff£t
>22</bitOffset>

8405 <
bôWidth
>2</bitWidth>

8406 </
fõld
>

8407 <
fõld
>

8408 <
«me
>
PRI_283
</name>

8409 <
des¸ùti⁄
>
PRI_283
</description>

8410 <
bôOff£t
>30</bitOffset>

8411 <
bôWidth
>2</bitWidth>

8412 </
fõld
>

8413 </
fõlds
>

8415 </
ªgi°îs
>

8416 </
≥rùhîÆ
>

8417 <
≥rùhîÆ
>

8418 <
«me
>
DMA
</name>

8419 <
des¸ùti⁄
>
DMA
 
c⁄åﬁÀr
</description>

8420 <
groupName
>
DMA
</groupName>

8421 <
ba£Addªss
>0x40020000</baseAddress>

8422 <
addªssBlock
>

8423 <
off£t
>0x0</offset>

8424 <
size
>0x400</size>

8425 <
ußge
>
ªgi°îs
</usage>

8426 </
addªssBlock
>

8427 <
öãºu±
>

8428 <
«me
>
DMA_CH1_IRQ
</name>

8429 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
öãºu±
</description>

8430 <
vÆue
>9</value>

8431 </
öãºu±
>

8432 <
öãºu±
>

8433 <
«me
>
DMA_CH2_3_IRQ
</name>

8434 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
™d
 3 
öãºu±s
</description>

8435 <
vÆue
>10</value>

8436 </
öãºu±
>

8437 <
öãºu±
>

8438 <
«me
>
DMA_CH4_5_IRQ
</name>

8439 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
™d
 5 
öãºu±s
</description>

8440 <
vÆue
>11</value>

8441 </
öãºu±
>

8442 <
ªgi°îs
>

8444 <
«me
>
ISR
</name>

8445 <
di•œyName
>
ISR
</displayName>

8446 <
des¸ùti⁄
>
DMA
 
öãºu±
 
°©us
 

8447 (
DMA_ISR
)</
des¸ùti⁄
>

8448 <
addªssOff£t
>0x0</addressOffset>

8449 <
size
>0x20</size>

8450 <
ac˚ss
>
ªad
-
⁄ly
</access>

8451 <
ª£tVÆue
>0x00000000</resetValue>

8452 <
fõlds
>

8453 <
fõld
>

8454 <
«me
>
GIF1
</name>

8455 <
des¸ùti⁄
>
Ch™√l
 1 
GlobÆ
 
öãºu±


8456 
Êag
</
des¸ùti⁄
>

8457 <
bôOff£t
>0</bitOffset>

8458 <
bôWidth
>1</bitWidth>

8459 </
fõld
>

8460 <
fõld
>

8461 <
«me
>
TCIF1
</name>

8462 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Com∂ëe


8463 
Êag
</
des¸ùti⁄
>

8464 <
bôOff£t
>1</bitOffset>

8465 <
bôWidth
>1</bitWidth>

8466 </
fõld
>

8467 <
fõld
>

8468 <
«me
>
HTIF1
</name>

8469 <
des¸ùti⁄
>
Ch™√l
 1 
HÆf
 
Tøns„r
 
Com∂ëe


8470 
Êag
</
des¸ùti⁄
>

8471 <
bôOff£t
>2</bitOffset>

8472 <
bôWidth
>1</bitWidth>

8473 </
fõld
>

8474 <
fõld
>

8475 <
«me
>
TEIF1
</name>

8476 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Eº‹


8477 
Êag
</
des¸ùti⁄
>

8478 <
bôOff£t
>3</bitOffset>

8479 <
bôWidth
>1</bitWidth>

8480 </
fõld
>

8481 <
fõld
>

8482 <
«me
>
GIF2
</name>

8483 <
des¸ùti⁄
>
Ch™√l
 2 
GlobÆ
 
öãºu±


8484 
Êag
</
des¸ùti⁄
>

8485 <
bôOff£t
>4</bitOffset>

8486 <
bôWidth
>1</bitWidth>

8487 </
fõld
>

8488 <
fõld
>

8489 <
«me
>
TCIF2
</name>

8490 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Com∂ëe


8491 
Êag
</
des¸ùti⁄
>

8492 <
bôOff£t
>5</bitOffset>

8493 <
bôWidth
>1</bitWidth>

8494 </
fõld
>

8495 <
fõld
>

8496 <
«me
>
HTIF2
</name>

8497 <
des¸ùti⁄
>
Ch™√l
 2 
HÆf
 
Tøns„r
 
Com∂ëe


8498 
Êag
</
des¸ùti⁄
>

8499 <
bôOff£t
>6</bitOffset>

8500 <
bôWidth
>1</bitWidth>

8501 </
fõld
>

8502 <
fõld
>

8503 <
«me
>
TEIF2
</name>

8504 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Eº‹


8505 
Êag
</
des¸ùti⁄
>

8506 <
bôOff£t
>7</bitOffset>

8507 <
bôWidth
>1</bitWidth>

8508 </
fõld
>

8509 <
fõld
>

8510 <
«me
>
GIF3
</name>

8511 <
des¸ùti⁄
>
Ch™√l
 3 
GlobÆ
 
öãºu±


8512 
Êag
</
des¸ùti⁄
>

8513 <
bôOff£t
>8</bitOffset>

8514 <
bôWidth
>1</bitWidth>

8515 </
fõld
>

8516 <
fõld
>

8517 <
«me
>
TCIF3
</name>

8518 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Com∂ëe


8519 
Êag
</
des¸ùti⁄
>

8520 <
bôOff£t
>9</bitOffset>

8521 <
bôWidth
>1</bitWidth>

8522 </
fõld
>

8523 <
fõld
>

8524 <
«me
>
HTIF3
</name>

8525 <
des¸ùti⁄
>
Ch™√l
 3 
HÆf
 
Tøns„r
 
Com∂ëe


8526 
Êag
</
des¸ùti⁄
>

8527 <
bôOff£t
>10</bitOffset>

8528 <
bôWidth
>1</bitWidth>

8529 </
fõld
>

8530 <
fõld
>

8531 <
«me
>
TEIF3
</name>

8532 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Eº‹


8533 
Êag
</
des¸ùti⁄
>

8534 <
bôOff£t
>11</bitOffset>

8535 <
bôWidth
>1</bitWidth>

8536 </
fõld
>

8537 <
fõld
>

8538 <
«me
>
GIF4
</name>

8539 <
des¸ùti⁄
>
Ch™√l
 4 
GlobÆ
 
öãºu±


8540 
Êag
</
des¸ùti⁄
>

8541 <
bôOff£t
>12</bitOffset>

8542 <
bôWidth
>1</bitWidth>

8543 </
fõld
>

8544 <
fõld
>

8545 <
«me
>
TCIF4
</name>

8546 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Com∂ëe


8547 
Êag
</
des¸ùti⁄
>

8548 <
bôOff£t
>13</bitOffset>

8549 <
bôWidth
>1</bitWidth>

8550 </
fõld
>

8551 <
fõld
>

8552 <
«me
>
HTIF4
</name>

8553 <
des¸ùti⁄
>
Ch™√l
 4 
HÆf
 
Tøns„r
 
Com∂ëe


8554 
Êag
</
des¸ùti⁄
>

8555 <
bôOff£t
>14</bitOffset>

8556 <
bôWidth
>1</bitWidth>

8557 </
fõld
>

8558 <
fõld
>

8559 <
«me
>
TEIF4
</name>

8560 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Eº‹


8561 
Êag
</
des¸ùti⁄
>

8562 <
bôOff£t
>15</bitOffset>

8563 <
bôWidth
>1</bitWidth>

8564 </
fõld
>

8565 <
fõld
>

8566 <
«me
>
GIF5
</name>

8567 <
des¸ùti⁄
>
Ch™√l
 5 
GlobÆ
 
öãºu±


8568 
Êag
</
des¸ùti⁄
>

8569 <
bôOff£t
>16</bitOffset>

8570 <
bôWidth
>1</bitWidth>

8571 </
fõld
>

8572 <
fõld
>

8573 <
«me
>
TCIF5
</name>

8574 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Com∂ëe


8575 
Êag
</
des¸ùti⁄
>

8576 <
bôOff£t
>17</bitOffset>

8577 <
bôWidth
>1</bitWidth>

8578 </
fõld
>

8579 <
fõld
>

8580 <
«me
>
HTIF5
</name>

8581 <
des¸ùti⁄
>
Ch™√l
 5 
HÆf
 
Tøns„r
 
Com∂ëe


8582 
Êag
</
des¸ùti⁄
>

8583 <
bôOff£t
>18</bitOffset>

8584 <
bôWidth
>1</bitWidth>

8585 </
fõld
>

8586 <
fõld
>

8587 <
«me
>
TEIF5
</name>

8588 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Eº‹


8589 
Êag
</
des¸ùti⁄
>

8590 <
bôOff£t
>19</bitOffset>

8591 <
bôWidth
>1</bitWidth>

8592 </
fõld
>

8593 <
fõld
>

8594 <
«me
>
GIF6
</name>

8595 <
des¸ùti⁄
>
Ch™√l
 6 
GlobÆ
 
öãºu±


8596 
Êag
</
des¸ùti⁄
>

8597 <
bôOff£t
>20</bitOffset>

8598 <
bôWidth
>1</bitWidth>

8599 </
fõld
>

8600 <
fõld
>

8601 <
«me
>
TCIF6
</name>

8602 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Com∂ëe


8603 
Êag
</
des¸ùti⁄
>

8604 <
bôOff£t
>21</bitOffset>

8605 <
bôWidth
>1</bitWidth>

8606 </
fõld
>

8607 <
fõld
>

8608 <
«me
>
HTIF6
</name>

8609 <
des¸ùti⁄
>
Ch™√l
 6 
HÆf
 
Tøns„r
 
Com∂ëe


8610 
Êag
</
des¸ùti⁄
>

8611 <
bôOff£t
>22</bitOffset>

8612 <
bôWidth
>1</bitWidth>

8613 </
fõld
>

8614 <
fõld
>

8615 <
«me
>
TEIF6
</name>

8616 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Eº‹


8617 
Êag
</
des¸ùti⁄
>

8618 <
bôOff£t
>23</bitOffset>

8619 <
bôWidth
>1</bitWidth>

8620 </
fõld
>

8621 <
fõld
>

8622 <
«me
>
GIF7
</name>

8623 <
des¸ùti⁄
>
Ch™√l
 7 
GlobÆ
 
öãºu±


8624 
Êag
</
des¸ùti⁄
>

8625 <
bôOff£t
>24</bitOffset>

8626 <
bôWidth
>1</bitWidth>

8627 </
fõld
>

8628 <
fõld
>

8629 <
«me
>
TCIF7
</name>

8630 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Com∂ëe


8631 
Êag
</
des¸ùti⁄
>

8632 <
bôOff£t
>25</bitOffset>

8633 <
bôWidth
>1</bitWidth>

8634 </
fõld
>

8635 <
fõld
>

8636 <
«me
>
HTIF7
</name>

8637 <
des¸ùti⁄
>
Ch™√l
 7 
HÆf
 
Tøns„r
 
Com∂ëe


8638 
Êag
</
des¸ùti⁄
>

8639 <
bôOff£t
>26</bitOffset>

8640 <
bôWidth
>1</bitWidth>

8641 </
fõld
>

8642 <
fõld
>

8643 <
«me
>
TEIF7
</name>

8644 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Eº‹


8645 
Êag
</
des¸ùti⁄
>

8646 <
bôOff£t
>27</bitOffset>

8647 <
bôWidth
>1</bitWidth>

8648 </
fõld
>

8649 </
fõlds
>

8652 <
«me
>
IFCR
</name>

8653 <
di•œyName
>
IFCR
</displayName>

8654 <
des¸ùti⁄
>
DMA
 
öãºu±
 
Êag
 
˛ór
 

8655 (
DMA_IFCR
)</
des¸ùti⁄
>

8656 <
addªssOff£t
>0x4</addressOffset>

8657 <
size
>0x20</size>

8658 <
ac˚ss
>
wrôe
-
⁄ly
</access>

8659 <
ª£tVÆue
>0x00000000</resetValue>

8660 <
fõlds
>

8661 <
fõld
>

8662 <
«me
>
CGIF1
</name>

8663 <
des¸ùti⁄
>
Ch™√l
 1 
GlobÆ
 
öãºu±


8664 
˛ór
</
des¸ùti⁄
>

8665 <
bôOff£t
>0</bitOffset>

8666 <
bôWidth
>1</bitWidth>

8667 </
fõld
>

8668 <
fõld
>

8669 <
«me
>
CGIF2
</name>

8670 <
des¸ùti⁄
>
Ch™√l
 2 
GlobÆ
 
öãºu±


8671 
˛ór
</
des¸ùti⁄
>

8672 <
bôOff£t
>4</bitOffset>

8673 <
bôWidth
>1</bitWidth>

8674 </
fõld
>

8675 <
fõld
>

8676 <
«me
>
CGIF3
</name>

8677 <
des¸ùti⁄
>
Ch™√l
 3 
GlobÆ
 
öãºu±


8678 
˛ór
</
des¸ùti⁄
>

8679 <
bôOff£t
>8</bitOffset>

8680 <
bôWidth
>1</bitWidth>

8681 </
fõld
>

8682 <
fõld
>

8683 <
«me
>
CGIF4
</name>

8684 <
des¸ùti⁄
>
Ch™√l
 4 
GlobÆ
 
öãºu±


8685 
˛ór
</
des¸ùti⁄
>

8686 <
bôOff£t
>12</bitOffset>

8687 <
bôWidth
>1</bitWidth>

8688 </
fõld
>

8689 <
fõld
>

8690 <
«me
>
CGIF5
</name>

8691 <
des¸ùti⁄
>
Ch™√l
 5 
GlobÆ
 
öãºu±


8692 
˛ór
</
des¸ùti⁄
>

8693 <
bôOff£t
>16</bitOffset>

8694 <
bôWidth
>1</bitWidth>

8695 </
fõld
>

8696 <
fõld
>

8697 <
«me
>
CGIF6
</name>

8698 <
des¸ùti⁄
>
Ch™√l
 6 
GlobÆ
 
öãºu±


8699 
˛ór
</
des¸ùti⁄
>

8700 <
bôOff£t
>20</bitOffset>

8701 <
bôWidth
>1</bitWidth>

8702 </
fõld
>

8703 <
fõld
>

8704 <
«me
>
CGIF7
</name>

8705 <
des¸ùti⁄
>
Ch™√l
 7 
GlobÆ
 
öãºu±


8706 
˛ór
</
des¸ùti⁄
>

8707 <
bôOff£t
>24</bitOffset>

8708 <
bôWidth
>1</bitWidth>

8709 </
fõld
>

8710 <
fõld
>

8711 <
«me
>
CTCIF1
</name>

8712 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Com∂ëe


8713 
˛ór
</
des¸ùti⁄
>

8714 <
bôOff£t
>1</bitOffset>

8715 <
bôWidth
>1</bitWidth>

8716 </
fõld
>

8717 <
fõld
>

8718 <
«me
>
CTCIF2
</name>

8719 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Com∂ëe


8720 
˛ór
</
des¸ùti⁄
>

8721 <
bôOff£t
>5</bitOffset>

8722 <
bôWidth
>1</bitWidth>

8723 </
fõld
>

8724 <
fõld
>

8725 <
«me
>
CTCIF3
</name>

8726 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Com∂ëe


8727 
˛ór
</
des¸ùti⁄
>

8728 <
bôOff£t
>9</bitOffset>

8729 <
bôWidth
>1</bitWidth>

8730 </
fõld
>

8731 <
fõld
>

8732 <
«me
>
CTCIF4
</name>

8733 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Com∂ëe


8734 
˛ór
</
des¸ùti⁄
>

8735 <
bôOff£t
>13</bitOffset>

8736 <
bôWidth
>1</bitWidth>

8737 </
fõld
>

8738 <
fõld
>

8739 <
«me
>
CTCIF5
</name>

8740 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Com∂ëe


8741 
˛ór
</
des¸ùti⁄
>

8742 <
bôOff£t
>17</bitOffset>

8743 <
bôWidth
>1</bitWidth>

8744 </
fõld
>

8745 <
fõld
>

8746 <
«me
>
CTCIF6
</name>

8747 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Com∂ëe


8748 
˛ór
</
des¸ùti⁄
>

8749 <
bôOff£t
>21</bitOffset>

8750 <
bôWidth
>1</bitWidth>

8751 </
fõld
>

8752 <
fõld
>

8753 <
«me
>
CTCIF7
</name>

8754 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Com∂ëe


8755 
˛ór
</
des¸ùti⁄
>

8756 <
bôOff£t
>25</bitOffset>

8757 <
bôWidth
>1</bitWidth>

8758 </
fõld
>

8759 <
fõld
>

8760 <
«me
>
CHTIF1
</name>

8761 <
des¸ùti⁄
>
Ch™√l
 1 
HÆf
 
Tøns„r


8762 
˛ór
</
des¸ùti⁄
>

8763 <
bôOff£t
>2</bitOffset>

8764 <
bôWidth
>1</bitWidth>

8765 </
fõld
>

8766 <
fõld
>

8767 <
«me
>
CHTIF2
</name>

8768 <
des¸ùti⁄
>
Ch™√l
 2 
HÆf
 
Tøns„r


8769 
˛ór
</
des¸ùti⁄
>

8770 <
bôOff£t
>6</bitOffset>

8771 <
bôWidth
>1</bitWidth>

8772 </
fõld
>

8773 <
fõld
>

8774 <
«me
>
CHTIF3
</name>

8775 <
des¸ùti⁄
>
Ch™√l
 3 
HÆf
 
Tøns„r


8776 
˛ór
</
des¸ùti⁄
>

8777 <
bôOff£t
>10</bitOffset>

8778 <
bôWidth
>1</bitWidth>

8779 </
fõld
>

8780 <
fõld
>

8781 <
«me
>
CHTIF4
</name>

8782 <
des¸ùti⁄
>
Ch™√l
 4 
HÆf
 
Tøns„r


8783 
˛ór
</
des¸ùti⁄
>

8784 <
bôOff£t
>14</bitOffset>

8785 <
bôWidth
>1</bitWidth>

8786 </
fõld
>

8787 <
fõld
>

8788 <
«me
>
CHTIF5
</name>

8789 <
des¸ùti⁄
>
Ch™√l
 5 
HÆf
 
Tøns„r


8790 
˛ór
</
des¸ùti⁄
>

8791 <
bôOff£t
>18</bitOffset>

8792 <
bôWidth
>1</bitWidth>

8793 </
fõld
>

8794 <
fõld
>

8795 <
«me
>
CHTIF6
</name>

8796 <
des¸ùti⁄
>
Ch™√l
 6 
HÆf
 
Tøns„r


8797 
˛ór
</
des¸ùti⁄
>

8798 <
bôOff£t
>22</bitOffset>

8799 <
bôWidth
>1</bitWidth>

8800 </
fõld
>

8801 <
fõld
>

8802 <
«me
>
CHTIF7
</name>

8803 <
des¸ùti⁄
>
Ch™√l
 7 
HÆf
 
Tøns„r


8804 
˛ór
</
des¸ùti⁄
>

8805 <
bôOff£t
>26</bitOffset>

8806 <
bôWidth
>1</bitWidth>

8807 </
fõld
>

8808 <
fõld
>

8809 <
«me
>
CTEIF1
</name>

8810 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Eº‹


8811 
˛ór
</
des¸ùti⁄
>

8812 <
bôOff£t
>3</bitOffset>

8813 <
bôWidth
>1</bitWidth>

8814 </
fõld
>

8815 <
fõld
>

8816 <
«me
>
CTEIF2
</name>

8817 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Eº‹


8818 
˛ór
</
des¸ùti⁄
>

8819 <
bôOff£t
>7</bitOffset>

8820 <
bôWidth
>1</bitWidth>

8821 </
fõld
>

8822 <
fõld
>

8823 <
«me
>
CTEIF3
</name>

8824 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Eº‹


8825 
˛ór
</
des¸ùti⁄
>

8826 <
bôOff£t
>11</bitOffset>

8827 <
bôWidth
>1</bitWidth>

8828 </
fõld
>

8829 <
fõld
>

8830 <
«me
>
CTEIF4
</name>

8831 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Eº‹


8832 
˛ór
</
des¸ùti⁄
>

8833 <
bôOff£t
>15</bitOffset>

8834 <
bôWidth
>1</bitWidth>

8835 </
fõld
>

8836 <
fõld
>

8837 <
«me
>
CTEIF5
</name>

8838 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Eº‹


8839 
˛ór
</
des¸ùti⁄
>

8840 <
bôOff£t
>19</bitOffset>

8841 <
bôWidth
>1</bitWidth>

8842 </
fõld
>

8843 <
fõld
>

8844 <
«me
>
CTEIF6
</name>

8845 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Eº‹


8846 
˛ór
</
des¸ùti⁄
>

8847 <
bôOff£t
>23</bitOffset>

8848 <
bôWidth
>1</bitWidth>

8849 </
fõld
>

8850 <
fõld
>

8851 <
«me
>
CTEIF7
</name>

8852 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Eº‹


8853 
˛ór
</
des¸ùti⁄
>

8854 <
bôOff£t
>27</bitOffset>

8855 <
bôWidth
>1</bitWidth>

8856 </
fõld
>

8857 </
fõlds
>

8860 <
«me
>
CCR1
</name>

8861 <
di•œyName
>
CCR1
</displayName>

8862 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

8863 (
DMA_CCR
)</
des¸ùti⁄
>

8864 <
addªssOff£t
>0x8</addressOffset>

8865 <
size
>0x20</size>

8866 <
ac˚ss
>
ªad
-
wrôe
</access>

8867 <
ª£tVÆue
>0x00000000</resetValue>

8868 <
fõlds
>

8869 <
fõld
>

8870 <
«me
>
EN
</name>

8871 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

8872 <
bôOff£t
>0</bitOffset>

8873 <
bôWidth
>1</bitWidth>

8874 </
fõld
>

8875 <
fõld
>

8876 <
«me
>
TCIE
</name>

8877 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


8878 
íabÀ
</
des¸ùti⁄
>

8879 <
bôOff£t
>1</bitOffset>

8880 <
bôWidth
>1</bitWidth>

8881 </
fõld
>

8882 <
fõld
>

8883 <
«me
>
HTIE
</name>

8884 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


8885 
íabÀ
</
des¸ùti⁄
>

8886 <
bôOff£t
>2</bitOffset>

8887 <
bôWidth
>1</bitWidth>

8888 </
fõld
>

8889 <
fõld
>

8890 <
«me
>
TEIE
</name>

8891 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


8892 
íabÀ
</
des¸ùti⁄
>

8893 <
bôOff£t
>3</bitOffset>

8894 <
bôWidth
>1</bitWidth>

8895 </
fõld
>

8896 <
fõld
>

8897 <
«me
>
DIR
</name>

8898 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

8899 <
bôOff£t
>4</bitOffset>

8900 <
bôWidth
>1</bitWidth>

8901 </
fõld
>

8902 <
fõld
>

8903 <
«me
>
CIRC
</name>

8904 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

8905 <
bôOff£t
>5</bitOffset>

8906 <
bôWidth
>1</bitWidth>

8907 </
fõld
>

8908 <
fõld
>

8909 <
«me
>
PINC
</name>

8910 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

8911 <
bôOff£t
>6</bitOffset>

8912 <
bôWidth
>1</bitWidth>

8913 </
fõld
>

8914 <
fõld
>

8915 <
«me
>
MINC
</name>

8916 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

8917 <
bôOff£t
>7</bitOffset>

8918 <
bôWidth
>1</bitWidth>

8919 </
fõld
>

8920 <
fõld
>

8921 <
«me
>
PSIZE
</name>

8922 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

8923 <
bôOff£t
>8</bitOffset>

8924 <
bôWidth
>2</bitWidth>

8925 </
fõld
>

8926 <
fõld
>

8927 <
«me
>
MSIZE
</name>

8928 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

8929 <
bôOff£t
>10</bitOffset>

8930 <
bôWidth
>2</bitWidth>

8931 </
fõld
>

8932 <
fõld
>

8933 <
«me
>
PL
</name>

8934 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

8935 <
bôOff£t
>12</bitOffset>

8936 <
bôWidth
>2</bitWidth>

8937 </
fõld
>

8938 <
fõld
>

8939 <
«me
>
MEM2MEM
</name>

8940 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

8941 <
bôOff£t
>14</bitOffset>

8942 <
bôWidth
>1</bitWidth>

8943 </
fõld
>

8944 </
fõlds
>

8947 <
«me
>
CNDTR1
</name>

8948 <
di•œyName
>
CNDTR1
</displayName>

8949 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
numbî
 
of
 
d©a


8950 </
des¸ùti⁄
>

8951 <
addªssOff£t
>0xC</addressOffset>

8952 <
size
>0x20</size>

8953 <
ac˚ss
>
ªad
-
wrôe
</access>

8954 <
ª£tVÆue
>0x00000000</resetValue>

8955 <
fõlds
>

8956 <
fõld
>

8957 <
«me
>
NDT
</name>

8958 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

8959 <
bôOff£t
>0</bitOffset>

8960 <
bôWidth
>16</bitWidth>

8961 </
fõld
>

8962 </
fõlds
>

8965 <
«me
>
CPAR1
</name>

8966 <
di•œyName
>
CPAR1
</displayName>

8967 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
≥rùhîÆ
 
addªss


8968 </
des¸ùti⁄
>

8969 <
addªssOff£t
>0x10</addressOffset>

8970 <
size
>0x20</size>

8971 <
ac˚ss
>
ªad
-
wrôe
</access>

8972 <
ª£tVÆue
>0x00000000</resetValue>

8973 <
fõlds
>

8974 <
fõld
>

8975 <
«me
>
PA
</name>

8976 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

8977 <
bôOff£t
>0</bitOffset>

8978 <
bôWidth
>32</bitWidth>

8979 </
fõld
>

8980 </
fõlds
>

8983 <
«me
>
CMAR1
</name>

8984 <
di•œyName
>
CMAR1
</displayName>

8985 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
mem‹y
 
addªss


8986 </
des¸ùti⁄
>

8987 <
addªssOff£t
>0x14</addressOffset>

8988 <
size
>0x20</size>

8989 <
ac˚ss
>
ªad
-
wrôe
</access>

8990 <
ª£tVÆue
>0x00000000</resetValue>

8991 <
fõlds
>

8992 <
fõld
>

8993 <
«me
>
MA
</name>

8994 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

8995 <
bôOff£t
>0</bitOffset>

8996 <
bôWidth
>32</bitWidth>

8997 </
fõld
>

8998 </
fõlds
>

9001 <
«me
>
CCR2
</name>

9002 <
di•œyName
>
CCR2
</displayName>

9003 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

9004 (
DMA_CCR
)</
des¸ùti⁄
>

9005 <
addªssOff£t
>0x1C</addressOffset>

9006 <
size
>0x20</size>

9007 <
ac˚ss
>
ªad
-
wrôe
</access>

9008 <
ª£tVÆue
>0x00000000</resetValue>

9009 <
fõlds
>

9010 <
fõld
>

9011 <
«me
>
EN
</name>

9012 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

9013 <
bôOff£t
>0</bitOffset>

9014 <
bôWidth
>1</bitWidth>

9015 </
fõld
>

9016 <
fõld
>

9017 <
«me
>
TCIE
</name>

9018 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


9019 
íabÀ
</
des¸ùti⁄
>

9020 <
bôOff£t
>1</bitOffset>

9021 <
bôWidth
>1</bitWidth>

9022 </
fõld
>

9023 <
fõld
>

9024 <
«me
>
HTIE
</name>

9025 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


9026 
íabÀ
</
des¸ùti⁄
>

9027 <
bôOff£t
>2</bitOffset>

9028 <
bôWidth
>1</bitWidth>

9029 </
fõld
>

9030 <
fõld
>

9031 <
«me
>
TEIE
</name>

9032 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


9033 
íabÀ
</
des¸ùti⁄
>

9034 <
bôOff£t
>3</bitOffset>

9035 <
bôWidth
>1</bitWidth>

9036 </
fõld
>

9037 <
fõld
>

9038 <
«me
>
DIR
</name>

9039 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

9040 <
bôOff£t
>4</bitOffset>

9041 <
bôWidth
>1</bitWidth>

9042 </
fõld
>

9043 <
fõld
>

9044 <
«me
>
CIRC
</name>

9045 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

9046 <
bôOff£t
>5</bitOffset>

9047 <
bôWidth
>1</bitWidth>

9048 </
fõld
>

9049 <
fõld
>

9050 <
«me
>
PINC
</name>

9051 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

9052 <
bôOff£t
>6</bitOffset>

9053 <
bôWidth
>1</bitWidth>

9054 </
fõld
>

9055 <
fõld
>

9056 <
«me
>
MINC
</name>

9057 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

9058 <
bôOff£t
>7</bitOffset>

9059 <
bôWidth
>1</bitWidth>

9060 </
fõld
>

9061 <
fõld
>

9062 <
«me
>
PSIZE
</name>

9063 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

9064 <
bôOff£t
>8</bitOffset>

9065 <
bôWidth
>2</bitWidth>

9066 </
fõld
>

9067 <
fõld
>

9068 <
«me
>
MSIZE
</name>

9069 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

9070 <
bôOff£t
>10</bitOffset>

9071 <
bôWidth
>2</bitWidth>

9072 </
fõld
>

9073 <
fõld
>

9074 <
«me
>
PL
</name>

9075 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

9076 <
bôOff£t
>12</bitOffset>

9077 <
bôWidth
>2</bitWidth>

9078 </
fõld
>

9079 <
fõld
>

9080 <
«me
>
MEM2MEM
</name>

9081 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

9082 <
bôOff£t
>14</bitOffset>

9083 <
bôWidth
>1</bitWidth>

9084 </
fõld
>

9085 </
fõlds
>

9088 <
«me
>
CNDTR2
</name>

9089 <
di•œyName
>
CNDTR2
</displayName>

9090 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
numbî
 
of
 
d©a


9091 </
des¸ùti⁄
>

9092 <
addªssOff£t
>0x20</addressOffset>

9093 <
size
>0x20</size>

9094 <
ac˚ss
>
ªad
-
wrôe
</access>

9095 <
ª£tVÆue
>0x00000000</resetValue>

9096 <
fõlds
>

9097 <
fõld
>

9098 <
«me
>
NDT
</name>

9099 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

9100 <
bôOff£t
>0</bitOffset>

9101 <
bôWidth
>16</bitWidth>

9102 </
fõld
>

9103 </
fõlds
>

9106 <
«me
>
CPAR2
</name>

9107 <
di•œyName
>
CPAR2
</displayName>

9108 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
≥rùhîÆ
 
addªss


9109 </
des¸ùti⁄
>

9110 <
addªssOff£t
>0x24</addressOffset>

9111 <
size
>0x20</size>

9112 <
ac˚ss
>
ªad
-
wrôe
</access>

9113 <
ª£tVÆue
>0x00000000</resetValue>

9114 <
fõlds
>

9115 <
fõld
>

9116 <
«me
>
PA
</name>

9117 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

9118 <
bôOff£t
>0</bitOffset>

9119 <
bôWidth
>32</bitWidth>

9120 </
fõld
>

9121 </
fõlds
>

9124 <
«me
>
CMAR2
</name>

9125 <
di•œyName
>
CMAR2
</displayName>

9126 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
mem‹y
 
addªss


9127 </
des¸ùti⁄
>

9128 <
addªssOff£t
>0x28</addressOffset>

9129 <
size
>0x20</size>

9130 <
ac˚ss
>
ªad
-
wrôe
</access>

9131 <
ª£tVÆue
>0x00000000</resetValue>

9132 <
fõlds
>

9133 <
fõld
>

9134 <
«me
>
MA
</name>

9135 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

9136 <
bôOff£t
>0</bitOffset>

9137 <
bôWidth
>32</bitWidth>

9138 </
fõld
>

9139 </
fõlds
>

9142 <
«me
>
CCR3
</name>

9143 <
di•œyName
>
CCR3
</displayName>

9144 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

9145 (
DMA_CCR
)</
des¸ùti⁄
>

9146 <
addªssOff£t
>0x30</addressOffset>

9147 <
size
>0x20</size>

9148 <
ac˚ss
>
ªad
-
wrôe
</access>

9149 <
ª£tVÆue
>0x00000000</resetValue>

9150 <
fõlds
>

9151 <
fõld
>

9152 <
«me
>
EN
</name>

9153 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

9154 <
bôOff£t
>0</bitOffset>

9155 <
bôWidth
>1</bitWidth>

9156 </
fõld
>

9157 <
fõld
>

9158 <
«me
>
TCIE
</name>

9159 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


9160 
íabÀ
</
des¸ùti⁄
>

9161 <
bôOff£t
>1</bitOffset>

9162 <
bôWidth
>1</bitWidth>

9163 </
fõld
>

9164 <
fõld
>

9165 <
«me
>
HTIE
</name>

9166 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


9167 
íabÀ
</
des¸ùti⁄
>

9168 <
bôOff£t
>2</bitOffset>

9169 <
bôWidth
>1</bitWidth>

9170 </
fõld
>

9171 <
fõld
>

9172 <
«me
>
TEIE
</name>

9173 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


9174 
íabÀ
</
des¸ùti⁄
>

9175 <
bôOff£t
>3</bitOffset>

9176 <
bôWidth
>1</bitWidth>

9177 </
fõld
>

9178 <
fõld
>

9179 <
«me
>
DIR
</name>

9180 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

9181 <
bôOff£t
>4</bitOffset>

9182 <
bôWidth
>1</bitWidth>

9183 </
fõld
>

9184 <
fõld
>

9185 <
«me
>
CIRC
</name>

9186 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

9187 <
bôOff£t
>5</bitOffset>

9188 <
bôWidth
>1</bitWidth>

9189 </
fõld
>

9190 <
fõld
>

9191 <
«me
>
PINC
</name>

9192 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

9193 <
bôOff£t
>6</bitOffset>

9194 <
bôWidth
>1</bitWidth>

9195 </
fõld
>

9196 <
fõld
>

9197 <
«me
>
MINC
</name>

9198 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

9199 <
bôOff£t
>7</bitOffset>

9200 <
bôWidth
>1</bitWidth>

9201 </
fõld
>

9202 <
fõld
>

9203 <
«me
>
PSIZE
</name>

9204 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

9205 <
bôOff£t
>8</bitOffset>

9206 <
bôWidth
>2</bitWidth>

9207 </
fõld
>

9208 <
fõld
>

9209 <
«me
>
MSIZE
</name>

9210 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

9211 <
bôOff£t
>10</bitOffset>

9212 <
bôWidth
>2</bitWidth>

9213 </
fõld
>

9214 <
fõld
>

9215 <
«me
>
PL
</name>

9216 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

9217 <
bôOff£t
>12</bitOffset>

9218 <
bôWidth
>2</bitWidth>

9219 </
fõld
>

9220 <
fõld
>

9221 <
«me
>
MEM2MEM
</name>

9222 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

9223 <
bôOff£t
>14</bitOffset>

9224 <
bôWidth
>1</bitWidth>

9225 </
fõld
>

9226 </
fõlds
>

9229 <
«me
>
CNDTR3
</name>

9230 <
di•œyName
>
CNDTR3
</displayName>

9231 <
des¸ùti⁄
>
DMA
 
ch™√l
 3 
numbî
 
of
 
d©a


9232 </
des¸ùti⁄
>

9233 <
addªssOff£t
>0x34</addressOffset>

9234 <
size
>0x20</size>

9235 <
ac˚ss
>
ªad
-
wrôe
</access>

9236 <
ª£tVÆue
>0x00000000</resetValue>

9237 <
fõlds
>

9238 <
fõld
>

9239 <
«me
>
NDT
</name>

9240 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

9241 <
bôOff£t
>0</bitOffset>

9242 <
bôWidth
>16</bitWidth>

9243 </
fõld
>

9244 </
fõlds
>

9247 <
«me
>
CPAR3
</name>

9248 <
di•œyName
>
CPAR3
</displayName>

9249 <
des¸ùti⁄
>
DMA
 
ch™√l
 3 
≥rùhîÆ
 
addªss


9250 </
des¸ùti⁄
>

9251 <
addªssOff£t
>0x38</addressOffset>

9252 <
size
>0x20</size>

9253 <
ac˚ss
>
ªad
-
wrôe
</access>

9254 <
ª£tVÆue
>0x00000000</resetValue>

9255 <
fõlds
>

9256 <
fõld
>

9257 <
«me
>
PA
</name>

9258 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

9259 <
bôOff£t
>0</bitOffset>

9260 <
bôWidth
>32</bitWidth>

9261 </
fõld
>

9262 </
fõlds
>

9265 <
«me
>
CMAR3
</name>

9266 <
di•œyName
>
CMAR3
</displayName>

9267 <
des¸ùti⁄
>
DMA
 
ch™√l
 3 
mem‹y
 
addªss


9268 </
des¸ùti⁄
>

9269 <
addªssOff£t
>0x3C</addressOffset>

9270 <
size
>0x20</size>

9271 <
ac˚ss
>
ªad
-
wrôe
</access>

9272 <
ª£tVÆue
>0x00000000</resetValue>

9273 <
fõlds
>

9274 <
fõld
>

9275 <
«me
>
MA
</name>

9276 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

9277 <
bôOff£t
>0</bitOffset>

9278 <
bôWidth
>32</bitWidth>

9279 </
fõld
>

9280 </
fõlds
>

9283 <
«me
>
CCR4
</name>

9284 <
di•œyName
>
CCR4
</displayName>

9285 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

9286 (
DMA_CCR
)</
des¸ùti⁄
>

9287 <
addªssOff£t
>0x44</addressOffset>

9288 <
size
>0x20</size>

9289 <
ac˚ss
>
ªad
-
wrôe
</access>

9290 <
ª£tVÆue
>0x00000000</resetValue>

9291 <
fõlds
>

9292 <
fõld
>

9293 <
«me
>
EN
</name>

9294 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

9295 <
bôOff£t
>0</bitOffset>

9296 <
bôWidth
>1</bitWidth>

9297 </
fõld
>

9298 <
fõld
>

9299 <
«me
>
TCIE
</name>

9300 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


9301 
íabÀ
</
des¸ùti⁄
>

9302 <
bôOff£t
>1</bitOffset>

9303 <
bôWidth
>1</bitWidth>

9304 </
fõld
>

9305 <
fõld
>

9306 <
«me
>
HTIE
</name>

9307 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


9308 
íabÀ
</
des¸ùti⁄
>

9309 <
bôOff£t
>2</bitOffset>

9310 <
bôWidth
>1</bitWidth>

9311 </
fõld
>

9312 <
fõld
>

9313 <
«me
>
TEIE
</name>

9314 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


9315 
íabÀ
</
des¸ùti⁄
>

9316 <
bôOff£t
>3</bitOffset>

9317 <
bôWidth
>1</bitWidth>

9318 </
fõld
>

9319 <
fõld
>

9320 <
«me
>
DIR
</name>

9321 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

9322 <
bôOff£t
>4</bitOffset>

9323 <
bôWidth
>1</bitWidth>

9324 </
fõld
>

9325 <
fõld
>

9326 <
«me
>
CIRC
</name>

9327 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

9328 <
bôOff£t
>5</bitOffset>

9329 <
bôWidth
>1</bitWidth>

9330 </
fõld
>

9331 <
fõld
>

9332 <
«me
>
PINC
</name>

9333 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

9334 <
bôOff£t
>6</bitOffset>

9335 <
bôWidth
>1</bitWidth>

9336 </
fõld
>

9337 <
fõld
>

9338 <
«me
>
MINC
</name>

9339 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

9340 <
bôOff£t
>7</bitOffset>

9341 <
bôWidth
>1</bitWidth>

9342 </
fõld
>

9343 <
fõld
>

9344 <
«me
>
PSIZE
</name>

9345 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

9346 <
bôOff£t
>8</bitOffset>

9347 <
bôWidth
>2</bitWidth>

9348 </
fõld
>

9349 <
fõld
>

9350 <
«me
>
MSIZE
</name>

9351 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

9352 <
bôOff£t
>10</bitOffset>

9353 <
bôWidth
>2</bitWidth>

9354 </
fõld
>

9355 <
fõld
>

9356 <
«me
>
PL
</name>

9357 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

9358 <
bôOff£t
>12</bitOffset>

9359 <
bôWidth
>2</bitWidth>

9360 </
fõld
>

9361 <
fõld
>

9362 <
«me
>
MEM2MEM
</name>

9363 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

9364 <
bôOff£t
>14</bitOffset>

9365 <
bôWidth
>1</bitWidth>

9366 </
fõld
>

9367 </
fõlds
>

9370 <
«me
>
CNDTR4
</name>

9371 <
di•œyName
>
CNDTR4
</displayName>

9372 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
numbî
 
of
 
d©a


9373 </
des¸ùti⁄
>

9374 <
addªssOff£t
>0x48</addressOffset>

9375 <
size
>0x20</size>

9376 <
ac˚ss
>
ªad
-
wrôe
</access>

9377 <
ª£tVÆue
>0x00000000</resetValue>

9378 <
fõlds
>

9379 <
fõld
>

9380 <
«me
>
NDT
</name>

9381 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

9382 <
bôOff£t
>0</bitOffset>

9383 <
bôWidth
>16</bitWidth>

9384 </
fõld
>

9385 </
fõlds
>

9388 <
«me
>
CPAR4
</name>

9389 <
di•œyName
>
CPAR4
</displayName>

9390 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
≥rùhîÆ
 
addªss


9391 </
des¸ùti⁄
>

9392 <
addªssOff£t
>0x4C</addressOffset>

9393 <
size
>0x20</size>

9394 <
ac˚ss
>
ªad
-
wrôe
</access>

9395 <
ª£tVÆue
>0x00000000</resetValue>

9396 <
fõlds
>

9397 <
fõld
>

9398 <
«me
>
PA
</name>

9399 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

9400 <
bôOff£t
>0</bitOffset>

9401 <
bôWidth
>32</bitWidth>

9402 </
fõld
>

9403 </
fõlds
>

9406 <
«me
>
CMAR4
</name>

9407 <
di•œyName
>
CMAR4
</displayName>

9408 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
mem‹y
 
addªss


9409 </
des¸ùti⁄
>

9410 <
addªssOff£t
>0x50</addressOffset>

9411 <
size
>0x20</size>

9412 <
ac˚ss
>
ªad
-
wrôe
</access>

9413 <
ª£tVÆue
>0x00000000</resetValue>

9414 <
fõlds
>

9415 <
fõld
>

9416 <
«me
>
MA
</name>

9417 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

9418 <
bôOff£t
>0</bitOffset>

9419 <
bôWidth
>32</bitWidth>

9420 </
fõld
>

9421 </
fõlds
>

9424 <
«me
>
CCR5
</name>

9425 <
di•œyName
>
CCR5
</displayName>

9426 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

9427 (
DMA_CCR
)</
des¸ùti⁄
>

9428 <
addªssOff£t
>0x58</addressOffset>

9429 <
size
>0x20</size>

9430 <
ac˚ss
>
ªad
-
wrôe
</access>

9431 <
ª£tVÆue
>0x00000000</resetValue>

9432 <
fõlds
>

9433 <
fõld
>

9434 <
«me
>
EN
</name>

9435 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

9436 <
bôOff£t
>0</bitOffset>

9437 <
bôWidth
>1</bitWidth>

9438 </
fõld
>

9439 <
fõld
>

9440 <
«me
>
TCIE
</name>

9441 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


9442 
íabÀ
</
des¸ùti⁄
>

9443 <
bôOff£t
>1</bitOffset>

9444 <
bôWidth
>1</bitWidth>

9445 </
fõld
>

9446 <
fõld
>

9447 <
«me
>
HTIE
</name>

9448 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


9449 
íabÀ
</
des¸ùti⁄
>

9450 <
bôOff£t
>2</bitOffset>

9451 <
bôWidth
>1</bitWidth>

9452 </
fõld
>

9453 <
fõld
>

9454 <
«me
>
TEIE
</name>

9455 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


9456 
íabÀ
</
des¸ùti⁄
>

9457 <
bôOff£t
>3</bitOffset>

9458 <
bôWidth
>1</bitWidth>

9459 </
fõld
>

9460 <
fõld
>

9461 <
«me
>
DIR
</name>

9462 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

9463 <
bôOff£t
>4</bitOffset>

9464 <
bôWidth
>1</bitWidth>

9465 </
fõld
>

9466 <
fõld
>

9467 <
«me
>
CIRC
</name>

9468 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

9469 <
bôOff£t
>5</bitOffset>

9470 <
bôWidth
>1</bitWidth>

9471 </
fõld
>

9472 <
fõld
>

9473 <
«me
>
PINC
</name>

9474 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

9475 <
bôOff£t
>6</bitOffset>

9476 <
bôWidth
>1</bitWidth>

9477 </
fõld
>

9478 <
fõld
>

9479 <
«me
>
MINC
</name>

9480 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

9481 <
bôOff£t
>7</bitOffset>

9482 <
bôWidth
>1</bitWidth>

9483 </
fõld
>

9484 <
fõld
>

9485 <
«me
>
PSIZE
</name>

9486 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

9487 <
bôOff£t
>8</bitOffset>

9488 <
bôWidth
>2</bitWidth>

9489 </
fõld
>

9490 <
fõld
>

9491 <
«me
>
MSIZE
</name>

9492 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

9493 <
bôOff£t
>10</bitOffset>

9494 <
bôWidth
>2</bitWidth>

9495 </
fõld
>

9496 <
fõld
>

9497 <
«me
>
PL
</name>

9498 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

9499 <
bôOff£t
>12</bitOffset>

9500 <
bôWidth
>2</bitWidth>

9501 </
fõld
>

9502 <
fõld
>

9503 <
«me
>
MEM2MEM
</name>

9504 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

9505 <
bôOff£t
>14</bitOffset>

9506 <
bôWidth
>1</bitWidth>

9507 </
fõld
>

9508 </
fõlds
>

9511 <
«me
>
CNDTR5
</name>

9512 <
di•œyName
>
CNDTR5
</displayName>

9513 <
des¸ùti⁄
>
DMA
 
ch™√l
 5 
numbî
 
of
 
d©a


9514 </
des¸ùti⁄
>

9515 <
addªssOff£t
>0x5C</addressOffset>

9516 <
size
>0x20</size>

9517 <
ac˚ss
>
ªad
-
wrôe
</access>

9518 <
ª£tVÆue
>0x00000000</resetValue>

9519 <
fõlds
>

9520 <
fõld
>

9521 <
«me
>
NDT
</name>

9522 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

9523 <
bôOff£t
>0</bitOffset>

9524 <
bôWidth
>16</bitWidth>

9525 </
fõld
>

9526 </
fõlds
>

9529 <
«me
>
CPAR5
</name>

9530 <
di•œyName
>
CPAR5
</displayName>

9531 <
des¸ùti⁄
>
DMA
 
ch™√l
 5 
≥rùhîÆ
 
addªss


9532 </
des¸ùti⁄
>

9533 <
addªssOff£t
>0x60</addressOffset>

9534 <
size
>0x20</size>

9535 <
ac˚ss
>
ªad
-
wrôe
</access>

9536 <
ª£tVÆue
>0x00000000</resetValue>

9537 <
fõlds
>

9538 <
fõld
>

9539 <
«me
>
PA
</name>

9540 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

9541 <
bôOff£t
>0</bitOffset>

9542 <
bôWidth
>32</bitWidth>

9543 </
fõld
>

9544 </
fõlds
>

9547 <
«me
>
CMAR5
</name>

9548 <
di•œyName
>
CMAR5
</displayName>

9549 <
des¸ùti⁄
>
DMA
 
ch™√l
 5 
mem‹y
 
addªss


9550 </
des¸ùti⁄
>

9551 <
addªssOff£t
>0x64</addressOffset>

9552 <
size
>0x20</size>

9553 <
ac˚ss
>
ªad
-
wrôe
</access>

9554 <
ª£tVÆue
>0x00000000</resetValue>

9555 <
fõlds
>

9556 <
fõld
>

9557 <
«me
>
MA
</name>

9558 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

9559 <
bôOff£t
>0</bitOffset>

9560 <
bôWidth
>32</bitWidth>

9561 </
fõld
>

9562 </
fõlds
>

9565 <
«me
>
CCR6
</name>

9566 <
di•œyName
>
CCR6
</displayName>

9567 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

9568 (
DMA_CCR
)</
des¸ùti⁄
>

9569 <
addªssOff£t
>0x6C</addressOffset>

9570 <
size
>0x20</size>

9571 <
ac˚ss
>
ªad
-
wrôe
</access>

9572 <
ª£tVÆue
>0x00000000</resetValue>

9573 <
fõlds
>

9574 <
fõld
>

9575 <
«me
>
EN
</name>

9576 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

9577 <
bôOff£t
>0</bitOffset>

9578 <
bôWidth
>1</bitWidth>

9579 </
fõld
>

9580 <
fõld
>

9581 <
«me
>
TCIE
</name>

9582 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


9583 
íabÀ
</
des¸ùti⁄
>

9584 <
bôOff£t
>1</bitOffset>

9585 <
bôWidth
>1</bitWidth>

9586 </
fõld
>

9587 <
fõld
>

9588 <
«me
>
HTIE
</name>

9589 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


9590 
íabÀ
</
des¸ùti⁄
>

9591 <
bôOff£t
>2</bitOffset>

9592 <
bôWidth
>1</bitWidth>

9593 </
fõld
>

9594 <
fõld
>

9595 <
«me
>
TEIE
</name>

9596 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


9597 
íabÀ
</
des¸ùti⁄
>

9598 <
bôOff£t
>3</bitOffset>

9599 <
bôWidth
>1</bitWidth>

9600 </
fõld
>

9601 <
fõld
>

9602 <
«me
>
DIR
</name>

9603 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

9604 <
bôOff£t
>4</bitOffset>

9605 <
bôWidth
>1</bitWidth>

9606 </
fõld
>

9607 <
fõld
>

9608 <
«me
>
CIRC
</name>

9609 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

9610 <
bôOff£t
>5</bitOffset>

9611 <
bôWidth
>1</bitWidth>

9612 </
fõld
>

9613 <
fõld
>

9614 <
«me
>
PINC
</name>

9615 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

9616 <
bôOff£t
>6</bitOffset>

9617 <
bôWidth
>1</bitWidth>

9618 </
fõld
>

9619 <
fõld
>

9620 <
«me
>
MINC
</name>

9621 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

9622 <
bôOff£t
>7</bitOffset>

9623 <
bôWidth
>1</bitWidth>

9624 </
fõld
>

9625 <
fõld
>

9626 <
«me
>
PSIZE
</name>

9627 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

9628 <
bôOff£t
>8</bitOffset>

9629 <
bôWidth
>2</bitWidth>

9630 </
fõld
>

9631 <
fõld
>

9632 <
«me
>
MSIZE
</name>

9633 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

9634 <
bôOff£t
>10</bitOffset>

9635 <
bôWidth
>2</bitWidth>

9636 </
fõld
>

9637 <
fõld
>

9638 <
«me
>
PL
</name>

9639 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

9640 <
bôOff£t
>12</bitOffset>

9641 <
bôWidth
>2</bitWidth>

9642 </
fõld
>

9643 <
fõld
>

9644 <
«me
>
MEM2MEM
</name>

9645 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

9646 <
bôOff£t
>14</bitOffset>

9647 <
bôWidth
>1</bitWidth>

9648 </
fõld
>

9649 </
fõlds
>

9652 <
«me
>
CNDTR6
</name>

9653 <
di•œyName
>
CNDTR6
</displayName>

9654 <
des¸ùti⁄
>
DMA
 
ch™√l
 6 
numbî
 
of
 
d©a


9655 </
des¸ùti⁄
>

9656 <
addªssOff£t
>0x70</addressOffset>

9657 <
size
>0x20</size>

9658 <
ac˚ss
>
ªad
-
wrôe
</access>

9659 <
ª£tVÆue
>0x00000000</resetValue>

9660 <
fõlds
>

9661 <
fõld
>

9662 <
«me
>
NDT
</name>

9663 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

9664 <
bôOff£t
>0</bitOffset>

9665 <
bôWidth
>16</bitWidth>

9666 </
fõld
>

9667 </
fõlds
>

9670 <
«me
>
CPAR6
</name>

9671 <
di•œyName
>
CPAR6
</displayName>

9672 <
des¸ùti⁄
>
DMA
 
ch™√l
 6 
≥rùhîÆ
 
addªss


9673 </
des¸ùti⁄
>

9674 <
addªssOff£t
>0x74</addressOffset>

9675 <
size
>0x20</size>

9676 <
ac˚ss
>
ªad
-
wrôe
</access>

9677 <
ª£tVÆue
>0x00000000</resetValue>

9678 <
fõlds
>

9679 <
fõld
>

9680 <
«me
>
PA
</name>

9681 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

9682 <
bôOff£t
>0</bitOffset>

9683 <
bôWidth
>32</bitWidth>

9684 </
fõld
>

9685 </
fõlds
>

9688 <
«me
>
CMAR6
</name>

9689 <
di•œyName
>
CMAR6
</displayName>

9690 <
des¸ùti⁄
>
DMA
 
ch™√l
 6 
mem‹y
 
addªss


9691 </
des¸ùti⁄
>

9692 <
addªssOff£t
>0x78</addressOffset>

9693 <
size
>0x20</size>

9694 <
ac˚ss
>
ªad
-
wrôe
</access>

9695 <
ª£tVÆue
>0x00000000</resetValue>

9696 <
fõlds
>

9697 <
fõld
>

9698 <
«me
>
MA
</name>

9699 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

9700 <
bôOff£t
>0</bitOffset>

9701 <
bôWidth
>32</bitWidth>

9702 </
fõld
>

9703 </
fõlds
>

9706 <
«me
>
CCR7
</name>

9707 <
di•œyName
>
CCR7
</displayName>

9708 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

9709 (
DMA_CCR
)</
des¸ùti⁄
>

9710 <
addªssOff£t
>0x80</addressOffset>

9711 <
size
>0x20</size>

9712 <
ac˚ss
>
ªad
-
wrôe
</access>

9713 <
ª£tVÆue
>0x00000000</resetValue>

9714 <
fõlds
>

9715 <
fõld
>

9716 <
«me
>
EN
</name>

9717 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

9718 <
bôOff£t
>0</bitOffset>

9719 <
bôWidth
>1</bitWidth>

9720 </
fõld
>

9721 <
fõld
>

9722 <
«me
>
TCIE
</name>

9723 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


9724 
íabÀ
</
des¸ùti⁄
>

9725 <
bôOff£t
>1</bitOffset>

9726 <
bôWidth
>1</bitWidth>

9727 </
fõld
>

9728 <
fõld
>

9729 <
«me
>
HTIE
</name>

9730 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


9731 
íabÀ
</
des¸ùti⁄
>

9732 <
bôOff£t
>2</bitOffset>

9733 <
bôWidth
>1</bitWidth>

9734 </
fõld
>

9735 <
fõld
>

9736 <
«me
>
TEIE
</name>

9737 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


9738 
íabÀ
</
des¸ùti⁄
>

9739 <
bôOff£t
>3</bitOffset>

9740 <
bôWidth
>1</bitWidth>

9741 </
fõld
>

9742 <
fõld
>

9743 <
«me
>
DIR
</name>

9744 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

9745 <
bôOff£t
>4</bitOffset>

9746 <
bôWidth
>1</bitWidth>

9747 </
fõld
>

9748 <
fõld
>

9749 <
«me
>
CIRC
</name>

9750 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

9751 <
bôOff£t
>5</bitOffset>

9752 <
bôWidth
>1</bitWidth>

9753 </
fõld
>

9754 <
fõld
>

9755 <
«me
>
PINC
</name>

9756 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

9757 <
bôOff£t
>6</bitOffset>

9758 <
bôWidth
>1</bitWidth>

9759 </
fõld
>

9760 <
fõld
>

9761 <
«me
>
MINC
</name>

9762 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

9763 <
bôOff£t
>7</bitOffset>

9764 <
bôWidth
>1</bitWidth>

9765 </
fõld
>

9766 <
fõld
>

9767 <
«me
>
PSIZE
</name>

9768 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

9769 <
bôOff£t
>8</bitOffset>

9770 <
bôWidth
>2</bitWidth>

9771 </
fõld
>

9772 <
fõld
>

9773 <
«me
>
MSIZE
</name>

9774 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

9775 <
bôOff£t
>10</bitOffset>

9776 <
bôWidth
>2</bitWidth>

9777 </
fõld
>

9778 <
fõld
>

9779 <
«me
>
PL
</name>

9780 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

9781 <
bôOff£t
>12</bitOffset>

9782 <
bôWidth
>2</bitWidth>

9783 </
fõld
>

9784 <
fõld
>

9785 <
«me
>
MEM2MEM
</name>

9786 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

9787 <
bôOff£t
>14</bitOffset>

9788 <
bôWidth
>1</bitWidth>

9789 </
fõld
>

9790 </
fõlds
>

9793 <
«me
>
CNDTR7
</name>

9794 <
di•œyName
>
CNDTR7
</displayName>

9795 <
des¸ùti⁄
>
DMA
 
ch™√l
 7 
numbî
 
of
 
d©a


9796 </
des¸ùti⁄
>

9797 <
addªssOff£t
>0x84</addressOffset>

9798 <
size
>0x20</size>

9799 <
ac˚ss
>
ªad
-
wrôe
</access>

9800 <
ª£tVÆue
>0x00000000</resetValue>

9801 <
fõlds
>

9802 <
fõld
>

9803 <
«me
>
NDT
</name>

9804 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

9805 <
bôOff£t
>0</bitOffset>

9806 <
bôWidth
>16</bitWidth>

9807 </
fõld
>

9808 </
fõlds
>

9811 <
«me
>
CPAR7
</name>

9812 <
di•œyName
>
CPAR7
</displayName>

9813 <
des¸ùti⁄
>
DMA
 
ch™√l
 7 
≥rùhîÆ
 
addªss


9814 </
des¸ùti⁄
>

9815 <
addªssOff£t
>0x88</addressOffset>

9816 <
size
>0x20</size>

9817 <
ac˚ss
>
ªad
-
wrôe
</access>

9818 <
ª£tVÆue
>0x00000000</resetValue>

9819 <
fõlds
>

9820 <
fõld
>

9821 <
«me
>
PA
</name>

9822 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

9823 <
bôOff£t
>0</bitOffset>

9824 <
bôWidth
>32</bitWidth>

9825 </
fõld
>

9826 </
fõlds
>

9829 <
«me
>
CMAR7
</name>

9830 <
di•œyName
>
CMAR7
</displayName>

9831 <
des¸ùti⁄
>
DMA
 
ch™√l
 7 
mem‹y
 
addªss


9832 </
des¸ùti⁄
>

9833 <
addªssOff£t
>0x8C</addressOffset>

9834 <
size
>0x20</size>

9835 <
ac˚ss
>
ªad
-
wrôe
</access>

9836 <
ª£tVÆue
>0x00000000</resetValue>

9837 <
fõlds
>

9838 <
fõld
>

9839 <
«me
>
MA
</name>

9840 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

9841 <
bôOff£t
>0</bitOffset>

9842 <
bôWidth
>32</bitWidth>

9843 </
fõld
>

9844 </
fõlds
>

9846 </
ªgi°îs
>

9847 </
≥rùhîÆ
>

9848 <
≥rùhîÆ
>

9849 <
«me
>
RCC
</name>

9850 <
des¸ùti⁄
>
Re£t
 
™d
 
˛ock
 
c⁄åﬁ
</description>

9851 <
groupName
>
RCC
</groupName>

9852 <
ba£Addªss
>0x40021000</baseAddress>

9853 <
addªssBlock
>

9854 <
off£t
>0x0</offset>

9855 <
size
>0x400</size>

9856 <
ußge
>
ªgi°îs
</usage>

9857 </
addªssBlock
>

9858 <
öãºu±
>

9859 <
«me
>
RCC_IRQ
</name>

9860 <
des¸ùti⁄
>
RCC
 
globÆ
 
öãºu±
</description>

9861 <
vÆue
>4</value>

9862 </
öãºu±
>

9863 <
ªgi°îs
>

9865 <
«me
>
CR
</name>

9866 <
di•œyName
>
CR
</displayName>

9867 <
des¸ùti⁄
>
Clock
 
c⁄åﬁ
 </description>

9868 <
addªssOff£t
>0x0</addressOffset>

9869 <
size
>0x20</size>

9870 <
ª£tVÆue
>0x00000083</resetValue>

9871 <
fõlds
>

9872 <
fõld
>

9873 <
«me
>
HSION
</name>

9874 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock


9875 
íabÀ
</
des¸ùti⁄
>

9876 <
bôOff£t
>0</bitOffset>

9877 <
bôWidth
>1</bitWidth>

9878 <
ac˚ss
>
ªad
-
wrôe
</access>

9879 </
fõld
>

9880 <
fõld
>

9881 <
«me
>
HSIRDY
</name>

9882 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock
 
ªady


9883 
Êag
</
des¸ùti⁄
>

9884 <
bôOff£t
>1</bitOffset>

9885 <
bôWidth
>1</bitWidth>

9886 <
ac˚ss
>
ªad
-
⁄ly
</access>

9887 </
fõld
>

9888 <
fõld
>

9889 <
«me
>
HSITRIM
</name>

9890 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock


9891 
åimmög
</
des¸ùti⁄
>

9892 <
bôOff£t
>3</bitOffset>

9893 <
bôWidth
>5</bitWidth>

9894 <
ac˚ss
>
ªad
-
wrôe
</access>

9895 </
fõld
>

9896 <
fõld
>

9897 <
«me
>
HSICAL
</name>

9898 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock


9899 
CÆibøti⁄
</
des¸ùti⁄
>

9900 <
bôOff£t
>8</bitOffset>

9901 <
bôWidth
>8</bitWidth>

9902 <
ac˚ss
>
ªad
-
⁄ly
</access>

9903 </
fõld
>

9904 <
fõld
>

9905 <
«me
>
HSEON
</name>

9906 <
des¸ùti⁄
>
Exã∫Æ
 
High
 
S≥ed
 
˛ock


9907 
íabÀ
</
des¸ùti⁄
>

9908 <
bôOff£t
>16</bitOffset>

9909 <
bôWidth
>1</bitWidth>

9910 <
ac˚ss
>
ªad
-
wrôe
</access>

9911 </
fõld
>

9912 <
fõld
>

9913 <
«me
>
HSERDY
</name>

9914 <
des¸ùti⁄
>
Exã∫Æ
 
High
 
S≥ed
 
˛ock
 
ªady


9915 
Êag
</
des¸ùti⁄
>

9916 <
bôOff£t
>17</bitOffset>

9917 <
bôWidth
>1</bitWidth>

9918 <
ac˚ss
>
ªad
-
⁄ly
</access>

9919 </
fõld
>

9920 <
fõld
>

9921 <
«me
>
HSEBYP
</name>

9922 <
des¸ùti⁄
>
Exã∫Æ
 
High
 
S≥ed
 
˛ock


9923 
By∑ss
</
des¸ùti⁄
>

9924 <
bôOff£t
>18</bitOffset>

9925 <
bôWidth
>1</bitWidth>

9926 <
ac˚ss
>
ªad
-
wrôe
</access>

9927 </
fõld
>

9928 <
fõld
>

9929 <
«me
>
CSSON
</name>

9930 <
des¸ùti⁄
>
Clock
 
Securôy
 
Sy°em


9931 
íabÀ
</
des¸ùti⁄
>

9932 <
bôOff£t
>19</bitOffset>

9933 <
bôWidth
>1</bitWidth>

9934 <
ac˚ss
>
ªad
-
wrôe
</access>

9935 </
fõld
>

9936 <
fõld
>

9937 <
«me
>
PLLON
</name>

9938 <
des¸ùti⁄
>
PLL
 
íabÀ
</description>

9939 <
bôOff£t
>24</bitOffset>

9940 <
bôWidth
>1</bitWidth>

9941 <
ac˚ss
>
ªad
-
wrôe
</access>

9942 </
fõld
>

9943 <
fõld
>

9944 <
«me
>
PLLRDY
</name>

9945 <
des¸ùti⁄
>
PLL
 
˛ock
 
ªady
 
Êag
</description>

9946 <
bôOff£t
>25</bitOffset>

9947 <
bôWidth
>1</bitWidth>

9948 <
ac˚ss
>
ªad
-
⁄ly
</access>

9949 </
fõld
>

9950 </
fõlds
>

9953 <
«me
>
CFGR
</name>

9954 <
di•œyName
>
CFGR
</displayName>

9955 <
des¸ùti⁄
>
Clock
 
c⁄figuøti⁄
 

9956 (
RCC_CFGR
)</
des¸ùti⁄
>

9957 <
addªssOff£t
>0x4</addressOffset>

9958 <
size
>0x20</size>

9959 <
ª£tVÆue
>0x00000000</resetValue>

9960 <
fõlds
>

9961 <
fõld
>

9962 <
«me
>
SW
</name>

9963 <
des¸ùti⁄
>
Sy°em
 
˛ock
 
Swôch
</description>

9964 <
bôOff£t
>0</bitOffset>

9965 <
bôWidth
>2</bitWidth>

9966 <
ac˚ss
>
ªad
-
wrôe
</access>

9967 </
fõld
>

9968 <
fõld
>

9969 <
«me
>
SWS
</name>

9970 <
des¸ùti⁄
>
Sy°em
 
Clock
 
Swôch
 
Sètus
</description>

9971 <
bôOff£t
>2</bitOffset>

9972 <
bôWidth
>2</bitWidth>

9973 <
ac˚ss
>
ªad
-
⁄ly
</access>

9974 </
fõld
>

9975 <
fõld
>

9976 <
«me
>
HPRE
</name>

9977 <
des¸ùti⁄
>
AHB
 
¥esˇÀr
</description>

9978 <
bôOff£t
>4</bitOffset>

9979 <
bôWidth
>4</bitWidth>

9980 <
ac˚ss
>
ªad
-
wrôe
</access>

9981 </
fõld
>

9982 <
fõld
>

9983 <
«me
>
PPRE
</name>

9984 <
des¸ùti⁄
>
APB
 
Low
 
•ìd
 
¥esˇÀr


9985 (
APB1
)</
des¸ùti⁄
>

9986 <
bôOff£t
>8</bitOffset>

9987 <
bôWidth
>3</bitWidth>

9988 <
ac˚ss
>
ªad
-
wrôe
</access>

9989 </
fõld
>

9990 <
fõld
>

9991 <
«me
>
ADCPRE
</name>

9992 <
des¸ùti⁄
>
ADC
 
¥esˇÀr
</description>

9993 <
bôOff£t
>14</bitOffset>

9994 <
bôWidth
>2</bitWidth>

9995 <
ac˚ss
>
ªad
-
wrôe
</access>

9996 </
fõld
>

9997 <
fõld
>

9998 <
«me
>
PLLSRC
</name>

9999 <
des¸ùti⁄
>
PLL
 
íåy
 
˛ock
 
sour˚
</description>

10000 <
bôOff£t
>16</bitOffset>

10001 <
bôWidth
>1</bitWidth>

10002 <
ac˚ss
>
ªad
-
wrôe
</access>

10003 </
fõld
>

10004 <
fõld
>

10005 <
«me
>
PLLXTPRE
</name>

10006 <
des¸ùti⁄
>
HSE
 
dividî
 
PLL
 
íåy
</description>

10007 <
bôOff£t
>17</bitOffset>

10008 <
bôWidth
>1</bitWidth>

10009 <
ac˚ss
>
ªad
-
wrôe
</access>

10010 </
fõld
>

10011 <
fõld
>

10012 <
«me
>
PLLMUL
</name>

10013 <
des¸ùti⁄
>
PLL
 
Mu…ùliˇti⁄
 
Fa˘‹
</description>

10014 <
bôOff£t
>18</bitOffset>

10015 <
bôWidth
>4</bitWidth>

10016 <
ac˚ss
>
ªad
-
wrôe
</access>

10017 </
fõld
>

10018 <
fõld
>

10019 <
«me
>
MCO
</name>

10020 <
des¸ùti⁄
>
Mi¸oc⁄åﬁÀr
 
˛ock


10021 
ouçut
</
des¸ùti⁄
>

10022 <
bôOff£t
>24</bitOffset>

10023 <
bôWidth
>3</bitWidth>

10024 <
ac˚ss
>
ªad
-
wrôe
</access>

10025 </
fõld
>

10026 </
fõlds
>

10029 <
«me
>
CIR
</name>

10030 <
di•œyName
>
CIR
</displayName>

10031 <
des¸ùti⁄
>
Clock
 
öãºu±
 

10032 (
RCC_CIR
)</
des¸ùti⁄
>

10033 <
addªssOff£t
>0x8</addressOffset>

10034 <
size
>0x20</size>

10035 <
ª£tVÆue
>0x00000000</resetValue>

10036 <
fõlds
>

10037 <
fõld
>

10038 <
«me
>
LSIRDYF
</name>

10039 <
des¸ùti⁄
>
LSI
 
Ródy
 
I¡îru±
 
Êag
</description>

10040 <
bôOff£t
>0</bitOffset>

10041 <
bôWidth
>1</bitWidth>

10042 <
ac˚ss
>
ªad
-
⁄ly
</access>

10043 </
fõld
>

10044 <
fõld
>

10045 <
«me
>
LSERDYF
</name>

10046 <
des¸ùti⁄
>
LSE
 
Ródy
 
I¡îru±
 
Êag
</description>

10047 <
bôOff£t
>1</bitOffset>

10048 <
bôWidth
>1</bitWidth>

10049 <
ac˚ss
>
ªad
-
⁄ly
</access>

10050 </
fõld
>

10051 <
fõld
>

10052 <
«me
>
HSIRDYF
</name>

10053 <
des¸ùti⁄
>
HSI
 
Ródy
 
I¡îru±
 
Êag
</description>

10054 <
bôOff£t
>2</bitOffset>

10055 <
bôWidth
>1</bitWidth>

10056 <
ac˚ss
>
ªad
-
⁄ly
</access>

10057 </
fõld
>

10058 <
fõld
>

10059 <
«me
>
HSERDYF
</name>

10060 <
des¸ùti⁄
>
HSE
 
Ródy
 
I¡îru±
 
Êag
</description>

10061 <
bôOff£t
>3</bitOffset>

10062 <
bôWidth
>1</bitWidth>

10063 <
ac˚ss
>
ªad
-
⁄ly
</access>

10064 </
fõld
>

10065 <
fõld
>

10066 <
«me
>
PLLRDYF
</name>

10067 <
des¸ùti⁄
>
PLL
 
Ródy
 
I¡îru±
 
Êag
</description>

10068 <
bôOff£t
>4</bitOffset>

10069 <
bôWidth
>1</bitWidth>

10070 <
ac˚ss
>
ªad
-
⁄ly
</access>

10071 </
fõld
>

10072 <
fõld
>

10073 <
«me
>
HSI14RDYF
</name>

10074 <
des¸ùti⁄
>
HSI14
 
ªady
 
öãºu±
 
Êag
</description>

10075 <
bôOff£t
>5</bitOffset>

10076 <
bôWidth
>1</bitWidth>

10077 <
ac˚ss
>
ªad
-
⁄ly
</access>

10078 </
fõld
>

10079 <
fõld
>

10080 <
«me
>
CSSF
</name>

10081 <
des¸ùti⁄
>
Clock
 
Securôy
 
Sy°em
 
I¡îru±


10082 
Êag
</
des¸ùti⁄
>

10083 <
bôOff£t
>7</bitOffset>

10084 <
bôWidth
>1</bitWidth>

10085 <
ac˚ss
>
ªad
-
⁄ly
</access>

10086 </
fõld
>

10087 <
fõld
>

10088 <
«me
>
LSIRDYIE
</name>

10089 <
des¸ùti⁄
>
LSI
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

10090 <
bôOff£t
>8</bitOffset>

10091 <
bôWidth
>1</bitWidth>

10092 <
ac˚ss
>
ªad
-
wrôe
</access>

10093 </
fõld
>

10094 <
fõld
>

10095 <
«me
>
LSERDYIE
</name>

10096 <
des¸ùti⁄
>
LSE
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

10097 <
bôOff£t
>9</bitOffset>

10098 <
bôWidth
>1</bitWidth>

10099 <
ac˚ss
>
ªad
-
wrôe
</access>

10100 </
fõld
>

10101 <
fõld
>

10102 <
«me
>
HSIRDYIE
</name>

10103 <
des¸ùti⁄
>
HSI
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

10104 <
bôOff£t
>10</bitOffset>

10105 <
bôWidth
>1</bitWidth>

10106 <
ac˚ss
>
ªad
-
wrôe
</access>

10107 </
fõld
>

10108 <
fõld
>

10109 <
«me
>
HSERDYIE
</name>

10110 <
des¸ùti⁄
>
HSE
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

10111 <
bôOff£t
>11</bitOffset>

10112 <
bôWidth
>1</bitWidth>

10113 <
ac˚ss
>
ªad
-
wrôe
</access>

10114 </
fõld
>

10115 <
fõld
>

10116 <
«me
>
PLLRDYIE
</name>

10117 <
des¸ùti⁄
>
PLL
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

10118 <
bôOff£t
>12</bitOffset>

10119 <
bôWidth
>1</bitWidth>

10120 <
ac˚ss
>
ªad
-
wrôe
</access>

10121 </
fõld
>

10122 <
fõld
>

10123 <
«me
>
HSI14RDYE
</name>

10124 <
des¸ùti⁄
>
HSI14
 
ªady
 
öãºu±


10125 
íabÀ
</
des¸ùti⁄
>

10126 <
bôOff£t
>13</bitOffset>

10127 <
bôWidth
>1</bitWidth>

10128 <
ac˚ss
>
ªad
-
wrôe
</access>

10129 </
fõld
>

10130 <
fõld
>

10131 <
«me
>
LSIRDYC
</name>

10132 <
des¸ùti⁄
>
LSI
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

10133 <
bôOff£t
>16</bitOffset>

10134 <
bôWidth
>1</bitWidth>

10135 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10136 </
fõld
>

10137 <
fõld
>

10138 <
«me
>
LSERDYC
</name>

10139 <
des¸ùti⁄
>
LSE
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

10140 <
bôOff£t
>17</bitOffset>

10141 <
bôWidth
>1</bitWidth>

10142 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10143 </
fõld
>

10144 <
fõld
>

10145 <
«me
>
HSIRDYC
</name>

10146 <
des¸ùti⁄
>
HSI
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

10147 <
bôOff£t
>18</bitOffset>

10148 <
bôWidth
>1</bitWidth>

10149 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10150 </
fõld
>

10151 <
fõld
>

10152 <
«me
>
HSERDYC
</name>

10153 <
des¸ùti⁄
>
HSE
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

10154 <
bôOff£t
>19</bitOffset>

10155 <
bôWidth
>1</bitWidth>

10156 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10157 </
fõld
>

10158 <
fõld
>

10159 <
«me
>
PLLRDYC
</name>

10160 <
des¸ùti⁄
>
PLL
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

10161 <
bôOff£t
>20</bitOffset>

10162 <
bôWidth
>1</bitWidth>

10163 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10164 </
fõld
>

10165 <
fõld
>

10166 <
«me
>
HSI14RDYC
</name>

10167 <
des¸ùti⁄
>
HSI
 14 
MHz
 
Ródy
 
I¡îru±


10168 
CÀ¨
</
des¸ùti⁄
>

10169 <
bôOff£t
>21</bitOffset>

10170 <
bôWidth
>1</bitWidth>

10171 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10172 </
fõld
>

10173 <
fõld
>

10174 <
«me
>
CSSC
</name>

10175 <
des¸ùti⁄
>
Clock
 
£curôy
 
sy°em
 
öãºu±


10176 
˛ór
</
des¸ùti⁄
>

10177 <
bôOff£t
>23</bitOffset>

10178 <
bôWidth
>1</bitWidth>

10179 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10180 </
fõld
>

10181 </
fõlds
>

10184 <
«me
>
APB2RSTR
</name>

10185 <
di•œyName
>
APB2RSTR
</displayName>

10186 <
des¸ùti⁄
>
APB2
 
≥rùhîÆ
 
ª£t
 

10187 (
RCC_APB2RSTR
)</
des¸ùti⁄
>

10188 <
addªssOff£t
>0xC</addressOffset>

10189 <
size
>0x20</size>

10190 <
ac˚ss
>
ªad
-
wrôe
</access>

10191 <
ª£tVÆue
>0x00000000</resetValue>

10192 <
fõlds
>

10193 <
fõld
>

10194 <
«me
>
SYSCFGRST
</name>

10195 <
des¸ùti⁄
>
SYSCFG
 
™d
 
COMP
 
ª£t
</description>

10196 <
bôOff£t
>0</bitOffset>

10197 <
bôWidth
>1</bitWidth>

10198 </
fõld
>

10199 <
fõld
>

10200 <
«me
>
ADCRST
</name>

10201 <
des¸ùti⁄
>
ADC
 
öãrÁ˚
 
ª£t
</description>

10202 <
bôOff£t
>9</bitOffset>

10203 <
bôWidth
>1</bitWidth>

10204 </
fõld
>

10205 <
fõld
>

10206 <
«me
>
TIM1RST
</name>

10207 <
des¸ùti⁄
>
TIM1
 
timî
 
ª£t
</description>

10208 <
bôOff£t
>11</bitOffset>

10209 <
bôWidth
>1</bitWidth>

10210 </
fõld
>

10211 <
fõld
>

10212 <
«me
>
SPI1RST
</name>

10213 <
des¸ùti⁄
>
SPI
 1 
ª£t
</description>

10214 <
bôOff£t
>12</bitOffset>

10215 <
bôWidth
>1</bitWidth>

10216 </
fõld
>

10217 <
fõld
>

10218 <
«me
>
USART1RST
</name>

10219 <
des¸ùti⁄
>
USART1
 
ª£t
</description>

10220 <
bôOff£t
>14</bitOffset>

10221 <
bôWidth
>1</bitWidth>

10222 </
fõld
>

10223 <
fõld
>

10224 <
«me
>
TIM15RST
</name>

10225 <
des¸ùti⁄
>
TIM15
 
timî
 
ª£t
</description>

10226 <
bôOff£t
>16</bitOffset>

10227 <
bôWidth
>1</bitWidth>

10228 </
fõld
>

10229 <
fõld
>

10230 <
«me
>
TIM16RST
</name>

10231 <
des¸ùti⁄
>
TIM16
 
timî
 
ª£t
</description>

10232 <
bôOff£t
>17</bitOffset>

10233 <
bôWidth
>1</bitWidth>

10234 </
fõld
>

10235 <
fõld
>

10236 <
«me
>
TIM17RST
</name>

10237 <
des¸ùti⁄
>
TIM17
 
timî
 
ª£t
</description>

10238 <
bôOff£t
>18</bitOffset>

10239 <
bôWidth
>1</bitWidth>

10240 </
fõld
>

10241 <
fõld
>

10242 <
«me
>
DBGMCURST
</name>

10243 <
des¸ùti⁄
>
Debug
 
MCU
 
ª£t
</description>

10244 <
bôOff£t
>22</bitOffset>

10245 <
bôWidth
>1</bitWidth>

10246 </
fõld
>

10247 </
fõlds
>

10250 <
«me
>
APB1RSTR
</name>

10251 <
di•œyName
>
APB1RSTR
</displayName>

10252 <
des¸ùti⁄
>
APB1
 
≥rùhîÆ
 
ª£t
 

10253 (
RCC_APB1RSTR
)</
des¸ùti⁄
>

10254 <
addªssOff£t
>0x10</addressOffset>

10255 <
size
>0x20</size>

10256 <
ac˚ss
>
ªad
-
wrôe
</access>

10257 <
ª£tVÆue
>0x00000000</resetValue>

10258 <
fõlds
>

10259 <
fõld
>

10260 <
«me
>
TIM2RST
</name>

10261 <
des¸ùti⁄
>
Timî
 2 
ª£t
</description>

10262 <
bôOff£t
>0</bitOffset>

10263 <
bôWidth
>1</bitWidth>

10264 </
fõld
>

10265 <
fõld
>

10266 <
«me
>
TIM3RST
</name>

10267 <
des¸ùti⁄
>
Timî
 3 
ª£t
</description>

10268 <
bôOff£t
>1</bitOffset>

10269 <
bôWidth
>1</bitWidth>

10270 </
fõld
>

10271 <
fõld
>

10272 <
«me
>
TIM6RST
</name>

10273 <
des¸ùti⁄
>
Timî
 6 
ª£t
</description>

10274 <
bôOff£t
>4</bitOffset>

10275 <
bôWidth
>1</bitWidth>

10276 </
fõld
>

10277 <
fõld
>

10278 <
«me
>
TIM14RST
</name>

10279 <
des¸ùti⁄
>
Timî
 14 
ª£t
</description>

10280 <
bôOff£t
>8</bitOffset>

10281 <
bôWidth
>1</bitWidth>

10282 </
fõld
>

10283 <
fõld
>

10284 <
«me
>
WWDGRST
</name>

10285 <
des¸ùti⁄
>
Wödow
 
w©chdog
 
ª£t
</description>

10286 <
bôOff£t
>11</bitOffset>

10287 <
bôWidth
>1</bitWidth>

10288 </
fõld
>

10289 <
fõld
>

10290 <
«me
>
SPI2RST
</name>

10291 <
des¸ùti⁄
>
SPI2
 
ª£t
</description>

10292 <
bôOff£t
>14</bitOffset>

10293 <
bôWidth
>1</bitWidth>

10294 </
fõld
>

10295 <
fõld
>

10296 <
«me
>
USART2RST
</name>

10297 <
des¸ùti⁄
>
USART
 2 
ª£t
</description>

10298 <
bôOff£t
>17</bitOffset>

10299 <
bôWidth
>1</bitWidth>

10300 </
fõld
>

10301 <
fõld
>

10302 <
«me
>
I2C1RST
</name>

10303 <
des¸ùti⁄
>
I2C1
 
ª£t
</description>

10304 <
bôOff£t
>21</bitOffset>

10305 <
bôWidth
>1</bitWidth>

10306 </
fõld
>

10307 <
fõld
>

10308 <
«me
>
I2C2RST
</name>

10309 <
des¸ùti⁄
>
I2C2
 
ª£t
</description>

10310 <
bôOff£t
>22</bitOffset>

10311 <
bôWidth
>1</bitWidth>

10312 </
fõld
>

10313 <
fõld
>

10314 <
«me
>
PWRRST
</name>

10315 <
des¸ùti⁄
>
Powî
 
öãrÁ˚
 
ª£t
</description>

10316 <
bôOff£t
>28</bitOffset>

10317 <
bôWidth
>1</bitWidth>

10318 </
fõld
>

10319 <
fõld
>

10320 <
«me
>
DACRST
</name>

10321 <
des¸ùti⁄
>
DAC
 
öãrÁ˚
 
ª£t
</description>

10322 <
bôOff£t
>29</bitOffset>

10323 <
bôWidth
>1</bitWidth>

10324 </
fõld
>

10325 <
fõld
>

10326 <
«me
>
CECRST
</name>

10327 <
des¸ùti⁄
>
HDMI
 
CEC
 
ª£t
</description>

10328 <
bôOff£t
>30</bitOffset>

10329 <
bôWidth
>1</bitWidth>

10330 </
fõld
>

10331 </
fõlds
>

10334 <
«me
>
AHBENR
</name>

10335 <
di•œyName
>
AHBENR
</displayName>

10336 <
des¸ùti⁄
>
AHB
 
PîùhîÆ
 
Clock
 
íabÀ
 

10337 (
RCC_AHBENR
)</
des¸ùti⁄
>

10338 <
addªssOff£t
>0x14</addressOffset>

10339 <
size
>0x20</size>

10340 <
ac˚ss
>
ªad
-
wrôe
</access>

10341 <
ª£tVÆue
>0x00000014</resetValue>

10342 <
fõlds
>

10343 <
fõld
>

10344 <
«me
>
DMAEN
</name>

10345 <
des¸ùti⁄
>
DMA1
 
˛ock
 
íabÀ
</description>

10346 <
bôOff£t
>0</bitOffset>

10347 <
bôWidth
>1</bitWidth>

10348 </
fõld
>

10349 <
fõld
>

10350 <
«me
>
SRAMEN
</name>

10351 <
des¸ùti⁄
>
SRAM
 
öãrÁ˚
 
˛ock


10352 
íabÀ
</
des¸ùti⁄
>

10353 <
bôOff£t
>2</bitOffset>

10354 <
bôWidth
>1</bitWidth>

10355 </
fõld
>

10356 <
fõld
>

10357 <
«me
>
FLITFEN
</name>

10358 <
des¸ùti⁄
>
FLITF
 
˛ock
 
íabÀ
</description>

10359 <
bôOff£t
>4</bitOffset>

10360 <
bôWidth
>1</bitWidth>

10361 </
fõld
>

10362 <
fõld
>

10363 <
«me
>
CRCEN
</name>

10364 <
des¸ùti⁄
>
CRC
 
˛ock
 
íabÀ
</description>

10365 <
bôOff£t
>6</bitOffset>

10366 <
bôWidth
>1</bitWidth>

10367 </
fõld
>

10368 <
fõld
>

10369 <
«me
>
IOPAEN
</name>

10370 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
A
 
˛ock
 
íabÀ
</description>

10371 <
bôOff£t
>17</bitOffset>

10372 <
bôWidth
>1</bitWidth>

10373 </
fõld
>

10374 <
fõld
>

10375 <
«me
>
IOPBEN
</name>

10376 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
B
 
˛ock
 
íabÀ
</description>

10377 <
bôOff£t
>18</bitOffset>

10378 <
bôWidth
>1</bitWidth>

10379 </
fõld
>

10380 <
fõld
>

10381 <
«me
>
IOPCEN
</name>

10382 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
C
 
˛ock
 
íabÀ
</description>

10383 <
bôOff£t
>19</bitOffset>

10384 <
bôWidth
>1</bitWidth>

10385 </
fõld
>

10386 <
fõld
>

10387 <
«me
>
IOPDEN
</name>

10388 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
D
 
˛ock
 
íabÀ
</description>

10389 <
bôOff£t
>20</bitOffset>

10390 <
bôWidth
>1</bitWidth>

10391 </
fõld
>

10392 <
fõld
>

10393 <
«me
>
IOPFEN
</name>

10394 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
F
 
˛ock
 
íabÀ
</description>

10395 <
bôOff£t
>22</bitOffset>

10396 <
bôWidth
>1</bitWidth>

10397 </
fõld
>

10398 <
fõld
>

10399 <
«me
>
TSCEN
</name>

10400 <
des¸ùti⁄
>
Touch
 
£nsög
 
c⁄åﬁÀr
 
˛ock


10401 
íabÀ
</
des¸ùti⁄
>

10402 <
bôOff£t
>24</bitOffset>

10403 <
bôWidth
>1</bitWidth>

10404 </
fõld
>

10405 </
fõlds
>

10408 <
«me
>
APB2ENR
</name>

10409 <
di•œyName
>
APB2ENR
</displayName>

10410 <
des¸ùti⁄
>
APB2
 
≥rùhîÆ
 
˛ock
 
íabÀ
 

10411 (
RCC_APB2ENR
)</
des¸ùti⁄
>

10412 <
addªssOff£t
>0x18</addressOffset>

10413 <
size
>0x20</size>

10414 <
ac˚ss
>
ªad
-
wrôe
</access>

10415 <
ª£tVÆue
>0x00000000</resetValue>

10416 <
fõlds
>

10417 <
fõld
>

10418 <
«me
>
SYSCFGEN
</name>

10419 <
des¸ùti⁄
>
SYSCFG
 
˛ock
 
íabÀ
</description>

10420 <
bôOff£t
>0</bitOffset>

10421 <
bôWidth
>1</bitWidth>

10422 </
fõld
>

10423 <
fõld
>

10424 <
«me
>
ADCEN
</name>

10425 <
des¸ùti⁄
>
ADC
 1 
öãrÁ˚
 
˛ock


10426 
íabÀ
</
des¸ùti⁄
>

10427 <
bôOff£t
>9</bitOffset>

10428 <
bôWidth
>1</bitWidth>

10429 </
fõld
>

10430 <
fõld
>

10431 <
«me
>
TIM1EN
</name>

10432 <
des¸ùti⁄
>
TIM1
 
Timî
 
˛ock
 
íabÀ
</description>

10433 <
bôOff£t
>11</bitOffset>

10434 <
bôWidth
>1</bitWidth>

10435 </
fõld
>

10436 <
fõld
>

10437 <
«me
>
SPI1EN
</name>

10438 <
des¸ùti⁄
>
SPI
 1 
˛ock
 
íabÀ
</description>

10439 <
bôOff£t
>12</bitOffset>

10440 <
bôWidth
>1</bitWidth>

10441 </
fõld
>

10442 <
fõld
>

10443 <
«me
>
USART1EN
</name>

10444 <
des¸ùti⁄
>
USART1
 
˛ock
 
íabÀ
</description>

10445 <
bôOff£t
>14</bitOffset>

10446 <
bôWidth
>1</bitWidth>

10447 </
fõld
>

10448 <
fõld
>

10449 <
«me
>
TIM15EN
</name>

10450 <
des¸ùti⁄
>
TIM15
 
timî
 
˛ock
 
íabÀ
</description>

10451 <
bôOff£t
>16</bitOffset>

10452 <
bôWidth
>1</bitWidth>

10453 </
fõld
>

10454 <
fõld
>

10455 <
«me
>
TIM16EN
</name>

10456 <
des¸ùti⁄
>
TIM16
 
timî
 
˛ock
 
íabÀ
</description>

10457 <
bôOff£t
>17</bitOffset>

10458 <
bôWidth
>1</bitWidth>

10459 </
fõld
>

10460 <
fõld
>

10461 <
«me
>
TIM17EN
</name>

10462 <
des¸ùti⁄
>
TIM17
 
timî
 
˛ock
 
íabÀ
</description>

10463 <
bôOff£t
>18</bitOffset>

10464 <
bôWidth
>1</bitWidth>

10465 </
fõld
>

10466 <
fõld
>

10467 <
«me
>
DBGMCUEN
</name>

10468 <
des¸ùti⁄
>
MCU
 
debug
 
moduÀ
 
˛ock


10469 
íabÀ
</
des¸ùti⁄
>

10470 <
bôOff£t
>22</bitOffset>

10471 <
bôWidth
>1</bitWidth>

10472 </
fõld
>

10473 </
fõlds
>

10476 <
«me
>
APB1ENR
</name>

10477 <
di•œyName
>
APB1ENR
</displayName>

10478 <
des¸ùti⁄
>
APB1
 
≥rùhîÆ
 
˛ock
 
íabÀ
 

10479 (
RCC_APB1ENR
)</
des¸ùti⁄
>

10480 <
addªssOff£t
>0x1C</addressOffset>

10481 <
size
>0x20</size>

10482 <
ac˚ss
>
ªad
-
wrôe
</access>

10483 <
ª£tVÆue
>0x00000000</resetValue>

10484 <
fõlds
>

10485 <
fõld
>

10486 <
«me
>
TIM2EN
</name>

10487 <
des¸ùti⁄
>
Timî
 2 
˛ock
 
íabÀ
</description>

10488 <
bôOff£t
>0</bitOffset>

10489 <
bôWidth
>1</bitWidth>

10490 </
fõld
>

10491 <
fõld
>

10492 <
«me
>
TIM3EN
</name>

10493 <
des¸ùti⁄
>
Timî
 3 
˛ock
 
íabÀ
</description>

10494 <
bôOff£t
>1</bitOffset>

10495 <
bôWidth
>1</bitWidth>

10496 </
fõld
>

10497 <
fõld
>

10498 <
«me
>
TIM6EN
</name>

10499 <
des¸ùti⁄
>
Timî
 6 
˛ock
 
íabÀ
</description>

10500 <
bôOff£t
>4</bitOffset>

10501 <
bôWidth
>1</bitWidth>

10502 </
fõld
>

10503 <
fõld
>

10504 <
«me
>
TIM14EN
</name>

10505 <
des¸ùti⁄
>
Timî
 14 
˛ock
 
íabÀ
</description>

10506 <
bôOff£t
>8</bitOffset>

10507 <
bôWidth
>1</bitWidth>

10508 </
fõld
>

10509 <
fõld
>

10510 <
«me
>
WWDGEN
</name>

10511 <
des¸ùti⁄
>
Wödow
 
w©chdog
 
˛ock


10512 
íabÀ
</
des¸ùti⁄
>

10513 <
bôOff£t
>11</bitOffset>

10514 <
bôWidth
>1</bitWidth>

10515 </
fõld
>

10516 <
fõld
>

10517 <
«me
>
SPI2EN
</name>

10518 <
des¸ùti⁄
>
SPI
 2 
˛ock
 
íabÀ
</description>

10519 <
bôOff£t
>14</bitOffset>

10520 <
bôWidth
>1</bitWidth>

10521 </
fõld
>

10522 <
fõld
>

10523 <
«me
>
USART2EN
</name>

10524 <
des¸ùti⁄
>
USART
 2 
˛ock
 
íabÀ
</description>

10525 <
bôOff£t
>17</bitOffset>

10526 <
bôWidth
>1</bitWidth>

10527 </
fõld
>

10528 <
fõld
>

10529 <
«me
>
I2C1EN
</name>

10530 <
des¸ùti⁄
>
I2C
 1 
˛ock
 
íabÀ
</description>

10531 <
bôOff£t
>21</bitOffset>

10532 <
bôWidth
>1</bitWidth>

10533 </
fõld
>

10534 <
fõld
>

10535 <
«me
>
I2C2EN
</name>

10536 <
des¸ùti⁄
>
I2C
 2 
˛ock
 
íabÀ
</description>

10537 <
bôOff£t
>22</bitOffset>

10538 <
bôWidth
>1</bitWidth>

10539 </
fõld
>

10540 <
fõld
>

10541 <
«me
>
PWREN
</name>

10542 <
des¸ùti⁄
>
Powî
 
öãrÁ˚
 
˛ock


10543 
íabÀ
</
des¸ùti⁄
>

10544 <
bôOff£t
>28</bitOffset>

10545 <
bôWidth
>1</bitWidth>

10546 </
fõld
>

10547 <
fõld
>

10548 <
«me
>
DACEN
</name>

10549 <
des¸ùti⁄
>
DAC
 
öãrÁ˚
 
˛ock
 
íabÀ
</description>

10550 <
bôOff£t
>29</bitOffset>

10551 <
bôWidth
>1</bitWidth>

10552 </
fõld
>

10553 <
fõld
>

10554 <
«me
>
CECEN
</name>

10555 <
des¸ùti⁄
>
HDMI
 
CEC
 
öãrÁ˚
 
˛ock


10556 
íabÀ
</
des¸ùti⁄
>

10557 <
bôOff£t
>30</bitOffset>

10558 <
bôWidth
>1</bitWidth>

10559 </
fõld
>

10560 </
fõlds
>

10563 <
«me
>
BDCR
</name>

10564 <
di•œyName
>
BDCR
</displayName>

10565 <
des¸ùti⁄
>
Backup
 
domaö
 
c⁄åﬁ
 

10566 (
RCC_BDCR
)</
des¸ùti⁄
>

10567 <
addªssOff£t
>0x20</addressOffset>

10568 <
size
>0x20</size>

10569 <
ª£tVÆue
>0x00000000</resetValue>

10570 <
fõlds
>

10571 <
fõld
>

10572 <
«me
>
LSEON
</name>

10573 <
des¸ùti⁄
>
Exã∫Æ
 
Low
 
S≥ed
 
oscûœt‹


10574 
íabÀ
</
des¸ùti⁄
>

10575 <
bôOff£t
>0</bitOffset>

10576 <
bôWidth
>1</bitWidth>

10577 <
ac˚ss
>
ªad
-
wrôe
</access>

10578 </
fõld
>

10579 <
fõld
>

10580 <
«me
>
LSERDY
</name>

10581 <
des¸ùti⁄
>
Exã∫Æ
 
Low
 
S≥ed
 
oscûœt‹


10582 
ªady
</
des¸ùti⁄
>

10583 <
bôOff£t
>1</bitOffset>

10584 <
bôWidth
>1</bitWidth>

10585 <
ac˚ss
>
ªad
-
⁄ly
</access>

10586 </
fõld
>

10587 <
fõld
>

10588 <
«me
>
LSEBYP
</name>

10589 <
des¸ùti⁄
>
Exã∫Æ
 
Low
 
S≥ed
 
oscûœt‹


10590 
by∑ss
</
des¸ùti⁄
>

10591 <
bôOff£t
>2</bitOffset>

10592 <
bôWidth
>1</bitWidth>

10593 <
ac˚ss
>
ªad
-
wrôe
</access>

10594 </
fõld
>

10595 <
fõld
>

10596 <
«me
>
LSEDRV
</name>

10597 <
des¸ùti⁄
>
LSE
 
oscûœt‹
 
drive


10598 
ˇ∑bûôy
</
des¸ùti⁄
>

10599 <
bôOff£t
>3</bitOffset>

10600 <
bôWidth
>2</bitWidth>

10601 <
ac˚ss
>
ªad
-
wrôe
</access>

10602 </
fõld
>

10603 <
fõld
>

10604 <
«me
>
RTCSEL
</name>

10605 <
des¸ùti⁄
>
RTC
 
˛ock
 
sour˚
 
£À˘i⁄
</description>

10606 <
bôOff£t
>8</bitOffset>

10607 <
bôWidth
>2</bitWidth>

10608 <
ac˚ss
>
ªad
-
wrôe
</access>

10609 </
fõld
>

10610 <
fõld
>

10611 <
«me
>
RTCEN
</name>

10612 <
des¸ùti⁄
>
RTC
 
˛ock
 
íabÀ
</description>

10613 <
bôOff£t
>15</bitOffset>

10614 <
bôWidth
>1</bitWidth>

10615 <
ac˚ss
>
ªad
-
wrôe
</access>

10616 </
fõld
>

10617 <
fõld
>

10618 <
«me
>
BDRST
</name>

10619 <
des¸ùti⁄
>
Backup
 
domaö
 
so·w¨e


10620 
ª£t
</
des¸ùti⁄
>

10621 <
bôOff£t
>16</bitOffset>

10622 <
bôWidth
>1</bitWidth>

10623 <
ac˚ss
>
ªad
-
wrôe
</access>

10624 </
fõld
>

10625 </
fõlds
>

10628 <
«me
>
CSR
</name>

10629 <
di•œyName
>
CSR
</displayName>

10630 <
des¸ùti⁄
>
C⁄åﬁ
/
°©us
 

10631 (
RCC_CSR
)</
des¸ùti⁄
>

10632 <
addªssOff£t
>0x24</addressOffset>

10633 <
size
>0x20</size>

10634 <
ª£tVÆue
>0x0C000000</resetValue>

10635 <
fõlds
>

10636 <
fõld
>

10637 <
«me
>
LSION
</name>

10638 <
des¸ùti⁄
>
I¡î«l
 
low
 
•ìd
 
oscûœt‹


10639 
íabÀ
</
des¸ùti⁄
>

10640 <
bôOff£t
>0</bitOffset>

10641 <
bôWidth
>1</bitWidth>

10642 <
ac˚ss
>
ªad
-
wrôe
</access>

10643 </
fõld
>

10644 <
fõld
>

10645 <
«me
>
LSIRDY
</name>

10646 <
des¸ùti⁄
>
I¡î«l
 
low
 
•ìd
 
oscûœt‹


10647 
ªady
</
des¸ùti⁄
>

10648 <
bôOff£t
>1</bitOffset>

10649 <
bôWidth
>1</bitWidth>

10650 <
ac˚ss
>
ªad
-
⁄ly
</access>

10651 </
fõld
>

10652 <
fõld
>

10653 <
«me
>
RMVF
</name>

10654 <
des¸ùti⁄
>
Remove
 
ª£t
 
Êag
</description>

10655 <
bôOff£t
>24</bitOffset>

10656 <
bôWidth
>1</bitWidth>

10657 <
ac˚ss
>
ªad
-
wrôe
</access>

10658 </
fõld
>

10659 <
fõld
>

10660 <
«me
>
OBLRSTF
</name>

10661 <
des¸ùti⁄
>
O±i⁄
 
byã
 
lﬂdî
 
ª£t


10662 
Êag
</
des¸ùti⁄
>

10663 <
bôOff£t
>25</bitOffset>

10664 <
bôWidth
>1</bitWidth>

10665 <
ac˚ss
>
ªad
-
wrôe
</access>

10666 </
fõld
>

10667 <
fõld
>

10668 <
«me
>
PINRSTF
</name>

10669 <
des¸ùti⁄
>
PIN
 
ª£t
 
Êag
</description>

10670 <
bôOff£t
>26</bitOffset>

10671 <
bôWidth
>1</bitWidth>

10672 <
ac˚ss
>
ªad
-
wrôe
</access>

10673 </
fõld
>

10674 <
fõld
>

10675 <
«me
>
PORRSTF
</name>

10676 <
des¸ùti⁄
>
POR
/
PDR
 
ª£t
 
Êag
</description>

10677 <
bôOff£t
>27</bitOffset>

10678 <
bôWidth
>1</bitWidth>

10679 <
ac˚ss
>
ªad
-
wrôe
</access>

10680 </
fõld
>

10681 <
fõld
>

10682 <
«me
>
SFTRSTF
</name>

10683 <
des¸ùti⁄
>
So·w¨e
 
ª£t
 
Êag
</description>

10684 <
bôOff£t
>28</bitOffset>

10685 <
bôWidth
>1</bitWidth>

10686 <
ac˚ss
>
ªad
-
wrôe
</access>

10687 </
fõld
>

10688 <
fõld
>

10689 <
«me
>
IWDGRSTF
</name>

10690 <
des¸ùti⁄
>
Indïídít
 
w©chdog
 
ª£t


10691 
Êag
</
des¸ùti⁄
>

10692 <
bôOff£t
>29</bitOffset>

10693 <
bôWidth
>1</bitWidth>

10694 <
ac˚ss
>
ªad
-
wrôe
</access>

10695 </
fõld
>

10696 <
fõld
>

10697 <
«me
>
WWDGRSTF
</name>

10698 <
des¸ùti⁄
>
Wödow
 
w©chdog
 
ª£t
 
Êag
</description>

10699 <
bôOff£t
>30</bitOffset>

10700 <
bôWidth
>1</bitWidth>

10701 <
ac˚ss
>
ªad
-
wrôe
</access>

10702 </
fõld
>

10703 <
fõld
>

10704 <
«me
>
LPWRRSTF
</name>

10705 <
des¸ùti⁄
>
Low
-
powî
 
ª£t
 
Êag
</description>

10706 <
bôOff£t
>31</bitOffset>

10707 <
bôWidth
>1</bitWidth>

10708 <
ac˚ss
>
ªad
-
wrôe
</access>

10709 </
fõld
>

10710 </
fõlds
>

10713 <
«me
>
AHBRSTR
</name>

10714 <
di•œyName
>
AHBRSTR
</displayName>

10715 <
des¸ùti⁄
>
AHB
 
≥rùhîÆ
 
ª£t
 </description>

10716 <
addªssOff£t
>0x28</addressOffset>

10717 <
size
>0x20</size>

10718 <
ac˚ss
>
ªad
-
wrôe
</access>

10719 <
ª£tVÆue
>0x00000000</resetValue>

10720 <
fõlds
>

10721 <
fõld
>

10722 <
«me
>
IOPARST
</name>

10723 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
A
 
ª£t
</description>

10724 <
bôOff£t
>17</bitOffset>

10725 <
bôWidth
>1</bitWidth>

10726 </
fõld
>

10727 <
fõld
>

10728 <
«me
>
IOPBRST
</name>

10729 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
B
 
ª£t
</description>

10730 <
bôOff£t
>18</bitOffset>

10731 <
bôWidth
>1</bitWidth>

10732 </
fõld
>

10733 <
fõld
>

10734 <
«me
>
IOPCRST
</name>

10735 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
C
 
ª£t
</description>

10736 <
bôOff£t
>19</bitOffset>

10737 <
bôWidth
>1</bitWidth>

10738 </
fõld
>

10739 <
fõld
>

10740 <
«me
>
IOPDRST
</name>

10741 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
D
 
ª£t
</description>

10742 <
bôOff£t
>20</bitOffset>

10743 <
bôWidth
>1</bitWidth>

10744 </
fõld
>

10745 <
fõld
>

10746 <
«me
>
IOPFRST
</name>

10747 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
F
 
ª£t
</description>

10748 <
bôOff£t
>22</bitOffset>

10749 <
bôWidth
>1</bitWidth>

10750 </
fõld
>

10751 <
fõld
>

10752 <
«me
>
TSCRST
</name>

10753 <
des¸ùti⁄
>
Touch
 
£nsög
 
c⁄åﬁÀr


10754 
ª£t
</
des¸ùti⁄
>

10755 <
bôOff£t
>24</bitOffset>

10756 <
bôWidth
>1</bitWidth>

10757 </
fõld
>

10758 </
fõlds
>

10761 <
«me
>
CFGR2
</name>

10762 <
di•œyName
>
CFGR2
</displayName>

10763 <
des¸ùti⁄
>
Clock
 
c⁄figuøti⁄
 2</description>

10764 <
addªssOff£t
>0x2C</addressOffset>

10765 <
size
>0x20</size>

10766 <
ac˚ss
>
ªad
-
wrôe
</access>

10767 <
ª£tVÆue
>0x00000000</resetValue>

10768 <
fõlds
>

10769 <
fõld
>

10770 <
«me
>
PREDIV
</name>

10771 <
des¸ùti⁄
>
PREDIV
 
divisi⁄
 
Á˘‹
</description>

10772 <
bôOff£t
>0</bitOffset>

10773 <
bôWidth
>4</bitWidth>

10774 </
fõld
>

10775 </
fõlds
>

10778 <
«me
>
CFGR3
</name>

10779 <
di•œyName
>
CFGR3
</displayName>

10780 <
des¸ùti⁄
>
Clock
 
c⁄figuøti⁄
 3</description>

10781 <
addªssOff£t
>0x30</addressOffset>

10782 <
size
>0x20</size>

10783 <
ac˚ss
>
ªad
-
wrôe
</access>

10784 <
ª£tVÆue
>0x00000000</resetValue>

10785 <
fõlds
>

10786 <
fõld
>

10787 <
«me
>
USART1SW
</name>

10788 <
des¸ùti⁄
>
USART1
 
˛ock
 
sour˚


10789 
£À˘i⁄
</
des¸ùti⁄
>

10790 <
bôOff£t
>0</bitOffset>

10791 <
bôWidth
>2</bitWidth>

10792 </
fõld
>

10793 <
fõld
>

10794 <
«me
>
I2C1SW
</name>

10795 <
des¸ùti⁄
>
I2C1
 
˛ock
 
sour˚


10796 
£À˘i⁄
</
des¸ùti⁄
>

10797 <
bôOff£t
>4</bitOffset>

10798 <
bôWidth
>1</bitWidth>

10799 </
fõld
>

10800 <
fõld
>

10801 <
«me
>
CECSW
</name>

10802 <
des¸ùti⁄
>
HDMI
 
CEC
 
˛ock
 
sour˚


10803 
£À˘i⁄
</
des¸ùti⁄
>

10804 <
bôOff£t
>6</bitOffset>

10805 <
bôWidth
>1</bitWidth>

10806 </
fõld
>

10807 <
fõld
>

10808 <
«me
>
ADCSW
</name>

10809 <
des¸ùti⁄
>
ADC
 
˛ock
 
sour˚
 
£À˘i⁄
</description>

10810 <
bôOff£t
>8</bitOffset>

10811 <
bôWidth
>1</bitWidth>

10812 </
fõld
>

10813 </
fõlds
>

10816 <
«me
>
CR2
</name>

10817 <
di•œyName
>
CR2
</displayName>

10818 <
des¸ùti⁄
>
Clock
 
c⁄åﬁ
 2</description>

10819 <
addªssOff£t
>0x34</addressOffset>

10820 <
size
>0x20</size>

10821 <
ª£tVÆue
>0x00000080</resetValue>

10822 <
fõlds
>

10823 <
fõld
>

10824 <
«me
>
HSI14ON
</name>

10825 <
des¸ùti⁄
>
HSI14
 
˛ock
 
íabÀ
</description>

10826 <
bôOff£t
>0</bitOffset>

10827 <
bôWidth
>1</bitWidth>

10828 <
ac˚ss
>
ªad
-
wrôe
</access>

10829 </
fõld
>

10830 <
fõld
>

10831 <
«me
>
HSI14RDY
</name>

10832 <
des¸ùti⁄
>
HR14
 
˛ock
 
ªady
 
Êag
</description>

10833 <
bôOff£t
>1</bitOffset>

10834 <
bôWidth
>1</bitWidth>

10835 <
ac˚ss
>
ªad
-
⁄ly
</access>

10836 </
fõld
>

10837 <
fõld
>

10838 <
«me
>
HSI14DIS
</name>

10839 <
des¸ùti⁄
>
HSI14
 
˛ock
 
ªque°
 
‰om
 
ADC


10840 
dißbÀ
</
des¸ùti⁄
>

10841 <
bôOff£t
>2</bitOffset>

10842 <
bôWidth
>1</bitWidth>

10843 <
ac˚ss
>
ªad
-
wrôe
</access>

10844 </
fõld
>

10845 <
fõld
>

10846 <
«me
>
HSI14TRIM
</name>

10847 <
des¸ùti⁄
>
HSI14
 
˛ock
 
åimmög
</description>

10848 <
bôOff£t
>3</bitOffset>

10849 <
bôWidth
>5</bitWidth>

10850 <
ac˚ss
>
ªad
-
wrôe
</access>

10851 </
fõld
>

10852 <
fõld
>

10853 <
«me
>
HSI14CAL
</name>

10854 <
des¸ùti⁄
>
HSI14
 
˛ock
 
ˇlibøti⁄
</description>

10855 <
bôOff£t
>8</bitOffset>

10856 <
bôWidth
>8</bitWidth>

10857 <
ac˚ss
>
ªad
-
⁄ly
</access>

10858 </
fõld
>

10859 </
fõlds
>

10861 </
ªgi°îs
>

10862 </
≥rùhîÆ
>

10863 <
≥rùhîÆ
>

10864 <
«me
>
SYSCFG
</name>

10865 <
des¸ùti⁄
>
Sy°em
 
c⁄figuøti⁄
 
c⁄åﬁÀr
</description>

10866 <
groupName
>
SYSCFG
</groupName>

10867 <
ba£Addªss
>0x40010000</baseAddress>

10868 <
addªssBlock
>

10869 <
off£t
>0x0</offset>

10870 <
size
>0x400</size>

10871 <
ußge
>
ªgi°îs
</usage>

10872 </
addªssBlock
>

10873 <
ªgi°îs
>

10875 <
«me
>
CFGR1
</name>

10876 <
di•œyName
>
CFGR1
</displayName>

10877 <
des¸ùti⁄
>
c⁄figuøti⁄
 1</description>

10878 <
addªssOff£t
>0x0</addressOffset>

10879 <
size
>0x20</size>

10880 <
ac˚ss
>
ªad
-
wrôe
</access>

10881 <
ª£tVÆue
>0x00000000</resetValue>

10882 <
fõlds
>

10883 <
fõld
>

10884 <
«me
>
I2C_PB9_FM
</name>

10885 <
des¸ùti⁄
>
Fa°
 
Mode
 
Plus
 (
FM
+Ë
drivög
 
ˇ∑bûôy


10886 
a˘iv©i⁄
 
bôs
.</
des¸ùti⁄
>

10887 <
bôOff£t
>19</bitOffset>

10888 <
bôWidth
>1</bitWidth>

10889 </
fõld
>

10890 <
fõld
>

10891 <
«me
>
I2C_PB8_FM
</name>

10892 <
des¸ùti⁄
>
Fa°
 
Mode
 
Plus
 (
FM
+Ë
drivög
 
ˇ∑bûôy


10893 
a˘iv©i⁄
 
bôs
.</
des¸ùti⁄
>

10894 <
bôOff£t
>18</bitOffset>

10895 <
bôWidth
>1</bitWidth>

10896 </
fõld
>

10897 <
fõld
>

10898 <
«me
>
I2C_PB7_FM
</name>

10899 <
des¸ùti⁄
>
Fa°
 
Mode
 
Plus
 (
FM
+Ë
drivög
 
ˇ∑bûôy


10900 
a˘iv©i⁄
 
bôs
.</
des¸ùti⁄
>

10901 <
bôOff£t
>17</bitOffset>

10902 <
bôWidth
>1</bitWidth>

10903 </
fõld
>

10904 <
fõld
>

10905 <
«me
>
I2C_PB6_FM
</name>

10906 <
des¸ùti⁄
>
Fa°
 
Mode
 
Plus
 (
FM
+Ë
drivög
 
ˇ∑bûôy


10907 
a˘iv©i⁄
 
bôs
.</
des¸ùti⁄
>

10908 <
bôOff£t
>16</bitOffset>

10909 <
bôWidth
>1</bitWidth>

10910 </
fõld
>

10911 <
fõld
>

10912 <
«me
>
TIM17_DMA_RMP
</name>

10913 <
des¸ùti⁄
>
TIM17
 
DMA
 
ªque°
 
ªm≠pög


10914 
bô
</
des¸ùti⁄
>

10915 <
bôOff£t
>12</bitOffset>

10916 <
bôWidth
>1</bitWidth>

10917 </
fõld
>

10918 <
fõld
>

10919 <
«me
>
TIM16_DMA_RMP
</name>

10920 <
des¸ùti⁄
>
TIM16
 
DMA
 
ªque°
 
ªm≠pög


10921 
bô
</
des¸ùti⁄
>

10922 <
bôOff£t
>11</bitOffset>

10923 <
bôWidth
>1</bitWidth>

10924 </
fõld
>

10925 <
fõld
>

10926 <
«me
>
USART1_RX_DMA_RMP
</name>

10927 <
des¸ùti⁄
>
USART1_RX
 
DMA
 
ªque°
 
ªm≠pög


10928 
bô
</
des¸ùti⁄
>

10929 <
bôOff£t
>10</bitOffset>

10930 <
bôWidth
>1</bitWidth>

10931 </
fõld
>

10932 <
fõld
>

10933 <
«me
>
USART1_TX_DMA_RMP
</name>

10934 <
des¸ùti⁄
>
USART1_TX
 
DMA
 
ªm≠pög


10935 
bô
</
des¸ùti⁄
>

10936 <
bôOff£t
>9</bitOffset>

10937 <
bôWidth
>1</bitWidth>

10938 </
fõld
>

10939 <
fõld
>

10940 <
«me
>
ADC_DMA_RMP
</name>

10941 <
des¸ùti⁄
>
ADC
 
DMA
 
ªm≠pög
 
bô
</description>

10942 <
bôOff£t
>8</bitOffset>

10943 <
bôWidth
>1</bitWidth>

10944 </
fõld
>

10945 <
fõld
>

10946 <
«me
>
MEM_MODE
</name>

10947 <
des¸ùti⁄
>
Mem‹y
 
m≠pög
 
£À˘i⁄


10948 
bôs
</
des¸ùti⁄
>

10949 <
bôOff£t
>0</bitOffset>

10950 <
bôWidth
>2</bitWidth>

10951 </
fõld
>

10952 </
fõlds
>

10955 <
«me
>
EXTICR1
</name>

10956 <
di•œyName
>
EXTICR1
</displayName>

10957 <
des¸ùti⁄
>
exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 

10958 1</
des¸ùti⁄
>

10959 <
addªssOff£t
>0x8</addressOffset>

10960 <
size
>0x20</size>

10961 <
ac˚ss
>
ªad
-
wrôe
</access>

10962 <
ª£tVÆue
>0x0000</resetValue>

10963 <
fõlds
>

10964 <
fõld
>

10965 <
«me
>
EXTI3
</name>

10966 <
des¸ùti⁄
>
EXTI
 3 
c⁄figuøti⁄
 
bôs
</description>

10967 <
bôOff£t
>12</bitOffset>

10968 <
bôWidth
>4</bitWidth>

10969 </
fõld
>

10970 <
fõld
>

10971 <
«me
>
EXTI2
</name>

10972 <
des¸ùti⁄
>
EXTI
 2 
c⁄figuøti⁄
 
bôs
</description>

10973 <
bôOff£t
>8</bitOffset>

10974 <
bôWidth
>4</bitWidth>

10975 </
fõld
>

10976 <
fõld
>

10977 <
«me
>
EXTI1
</name>

10978 <
des¸ùti⁄
>
EXTI
 1 
c⁄figuøti⁄
 
bôs
</description>

10979 <
bôOff£t
>4</bitOffset>

10980 <
bôWidth
>4</bitWidth>

10981 </
fõld
>

10982 <
fõld
>

10983 <
«me
>
EXTI0
</name>

10984 <
des¸ùti⁄
>
EXTI
 0 
c⁄figuøti⁄
 
bôs
</description>

10985 <
bôOff£t
>0</bitOffset>

10986 <
bôWidth
>4</bitWidth>

10987 </
fõld
>

10988 </
fõlds
>

10991 <
«me
>
EXTICR2
</name>

10992 <
di•œyName
>
EXTICR2
</displayName>

10993 <
des¸ùti⁄
>
exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 

10994 2</
des¸ùti⁄
>

10995 <
addªssOff£t
>0xC</addressOffset>

10996 <
size
>0x20</size>

10997 <
ac˚ss
>
ªad
-
wrôe
</access>

10998 <
ª£tVÆue
>0x0000</resetValue>

10999 <
fõlds
>

11000 <
fõld
>

11001 <
«me
>
EXTI7
</name>

11002 <
des¸ùti⁄
>
EXTI
 7 
c⁄figuøti⁄
 
bôs
</description>

11003 <
bôOff£t
>12</bitOffset>

11004 <
bôWidth
>4</bitWidth>

11005 </
fõld
>

11006 <
fõld
>

11007 <
«me
>
EXTI6
</name>

11008 <
des¸ùti⁄
>
EXTI
 6 
c⁄figuøti⁄
 
bôs
</description>

11009 <
bôOff£t
>8</bitOffset>

11010 <
bôWidth
>4</bitWidth>

11011 </
fõld
>

11012 <
fõld
>

11013 <
«me
>
EXTI5
</name>

11014 <
des¸ùti⁄
>
EXTI
 5 
c⁄figuøti⁄
 
bôs
</description>

11015 <
bôOff£t
>4</bitOffset>

11016 <
bôWidth
>4</bitWidth>

11017 </
fõld
>

11018 <
fõld
>

11019 <
«me
>
EXTI4
</name>

11020 <
des¸ùti⁄
>
EXTI
 4 
c⁄figuøti⁄
 
bôs
</description>

11021 <
bôOff£t
>0</bitOffset>

11022 <
bôWidth
>4</bitWidth>

11023 </
fõld
>

11024 </
fõlds
>

11027 <
«me
>
EXTICR3
</name>

11028 <
di•œyName
>
EXTICR3
</displayName>

11029 <
des¸ùti⁄
>
exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 

11030 3</
des¸ùti⁄
>

11031 <
addªssOff£t
>0x10</addressOffset>

11032 <
size
>0x20</size>

11033 <
ac˚ss
>
ªad
-
wrôe
</access>

11034 <
ª£tVÆue
>0x0000</resetValue>

11035 <
fõlds
>

11036 <
fõld
>

11037 <
«me
>
EXTI11
</name>

11038 <
des¸ùti⁄
>
EXTI
 11 
c⁄figuøti⁄
 
bôs
</description>

11039 <
bôOff£t
>12</bitOffset>

11040 <
bôWidth
>4</bitWidth>

11041 </
fõld
>

11042 <
fõld
>

11043 <
«me
>
EXTI10
</name>

11044 <
des¸ùti⁄
>
EXTI
 10 
c⁄figuøti⁄
 
bôs
</description>

11045 <
bôOff£t
>8</bitOffset>

11046 <
bôWidth
>4</bitWidth>

11047 </
fõld
>

11048 <
fõld
>

11049 <
«me
>
EXTI9
</name>

11050 <
des¸ùti⁄
>
EXTI
 9 
c⁄figuøti⁄
 
bôs
</description>

11051 <
bôOff£t
>4</bitOffset>

11052 <
bôWidth
>4</bitWidth>

11053 </
fõld
>

11054 <
fõld
>

11055 <
«me
>
EXTI8
</name>

11056 <
des¸ùti⁄
>
EXTI
 8 
c⁄figuøti⁄
 
bôs
</description>

11057 <
bôOff£t
>0</bitOffset>

11058 <
bôWidth
>4</bitWidth>

11059 </
fõld
>

11060 </
fõlds
>

11063 <
«me
>
EXTICR4
</name>

11064 <
di•œyName
>
EXTICR4
</displayName>

11065 <
des¸ùti⁄
>
exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 

11066 4</
des¸ùti⁄
>

11067 <
addªssOff£t
>0x14</addressOffset>

11068 <
size
>0x20</size>

11069 <
ac˚ss
>
ªad
-
wrôe
</access>

11070 <
ª£tVÆue
>0x0000</resetValue>

11071 <
fõlds
>

11072 <
fõld
>

11073 <
«me
>
EXTI15
</name>

11074 <
des¸ùti⁄
>
EXTI
 15 
c⁄figuøti⁄
 
bôs
</description>

11075 <
bôOff£t
>12</bitOffset>

11076 <
bôWidth
>4</bitWidth>

11077 </
fõld
>

11078 <
fõld
>

11079 <
«me
>
EXTI14
</name>

11080 <
des¸ùti⁄
>
EXTI
 14 
c⁄figuøti⁄
 
bôs
</description>

11081 <
bôOff£t
>8</bitOffset>

11082 <
bôWidth
>4</bitWidth>

11083 </
fõld
>

11084 <
fõld
>

11085 <
«me
>
EXTI13
</name>

11086 <
des¸ùti⁄
>
EXTI
 13 
c⁄figuøti⁄
 
bôs
</description>

11087 <
bôOff£t
>4</bitOffset>

11088 <
bôWidth
>4</bitWidth>

11089 </
fõld
>

11090 <
fõld
>

11091 <
«me
>
EXTI12
</name>

11092 <
des¸ùti⁄
>
EXTI
 12 
c⁄figuøti⁄
 
bôs
</description>

11093 <
bôOff£t
>0</bitOffset>

11094 <
bôWidth
>4</bitWidth>

11095 </
fõld
>

11096 </
fõlds
>

11099 <
«me
>
CFGR2
</name>

11100 <
di•œyName
>
CFGR2
</displayName>

11101 <
des¸ùti⁄
>
c⁄figuøti⁄
 2</description>

11102 <
addªssOff£t
>0x18</addressOffset>

11103 <
size
>0x20</size>

11104 <
ac˚ss
>
ªad
-
wrôe
</access>

11105 <
ª£tVÆue
>0x0000</resetValue>

11106 <
fõlds
>

11107 <
fõld
>

11108 <
«me
>
SRAM_PEF
</name>

11109 <
des¸ùti⁄
>
SRAM
 
∑rôy
 
Êag
</description>

11110 <
bôOff£t
>8</bitOffset>

11111 <
bôWidth
>1</bitWidth>

11112 </
fõld
>

11113 <
fõld
>

11114 <
«me
>
PVD_LOCK
</name>

11115 <
des¸ùti⁄
>
PVD
 
lock
 
íabÀ
 
bô
</description>

11116 <
bôOff£t
>2</bitOffset>

11117 <
bôWidth
>1</bitWidth>

11118 </
fõld
>

11119 <
fõld
>

11120 <
«me
>
SRAM_PARITY_LOCK
</name>

11121 <
des¸ùti⁄
>
SRAM
 
∑rôy
 
lock
 
bô
</description>

11122 <
bôOff£t
>1</bitOffset>

11123 <
bôWidth
>1</bitWidth>

11124 </
fõld
>

11125 <
fõld
>

11126 <
«me
>
LOCUP_LOCK
</name>

11127 <
des¸ùti⁄
>
C‹ãx
-
M0
 
LOCKUP
 
bô
 
íabÀ


11128 
bô
</
des¸ùti⁄
>

11129 <
bôOff£t
>0</bitOffset>

11130 <
bôWidth
>1</bitWidth>

11131 </
fõld
>

11132 </
fõlds
>

11134 </
ªgi°îs
>

11135 </
≥rùhîÆ
>

11136 <
≥rùhîÆ
>

11137 <
«me
>
ADC
</name>

11138 <
des¸ùti⁄
>
A«log
-
to
-
digôÆ
 
c⁄vîãr
</description>

11139 <
groupName
>
ADC
</groupName>

11140 <
ba£Addªss
>0x40012400</baseAddress>

11141 <
addªssBlock
>

11142 <
off£t
>0x0</offset>

11143 <
size
>0x400</size>

11144 <
ußge
>
ªgi°îs
</usage>

11145 </
addªssBlock
>

11146 <
öãºu±
>

11147 <
«me
>
ADC_COMP_IRQ
</name>

11148 <
des¸ùti⁄
>
ADC
 
™d
 
com∑øt‹
 1ánd 2</description>

11149 <
vÆue
>12</value>

11150 </
öãºu±
>

11151 <
ªgi°îs
>

11153 <
«me
>
ISR
</name>

11154 <
di•œyName
>
ISR
</displayName>

11155 <
des¸ùti⁄
>
öãºu±
 
™d
 
°©us
 </description>

11156 <
addªssOff£t
>0x0</addressOffset>

11157 <
size
>0x20</size>

11158 <
ac˚ss
>
ªad
-
wrôe
</access>

11159 <
ª£tVÆue
>0x00000000</resetValue>

11160 <
fõlds
>

11161 <
fõld
>

11162 <
«me
>
AWD
</name>

11163 <
des¸ùti⁄
>
A«log
 
w©chdog
 
Êag
</description>

11164 <
bôOff£t
>7</bitOffset>

11165 <
bôWidth
>1</bitWidth>

11166 </
fõld
>

11167 <
fõld
>

11168 <
«me
>
OVR
</name>

11169 <
des¸ùti⁄
>
ADC
 
ovîrun
</description>

11170 <
bôOff£t
>4</bitOffset>

11171 <
bôWidth
>1</bitWidth>

11172 </
fõld
>

11173 <
fõld
>

11174 <
«me
>
EOS
</name>

11175 <
des¸ùti⁄
>
End
 
of
 
£quí˚
 
Êag
</description>

11176 <
bôOff£t
>3</bitOffset>

11177 <
bôWidth
>1</bitWidth>

11178 </
fõld
>

11179 <
fõld
>

11180 <
«me
>
EOC
</name>

11181 <
des¸ùti⁄
>
End
 
of
 
c⁄vîsi⁄
 
Êag
</description>

11182 <
bôOff£t
>2</bitOffset>

11183 <
bôWidth
>1</bitWidth>

11184 </
fõld
>

11185 <
fõld
>

11186 <
«me
>
EOSMP
</name>

11187 <
des¸ùti⁄
>
End
 
of
 
ßm∂ög
 
Êag
</description>

11188 <
bôOff£t
>1</bitOffset>

11189 <
bôWidth
>1</bitWidth>

11190 </
fõld
>

11191 <
fõld
>

11192 <
«me
>
ADRDY
</name>

11193 <
des¸ùti⁄
>
ADC
 
ªady
</description>

11194 <
bôOff£t
>0</bitOffset>

11195 <
bôWidth
>1</bitWidth>

11196 </
fõld
>

11197 </
fõlds
>

11200 <
«me
>
IER
</name>

11201 <
di•œyName
>
IER
</displayName>

11202 <
des¸ùti⁄
>
öãºu±
 
íabÀ
 </description>

11203 <
addªssOff£t
>0x4</addressOffset>

11204 <
size
>0x20</size>

11205 <
ac˚ss
>
ªad
-
wrôe
</access>

11206 <
ª£tVÆue
>0x00000000</resetValue>

11207 <
fõlds
>

11208 <
fõld
>

11209 <
«me
>
AWDIE
</name>

11210 <
des¸ùti⁄
>
A«log
 
w©chdog
 
öãºu±


11211 
íabÀ
</
des¸ùti⁄
>

11212 <
bôOff£t
>7</bitOffset>

11213 <
bôWidth
>1</bitWidth>

11214 </
fõld
>

11215 <
fõld
>

11216 <
«me
>
OVRIE
</name>

11217 <
des¸ùti⁄
>
Ovîrun
 
öãºu±
 
íabÀ
</description>

11218 <
bôOff£t
>4</bitOffset>

11219 <
bôWidth
>1</bitWidth>

11220 </
fõld
>

11221 <
fõld
>

11222 <
«me
>
EOSIE
</name>

11223 <
des¸ùti⁄
>
End
 
of
 
c⁄vîsi⁄
 
£quí˚
 
öãºu±


11224 
íabÀ
</
des¸ùti⁄
>

11225 <
bôOff£t
>3</bitOffset>

11226 <
bôWidth
>1</bitWidth>

11227 </
fõld
>

11228 <
fõld
>

11229 <
«me
>
EOCIE
</name>

11230 <
des¸ùti⁄
>
End
 
of
 
c⁄vîsi⁄
 
öãºu±


11231 
íabÀ
</
des¸ùti⁄
>

11232 <
bôOff£t
>2</bitOffset>

11233 <
bôWidth
>1</bitWidth>

11234 </
fõld
>

11235 <
fõld
>

11236 <
«me
>
EOSMPIE
</name>

11237 <
des¸ùti⁄
>
End
 
of
 
ßm∂ög
 
Êag
 
öãºu±


11238 
íabÀ
</
des¸ùti⁄
>

11239 <
bôOff£t
>1</bitOffset>

11240 <
bôWidth
>1</bitWidth>

11241 </
fõld
>

11242 <
fõld
>

11243 <
«me
>
ADRDYIE
</name>

11244 <
des¸ùti⁄
>
ADC
 
ªady
 
öãºu±
 
íabÀ
</description>

11245 <
bôOff£t
>0</bitOffset>

11246 <
bôWidth
>1</bitWidth>

11247 </
fõld
>

11248 </
fõlds
>

11251 <
«me
>
CR
</name>

11252 <
di•œyName
>
CR
</displayName>

11253 <
des¸ùti⁄
>
c⁄åﬁ
 </description>

11254 <
addªssOff£t
>0x8</addressOffset>

11255 <
size
>0x20</size>

11256 <
ac˚ss
>
ªad
-
wrôe
</access>

11257 <
ª£tVÆue
>0x00000000</resetValue>

11258 <
fõlds
>

11259 <
fõld
>

11260 <
«me
>
ADCAL
</name>

11261 <
des¸ùti⁄
>
ADC
 
ˇlibøti⁄
</description>

11262 <
bôOff£t
>31</bitOffset>

11263 <
bôWidth
>1</bitWidth>

11264 </
fõld
>

11265 <
fõld
>

11266 <
«me
>
ADSTP
</name>

11267 <
des¸ùti⁄
>
ADC
 
°›
 
c⁄vîsi⁄


11268 
comm™d
</
des¸ùti⁄
>

11269 <
bôOff£t
>4</bitOffset>

11270 <
bôWidth
>1</bitWidth>

11271 </
fõld
>

11272 <
fõld
>

11273 <
«me
>
ADSTART
</name>

11274 <
des¸ùti⁄
>
ADC
 
°¨t
 
c⁄vîsi⁄


11275 
comm™d
</
des¸ùti⁄
>

11276 <
bôOff£t
>2</bitOffset>

11277 <
bôWidth
>1</bitWidth>

11278 </
fõld
>

11279 <
fõld
>

11280 <
«me
>
ADDIS
</name>

11281 <
des¸ùti⁄
>
ADC
 
dißbÀ
 
comm™d
</description>

11282 <
bôOff£t
>1</bitOffset>

11283 <
bôWidth
>1</bitWidth>

11284 </
fõld
>

11285 <
fõld
>

11286 <
«me
>
ADEN
</name>

11287 <
des¸ùti⁄
>
ADC
 
íabÀ
 
comm™d
</description>

11288 <
bôOff£t
>0</bitOffset>

11289 <
bôWidth
>1</bitWidth>

11290 </
fõld
>

11291 </
fõlds
>

11294 <
«me
>
CFGR1
</name>

11295 <
di•œyName
>
CFGR1
</displayName>

11296 <
des¸ùti⁄
>
c⁄figuøti⁄
 1</description>

11297 <
addªssOff£t
>0xC</addressOffset>

11298 <
size
>0x20</size>

11299 <
ac˚ss
>
ªad
-
wrôe
</access>

11300 <
ª£tVÆue
>0x00000000</resetValue>

11301 <
fõlds
>

11302 <
fõld
>

11303 <
«me
>
AWDCH
</name>

11304 <
des¸ùti⁄
>
A«log
 
w©chdog
 
ch™√l


11305 
£À˘i⁄
</
des¸ùti⁄
>

11306 <
bôOff£t
>26</bitOffset>

11307 <
bôWidth
>5</bitWidth>

11308 </
fõld
>

11309 <
fõld
>

11310 <
«me
>
AWDEN
</name>

11311 <
des¸ùti⁄
>
A«log
 
w©chdog
 
íabÀ
</description>

11312 <
bôOff£t
>23</bitOffset>

11313 <
bôWidth
>1</bitWidth>

11314 </
fõld
>

11315 <
fõld
>

11316 <
«me
>
AWDSGL
</name>

11317 <
des¸ùti⁄
>
E«bÀ
 
the
 
w©chdog
 
⁄
 
a
 
sögÀ
 
ch™√l


11318 
‹
 
⁄
 
Æl
 
ch™√ls
</
des¸ùti⁄
>

11319 <
bôOff£t
>22</bitOffset>

11320 <
bôWidth
>1</bitWidth>

11321 </
fõld
>

11322 <
fõld
>

11323 <
«me
>
DISCEN
</name>

11324 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
</description>

11325 <
bôOff£t
>16</bitOffset>

11326 <
bôWidth
>1</bitWidth>

11327 </
fõld
>

11328 <
fõld
>

11329 <
«me
>
AUTOFF
</name>

11330 <
des¸ùti⁄
>
Auto
-
off
 
mode
</description>

11331 <
bôOff£t
>15</bitOffset>

11332 <
bôWidth
>1</bitWidth>

11333 </
fõld
>

11334 <
fõld
>

11335 <
«me
>
AUTDLY
</name>

11336 <
des¸ùti⁄
>
Auto
-
dñayed
 
c⁄vîsi⁄


11337 
mode
</
des¸ùti⁄
>

11338 <
bôOff£t
>14</bitOffset>

11339 <
bôWidth
>1</bitWidth>

11340 </
fõld
>

11341 <
fõld
>

11342 <
«me
>
CONT
</name>

11343 <
des¸ùti⁄
>
SögÀ
 / 
c⁄töuous
 
c⁄vîsi⁄


11344 
mode
</
des¸ùti⁄
>

11345 <
bôOff£t
>13</bitOffset>

11346 <
bôWidth
>1</bitWidth>

11347 </
fõld
>

11348 <
fõld
>

11349 <
«me
>
OVRMOD
</name>

11350 <
des¸ùti⁄
>
Ovîrun
 
m™agemít
 
mode
</description>

11351 <
bôOff£t
>12</bitOffset>

11352 <
bôWidth
>1</bitWidth>

11353 </
fõld
>

11354 <
fõld
>

11355 <
«me
>
EXTEN
</name>

11356 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
íabÀ
 
™d
 
pﬁ¨ôy


11357 
£À˘i⁄
</
des¸ùti⁄
>

11358 <
bôOff£t
>10</bitOffset>

11359 <
bôWidth
>2</bitWidth>

11360 </
fõld
>

11361 <
fõld
>

11362 <
«me
>
EXTSEL
</name>

11363 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
£À˘i⁄
</description>

11364 <
bôOff£t
>6</bitOffset>

11365 <
bôWidth
>3</bitWidth>

11366 </
fõld
>

11367 <
fõld
>

11368 <
«me
>
ALIGN
</name>

11369 <
des¸ùti⁄
>
D©a
 
Æignmít
</description>

11370 <
bôOff£t
>5</bitOffset>

11371 <
bôWidth
>1</bitWidth>

11372 </
fõld
>

11373 <
fõld
>

11374 <
«me
>
RES
</name>

11375 <
des¸ùti⁄
>
D©a
 
ªsﬁuti⁄
</description>

11376 <
bôOff£t
>3</bitOffset>

11377 <
bôWidth
>2</bitWidth>

11378 </
fõld
>

11379 <
fõld
>

11380 <
«me
>
SCANDIR
</name>

11381 <
des¸ùti⁄
>
Sˇn
 
£quí˚
 
dúe˘i⁄
</description>

11382 <
bôOff£t
>2</bitOffset>

11383 <
bôWidth
>1</bitWidth>

11384 </
fõld
>

11385 <
fõld
>

11386 <
«me
>
DMACFG
</name>

11387 <
des¸ùti⁄
>
Dúe˘
 
memîy
 
ac˚ss


11388 
c⁄figuøti⁄
</
des¸ùti⁄
>

11389 <
bôOff£t
>1</bitOffset>

11390 <
bôWidth
>1</bitWidth>

11391 </
fõld
>

11392 <
fõld
>

11393 <
«me
>
DMAEN
</name>

11394 <
des¸ùti⁄
>
Dúe˘
 
mem‹y
 
ac˚ss


11395 
íabÀ
</
des¸ùti⁄
>

11396 <
bôOff£t
>0</bitOffset>

11397 <
bôWidth
>1</bitWidth>

11398 </
fõld
>

11399 </
fõlds
>

11402 <
«me
>
CFGR2
</name>

11403 <
di•œyName
>
CFGR2
</displayName>

11404 <
des¸ùti⁄
>
c⁄figuøti⁄
 2</description>

11405 <
addªssOff£t
>0x10</addressOffset>

11406 <
size
>0x20</size>

11407 <
ac˚ss
>
ªad
-
wrôe
</access>

11408 <
ª£tVÆue
>0x00008000</resetValue>

11409 <
fõlds
>

11410 <
fõld
>

11411 <
«me
>
JITOFF_D4
</name>

11412 <
des¸ùti⁄
>
JITOFF_D4
</description>

11413 <
bôOff£t
>31</bitOffset>

11414 <
bôWidth
>1</bitWidth>

11415 </
fõld
>

11416 <
fõld
>

11417 <
«me
>
JITOFF_D2
</name>

11418 <
des¸ùti⁄
>
JITOFF_D2
</description>

11419 <
bôOff£t
>30</bitOffset>

11420 <
bôWidth
>1</bitWidth>

11421 </
fõld
>

11422 </
fõlds
>

11425 <
«me
>
SMPR
</name>

11426 <
di•œyName
>
SMPR
</displayName>

11427 <
des¸ùti⁄
>
ßm∂ög
 
time
 </description>

11428 <
addªssOff£t
>0x14</addressOffset>

11429 <
size
>0x20</size>

11430 <
ac˚ss
>
ªad
-
wrôe
</access>

11431 <
ª£tVÆue
>0x00000000</resetValue>

11432 <
fõlds
>

11433 <
fõld
>

11434 <
«me
>
SMPR
</name>

11435 <
des¸ùti⁄
>
Sam∂ög
 
time
 
£À˘i⁄
</description>

11436 <
bôOff£t
>0</bitOffset>

11437 <
bôWidth
>3</bitWidth>

11438 </
fõld
>

11439 </
fõlds
>

11442 <
«me
>
TR
</name>

11443 <
di•œyName
>
TR
</displayName>

11444 <
des¸ùti⁄
>
w©chdog
 
thªshﬁd
 </description>

11445 <
addªssOff£t
>0x20</addressOffset>

11446 <
size
>0x20</size>

11447 <
ac˚ss
>
ªad
-
wrôe
</access>

11448 <
ª£tVÆue
>0x00000FFF</resetValue>

11449 <
fõlds
>

11450 <
fõld
>

11451 <
«me
>
HT
</name>

11452 <
des¸ùti⁄
>
A«log
 
w©chdog
 
highî


11453 
thªshﬁd
</
des¸ùti⁄
>

11454 <
bôOff£t
>16</bitOffset>

11455 <
bôWidth
>12</bitWidth>

11456 </
fõld
>

11457 <
fõld
>

11458 <
«me
>
LT
</name>

11459 <
des¸ùti⁄
>
A«log
 
w©chdog
 
lowî


11460 
thªshﬁd
</
des¸ùti⁄
>

11461 <
bôOff£t
>0</bitOffset>

11462 <
bôWidth
>12</bitWidth>

11463 </
fõld
>

11464 </
fõlds
>

11467 <
«me
>
CHSELR
</name>

11468 <
di•œyName
>
CHSELR
</displayName>

11469 <
des¸ùti⁄
>
ch™√l
 
£À˘i⁄
 </description>

11470 <
addªssOff£t
>0x28</addressOffset>

11471 <
size
>0x20</size>

11472 <
ac˚ss
>
ªad
-
wrôe
</access>

11473 <
ª£tVÆue
>0x00000000</resetValue>

11474 <
fõlds
>

11475 <
fõld
>

11476 <
«me
>
CHSEL18
</name>

11477 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11478 <
bôOff£t
>18</bitOffset>

11479 <
bôWidth
>1</bitWidth>

11480 </
fõld
>

11481 <
fõld
>

11482 <
«me
>
CHSEL17
</name>

11483 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11484 <
bôOff£t
>17</bitOffset>

11485 <
bôWidth
>1</bitWidth>

11486 </
fõld
>

11487 <
fõld
>

11488 <
«me
>
CHSEL16
</name>

11489 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11490 <
bôOff£t
>16</bitOffset>

11491 <
bôWidth
>1</bitWidth>

11492 </
fõld
>

11493 <
fõld
>

11494 <
«me
>
CHSEL15
</name>

11495 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11496 <
bôOff£t
>15</bitOffset>

11497 <
bôWidth
>1</bitWidth>

11498 </
fõld
>

11499 <
fõld
>

11500 <
«me
>
CHSEL14
</name>

11501 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11502 <
bôOff£t
>14</bitOffset>

11503 <
bôWidth
>1</bitWidth>

11504 </
fõld
>

11505 <
fõld
>

11506 <
«me
>
CHSEL13
</name>

11507 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11508 <
bôOff£t
>13</bitOffset>

11509 <
bôWidth
>1</bitWidth>

11510 </
fõld
>

11511 <
fõld
>

11512 <
«me
>
CHSEL12
</name>

11513 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11514 <
bôOff£t
>12</bitOffset>

11515 <
bôWidth
>1</bitWidth>

11516 </
fõld
>

11517 <
fõld
>

11518 <
«me
>
CHSEL11
</name>

11519 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11520 <
bôOff£t
>11</bitOffset>

11521 <
bôWidth
>1</bitWidth>

11522 </
fõld
>

11523 <
fõld
>

11524 <
«me
>
CHSEL10
</name>

11525 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11526 <
bôOff£t
>10</bitOffset>

11527 <
bôWidth
>1</bitWidth>

11528 </
fõld
>

11529 <
fõld
>

11530 <
«me
>
CHSEL9
</name>

11531 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11532 <
bôOff£t
>9</bitOffset>

11533 <
bôWidth
>1</bitWidth>

11534 </
fõld
>

11535 <
fõld
>

11536 <
«me
>
CHSEL8
</name>

11537 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11538 <
bôOff£t
>8</bitOffset>

11539 <
bôWidth
>1</bitWidth>

11540 </
fõld
>

11541 <
fõld
>

11542 <
«me
>
CHSEL7
</name>

11543 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11544 <
bôOff£t
>7</bitOffset>

11545 <
bôWidth
>1</bitWidth>

11546 </
fõld
>

11547 <
fõld
>

11548 <
«me
>
CHSEL6
</name>

11549 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11550 <
bôOff£t
>6</bitOffset>

11551 <
bôWidth
>1</bitWidth>

11552 </
fõld
>

11553 <
fõld
>

11554 <
«me
>
CHSEL5
</name>

11555 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11556 <
bôOff£t
>5</bitOffset>

11557 <
bôWidth
>1</bitWidth>

11558 </
fõld
>

11559 <
fõld
>

11560 <
«me
>
CHSEL4
</name>

11561 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11562 <
bôOff£t
>4</bitOffset>

11563 <
bôWidth
>1</bitWidth>

11564 </
fõld
>

11565 <
fõld
>

11566 <
«me
>
CHSEL3
</name>

11567 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11568 <
bôOff£t
>3</bitOffset>

11569 <
bôWidth
>1</bitWidth>

11570 </
fõld
>

11571 <
fõld
>

11572 <
«me
>
CHSEL2
</name>

11573 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11574 <
bôOff£t
>2</bitOffset>

11575 <
bôWidth
>1</bitWidth>

11576 </
fõld
>

11577 <
fõld
>

11578 <
«me
>
CHSEL1
</name>

11579 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11580 <
bôOff£t
>1</bitOffset>

11581 <
bôWidth
>1</bitWidth>

11582 </
fõld
>

11583 <
fõld
>

11584 <
«me
>
CHSEL0
</name>

11585 <
des¸ùti⁄
>
Ch™√l
-
x
 
£À˘i⁄
</description>

11586 <
bôOff£t
>0</bitOffset>

11587 <
bôWidth
>1</bitWidth>

11588 </
fõld
>

11589 </
fõlds
>

11592 <
«me
>
DR
</name>

11593 <
di•œyName
>
DR
</displayName>

11594 <
des¸ùti⁄
>
d©a
 </description>

11595 <
addªssOff£t
>0x40</addressOffset>

11596 <
size
>0x20</size>

11597 <
ac˚ss
>
ªad
-
⁄ly
</access>

11598 <
ª£tVÆue
>0x00000000</resetValue>

11599 <
fõlds
>

11600 <
fõld
>

11601 <
«me
>
DATA
</name>

11602 <
des¸ùti⁄
>
C⁄vîãd
 
d©a
</description>

11603 <
bôOff£t
>0</bitOffset>

11604 <
bôWidth
>16</bitWidth>

11605 </
fõld
>

11606 </
fõlds
>

11609 <
«me
>
CCR
</name>

11610 <
di•œyName
>
CCR
</displayName>

11611 <
des¸ùti⁄
>
comm⁄
 
c⁄figuøti⁄
 </description>

11612 <
addªssOff£t
>0x308</addressOffset>

11613 <
size
>0x20</size>

11614 <
ac˚ss
>
ªad
-
wrôe
</access>

11615 <
ª£tVÆue
>0x00000000</resetValue>

11616 <
fõlds
>

11617 <
fõld
>

11618 <
«me
>
VBATEN
</name>

11619 <
des¸ùti⁄
>
VBAT
 
íabÀ
</description>

11620 <
bôOff£t
>24</bitOffset>

11621 <
bôWidth
>1</bitWidth>

11622 </
fõld
>

11623 <
fõld
>

11624 <
«me
>
TSEN
</name>

11625 <
des¸ùti⁄
>
Tem≥øtuª
 
£ns‹
 
íabÀ
</description>

11626 <
bôOff£t
>23</bitOffset>

11627 <
bôWidth
>1</bitWidth>

11628 </
fõld
>

11629 <
fõld
>

11630 <
«me
>
VREFEN
</name>

11631 <
des¸ùti⁄
>
Tem≥øtuª
 
£ns‹
 
™d
 
VREFINT


11632 
íabÀ
</
des¸ùti⁄
>

11633 <
bôOff£t
>22</bitOffset>

11634 <
bôWidth
>1</bitWidth>

11635 </
fõld
>

11636 </
fõlds
>

11638 </
ªgi°îs
>

11639 </
≥rùhîÆ
>

11640 <
≥rùhîÆ
>

11641 <
«me
>
USART1
</name>

11642 <
des¸ùti⁄
>
Univîßl
 
synchr⁄ous
 
asynchr⁄ous
 
ª˚ivî


11643 
å™smôãr
</
des¸ùti⁄
>

11644 <
groupName
>
USART
</groupName>

11645 <
ba£Addªss
>0x40013800</baseAddress>

11646 <
addªssBlock
>

11647 <
off£t
>0x0</offset>

11648 <
size
>0x400</size>

11649 <
ußge
>
ªgi°îs
</usage>

11650 </
addªssBlock
>

11651 <
öãºu±
>

11652 <
«me
>
USART1_IRQ
</name>

11653 <
des¸ùti⁄
>
USART1
 
globÆ
 
öãºu±
</description>

11654 <
vÆue
>27</value>

11655 </
öãºu±
>

11656 <
ªgi°îs
>

11658 <
«me
>
CR1
</name>

11659 <
di•œyName
>
CR1
</displayName>

11660 <
des¸ùti⁄
>
C⁄åﬁ
 1</description>

11661 <
addªssOff£t
>0x0</addressOffset>

11662 <
size
>0x20</size>

11663 <
ac˚ss
>
ªad
-
wrôe
</access>

11664 <
ª£tVÆue
>0x0000</resetValue>

11665 <
fõlds
>

11666 <
fõld
>

11667 <
«me
>
EOBIE
</name>

11668 <
des¸ùti⁄
>
End
 
of
 
Block
 
öãºu±


11669 
íabÀ
</
des¸ùti⁄
>

11670 <
bôOff£t
>27</bitOffset>

11671 <
bôWidth
>1</bitWidth>

11672 </
fõld
>

11673 <
fõld
>

11674 <
«me
>
RTOIE
</name>

11675 <
des¸ùti⁄
>
Re˚ivî
 
timeout
 
öãºu±


11676 
íabÀ
</
des¸ùti⁄
>

11677 <
bôOff£t
>26</bitOffset>

11678 <
bôWidth
>1</bitWidth>

11679 </
fõld
>

11680 <
fõld
>

11681 <
«me
>
DEAT
</name>

11682 <
des¸ùti⁄
>
Drivî
 
E«bÀ
 
as£πi⁄


11683 
time
</
des¸ùti⁄
>

11684 <
bôOff£t
>21</bitOffset>

11685 <
bôWidth
>5</bitWidth>

11686 </
fõld
>

11687 <
fõld
>

11688 <
«me
>
DEDT
</name>

11689 <
des¸ùti⁄
>
Drivî
 
E«bÀ
 
dós£πi⁄


11690 
time
</
des¸ùti⁄
>

11691 <
bôOff£t
>16</bitOffset>

11692 <
bôWidth
>5</bitWidth>

11693 </
fõld
>

11694 <
fõld
>

11695 <
«me
>
OVER8
</name>

11696 <
des¸ùti⁄
>
Ovîßm∂ög
 
mode
</description>

11697 <
bôOff£t
>15</bitOffset>

11698 <
bôWidth
>1</bitWidth>

11699 </
fõld
>

11700 <
fõld
>

11701 <
«me
>
CMIE
</name>

11702 <
des¸ùti⁄
>
Ch¨a˘î
 
m©ch
 
öãºu±


11703 
íabÀ
</
des¸ùti⁄
>

11704 <
bôOff£t
>14</bitOffset>

11705 <
bôWidth
>1</bitWidth>

11706 </
fõld
>

11707 <
fõld
>

11708 <
«me
>
MME
</name>

11709 <
des¸ùti⁄
>
Muã
 
mode
 
íabÀ
</description>

11710 <
bôOff£t
>13</bitOffset>

11711 <
bôWidth
>1</bitWidth>

11712 </
fõld
>

11713 <
fõld
>

11714 <
«me
>
M
</name>

11715 <
des¸ùti⁄
>
W‹d
 
Àngth
</description>

11716 <
bôOff£t
>12</bitOffset>

11717 <
bôWidth
>1</bitWidth>

11718 </
fõld
>

11719 <
fõld
>

11720 <
«me
>
WAKE
</name>

11721 <
des¸ùti⁄
>
Re˚ivî
 
wakeup
 
mëhod
</description>

11722 <
bôOff£t
>11</bitOffset>

11723 <
bôWidth
>1</bitWidth>

11724 </
fõld
>

11725 <
fõld
>

11726 <
«me
>
PCE
</name>

11727 <
des¸ùti⁄
>
P¨ôy
 
c⁄åﬁ
 
íabÀ
</description>

11728 <
bôOff£t
>10</bitOffset>

11729 <
bôWidth
>1</bitWidth>

11730 </
fõld
>

11731 <
fõld
>

11732 <
«me
>
PS
</name>

11733 <
des¸ùti⁄
>
P¨ôy
 
£À˘i⁄
</description>

11734 <
bôOff£t
>9</bitOffset>

11735 <
bôWidth
>1</bitWidth>

11736 </
fõld
>

11737 <
fõld
>

11738 <
«me
>
PEIE
</name>

11739 <
des¸ùti⁄
>
PE
 
öãºu±
 
íabÀ
</description>

11740 <
bôOff£t
>8</bitOffset>

11741 <
bôWidth
>1</bitWidth>

11742 </
fõld
>

11743 <
fõld
>

11744 <
«me
>
TXEIE
</name>

11745 <
des¸ùti⁄
>
öãºu±
 
íabÀ
</description>

11746 <
bôOff£t
>7</bitOffset>

11747 <
bôWidth
>1</bitWidth>

11748 </
fõld
>

11749 <
fõld
>

11750 <
«me
>
TCIE
</name>

11751 <
des¸ùti⁄
>
Tønsmissi⁄
 
com∂ëe
 
öãºu±


11752 
íabÀ
</
des¸ùti⁄
>

11753 <
bôOff£t
>6</bitOffset>

11754 <
bôWidth
>1</bitWidth>

11755 </
fõld
>

11756 <
fõld
>

11757 <
«me
>
RXNEIE
</name>

11758 <
des¸ùti⁄
>
RXNE
 
öãºu±
 
íabÀ
</description>

11759 <
bôOff£t
>5</bitOffset>

11760 <
bôWidth
>1</bitWidth>

11761 </
fõld
>

11762 <
fõld
>

11763 <
«me
>
IDLEIE
</name>

11764 <
des¸ùti⁄
>
IDLE
 
öãºu±
 
íabÀ
</description>

11765 <
bôOff£t
>4</bitOffset>

11766 <
bôWidth
>1</bitWidth>

11767 </
fõld
>

11768 <
fõld
>

11769 <
«me
>
TE
</name>

11770 <
des¸ùti⁄
>
Tønsmôãr
 
íabÀ
</description>

11771 <
bôOff£t
>3</bitOffset>

11772 <
bôWidth
>1</bitWidth>

11773 </
fõld
>

11774 <
fõld
>

11775 <
«me
>
RE
</name>

11776 <
des¸ùti⁄
>
Re˚ivî
 
íabÀ
</description>

11777 <
bôOff£t
>2</bitOffset>

11778 <
bôWidth
>1</bitWidth>

11779 </
fõld
>

11780 <
fõld
>

11781 <
«me
>
UESM
</name>

11782 <
des¸ùti⁄
>
USART
 
íabÀ
 
ö
 
St›
 
mode
</description>

11783 <
bôOff£t
>1</bitOffset>

11784 <
bôWidth
>1</bitWidth>

11785 </
fõld
>

11786 <
fõld
>

11787 <
«me
>
UE
</name>

11788 <
des¸ùti⁄
>
USART
 
íabÀ
</description>

11789 <
bôOff£t
>0</bitOffset>

11790 <
bôWidth
>1</bitWidth>

11791 </
fõld
>

11792 </
fõlds
>

11795 <
«me
>
CR2
</name>

11796 <
di•œyName
>
CR2
</displayName>

11797 <
des¸ùti⁄
>
C⁄åﬁ
 2</description>

11798 <
addªssOff£t
>0x4</addressOffset>

11799 <
size
>0x20</size>

11800 <
ac˚ss
>
ªad
-
wrôe
</access>

11801 <
ª£tVÆue
>0x0000</resetValue>

11802 <
fõlds
>

11803 <
fõld
>

11804 <
«me
>
ADD4
</name>

11805 <
des¸ùti⁄
>
Addªss
 
of
 
the
 
USART
 
node
</description>

11806 <
bôOff£t
>28</bitOffset>

11807 <
bôWidth
>4</bitWidth>

11808 </
fõld
>

11809 <
fõld
>

11810 <
«me
>
ADD0
</name>

11811 <
des¸ùti⁄
>
Addªss
 
of
 
the
 
USART
 
node
</description>

11812 <
bôOff£t
>24</bitOffset>

11813 <
bôWidth
>4</bitWidth>

11814 </
fõld
>

11815 <
fõld
>

11816 <
«me
>
RTOEN
</name>

11817 <
des¸ùti⁄
>
Re˚ivî
 
timeout
 
íabÀ
</description>

11818 <
bôOff£t
>23</bitOffset>

11819 <
bôWidth
>1</bitWidth>

11820 </
fõld
>

11821 <
fõld
>

11822 <
«me
>
ABRMOD
</name>

11823 <
des¸ùti⁄
>
Auto
 
baud
 
øã
 
mode
</description>

11824 <
bôOff£t
>21</bitOffset>

11825 <
bôWidth
>2</bitWidth>

11826 </
fõld
>

11827 <
fõld
>

11828 <
«me
>
ABREN
</name>

11829 <
des¸ùti⁄
>
Auto
 
baud
 
øã
 
íabÀ
</description>

11830 <
bôOff£t
>20</bitOffset>

11831 <
bôWidth
>1</bitWidth>

11832 </
fõld
>

11833 <
fõld
>

11834 <
«me
>
MSBFIRST
</name>

11835 <
des¸ùti⁄
>
Mo°
 
signifiˇ¡
 
bô
 
fú°
</description>

11836 <
bôOff£t
>19</bitOffset>

11837 <
bôWidth
>1</bitWidth>

11838 </
fõld
>

11839 <
fõld
>

11840 <
«me
>
DATAINV
</name>

11841 <
des¸ùti⁄
>
Bö¨y
 
d©a
 
övîsi⁄
</description>

11842 <
bôOff£t
>18</bitOffset>

11843 <
bôWidth
>1</bitWidth>

11844 </
fõld
>

11845 <
fõld
>

11846 <
«me
>
TXINV
</name>

11847 <
des¸ùti⁄
>
TX
 
pö
 
a˘ive
 
Àvñ


11848 
övîsi⁄
</
des¸ùti⁄
>

11849 <
bôOff£t
>17</bitOffset>

11850 <
bôWidth
>1</bitWidth>

11851 </
fõld
>

11852 <
fõld
>

11853 <
«me
>
RXINV
</name>

11854 <
des¸ùti⁄
>
RX
 
pö
 
a˘ive
 
Àvñ


11855 
övîsi⁄
</
des¸ùti⁄
>

11856 <
bôOff£t
>16</bitOffset>

11857 <
bôWidth
>1</bitWidth>

11858 </
fõld
>

11859 <
fõld
>

11860 <
«me
>
SWAP
</name>

11861 <
des¸ùti⁄
>
Sw≠
 
TX
/
RX
 
pös
</description>

11862 <
bôOff£t
>15</bitOffset>

11863 <
bôWidth
>1</bitWidth>

11864 </
fõld
>

11865 <
fõld
>

11866 <
«me
>
LINEN
</name>

11867 <
des¸ùti⁄
>
LIN
 
mode
 
íabÀ
</description>

11868 <
bôOff£t
>14</bitOffset>

11869 <
bôWidth
>1</bitWidth>

11870 </
fõld
>

11871 <
fõld
>

11872 <
«me
>
STOP
</name>

11873 <
des¸ùti⁄
>
STOP
 
bôs
</description>

11874 <
bôOff£t
>12</bitOffset>

11875 <
bôWidth
>2</bitWidth>

11876 </
fõld
>

11877 <
fõld
>

11878 <
«me
>
CLKEN
</name>

11879 <
des¸ùti⁄
>
Clock
 
íabÀ
</description>

11880 <
bôOff£t
>11</bitOffset>

11881 <
bôWidth
>1</bitWidth>

11882 </
fõld
>

11883 <
fõld
>

11884 <
«me
>
CPOL
</name>

11885 <
des¸ùti⁄
>
Clock
 
pﬁ¨ôy
</description>

11886 <
bôOff£t
>10</bitOffset>

11887 <
bôWidth
>1</bitWidth>

11888 </
fõld
>

11889 <
fõld
>

11890 <
«me
>
CPHA
</name>

11891 <
des¸ùti⁄
>
Clock
 
pha£
</description>

11892 <
bôOff£t
>9</bitOffset>

11893 <
bôWidth
>1</bitWidth>

11894 </
fõld
>

11895 <
fõld
>

11896 <
«me
>
LBCL
</name>

11897 <
des¸ùti⁄
>
La°
 
bô
 
˛ock
 
pul£
</description>

11898 <
bôOff£t
>8</bitOffset>

11899 <
bôWidth
>1</bitWidth>

11900 </
fõld
>

11901 <
fõld
>

11902 <
«me
>
LBDIE
</name>

11903 <
des¸ùti⁄
>
LIN
  
dëe˘i⁄
 
öãºu±


11904 
íabÀ
</
des¸ùti⁄
>

11905 <
bôOff£t
>6</bitOffset>

11906 <
bôWidth
>1</bitWidth>

11907 </
fõld
>

11908 <
fõld
>

11909 <
«me
>
LBDL
</name>

11910 <
des¸ùti⁄
>
LIN
  
dëe˘i⁄
 
Àngth
</description>

11911 <
bôOff£t
>5</bitOffset>

11912 <
bôWidth
>1</bitWidth>

11913 </
fõld
>

11914 <
fõld
>

11915 <
«me
>
ADDM7
</name>

11916 <
des¸ùti⁄
>7-
bô
 
Addªss
 
Dëe˘i⁄
/4-bit Address

11917 
Dëe˘i⁄
</
des¸ùti⁄
>

11918 <
bôOff£t
>4</bitOffset>

11919 <
bôWidth
>1</bitWidth>

11920 </
fõld
>

11921 </
fõlds
>

11924 <
«me
>
CR3
</name>

11925 <
di•œyName
>
CR3
</displayName>

11926 <
des¸ùti⁄
>
C⁄åﬁ
 3</description>

11927 <
addªssOff£t
>0x8</addressOffset>

11928 <
size
>0x20</size>

11929 <
ac˚ss
>
ªad
-
wrôe
</access>

11930 <
ª£tVÆue
>0x0000</resetValue>

11931 <
fõlds
>

11932 <
fõld
>

11933 <
«me
>
WUFIE
</name>

11934 <
des¸ùti⁄
>
Wakeup
 
‰om
 
St›
 
mode
 
öãºu±


11935 
íabÀ
</
des¸ùti⁄
>

11936 <
bôOff£t
>22</bitOffset>

11937 <
bôWidth
>1</bitWidth>

11938 </
fõld
>

11939 <
fõld
>

11940 <
«me
>
WUS
</name>

11941 <
des¸ùti⁄
>
Wakeup
 
‰om
 
St›
 
mode
 
öãºu±
 
Êag


11942 
£À˘i⁄
</
des¸ùti⁄
>

11943 <
bôOff£t
>20</bitOffset>

11944 <
bôWidth
>2</bitWidth>

11945 </
fõld
>

11946 <
fõld
>

11947 <
«me
>
SCARCNT
</name>

11948 <
des¸ùti⁄
>
Sm¨tˇrd
áuto-
ªåy
 
cou¡
</description>

11949 <
bôOff£t
>17</bitOffset>

11950 <
bôWidth
>3</bitWidth>

11951 </
fõld
>

11952 <
fõld
>

11953 <
«me
>
DEP
</name>

11954 <
des¸ùti⁄
>
Drivî
 
íabÀ
 
pﬁ¨ôy


11955 
£À˘i⁄
</
des¸ùti⁄
>

11956 <
bôOff£t
>15</bitOffset>

11957 <
bôWidth
>1</bitWidth>

11958 </
fõld
>

11959 <
fõld
>

11960 <
«me
>
DEM
</name>

11961 <
des¸ùti⁄
>
Drivî
 
íabÀ
 
mode
</description>

11962 <
bôOff£t
>14</bitOffset>

11963 <
bôWidth
>1</bitWidth>

11964 </
fõld
>

11965 <
fõld
>

11966 <
«me
>
DDRE
</name>

11967 <
des¸ùti⁄
>
DMA
 
DißbÀ
 
⁄
 
Re˚±i⁄


11968 
Eº‹
</
des¸ùti⁄
>

11969 <
bôOff£t
>13</bitOffset>

11970 <
bôWidth
>1</bitWidth>

11971 </
fõld
>

11972 <
fõld
>

11973 <
«me
>
OVRDIS
</name>

11974 <
des¸ùti⁄
>
Ovîrun
 
DißbÀ
</description>

11975 <
bôOff£t
>12</bitOffset>

11976 <
bôWidth
>1</bitWidth>

11977 </
fõld
>

11978 <
fõld
>

11979 <
«me
>
ONEBIT
</name>

11980 <
des¸ùti⁄
>
O√
 
ßm∂e
 
bô
 
mëhod


11981 
íabÀ
</
des¸ùti⁄
>

11982 <
bôOff£t
>11</bitOffset>

11983 <
bôWidth
>1</bitWidth>

11984 </
fõld
>

11985 <
fõld
>

11986 <
«me
>
CTSIE
</name>

11987 <
des¸ùti⁄
>
CTS
 
öãºu±
 
íabÀ
</description>

11988 <
bôOff£t
>10</bitOffset>

11989 <
bôWidth
>1</bitWidth>

11990 </
fõld
>

11991 <
fõld
>

11992 <
«me
>
CTSE
</name>

11993 <
des¸ùti⁄
>
CTS
 
íabÀ
</description>

11994 <
bôOff£t
>9</bitOffset>

11995 <
bôWidth
>1</bitWidth>

11996 </
fõld
>

11997 <
fõld
>

11998 <
«me
>
RTSE
</name>

11999 <
des¸ùti⁄
>
RTS
 
íabÀ
</description>

12000 <
bôOff£t
>8</bitOffset>

12001 <
bôWidth
>1</bitWidth>

12002 </
fõld
>

12003 <
fõld
>

12004 <
«me
>
DMAT
</name>

12005 <
des¸ùti⁄
>
DMA
 
íabÀ
 
å™smôãr
</description>

12006 <
bôOff£t
>7</bitOffset>

12007 <
bôWidth
>1</bitWidth>

12008 </
fõld
>

12009 <
fõld
>

12010 <
«me
>
DMAR
</name>

12011 <
des¸ùti⁄
>
DMA
 
íabÀ
 
ª˚ivî
</description>

12012 <
bôOff£t
>6</bitOffset>

12013 <
bôWidth
>1</bitWidth>

12014 </
fõld
>

12015 <
fõld
>

12016 <
«me
>
SCEN
</name>

12017 <
des¸ùti⁄
>
Sm¨tˇrd
 
mode
 
íabÀ
</description>

12018 <
bôOff£t
>5</bitOffset>

12019 <
bôWidth
>1</bitWidth>

12020 </
fõld
>

12021 <
fõld
>

12022 <
«me
>
NACK
</name>

12023 <
des¸ùti⁄
>
Sm¨tˇrd
 
NACK
 
íabÀ
</description>

12024 <
bôOff£t
>4</bitOffset>

12025 <
bôWidth
>1</bitWidth>

12026 </
fõld
>

12027 <
fõld
>

12028 <
«me
>
HDSEL
</name>

12029 <
des¸ùti⁄
>
HÆf
-
du∂ex
 
£À˘i⁄
</description>

12030 <
bôOff£t
>3</bitOffset>

12031 <
bôWidth
>1</bitWidth>

12032 </
fõld
>

12033 <
fõld
>

12034 <
«me
>
IRLP
</name>

12035 <
des¸ùti⁄
>
IrDA
 
low
-
powî
</description>

12036 <
bôOff£t
>2</bitOffset>

12037 <
bôWidth
>1</bitWidth>

12038 </
fõld
>

12039 <
fõld
>

12040 <
«me
>
IREN
</name>

12041 <
des¸ùti⁄
>
IrDA
 
mode
 
íabÀ
</description>

12042 <
bôOff£t
>1</bitOffset>

12043 <
bôWidth
>1</bitWidth>

12044 </
fõld
>

12045 <
fõld
>

12046 <
«me
>
EIE
</name>

12047 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

12048 <
bôOff£t
>0</bitOffset>

12049 <
bôWidth
>1</bitWidth>

12050 </
fõld
>

12051 </
fõlds
>

12054 <
«me
>
BRR
</name>

12055 <
di•œyName
>
BRR
</displayName>

12056 <
des¸ùti⁄
>
Baud
 
øã
 </description>

12057 <
addªssOff£t
>0xC</addressOffset>

12058 <
size
>0x20</size>

12059 <
ac˚ss
>
ªad
-
wrôe
</access>

12060 <
ª£tVÆue
>0x0000</resetValue>

12061 <
fõlds
>

12062 <
fõld
>

12063 <
«me
>
DIV_M™tisß
</name>

12064 <
des¸ùti⁄
>
m™tisß
 
of
 
USARTDIV
</description>

12065 <
bôOff£t
>4</bitOffset>

12066 <
bôWidth
>12</bitWidth>

12067 </
fõld
>

12068 <
fõld
>

12069 <
«me
>
DIV_Fø˘i⁄
</name>

12070 <
des¸ùti⁄
>
‰a˘i⁄
 
of
 
USARTDIV
</description>

12071 <
bôOff£t
>0</bitOffset>

12072 <
bôWidth
>4</bitWidth>

12073 </
fõld
>

12074 </
fõlds
>

12077 <
«me
>
GTPR
</name>

12078 <
di•œyName
>
GTPR
</displayName>

12079 <
des¸ùti⁄
>
Gu¨d
 
time
 
™d
 
¥esˇÀr


12080 </
des¸ùti⁄
>

12081 <
addªssOff£t
>0x10</addressOffset>

12082 <
size
>0x20</size>

12083 <
ac˚ss
>
ªad
-
wrôe
</access>

12084 <
ª£tVÆue
>0x0000</resetValue>

12085 <
fõlds
>

12086 <
fõld
>

12087 <
«me
>
GT
</name>

12088 <
des¸ùti⁄
>
Gu¨d
 
time
 
vÆue
</description>

12089 <
bôOff£t
>8</bitOffset>

12090 <
bôWidth
>8</bitWidth>

12091 </
fõld
>

12092 <
fõld
>

12093 <
«me
>
PSC
</name>

12094 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

12095 <
bôOff£t
>0</bitOffset>

12096 <
bôWidth
>8</bitWidth>

12097 </
fõld
>

12098 </
fõlds
>

12101 <
«me
>
RTOR
</name>

12102 <
di•œyName
>
RTOR
</displayName>

12103 <
des¸ùti⁄
>
Re˚ivî
 
timeout
 </description>

12104 <
addªssOff£t
>0x14</addressOffset>

12105 <
size
>0x20</size>

12106 <
ac˚ss
>
ªad
-
wrôe
</access>

12107 <
ª£tVÆue
>0x0000</resetValue>

12108 <
fõlds
>

12109 <
fõld
>

12110 <
«me
>
BLEN
</name>

12111 <
des¸ùti⁄
>
Block
 
Lígth
</description>

12112 <
bôOff£t
>24</bitOffset>

12113 <
bôWidth
>8</bitWidth>

12114 </
fõld
>

12115 <
fõld
>

12116 <
«me
>
RTO
</name>

12117 <
des¸ùti⁄
>
Re˚ivî
 
timeout
 
vÆue
</description>

12118 <
bôOff£t
>0</bitOffset>

12119 <
bôWidth
>24</bitWidth>

12120 </
fõld
>

12121 </
fõlds
>

12124 <
«me
>
RQR
</name>

12125 <
di•œyName
>
RQR
</displayName>

12126 <
des¸ùti⁄
>
Reque°
 </description>

12127 <
addªssOff£t
>0x18</addressOffset>

12128 <
size
>0x20</size>

12129 <
ac˚ss
>
ªad
-
wrôe
</access>

12130 <
ª£tVÆue
>0x0000</resetValue>

12131 <
fõlds
>

12132 <
fõld
>

12133 <
«me
>
TXFRQ
</name>

12134 <
des¸ùti⁄
>
Tønsmô
 
d©a
 
Êush


12135 
ªque°
</
des¸ùti⁄
>

12136 <
bôOff£t
>4</bitOffset>

12137 <
bôWidth
>1</bitWidth>

12138 </
fõld
>

12139 <
fõld
>

12140 <
«me
>
RXFRQ
</name>

12141 <
des¸ùti⁄
>
Re˚ive
 
d©a
 
Êush
 
ªque°
</description>

12142 <
bôOff£t
>3</bitOffset>

12143 <
bôWidth
>1</bitWidth>

12144 </
fõld
>

12145 <
fõld
>

12146 <
«me
>
MMRQ
</name>

12147 <
des¸ùti⁄
>
Muã
 
mode
 
ªque°
</description>

12148 <
bôOff£t
>2</bitOffset>

12149 <
bôWidth
>1</bitWidth>

12150 </
fõld
>

12151 <
fõld
>

12152 <
«me
>
SBKRQ
</name>

12153 <
des¸ùti⁄
>
Síd
  
ªque°
</description>

12154 <
bôOff£t
>1</bitOffset>

12155 <
bôWidth
>1</bitWidth>

12156 </
fõld
>

12157 <
fõld
>

12158 <
«me
>
ABRRQ
</name>

12159 <
des¸ùti⁄
>
Auto
 
baud
 
øã
 
ªque°
</description>

12160 <
bôOff£t
>0</bitOffset>

12161 <
bôWidth
>1</bitWidth>

12162 </
fõld
>

12163 </
fõlds
>

12166 <
«me
>
ISR
</name>

12167 <
di•œyName
>
ISR
</displayName>

12168 <
des¸ùti⁄
>
I¡îru±
 &
amp
; 
°©us


12169 </
	gdes¸ùti⁄
>

12170 <
	gaddªssOff£t
>0x1C</addressOffset>

12171 <
	gsize
>0x20</size>

12172 <
	gac˚ss
>
	gªad
-
	g⁄ly
</access>

12173 <
	gª£tVÆue
>0x00C0</resetValue>

12174 <
	gfõlds
>

12175 <
	gfõld
>

12176 <
	g«me
>
	gREACK
</name>

12177 <
	gdes¸ùti⁄
>
Re˚ive
 
íabÀ
 
acknowÀdge


12178 
	gÊag
</
	gdes¸ùti⁄
>

12179 <
	gbôOff£t
>22</bitOffset>

12180 <
	gbôWidth
>1</bitWidth>

12181 </
	gfõld
>

12182 <
	gfõld
>

12183 <
	g«me
>
	gTEACK
</name>

12184 <
	gdes¸ùti⁄
>
Tønsmô
 
íabÀ
 
acknowÀdge


12185 
	gÊag
</
	gdes¸ùti⁄
>

12186 <
	gbôOff£t
>21</bitOffset>

12187 <
	gbôWidth
>1</bitWidth>

12188 </
	gfõld
>

12189 <
	gfõld
>

12190 <
	g«me
>
	gWUF
</name>

12191 <
	gdes¸ùti⁄
>
Wakeup
 
‰om
 
St›
 
mode
 
	gÊag
</description>

12192 <
	gbôOff£t
>20</bitOffset>

12193 <
	gbôWidth
>1</bitWidth>

12194 </
	gfõld
>

12195 <
	gfõld
>

12196 <
	g«me
>
	gRWU
</name>

12197 <
	gdes¸ùti⁄
>
Re˚ivî
 
wakeup
 
‰om
 
Muã


12198 
	gmode
</
	gdes¸ùti⁄
>

12199 <
	gbôOff£t
>19</bitOffset>

12200 <
	gbôWidth
>1</bitWidth>

12201 </
	gfõld
>

12202 <
	gfõld
>

12203 <
	g«me
>
	gSBKF
</name>

12204 <
	gdes¸ùti⁄
>
Síd
  
	gÊag
</description>

12205 <
	gbôOff£t
>18</bitOffset>

12206 <
	gbôWidth
>1</bitWidth>

12207 </
	gfõld
>

12208 <
	gfõld
>

12209 <
	g«me
>
	gCMF
</name>

12210 <
	gdes¸ùti⁄
>
ch¨a˘î
 
m©ch
 
	gÊag
</description>

12211 <
	gbôOff£t
>17</bitOffset>

12212 <
	gbôWidth
>1</bitWidth>

12213 </
	gfõld
>

12214 <
	gfõld
>

12215 <
	g«me
>
	gBUSY
</name>

12216 <
	gdes¸ùti⁄
>
Busy
 
	gÊag
</description>

12217 <
	gbôOff£t
>16</bitOffset>

12218 <
	gbôWidth
>1</bitWidth>

12219 </
	gfõld
>

12220 <
	gfõld
>

12221 <
	g«me
>
	gABRF
</name>

12222 <
	gdes¸ùti⁄
>
Auto
 
baud
 
øã
 
	gÊag
</description>

12223 <
	gbôOff£t
>15</bitOffset>

12224 <
	gbôWidth
>1</bitWidth>

12225 </
	gfõld
>

12226 <
	gfõld
>

12227 <
	g«me
>
	gABRE
</name>

12228 <
	gdes¸ùti⁄
>
Auto
 
baud
 
øã
 
	gîr‹
</description>

12229 <
	gbôOff£t
>14</bitOffset>

12230 <
	gbôWidth
>1</bitWidth>

12231 </
	gfõld
>

12232 <
	gfõld
>

12233 <
	g«me
>
	gEOBF
</name>

12234 <
	gdes¸ùti⁄
>
End
 
of
 
block
 
	gÊag
</description>

12235 <
	gbôOff£t
>12</bitOffset>

12236 <
	gbôWidth
>1</bitWidth>

12237 </
	gfõld
>

12238 <
	gfõld
>

12239 <
	g«me
>
	gRTOF
</name>

12240 <
	gdes¸ùti⁄
>
Re˚ivî
 
	gtimeout
</description>

12241 <
	gbôOff£t
>11</bitOffset>

12242 <
	gbôWidth
>1</bitWidth>

12243 </
	gfõld
>

12244 <
	gfõld
>

12245 <
	g«me
>
	gCTS
</name>

12246 <
	gdes¸ùti⁄
>
CTS
 
	gÊag
</description>

12247 <
	gbôOff£t
>10</bitOffset>

12248 <
	gbôWidth
>1</bitWidth>

12249 </
	gfõld
>

12250 <
	gfõld
>

12251 <
	g«me
>
	gCTSIF
</name>

12252 <
	gdes¸ùti⁄
>
CTS
 
öãºu±
 
	gÊag
</description>

12253 <
	gbôOff£t
>9</bitOffset>

12254 <
	gbôWidth
>1</bitWidth>

12255 </
	gfõld
>

12256 <
	gfõld
>

12257 <
	g«me
>
	gLBDF
</name>

12258 <
	gdes¸ùti⁄
>
LIN
  
dëe˘i⁄
 
	gÊag
</description>

12259 <
	gbôOff£t
>8</bitOffset>

12260 <
	gbôWidth
>1</bitWidth>

12261 </
	gfõld
>

12262 <
	gfõld
>

12263 <
	g«me
>
	gTXE
</name>

12264 <
	gdes¸ùti⁄
>
Tønsmô
 
d©a
 

12265 
	gem±y
</
	gdes¸ùti⁄
>

12266 <
	gbôOff£t
>7</bitOffset>

12267 <
	gbôWidth
>1</bitWidth>

12268 </
	gfõld
>

12269 <
	gfõld
>

12270 <
	g«me
>
	gTC
</name>

12271 <
	gdes¸ùti⁄
>
Tønsmissi⁄
 
	gcom∂ëe
</description>

12272 <
	gbôOff£t
>6</bitOffset>

12273 <
	gbôWidth
>1</bitWidth>

12274 </
	gfõld
>

12275 <
	gfõld
>

12276 <
	g«me
>
	gRXNE
</name>

12277 <
	gdes¸ùti⁄
>
Ród
 
d©a
 
nŸ


12278 
	gem±y
</
	gdes¸ùti⁄
>

12279 <
	gbôOff£t
>5</bitOffset>

12280 <
	gbôWidth
>1</bitWidth>

12281 </
	gfõld
>

12282 <
	gfõld
>

12283 <
	g«me
>
	gIDLE
</name>

12284 <
	gdes¸ùti⁄
>
IdÀ
 
löe
 
	gdëe˘ed
</description>

12285 <
	gbôOff£t
>4</bitOffset>

12286 <
	gbôWidth
>1</bitWidth>

12287 </
	gfõld
>

12288 <
	gfõld
>

12289 <
	g«me
>
	gORE
</name>

12290 <
	gdes¸ùti⁄
>
Ovîrun
 
	gîr‹
</description>

12291 <
	gbôOff£t
>3</bitOffset>

12292 <
	gbôWidth
>1</bitWidth>

12293 </
	gfõld
>

12294 <
	gfõld
>

12295 <
	g«me
>
	gNF
</name>

12296 <
	gdes¸ùti⁄
>
Noi£
 
dëe˘ed
 
	gÊag
</description>

12297 <
	gbôOff£t
>2</bitOffset>

12298 <
	gbôWidth
>1</bitWidth>

12299 </
	gfõld
>

12300 <
	gfõld
>

12301 <
	g«me
>
	gFE
</name>

12302 <
	gdes¸ùti⁄
>
Fømög
 
	gîr‹
</description>

12303 <
	gbôOff£t
>1</bitOffset>

12304 <
	gbôWidth
>1</bitWidth>

12305 </
	gfõld
>

12306 <
	gfõld
>

12307 <
	g«me
>
	gPE
</name>

12308 <
	gdes¸ùti⁄
>
P¨ôy
 
	gîr‹
</description>

12309 <
	gbôOff£t
>0</bitOffset>

12310 <
	gbôWidth
>1</bitWidth>

12311 </
	gfõld
>

12312 </
	gfõlds
>

12315 <
	g«me
>
	gICR
</name>

12316 <
	gdi•œyName
>
	gICR
</displayName>

12317 <
	gdes¸ùti⁄
>
I¡îru±
 
Êag
 
˛ór
 </description>

12318 <
	gaddªssOff£t
>0x20</addressOffset>

12319 <
	gsize
>0x20</size>

12320 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

12321 <
	gª£tVÆue
>0x0000</resetValue>

12322 <
	gfõlds
>

12323 <
	gfõld
>

12324 <
	g«me
>
	gWUCF
</name>

12325 <
	gdes¸ùti⁄
>
Wakeup
 
‰om
 
St›
 
mode
 
˛ór


12326 
	gÊag
</
	gdes¸ùti⁄
>

12327 <
	gbôOff£t
>20</bitOffset>

12328 <
	gbôWidth
>1</bitWidth>

12329 </
	gfõld
>

12330 <
	gfõld
>

12331 <
	g«me
>
	gCMCF
</name>

12332 <
	gdes¸ùti⁄
>
Ch¨a˘î
 
m©ch
 
˛ór
 
	gÊag
</description>

12333 <
	gbôOff£t
>17</bitOffset>

12334 <
	gbôWidth
>1</bitWidth>

12335 </
	gfõld
>

12336 <
	gfõld
>

12337 <
	g«me
>
	gEOBCF
</name>

12338 <
	gdes¸ùti⁄
>
End
 
of
 
timeout
 
˛ór
 
	gÊag
</description>

12339 <
	gbôOff£t
>12</bitOffset>

12340 <
	gbôWidth
>1</bitWidth>

12341 </
	gfõld
>

12342 <
	gfõld
>

12343 <
	g«me
>
	gRTOCF
</name>

12344 <
	gdes¸ùti⁄
>
Re˚ivî
 
timeout
 
˛ór


12345 
	gÊag
</
	gdes¸ùti⁄
>

12346 <
	gbôOff£t
>11</bitOffset>

12347 <
	gbôWidth
>1</bitWidth>

12348 </
	gfõld
>

12349 <
	gfõld
>

12350 <
	g«me
>
	gCTSCF
</name>

12351 <
	gdes¸ùti⁄
>
CTS
 
˛ór
 
	gÊag
</description>

12352 <
	gbôOff£t
>9</bitOffset>

12353 <
	gbôWidth
>1</bitWidth>

12354 </
	gfõld
>

12355 <
	gfõld
>

12356 <
	g«me
>
	gLBDCF
</name>

12357 <
	gdes¸ùti⁄
>
LIN
  
dëe˘i⁄
 
˛ór


12358 
	gÊag
</
	gdes¸ùti⁄
>

12359 <
	gbôOff£t
>8</bitOffset>

12360 <
	gbôWidth
>1</bitWidth>

12361 </
	gfõld
>

12362 <
	gfõld
>

12363 <
	g«me
>
	gTCCF
</name>

12364 <
	gdes¸ùti⁄
>
Tønsmissi⁄
 
com∂ëe
 
˛ór


12365 
	gÊag
</
	gdes¸ùti⁄
>

12366 <
	gbôOff£t
>6</bitOffset>

12367 <
	gbôWidth
>1</bitWidth>

12368 </
	gfõld
>

12369 <
	gfõld
>

12370 <
	g«me
>
	gIDLECF
</name>

12371 <
	gdes¸ùti⁄
>
IdÀ
 
löe
 
dëe˘ed
 
˛ór


12372 
	gÊag
</
	gdes¸ùti⁄
>

12373 <
	gbôOff£t
>4</bitOffset>

12374 <
	gbôWidth
>1</bitWidth>

12375 </
	gfõld
>

12376 <
	gfõld
>

12377 <
	g«me
>
	gORECF
</name>

12378 <
	gdes¸ùti⁄
>
Ovîrun
 
îr‹
 
˛ór
 
	gÊag
</description>

12379 <
	gbôOff£t
>3</bitOffset>

12380 <
	gbôWidth
>1</bitWidth>

12381 </
	gfõld
>

12382 <
	gfõld
>

12383 <
	g«me
>
	gNCF
</name>

12384 <
	gdes¸ùti⁄
>
Noi£
 
dëe˘ed
 
˛ór
 
	gÊag
</description>

12385 <
	gbôOff£t
>2</bitOffset>

12386 <
	gbôWidth
>1</bitWidth>

12387 </
	gfõld
>

12388 <
	gfõld
>

12389 <
	g«me
>
	gFECF
</name>

12390 <
	gdes¸ùti⁄
>
Fømög
 
îr‹
 
˛ór
 
	gÊag
</description>

12391 <
	gbôOff£t
>1</bitOffset>

12392 <
	gbôWidth
>1</bitWidth>

12393 </
	gfõld
>

12394 <
	gfõld
>

12395 <
	g«me
>
	gPECF
</name>

12396 <
	gdes¸ùti⁄
>
P¨ôy
 
îr‹
 
˛ór
 
	gÊag
</description>

12397 <
	gbôOff£t
>0</bitOffset>

12398 <
	gbôWidth
>1</bitWidth>

12399 </
	gfõld
>

12400 </
	gfõlds
>

12403 <
	g«me
>
	gRDR
</name>

12404 <
	gdi•œyName
>
	gRDR
</displayName>

12405 <
	gdes¸ùti⁄
>
Re˚ive
 
d©a
 </description>

12406 <
	gaddªssOff£t
>0x24</addressOffset>

12407 <
	gsize
>0x20</size>

12408 <
	gac˚ss
>
	gªad
-
	g⁄ly
</access>

12409 <
	gª£tVÆue
>0x0000</resetValue>

12410 <
	gfõlds
>

12411 <
	gfõld
>

12412 <
	g«me
>
	gRDR
</name>

12413 <
	gdes¸ùti⁄
>
Re˚ive
 
d©a
 
	gvÆue
</description>

12414 <
	gbôOff£t
>0</bitOffset>

12415 <
	gbôWidth
>9</bitWidth>

12416 </
	gfõld
>

12417 </
	gfõlds
>

12420 <
	g«me
>
	gTDR
</name>

12421 <
	gdi•œyName
>
	gTDR
</displayName>

12422 <
	gdes¸ùti⁄
>
Tønsmô
 
d©a
 </description>

12423 <
	gaddªssOff£t
>0x28</addressOffset>

12424 <
	gsize
>0x20</size>

12425 <
	gac˚ss
>
	gªad
-
	gwrôe
</access>

12426 <
	gª£tVÆue
>0x0000</resetValue>

12427 <
	gfõlds
>

12428 <
	gfõld
>

12429 <
	g«me
>
	gTDR
</name>

12430 <
	gdes¸ùti⁄
>
Tønsmô
 
d©a
 
	gvÆue
</description>

12431 <
	gbôOff£t
>0</bitOffset>

12432 <
	gbôWidth
>9</bitWidth>

12433 </
	gfõld
>

12434 </
	gfõlds
>

12436 </
	gªgi°îs
>

12437 </
	g≥rùhîÆ
>

12438 <
≥rùhîÆ
 
	gdîivedFrom
="USART1">

12439 <
«me
>
USART2
</name>

12440 <
ba£Addªss
>0x40004400</baseAddress>

12441 <
öãºu±
>

12442 <
«me
>
USART2_IRQ
</name>

12443 <
des¸ùti⁄
>
USART2
 
globÆ
 
öãºu±
</description>

12444 <
vÆue
>28</value>

12445 </
öãºu±
>

12446 </
≥rùhîÆ
>

12447 <
≥rùhîÆ
>

12448 <
«me
>
COMP
</name>

12449 <
des¸ùti⁄
>
Com∑øt‹
</description>

12450 <
groupName
>
COMP
</groupName>

12451 <
ba£Addªss
>0x4001001C</baseAddress>

12452 <
addªssBlock
>

12453 <
off£t
>0x0</offset>

12454 <
size
>0x400</size>

12455 <
ußge
>
ªgi°îs
</usage>

12456 </
addªssBlock
>

12457 <
ªgi°îs
>

12459 <
«me
>
CSR
</name>

12460 <
di•œyName
>
CSR
</displayName>

12461 <
des¸ùti⁄
>
c⁄åﬁ
 
™d
 
°©us
 </description>

12462 <
addªssOff£t
>0x0</addressOffset>

12463 <
size
>0x20</size>

12464 <
ª£tVÆue
>0x00000000</resetValue>

12465 <
fõlds
>

12466 <
fõld
>

12467 <
«me
>
COMP1EN
</name>

12468 <
des¸ùti⁄
>
Com∑øt‹
 1 
íabÀ
</description>

12469 <
bôOff£t
>0</bitOffset>

12470 <
bôWidth
>1</bitWidth>

12471 <
ac˚ss
>
ªad
-
wrôe
</access>

12472 </
fõld
>

12473 <
fõld
>

12474 <
«me
>
COMP1_INP_DAC
</name>

12475 <
des¸ùti⁄
>
COMP1_INP_DAC
</description>

12476 <
bôOff£t
>1</bitOffset>

12477 <
bôWidth
>1</bitWidth>

12478 <
ac˚ss
>
ªad
-
wrôe
</access>

12479 </
fõld
>

12480 <
fõld
>

12481 <
«me
>
COMP1MODE
</name>

12482 <
des¸ùti⁄
>
Com∑øt‹
 1 
mode
</description>

12483 <
bôOff£t
>2</bitOffset>

12484 <
bôWidth
>2</bitWidth>

12485 <
ac˚ss
>
ªad
-
wrôe
</access>

12486 </
fõld
>

12487 <
fõld
>

12488 <
«me
>
COMP1INSEL
</name>

12489 <
des¸ùti⁄
>
Com∑øt‹
 1 
övîtög
 
öput


12490 
£À˘i⁄
</
des¸ùti⁄
>

12491 <
bôOff£t
>4</bitOffset>

12492 <
bôWidth
>3</bitWidth>

12493 <
ac˚ss
>
ªad
-
wrôe
</access>

12494 </
fõld
>

12495 <
fõld
>

12496 <
«me
>
COMP1OUTSEL
</name>

12497 <
des¸ùti⁄
>
Com∑øt‹
 1 
ouçut


12498 
£À˘i⁄
</
des¸ùti⁄
>

12499 <
bôOff£t
>8</bitOffset>

12500 <
bôWidth
>3</bitWidth>

12501 <
ac˚ss
>
ªad
-
wrôe
</access>

12502 </
fõld
>

12503 <
fõld
>

12504 <
«me
>
COMP1POL
</name>

12505 <
des¸ùti⁄
>
Com∑øt‹
 1 
ouçut


12506 
pﬁ¨ôy
</
des¸ùti⁄
>

12507 <
bôOff£t
>11</bitOffset>

12508 <
bôWidth
>1</bitWidth>

12509 <
ac˚ss
>
ªad
-
wrôe
</access>

12510 </
fõld
>

12511 <
fõld
>

12512 <
«me
>
COMP1HYST
</name>

12513 <
des¸ùti⁄
>
Com∑øt‹
 1 
hy°îesis
</description>

12514 <
bôOff£t
>12</bitOffset>

12515 <
bôWidth
>2</bitWidth>

12516 <
ac˚ss
>
ªad
-
wrôe
</access>

12517 </
fõld
>

12518 <
fõld
>

12519 <
«me
>
COMP1OUT
</name>

12520 <
des¸ùti⁄
>
Com∑øt‹
 1 
ouçut
</description>

12521 <
bôOff£t
>14</bitOffset>

12522 <
bôWidth
>1</bitWidth>

12523 <
ac˚ss
>
ªad
-
⁄ly
</access>

12524 </
fõld
>

12525 <
fõld
>

12526 <
«me
>
COMP1LOCK
</name>

12527 <
des¸ùti⁄
>
Com∑øt‹
 1 
lock
</description>

12528 <
bôOff£t
>15</bitOffset>

12529 <
bôWidth
>1</bitWidth>

12530 <
ac˚ss
>
ªad
-
wrôe
</access>

12531 </
fõld
>

12532 <
fõld
>

12533 <
«me
>
COMP2EN
</name>

12534 <
des¸ùti⁄
>
Com∑øt‹
 2 
íabÀ
</description>

12535 <
bôOff£t
>16</bitOffset>

12536 <
bôWidth
>1</bitWidth>

12537 <
ac˚ss
>
ªad
-
wrôe
</access>

12538 </
fõld
>

12539 <
fõld
>

12540 <
«me
>
COMP2MODE
</name>

12541 <
des¸ùti⁄
>
Com∑øt‹
 2 
mode
</description>

12542 <
bôOff£t
>18</bitOffset>

12543 <
bôWidth
>2</bitWidth>

12544 <
ac˚ss
>
ªad
-
wrôe
</access>

12545 </
fõld
>

12546 <
fõld
>

12547 <
«me
>
COMP2INSEL
</name>

12548 <
des¸ùti⁄
>
Com∑øt‹
 2 
övîtög
 
öput


12549 
£À˘i⁄
</
des¸ùti⁄
>

12550 <
bôOff£t
>20</bitOffset>

12551 <
bôWidth
>3</bitWidth>

12552 <
ac˚ss
>
ªad
-
wrôe
</access>

12553 </
fõld
>

12554 <
fõld
>

12555 <
«me
>
WNDWEN
</name>

12556 <
des¸ùti⁄
>
Wödow
 
mode
 
íabÀ
</description>

12557 <
bôOff£t
>23</bitOffset>

12558 <
bôWidth
>1</bitWidth>

12559 <
ac˚ss
>
ªad
-
wrôe
</access>

12560 </
fõld
>

12561 <
fõld
>

12562 <
«me
>
COMP2OUTSEL
</name>

12563 <
des¸ùti⁄
>
Com∑øt‹
 2 
ouçut


12564 
£À˘i⁄
</
des¸ùti⁄
>

12565 <
bôOff£t
>24</bitOffset>

12566 <
bôWidth
>3</bitWidth>

12567 <
ac˚ss
>
ªad
-
wrôe
</access>

12568 </
fõld
>

12569 <
fõld
>

12570 <
«me
>
COMP2POL
</name>

12571 <
des¸ùti⁄
>
Com∑øt‹
 2 
ouçut


12572 
pﬁ¨ôy
</
des¸ùti⁄
>

12573 <
bôOff£t
>27</bitOffset>

12574 <
bôWidth
>1</bitWidth>

12575 <
ac˚ss
>
ªad
-
wrôe
</access>

12576 </
fõld
>

12577 <
fõld
>

12578 <
«me
>
COMP2HYST
</name>

12579 <
des¸ùti⁄
>
Com∑øt‹
 2 
hy°îesis
</description>

12580 <
bôOff£t
>28</bitOffset>

12581 <
bôWidth
>2</bitWidth>

12582 <
ac˚ss
>
ªad
-
wrôe
</access>

12583 </
fõld
>

12584 <
fõld
>

12585 <
«me
>
COMP2OUT
</name>

12586 <
des¸ùti⁄
>
Com∑øt‹
 2 
ouçut
</description>

12587 <
bôOff£t
>30</bitOffset>

12588 <
bôWidth
>1</bitWidth>

12589 <
ac˚ss
>
ªad
-
⁄ly
</access>

12590 </
fõld
>

12591 <
fõld
>

12592 <
«me
>
COMP2LOCK
</name>

12593 <
des¸ùti⁄
>
Com∑øt‹
 2 
lock
</description>

12594 <
bôOff£t
>31</bitOffset>

12595 <
bôWidth
>1</bitWidth>

12596 <
ac˚ss
>
ªad
-
wrôe
</access>

12597 </
fõld
>

12598 </
fõlds
>

12600 </
ªgi°îs
>

12601 </
≥rùhîÆ
>

12602 <
≥rùhîÆ
>

12603 <
«me
>
RTC
</name>

12604 <
des¸ùti⁄
>
Ról
-
time
 
˛ock
</description>

12605 <
groupName
>
RTC
</groupName>

12606 <
ba£Addªss
>0x40002800</baseAddress>

12607 <
addªssBlock
>

12608 <
off£t
>0x0</offset>

12609 <
size
>0x400</size>

12610 <
ußge
>
ªgi°îs
</usage>

12611 </
addªssBlock
>

12612 <
öãºu±
>

12613 <
«me
>
RTC_IRQ
</name>

12614 <
des¸ùti⁄
>
RTC
 
globÆ
 
öãºu±
</description>

12615 <
vÆue
>2</value>

12616 </
öãºu±
>

12617 <
ªgi°îs
>

12619 <
«me
>
TR
</name>

12620 <
di•œyName
>
TR
</displayName>

12621 <
des¸ùti⁄
>
time
 </description>

12622 <
addªssOff£t
>0x0</addressOffset>

12623 <
size
>0x20</size>

12624 <
ac˚ss
>
ªad
-
wrôe
</access>

12625 <
ª£tVÆue
>0x00000000</resetValue>

12626 <
fõlds
>

12627 <
fõld
>

12628 <
«me
>
PM
</name>

12629 <
des¸ùti⁄
>
AM
/
PM
 
nŸ©i⁄
</description>

12630 <
bôOff£t
>22</bitOffset>

12631 <
bôWidth
>1</bitWidth>

12632 </
fõld
>

12633 <
fõld
>

12634 <
«me
>
HT
</name>

12635 <
des¸ùti⁄
>
Hour
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

12636 <
bôOff£t
>20</bitOffset>

12637 <
bôWidth
>2</bitWidth>

12638 </
fõld
>

12639 <
fõld
>

12640 <
«me
>
HU
</name>

12641 <
des¸ùti⁄
>
Hour
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

12642 <
bôOff£t
>16</bitOffset>

12643 <
bôWidth
>4</bitWidth>

12644 </
fõld
>

12645 <
fõld
>

12646 <
«me
>
MNT
</name>

12647 <
des¸ùti⁄
>
Möuã
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

12648 <
bôOff£t
>12</bitOffset>

12649 <
bôWidth
>3</bitWidth>

12650 </
fõld
>

12651 <
fõld
>

12652 <
«me
>
MNU
</name>

12653 <
des¸ùti⁄
>
Möuã
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

12654 <
bôOff£t
>8</bitOffset>

12655 <
bôWidth
>4</bitWidth>

12656 </
fõld
>

12657 <
fõld
>

12658 <
«me
>
ST
</name>

12659 <
des¸ùti⁄
>
Sec⁄d
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

12660 <
bôOff£t
>4</bitOffset>

12661 <
bôWidth
>3</bitWidth>

12662 </
fõld
>

12663 <
fõld
>

12664 <
«me
>
SU
</name>

12665 <
des¸ùti⁄
>
Sec⁄d
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

12666 <
bôOff£t
>0</bitOffset>

12667 <
bôWidth
>4</bitWidth>

12668 </
fõld
>

12669 </
fõlds
>

12672 <
«me
>
DR
</name>

12673 <
di•œyName
>
DR
</displayName>

12674 <
des¸ùti⁄
>
d©e
 </description>

12675 <
addªssOff£t
>0x4</addressOffset>

12676 <
size
>0x20</size>

12677 <
ac˚ss
>
ªad
-
wrôe
</access>

12678 <
ª£tVÆue
>0x00002101</resetValue>

12679 <
fõlds
>

12680 <
fõld
>

12681 <
«me
>
YT
</name>

12682 <
des¸ùti⁄
>
Yór
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

12683 <
bôOff£t
>20</bitOffset>

12684 <
bôWidth
>4</bitWidth>

12685 </
fõld
>

12686 <
fõld
>

12687 <
«me
>
YU
</name>

12688 <
des¸ùti⁄
>
Yór
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

12689 <
bôOff£t
>16</bitOffset>

12690 <
bôWidth
>4</bitWidth>

12691 </
fõld
>

12692 <
fõld
>

12693 <
«me
>
WDU
</name>

12694 <
des¸ùti⁄
>
Wìk
 
day
 
unôs
</description>

12695 <
bôOff£t
>13</bitOffset>

12696 <
bôWidth
>3</bitWidth>

12697 </
fõld
>

12698 <
fõld
>

12699 <
«me
>
MT
</name>

12700 <
des¸ùti⁄
>
M⁄th
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

12701 <
bôOff£t
>12</bitOffset>

12702 <
bôWidth
>1</bitWidth>

12703 </
fõld
>

12704 <
fõld
>

12705 <
«me
>
MU
</name>

12706 <
des¸ùti⁄
>
M⁄th
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

12707 <
bôOff£t
>8</bitOffset>

12708 <
bôWidth
>4</bitWidth>

12709 </
fõld
>

12710 <
fõld
>

12711 <
«me
>
DT
</name>

12712 <
des¸ùti⁄
>
D©e
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

12713 <
bôOff£t
>4</bitOffset>

12714 <
bôWidth
>2</bitWidth>

12715 </
fõld
>

12716 <
fõld
>

12717 <
«me
>
DU
</name>

12718 <
des¸ùti⁄
>
D©e
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

12719 <
bôOff£t
>0</bitOffset>

12720 <
bôWidth
>4</bitWidth>

12721 </
fõld
>

12722 </
fõlds
>

12725 <
«me
>
CR
</name>

12726 <
di•œyName
>
CR
</displayName>

12727 <
des¸ùti⁄
>
c⁄åﬁ
 </description>

12728 <
addªssOff£t
>0x8</addressOffset>

12729 <
size
>0x20</size>

12730 <
ª£tVÆue
>0x00000000</resetValue>

12731 <
fõlds
>

12732 <
fõld
>

12733 <
«me
>
TSEDGE
</name>

12734 <
des¸ùti⁄
>
Time
-
°amp
 
evít
 
a˘ive


12735 
edge
</
des¸ùti⁄
>

12736 <
bôOff£t
>3</bitOffset>

12737 <
bôWidth
>1</bitWidth>

12738 <
ac˚ss
>
ªad
-
wrôe
</access>

12739 </
fõld
>

12740 <
fõld
>

12741 <
«me
>
REFCKON
</name>

12742 <
des¸ùti⁄
>
RTC_REFIN
 
ª„ªn˚
 
˛ock
 
dëe˘i⁄


12743 
íabÀ
 (50 
‹
 60 
Hz
)</
des¸ùti⁄
>

12744 <
bôOff£t
>4</bitOffset>

12745 <
bôWidth
>1</bitWidth>

12746 <
ac˚ss
>
ªad
-
wrôe
</access>

12747 </
fõld
>

12748 <
fõld
>

12749 <
«me
>
BYPSHAD
</name>

12750 <
des¸ùti⁄
>
By∑ss
 
the
 
shadow


12751 
ªgi°îs
</
des¸ùti⁄
>

12752 <
bôOff£t
>5</bitOffset>

12753 <
bôWidth
>1</bitWidth>

12754 <
ac˚ss
>
ªad
-
wrôe
</access>

12755 </
fõld
>

12756 <
fõld
>

12757 <
«me
>
FMT
</name>

12758 <
des¸ùti⁄
>
Hour
 
f‹m©
</description>

12759 <
bôOff£t
>6</bitOffset>

12760 <
bôWidth
>1</bitWidth>

12761 <
ac˚ss
>
ªad
-
wrôe
</access>

12762 </
fõld
>

12763 <
fõld
>

12764 <
«me
>
ALRAE
</name>

12765 <
des¸ùti⁄
>
Aœrm
 
A
 
íabÀ
</description>

12766 <
bôOff£t
>8</bitOffset>

12767 <
bôWidth
>1</bitWidth>

12768 <
ac˚ss
>
ªad
-
wrôe
</access>

12769 </
fõld
>

12770 <
fõld
>

12771 <
«me
>
TSE
</name>

12772 <
des¸ùti⁄
>
time°amp
 
íabÀ
</description>

12773 <
bôOff£t
>11</bitOffset>

12774 <
bôWidth
>1</bitWidth>

12775 <
ac˚ss
>
ªad
-
wrôe
</access>

12776 </
fõld
>

12777 <
fõld
>

12778 <
«me
>
ALRAIE
</name>

12779 <
des¸ùti⁄
>
Aœrm
 
A
 
öãºu±
 
íabÀ
</description>

12780 <
bôOff£t
>12</bitOffset>

12781 <
bôWidth
>1</bitWidth>

12782 <
ac˚ss
>
ªad
-
wrôe
</access>

12783 </
fõld
>

12784 <
fõld
>

12785 <
«me
>
TSIE
</name>

12786 <
des¸ùti⁄
>
Time
-
°amp
 
öãºu±


12787 
íabÀ
</
des¸ùti⁄
>

12788 <
bôOff£t
>15</bitOffset>

12789 <
bôWidth
>1</bitWidth>

12790 <
ac˚ss
>
ªad
-
wrôe
</access>

12791 </
fõld
>

12792 <
fõld
>

12793 <
«me
>
ADD1H
</name>

12794 <
des¸ùti⁄
>
Add
 1 
hour
 (
summî
 
time


12795 
ch™ge
)</
des¸ùti⁄
>

12796 <
bôOff£t
>16</bitOffset>

12797 <
bôWidth
>1</bitWidth>

12798 <
ac˚ss
>
wrôe
-
⁄ly
</access>

12799 </
fõld
>

12800 <
fõld
>

12801 <
«me
>
SUB1H
</name>

12802 <
des¸ùti⁄
>
Subåa˘
 1 
hour
 (
wöãr
 
time


12803 
ch™ge
)</
des¸ùti⁄
>

12804 <
bôOff£t
>17</bitOffset>

12805 <
bôWidth
>1</bitWidth>

12806 <
ac˚ss
>
wrôe
-
⁄ly
</access>

12807 </
fõld
>

12808 <
fõld
>

12809 <
«me
>
BKP
</name>

12810 <
des¸ùti⁄
>
Backup
</description>

12811 <
bôOff£t
>18</bitOffset>

12812 <
bôWidth
>1</bitWidth>

12813 <
ac˚ss
>
ªad
-
wrôe
</access>

12814 </
fõld
>

12815 <
fõld
>

12816 <
«me
>
COSEL
</name>

12817 <
des¸ùti⁄
>
CÆibøti⁄
 
ouçut


12818 
£À˘i⁄
</
des¸ùti⁄
>

12819 <
bôOff£t
>19</bitOffset>

12820 <
bôWidth
>1</bitWidth>

12821 <
ac˚ss
>
ªad
-
wrôe
</access>

12822 </
fõld
>

12823 <
fõld
>

12824 <
«me
>
POL
</name>

12825 <
des¸ùti⁄
>
Ouçut
 
pﬁ¨ôy
</description>

12826 <
bôOff£t
>20</bitOffset>

12827 <
bôWidth
>1</bitWidth>

12828 <
ac˚ss
>
ªad
-
wrôe
</access>

12829 </
fõld
>

12830 <
fõld
>

12831 <
«me
>
OSEL
</name>

12832 <
des¸ùti⁄
>
Ouçut
 
£À˘i⁄
</description>

12833 <
bôOff£t
>21</bitOffset>

12834 <
bôWidth
>2</bitWidth>

12835 <
ac˚ss
>
ªad
-
wrôe
</access>

12836 </
fõld
>

12837 <
fõld
>

12838 <
«me
>
COE
</name>

12839 <
des¸ùti⁄
>
CÆibøti⁄
 
ouçut
 
íabÀ
</description>

12840 <
bôOff£t
>23</bitOffset>

12841 <
bôWidth
>1</bitWidth>

12842 <
ac˚ss
>
ªad
-
wrôe
</access>

12843 </
fõld
>

12844 </
fõlds
>

12847 <
«me
>
ISR
</name>

12848 <
di•œyName
>
ISR
</displayName>

12849 <
des¸ùti⁄
>
öôüliz©i⁄
 
™d
 
°©us


12850 </
des¸ùti⁄
>

12851 <
addªssOff£t
>0xC</addressOffset>

12852 <
size
>0x20</size>

12853 <
ª£tVÆue
>0x00000007</resetValue>

12854 <
fõlds
>

12855 <
fõld
>

12856 <
«me
>
ALRAWF
</name>

12857 <
des¸ùti⁄
>
Aœrm
 
A
 
wrôe
 
Êag
</description>

12858 <
bôOff£t
>0</bitOffset>

12859 <
bôWidth
>1</bitWidth>

12860 <
ac˚ss
>
ªad
-
⁄ly
</access>

12861 </
fõld
>

12862 <
fõld
>

12863 <
«me
>
SHPF
</name>

12864 <
des¸ùti⁄
>
Shi·
 
›î©i⁄
 
≥ndög
</description>

12865 <
bôOff£t
>3</bitOffset>

12866 <
bôWidth
>1</bitWidth>

12867 <
ac˚ss
>
ªad
-
wrôe
</access>

12868 </
fõld
>

12869 <
fõld
>

12870 <
«me
>
INITS
</name>

12871 <
des¸ùti⁄
>
Inôüliz©i⁄
 
°©us
 
Êag
</description>

12872 <
bôOff£t
>4</bitOffset>

12873 <
bôWidth
>1</bitWidth>

12874 <
ac˚ss
>
ªad
-
⁄ly
</access>

12875 </
fõld
>

12876 <
fõld
>

12877 <
«me
>
RSF
</name>

12878 <
des¸ùti⁄
>
Regi°îs
 
synchr⁄iz©i⁄


12879 
Êag
</
des¸ùti⁄
>

12880 <
bôOff£t
>5</bitOffset>

12881 <
bôWidth
>1</bitWidth>

12882 <
ac˚ss
>
ªad
-
wrôe
</access>

12883 </
fõld
>

12884 <
fõld
>

12885 <
«me
>
INITF
</name>

12886 <
des¸ùti⁄
>
Inôüliz©i⁄
 
Êag
</description>

12887 <
bôOff£t
>6</bitOffset>

12888 <
bôWidth
>1</bitWidth>

12889 <
ac˚ss
>
ªad
-
⁄ly
</access>

12890 </
fõld
>

12891 <
fõld
>

12892 <
«me
>
INIT
</name>

12893 <
des¸ùti⁄
>
Inôüliz©i⁄
 
mode
</description>

12894 <
bôOff£t
>7</bitOffset>

12895 <
bôWidth
>1</bitWidth>

12896 <
ac˚ss
>
ªad
-
wrôe
</access>

12897 </
fõld
>

12898 <
fõld
>

12899 <
«me
>
ALRAF
</name>

12900 <
des¸ùti⁄
>
Aœrm
 
A
 
Êag
</description>

12901 <
bôOff£t
>8</bitOffset>

12902 <
bôWidth
>1</bitWidth>

12903 <
ac˚ss
>
ªad
-
wrôe
</access>

12904 </
fõld
>

12905 <
fõld
>

12906 <
«me
>
TSF
</name>

12907 <
des¸ùti⁄
>
Time
-
°amp
 
Êag
</description>

12908 <
bôOff£t
>11</bitOffset>

12909 <
bôWidth
>1</bitWidth>

12910 <
ac˚ss
>
ªad
-
wrôe
</access>

12911 </
fõld
>

12912 <
fõld
>

12913 <
«me
>
TSOVF
</name>

12914 <
des¸ùti⁄
>
Time
-
°amp
 
ovîÊow
 
Êag
</description>

12915 <
bôOff£t
>12</bitOffset>

12916 <
bôWidth
>1</bitWidth>

12917 <
ac˚ss
>
ªad
-
wrôe
</access>

12918 </
fõld
>

12919 <
fõld
>

12920 <
«me
>
TAMP1F
</name>

12921 <
des¸ùti⁄
>
RTC_TAMP1
 
dëe˘i⁄
 
Êag
</description>

12922 <
bôOff£t
>13</bitOffset>

12923 <
bôWidth
>1</bitWidth>

12924 <
ac˚ss
>
ªad
-
wrôe
</access>

12925 </
fõld
>

12926 <
fõld
>

12927 <
«me
>
TAMP2F
</name>

12928 <
des¸ùti⁄
>
RTC_TAMP2
 
dëe˘i⁄
 
Êag
</description>

12929 <
bôOff£t
>14</bitOffset>

12930 <
bôWidth
>1</bitWidth>

12931 <
ac˚ss
>
ªad
-
wrôe
</access>

12932 </
fõld
>

12933 <
fõld
>

12934 <
«me
>
RECALPF
</name>

12935 <
des¸ùti⁄
>
Reˇlibøti⁄
 
≥ndög
 
Fœg
</description>

12936 <
bôOff£t
>16</bitOffset>

12937 <
bôWidth
>1</bitWidth>

12938 <
ac˚ss
>
ªad
-
⁄ly
</access>

12939 </
fõld
>

12940 </
fõlds
>

12943 <
«me
>
PRER
</name>

12944 <
di•œyName
>
PRER
</displayName>

12945 <
des¸ùti⁄
>
¥esˇÀr
 </description>

12946 <
addªssOff£t
>0x10</addressOffset>

12947 <
size
>0x20</size>

12948 <
ac˚ss
>
ªad
-
wrôe
</access>

12949 <
ª£tVÆue
>0x007F00FF</resetValue>

12950 <
fõlds
>

12951 <
fõld
>

12952 <
«me
>
PREDIV_A
</name>

12953 <
des¸ùti⁄
>
Asynchr⁄ous
 
¥esˇÀr


12954 
Á˘‹
</
des¸ùti⁄
>

12955 <
bôOff£t
>16</bitOffset>

12956 <
bôWidth
>7</bitWidth>

12957 </
fõld
>

12958 <
fõld
>

12959 <
«me
>
PREDIV_S
</name>

12960 <
des¸ùti⁄
>
Synchr⁄ous
 
¥esˇÀr


12961 
Á˘‹
</
des¸ùti⁄
>

12962 <
bôOff£t
>0</bitOffset>

12963 <
bôWidth
>15</bitWidth>

12964 </
fõld
>

12965 </
fõlds
>

12968 <
«me
>
ALRMAR
</name>

12969 <
di•œyName
>
ALRMAR
</displayName>

12970 <
des¸ùti⁄
>
Æ¨m
 
A
 </description>

12971 <
addªssOff£t
>0x1C</addressOffset>

12972 <
size
>0x20</size>

12973 <
ac˚ss
>
ªad
-
wrôe
</access>

12974 <
ª£tVÆue
>0x00000000</resetValue>

12975 <
fõlds
>

12976 <
fõld
>

12977 <
«me
>
MSK4
</name>

12978 <
des¸ùti⁄
>
Aœrm
 
A
 
d©e
 
mask
</description>

12979 <
bôOff£t
>31</bitOffset>

12980 <
bôWidth
>1</bitWidth>

12981 </
fõld
>

12982 <
fõld
>

12983 <
«me
>
WDSEL
</name>

12984 <
des¸ùti⁄
>
Wìk
 
day
 
£À˘i⁄
</description>

12985 <
bôOff£t
>30</bitOffset>

12986 <
bôWidth
>1</bitWidth>

12987 </
fõld
>

12988 <
fõld
>

12989 <
«me
>
DT
</name>

12990 <
des¸ùti⁄
>
D©e
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

12991 <
bôOff£t
>28</bitOffset>

12992 <
bôWidth
>2</bitWidth>

12993 </
fõld
>

12994 <
fõld
>

12995 <
«me
>
DU
</name>

12996 <
des¸ùti⁄
>
D©e
 
unôs
 
‹
 
day
 
ö
 
BCD


12997 
f‹m©
.</
des¸ùti⁄
>

12998 <
bôOff£t
>24</bitOffset>

12999 <
bôWidth
>4</bitWidth>

13000 </
fõld
>

13001 <
fõld
>

13002 <
«me
>
MSK3
</name>

13003 <
des¸ùti⁄
>
Aœrm
 
A
 
hours
 
mask
</description>

13004 <
bôOff£t
>23</bitOffset>

13005 <
bôWidth
>1</bitWidth>

13006 </
fõld
>

13007 <
fõld
>

13008 <
«me
>
PM
</name>

13009 <
des¸ùti⁄
>
AM
/
PM
 
nŸ©i⁄
</description>

13010 <
bôOff£t
>22</bitOffset>

13011 <
bôWidth
>1</bitWidth>

13012 </
fõld
>

13013 <
fõld
>

13014 <
«me
>
HT
</name>

13015 <
des¸ùti⁄
>
Hour
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

13016 <
bôOff£t
>20</bitOffset>

13017 <
bôWidth
>2</bitWidth>

13018 </
fõld
>

13019 <
fõld
>

13020 <
«me
>
HU
</name>

13021 <
des¸ùti⁄
>
Hour
 
unôs
 
ö
 
BCD
 
f‹m©
.</description>

13022 <
bôOff£t
>16</bitOffset>

13023 <
bôWidth
>4</bitWidth>

13024 </
fõld
>

13025 <
fõld
>

13026 <
«me
>
MSK2
</name>

13027 <
des¸ùti⁄
>
Aœrm
 
A
 
möuãs
 
mask
</description>

13028 <
bôOff£t
>15</bitOffset>

13029 <
bôWidth
>1</bitWidth>

13030 </
fõld
>

13031 <
fõld
>

13032 <
«me
>
MNT
</name>

13033 <
des¸ùti⁄
>
Möuã
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

13034 <
bôOff£t
>12</bitOffset>

13035 <
bôWidth
>3</bitWidth>

13036 </
fõld
>

13037 <
fõld
>

13038 <
«me
>
MNU
</name>

13039 <
des¸ùti⁄
>
Möuã
 
unôs
 
ö
 
BCD


13040 
f‹m©
.</
des¸ùti⁄
>

13041 <
bôOff£t
>8</bitOffset>

13042 <
bôWidth
>4</bitWidth>

13043 </
fõld
>

13044 <
fõld
>

13045 <
«me
>
MSK1
</name>

13046 <
des¸ùti⁄
>
Aœrm
 
A
 
£c⁄ds
 
mask
</description>

13047 <
bôOff£t
>7</bitOffset>

13048 <
bôWidth
>1</bitWidth>

13049 </
fõld
>

13050 <
fõld
>

13051 <
«me
>
ST
</name>

13052 <
des¸ùti⁄
>
Sec⁄d
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

13053 <
bôOff£t
>4</bitOffset>

13054 <
bôWidth
>3</bitWidth>

13055 </
fõld
>

13056 <
fõld
>

13057 <
«me
>
SU
</name>

13058 <
des¸ùti⁄
>
Sec⁄d
 
unôs
 
ö
 
BCD


13059 
f‹m©
.</
des¸ùti⁄
>

13060 <
bôOff£t
>0</bitOffset>

13061 <
bôWidth
>4</bitWidth>

13062 </
fõld
>

13063 </
fõlds
>

13066 <
«me
>
WPR
</name>

13067 <
di•œyName
>
WPR
</displayName>

13068 <
des¸ùti⁄
>
wrôe
 
¥Ÿe˘i⁄
 </description>

13069 <
addªssOff£t
>0x24</addressOffset>

13070 <
size
>0x20</size>

13071 <
ac˚ss
>
wrôe
-
⁄ly
</access>

13072 <
ª£tVÆue
>0x00000000</resetValue>

13073 <
fõlds
>

13074 <
fõld
>

13075 <
«me
>
KEY
</name>

13076 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘i⁄
 
key
</description>

13077 <
bôOff£t
>0</bitOffset>

13078 <
bôWidth
>8</bitWidth>

13079 </
fõld
>

13080 </
fõlds
>

13083 <
«me
>
SSR
</name>

13084 <
di•œyName
>
SSR
</displayName>

13085 <
des¸ùti⁄
>
sub
 
£c⁄d
 </description>

13086 <
addªssOff£t
>0x28</addressOffset>

13087 <
size
>0x20</size>

13088 <
ac˚ss
>
ªad
-
⁄ly
</access>

13089 <
ª£tVÆue
>0x00000000</resetValue>

13090 <
fõlds
>

13091 <
fõld
>

13092 <
«me
>
SS
</name>

13093 <
des¸ùti⁄
>
Sub
 
£c⁄d
 
vÆue
</description>

13094 <
bôOff£t
>0</bitOffset>

13095 <
bôWidth
>16</bitWidth>

13096 </
fõld
>

13097 </
fõlds
>

13100 <
«me
>
SHIFTR
</name>

13101 <
di•œyName
>
SHIFTR
</displayName>

13102 <
des¸ùti⁄
>
shi·
 
c⁄åﬁ
 </description>

13103 <
addªssOff£t
>0x2C</addressOffset>

13104 <
size
>0x20</size>

13105 <
ac˚ss
>
wrôe
-
⁄ly
</access>

13106 <
ª£tVÆue
>0x00000000</resetValue>

13107 <
fõlds
>

13108 <
fõld
>

13109 <
«me
>
ADD1S
</name>

13110 <
des¸ùti⁄
>
Re£rved
</description>

13111 <
bôOff£t
>31</bitOffset>

13112 <
bôWidth
>1</bitWidth>

13113 </
fõld
>

13114 <
fõld
>

13115 <
«me
>
SUBFS
</name>

13116 <
des¸ùti⁄
>
Subåa˘
 
a
 
‰a˘i⁄
 
of
á

13117 
£c⁄d
</
des¸ùti⁄
>

13118 <
bôOff£t
>0</bitOffset>

13119 <
bôWidth
>15</bitWidth>

13120 </
fõld
>

13121 </
fõlds
>

13124 <
«me
>
TSTR
</name>

13125 <
di•œyName
>
TSTR
</displayName>

13126 <
des¸ùti⁄
>
time°amp
 
time
 </description>

13127 <
addªssOff£t
>0x30</addressOffset>

13128 <
size
>0x20</size>

13129 <
ac˚ss
>
ªad
-
⁄ly
</access>

13130 <
ª£tVÆue
>0x00000000</resetValue>

13131 <
fõlds
>

13132 <
fõld
>

13133 <
«me
>
PM
</name>

13134 <
des¸ùti⁄
>
AM
/
PM
 
nŸ©i⁄
</description>

13135 <
bôOff£t
>22</bitOffset>

13136 <
bôWidth
>1</bitWidth>

13137 </
fõld
>

13138 <
fõld
>

13139 <
«me
>
HT
</name>

13140 <
des¸ùti⁄
>
Hour
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

13141 <
bôOff£t
>20</bitOffset>

13142 <
bôWidth
>2</bitWidth>

13143 </
fõld
>

13144 <
fõld
>

13145 <
«me
>
HU
</name>

13146 <
des¸ùti⁄
>
Hour
 
unôs
 
ö
 
BCD
 
f‹m©
.</description>

13147 <
bôOff£t
>16</bitOffset>

13148 <
bôWidth
>4</bitWidth>

13149 </
fõld
>

13150 <
fõld
>

13151 <
«me
>
MNT
</name>

13152 <
des¸ùti⁄
>
Möuã
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

13153 <
bôOff£t
>12</bitOffset>

13154 <
bôWidth
>3</bitWidth>

13155 </
fõld
>

13156 <
fõld
>

13157 <
«me
>
MNU
</name>

13158 <
des¸ùti⁄
>
Möuã
 
unôs
 
ö
 
BCD


13159 
f‹m©
.</
des¸ùti⁄
>

13160 <
bôOff£t
>8</bitOffset>

13161 <
bôWidth
>4</bitWidth>

13162 </
fõld
>

13163 <
fõld
>

13164 <
«me
>
ST
</name>

13165 <
des¸ùti⁄
>
Sec⁄d
 
ãns
 
ö
 
BCD
 
f‹m©
.</description>

13166 <
bôOff£t
>4</bitOffset>

13167 <
bôWidth
>3</bitWidth>

13168 </
fõld
>

13169 <
fõld
>

13170 <
«me
>
SU
</name>

13171 <
des¸ùti⁄
>
Sec⁄d
 
unôs
 
ö
 
BCD


13172 
f‹m©
.</
des¸ùti⁄
>

13173 <
bôOff£t
>0</bitOffset>

13174 <
bôWidth
>4</bitWidth>

13175 </
fõld
>

13176 </
fõlds
>

13179 <
«me
>
TSDR
</name>

13180 <
di•œyName
>
TSDR
</displayName>

13181 <
des¸ùti⁄
>
time°amp
 
d©e
 </description>

13182 <
addªssOff£t
>0x34</addressOffset>

13183 <
size
>0x20</size>

13184 <
ac˚ss
>
ªad
-
⁄ly
</access>

13185 <
ª£tVÆue
>0x00000000</resetValue>

13186 <
fõlds
>

13187 <
fõld
>

13188 <
«me
>
WDU
</name>

13189 <
des¸ùti⁄
>
Wìk
 
day
 
unôs
</description>

13190 <
bôOff£t
>13</bitOffset>

13191 <
bôWidth
>3</bitWidth>

13192 </
fõld
>

13193 <
fõld
>

13194 <
«me
>
MT
</name>

13195 <
des¸ùti⁄
>
M⁄th
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

13196 <
bôOff£t
>12</bitOffset>

13197 <
bôWidth
>1</bitWidth>

13198 </
fõld
>

13199 <
fõld
>

13200 <
«me
>
MU
</name>

13201 <
des¸ùti⁄
>
M⁄th
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

13202 <
bôOff£t
>8</bitOffset>

13203 <
bôWidth
>4</bitWidth>

13204 </
fõld
>

13205 <
fõld
>

13206 <
«me
>
DT
</name>

13207 <
des¸ùti⁄
>
D©e
 
ãns
 
ö
 
BCD
 
f‹m©
</description>

13208 <
bôOff£t
>4</bitOffset>

13209 <
bôWidth
>2</bitWidth>

13210 </
fõld
>

13211 <
fõld
>

13212 <
«me
>
DU
</name>

13213 <
des¸ùti⁄
>
D©e
 
unôs
 
ö
 
BCD
 
f‹m©
</description>

13214 <
bôOff£t
>0</bitOffset>

13215 <
bôWidth
>4</bitWidth>

13216 </
fõld
>

13217 </
fõlds
>

13220 <
«me
>
TSSSR
</name>

13221 <
di•œyName
>
TSSSR
</displayName>

13222 <
des¸ùti⁄
>
time
-
°amp
 
sub
 
£c⁄d
 </description>

13223 <
addªssOff£t
>0x38</addressOffset>

13224 <
size
>0x20</size>

13225 <
ac˚ss
>
ªad
-
⁄ly
</access>

13226 <
ª£tVÆue
>0x00000000</resetValue>

13227 <
fõlds
>

13228 <
fõld
>

13229 <
«me
>
SS
</name>

13230 <
des¸ùti⁄
>
Sub
 
£c⁄d
 
vÆue
</description>

13231 <
bôOff£t
>0</bitOffset>

13232 <
bôWidth
>16</bitWidth>

13233 </
fõld
>

13234 </
fõlds
>

13237 <
«me
>
CALR
</name>

13238 <
di•œyName
>
CALR
</displayName>

13239 <
des¸ùti⁄
>
ˇlibøti⁄
 </description>

13240 <
addªssOff£t
>0x3C</addressOffset>

13241 <
size
>0x20</size>

13242 <
ac˚ss
>
ªad
-
wrôe
</access>

13243 <
ª£tVÆue
>0x00000000</resetValue>

13244 <
fõlds
>

13245 <
fõld
>

13246 <
«me
>
CALP
</name>

13247 <
des¸ùti⁄
>
U£
 
™
 8-
£c⁄d
 
ˇlibøti⁄
 
cy˛e


13248 
≥riod
</
des¸ùti⁄
>

13249 <
bôOff£t
>15</bitOffset>

13250 <
bôWidth
>1</bitWidth>

13251 </
fõld
>

13252 <
fõld
>

13253 <
«me
>
CALW8
</name>

13254 <
des¸ùti⁄
>
U£
 
a
 16-
£c⁄d
 
ˇlibøti⁄
 
cy˛e


13255 
≥riod
</
des¸ùti⁄
>

13256 <
bôOff£t
>14</bitOffset>

13257 <
bôWidth
>1</bitWidth>

13258 </
fõld
>

13259 <
fõld
>

13260 <
«me
>
CALW16
</name>

13261 <
des¸ùti⁄
>
Re£rved
</description>

13262 <
bôOff£t
>13</bitOffset>

13263 <
bôWidth
>1</bitWidth>

13264 </
fõld
>

13265 <
fõld
>

13266 <
«me
>
CALM
</name>

13267 <
des¸ùti⁄
>
CÆibøti⁄
 
möus
</description>

13268 <
bôOff£t
>0</bitOffset>

13269 <
bôWidth
>9</bitWidth>

13270 </
fõld
>

13271 </
fõlds
>

13274 <
«me
>
TAFCR
</name>

13275 <
di•œyName
>
TAFCR
</displayName>

13276 <
des¸ùti⁄
>
èm≥r
 
™d
 
Æã∫©e
 
fun˘i⁄
 
c⁄figuøti⁄


13277 </
des¸ùti⁄
>

13278 <
addªssOff£t
>0x40</addressOffset>

13279 <
size
>0x20</size>

13280 <
ac˚ss
>
ªad
-
wrôe
</access>

13281 <
ª£tVÆue
>0x00000000</resetValue>

13282 <
fõlds
>

13283 <
fõld
>

13284 <
«me
>
PC15MODE
</name>

13285 <
des¸ùti⁄
>
PC15
 
mode
</description>

13286 <
bôOff£t
>23</bitOffset>

13287 <
bôWidth
>1</bitWidth>

13288 </
fõld
>

13289 <
fõld
>

13290 <
«me
>
PC15VALUE
</name>

13291 <
des¸ùti⁄
>
PC15
 
vÆue
</description>

13292 <
bôOff£t
>22</bitOffset>

13293 <
bôWidth
>1</bitWidth>

13294 </
fõld
>

13295 <
fõld
>

13296 <
«me
>
PC14MODE
</name>

13297 <
des¸ùti⁄
>
PC14
 
mode
</description>

13298 <
bôOff£t
>21</bitOffset>

13299 <
bôWidth
>1</bitWidth>

13300 </
fõld
>

13301 <
fõld
>

13302 <
«me
>
PC14VALUE
</name>

13303 <
des¸ùti⁄
>
PC14
 
vÆue
</description>

13304 <
bôOff£t
>20</bitOffset>

13305 <
bôWidth
>1</bitWidth>

13306 </
fõld
>

13307 <
fõld
>

13308 <
«me
>
PC13MODE
</name>

13309 <
des¸ùti⁄
>
PC13
 
mode
</description>

13310 <
bôOff£t
>19</bitOffset>

13311 <
bôWidth
>1</bitWidth>

13312 </
fõld
>

13313 <
fõld
>

13314 <
«me
>
PC13VALUE
</name>

13315 <
des¸ùti⁄
>
RTC_ALARM
 
ouçut
 
ty≥
/
PC13


13316 
vÆue
</
des¸ùti⁄
>

13317 <
bôOff£t
>18</bitOffset>

13318 <
bôWidth
>1</bitWidth>

13319 </
fõld
>

13320 <
fõld
>

13321 <
«me
>
TAMP_PUDIS
</name>

13322 <
des¸ùti⁄
>
RTC_TAMPx
 
puŒ
-
up
 
dißbÀ
</description>

13323 <
bôOff£t
>15</bitOffset>

13324 <
bôWidth
>1</bitWidth>

13325 </
fõld
>

13326 <
fõld
>

13327 <
«me
>
TAMP_PRCH
</name>

13328 <
des¸ùti⁄
>
RTC_TAMPx
 
¥ech¨ge


13329 
duøti⁄
</
des¸ùti⁄
>

13330 <
bôOff£t
>13</bitOffset>

13331 <
bôWidth
>2</bitWidth>

13332 </
fõld
>

13333 <
fõld
>

13334 <
«me
>
TAMPFLT
</name>

13335 <
des¸ùti⁄
>
RTC_TAMPx
 
fûãr
 
cou¡
</description>

13336 <
bôOff£t
>11</bitOffset>

13337 <
bôWidth
>2</bitWidth>

13338 </
fõld
>

13339 <
fõld
>

13340 <
«me
>
TAMPFREQ
</name>

13341 <
des¸ùti⁄
>
Tam≥r
 
ßm∂ög
 
‰equícy
</description>

13342 <
bôOff£t
>8</bitOffset>

13343 <
bôWidth
>3</bitWidth>

13344 </
fõld
>

13345 <
fõld
>

13346 <
«me
>
TAMPTS
</name>

13347 <
des¸ùti⁄
>
A˘iv©e
 
time°amp
 
⁄
 
èm≥r
 
dëe˘i⁄


13348 
evít
</
des¸ùti⁄
>

13349 <
bôOff£t
>7</bitOffset>

13350 <
bôWidth
>1</bitWidth>

13351 </
fõld
>

13352 <
fõld
>

13353 <
«me
>
TAMP2_TRG
</name>

13354 <
des¸ùti⁄
>
A˘ive
 
Àvñ
 
RTC_TAMP2


13355 
öput
</
des¸ùti⁄
>

13356 <
bôOff£t
>4</bitOffset>

13357 <
bôWidth
>1</bitWidth>

13358 </
fõld
>

13359 <
fõld
>

13360 <
«me
>
TAMP2E
</name>

13361 <
des¸ùti⁄
>
RTC_TAMP2
 
öput
 
dëe˘i⁄


13362 
íabÀ
</
des¸ùti⁄
>

13363 <
bôOff£t
>3</bitOffset>

13364 <
bôWidth
>1</bitWidth>

13365 </
fõld
>

13366 <
fõld
>

13367 <
«me
>
TAMPIE
</name>

13368 <
des¸ùti⁄
>
Tam≥r
 
öãºu±
 
íabÀ
</description>

13369 <
bôOff£t
>2</bitOffset>

13370 <
bôWidth
>1</bitWidth>

13371 </
fõld
>

13372 <
fõld
>

13373 <
«me
>
TAMP1TRG
</name>

13374 <
des¸ùti⁄
>
A˘ive
 
Àvñ
 
RTC_TAMP1


13375 
öput
</
des¸ùti⁄
>

13376 <
bôOff£t
>1</bitOffset>

13377 <
bôWidth
>1</bitWidth>

13378 </
fõld
>

13379 <
fõld
>

13380 <
«me
>
TAMP1E
</name>

13381 <
des¸ùti⁄
>
RTC_TAMP1
 
öput
 
dëe˘i⁄


13382 
íabÀ
</
des¸ùti⁄
>

13383 <
bôOff£t
>0</bitOffset>

13384 <
bôWidth
>1</bitWidth>

13385 </
fõld
>

13386 </
fõlds
>

13389 <
«me
>
ALRMASSR
</name>

13390 <
di•œyName
>
ALRMASSR
</displayName>

13391 <
des¸ùti⁄
>
Æ¨m
 
A
 
sub
 
£c⁄d
 </description>

13392 <
addªssOff£t
>0x44</addressOffset>

13393 <
size
>0x20</size>

13394 <
ac˚ss
>
ªad
-
wrôe
</access>

13395 <
ª£tVÆue
>0x00000000</resetValue>

13396 <
fõlds
>

13397 <
fõld
>

13398 <
«me
>
MASKSS
</name>

13399 <
des¸ùti⁄
>
Mask
 
the
 
mo°
-
signifiˇ¡
 
bôs
 
°¨tög


13400 
©
 
this
 
bô
</
des¸ùti⁄
>

13401 <
bôOff£t
>24</bitOffset>

13402 <
bôWidth
>4</bitWidth>

13403 </
fõld
>

13404 <
fõld
>

13405 <
«me
>
SS
</name>

13406 <
des¸ùti⁄
>
Sub
 
£c⁄ds
 
vÆue
</description>

13407 <
bôOff£t
>0</bitOffset>

13408 <
bôWidth
>15</bitWidth>

13409 </
fõld
>

13410 </
fõlds
>

13413 <
«me
>
BKP0R
</name>

13414 <
di•œyName
>
BKP0R
</displayName>

13415 <
des¸ùti⁄
>
backup
 </description>

13416 <
addªssOff£t
>0x50</addressOffset>

13417 <
size
>0x20</size>

13418 <
ac˚ss
>
ªad
-
wrôe
</access>

13419 <
ª£tVÆue
>0x00000000</resetValue>

13420 <
fõlds
>

13421 <
fõld
>

13422 <
«me
>
BKP
</name>

13423 <
des¸ùti⁄
>
BKP
</description>

13424 <
bôOff£t
>0</bitOffset>

13425 <
bôWidth
>32</bitWidth>

13426 </
fõld
>

13427 </
fõlds
>

13430 <
«me
>
BKP1R
</name>

13431 <
di•œyName
>
BKP1R
</displayName>

13432 <
des¸ùti⁄
>
backup
 </description>

13433 <
addªssOff£t
>0x54</addressOffset>

13434 <
size
>0x20</size>

13435 <
ac˚ss
>
ªad
-
wrôe
</access>

13436 <
ª£tVÆue
>0x00000000</resetValue>

13437 <
fõlds
>

13438 <
fõld
>

13439 <
«me
>
BKP
</name>

13440 <
des¸ùti⁄
>
BKP
</description>

13441 <
bôOff£t
>0</bitOffset>

13442 <
bôWidth
>32</bitWidth>

13443 </
fõld
>

13444 </
fõlds
>

13447 <
«me
>
BKP2R
</name>

13448 <
di•œyName
>
BKP2R
</displayName>

13449 <
des¸ùti⁄
>
backup
 </description>

13450 <
addªssOff£t
>0x58</addressOffset>

13451 <
size
>0x20</size>

13452 <
ac˚ss
>
ªad
-
wrôe
</access>

13453 <
ª£tVÆue
>0x00000000</resetValue>

13454 <
fõlds
>

13455 <
fõld
>

13456 <
«me
>
BKP
</name>

13457 <
des¸ùti⁄
>
BKP
</description>

13458 <
bôOff£t
>0</bitOffset>

13459 <
bôWidth
>32</bitWidth>

13460 </
fõld
>

13461 </
fõlds
>

13464 <
«me
>
BKP3R
</name>

13465 <
di•œyName
>
BKP3R
</displayName>

13466 <
des¸ùti⁄
>
backup
 </description>

13467 <
addªssOff£t
>0x5C</addressOffset>

13468 <
size
>0x20</size>

13469 <
ac˚ss
>
ªad
-
wrôe
</access>

13470 <
ª£tVÆue
>0x00000000</resetValue>

13471 <
fõlds
>

13472 <
fõld
>

13473 <
«me
>
BKP
</name>

13474 <
des¸ùti⁄
>
BKP
</description>

13475 <
bôOff£t
>0</bitOffset>

13476 <
bôWidth
>32</bitWidth>

13477 </
fõld
>

13478 </
fõlds
>

13481 <
«me
>
BKP4R
</name>

13482 <
di•œyName
>
BKP4R
</displayName>

13483 <
des¸ùti⁄
>
backup
 </description>

13484 <
addªssOff£t
>0x60</addressOffset>

13485 <
size
>0x20</size>

13486 <
ac˚ss
>
ªad
-
wrôe
</access>

13487 <
ª£tVÆue
>0x00000000</resetValue>

13488 <
fõlds
>

13489 <
fõld
>

13490 <
«me
>
BKP
</name>

13491 <
des¸ùti⁄
>
BKP
</description>

13492 <
bôOff£t
>0</bitOffset>

13493 <
bôWidth
>32</bitWidth>

13494 </
fõld
>

13495 </
fõlds
>

13497 </
ªgi°îs
>

13498 </
≥rùhîÆ
>

13499 <
≥rùhîÆ
>

13500 <
«me
>
TIM15
</name>

13501 <
des¸ùti⁄
>
GíîÆ
-
puΩo£
-
timîs
</description>

13502 <
groupName
>
TIM
</groupName>

13503 <
ba£Addªss
>0x40014000</baseAddress>

13504 <
addªssBlock
>

13505 <
off£t
>0x0</offset>

13506 <
size
>0x400</size>

13507 <
ußge
>
ªgi°îs
</usage>

13508 </
addªssBlock
>

13509 <
öãºu±
>

13510 <
«me
>
TIM15_IRQ
</name>

13511 <
des¸ùti⁄
>
TIM15
 
globÆ
 
öãºu±
</description>

13512 <
vÆue
>20</value>

13513 </
öãºu±
>

13514 <
ªgi°îs
>

13516 <
«me
>
CR1
</name>

13517 <
di•œyName
>
CR1
</displayName>

13518 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

13519 <
addªssOff£t
>0x0</addressOffset>

13520 <
size
>0x20</size>

13521 <
ac˚ss
>
ªad
-
wrôe
</access>

13522 <
ª£tVÆue
>0x0000</resetValue>

13523 <
fõlds
>

13524 <
fõld
>

13525 <
«me
>
CKD
</name>

13526 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

13527 <
bôOff£t
>8</bitOffset>

13528 <
bôWidth
>2</bitWidth>

13529 </
fõld
>

13530 <
fõld
>

13531 <
«me
>
ARPE
</name>

13532 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

13533 <
bôOff£t
>7</bitOffset>

13534 <
bôWidth
>1</bitWidth>

13535 </
fõld
>

13536 <
fõld
>

13537 <
«me
>
OPM
</name>

13538 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

13539 <
bôOff£t
>3</bitOffset>

13540 <
bôWidth
>1</bitWidth>

13541 </
fõld
>

13542 <
fõld
>

13543 <
«me
>
URS
</name>

13544 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

13545 <
bôOff£t
>2</bitOffset>

13546 <
bôWidth
>1</bitWidth>

13547 </
fõld
>

13548 <
fõld
>

13549 <
«me
>
UDIS
</name>

13550 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

13551 <
bôOff£t
>1</bitOffset>

13552 <
bôWidth
>1</bitWidth>

13553 </
fõld
>

13554 <
fõld
>

13555 <
«me
>
CEN
</name>

13556 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

13557 <
bôOff£t
>0</bitOffset>

13558 <
bôWidth
>1</bitWidth>

13559 </
fõld
>

13560 </
fõlds
>

13563 <
«me
>
CR2
</name>

13564 <
di•œyName
>
CR2
</displayName>

13565 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

13566 <
addªssOff£t
>0x4</addressOffset>

13567 <
size
>0x20</size>

13568 <
ac˚ss
>
ªad
-
wrôe
</access>

13569 <
ª£tVÆue
>0x0000</resetValue>

13570 <
fõlds
>

13571 <
fõld
>

13572 <
«me
>
OIS2
</name>

13573 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 2</description>

13574 <
bôOff£t
>10</bitOffset>

13575 <
bôWidth
>1</bitWidth>

13576 </
fõld
>

13577 <
fõld
>

13578 <
«me
>
OIS1N
</name>

13579 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 1</description>

13580 <
bôOff£t
>9</bitOffset>

13581 <
bôWidth
>1</bitWidth>

13582 </
fõld
>

13583 <
fõld
>

13584 <
«me
>
OIS1
</name>

13585 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 1</description>

13586 <
bôOff£t
>8</bitOffset>

13587 <
bôWidth
>1</bitWidth>

13588 </
fõld
>

13589 <
fõld
>

13590 <
«me
>
MMS
</name>

13591 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

13592 <
bôOff£t
>4</bitOffset>

13593 <
bôWidth
>3</bitWidth>

13594 </
fõld
>

13595 <
fõld
>

13596 <
«me
>
CCDS
</name>

13597 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
DMA


13598 
£À˘i⁄
</
des¸ùti⁄
>

13599 <
bôOff£t
>3</bitOffset>

13600 <
bôWidth
>1</bitWidth>

13601 </
fõld
>

13602 <
fõld
>

13603 <
«me
>
CCUS
</name>

13604 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
c⁄åﬁ
 
upd©e


13605 
£À˘i⁄
</
des¸ùti⁄
>

13606 <
bôOff£t
>2</bitOffset>

13607 <
bôWidth
>1</bitWidth>

13608 </
fõld
>

13609 <
fõld
>

13610 <
«me
>
CCPC
</name>

13611 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
¥ñﬂded


13612 
c⁄åﬁ
</
des¸ùti⁄
>

13613 <
bôOff£t
>0</bitOffset>

13614 <
bôWidth
>1</bitWidth>

13615 </
fõld
>

13616 </
fõlds
>

13619 <
«me
>
SMCR
</name>

13620 <
di•œyName
>
SMCR
</displayName>

13621 <
des¸ùti⁄
>
¶ave
 
mode
 
c⁄åﬁ
 </description>

13622 <
addªssOff£t
>0x8</addressOffset>

13623 <
size
>0x20</size>

13624 <
ac˚ss
>
ªad
-
wrôe
</access>

13625 <
ª£tVÆue
>0x0000</resetValue>

13626 <
fõlds
>

13627 <
fõld
>

13628 <
«me
>
MSM
</name>

13629 <
des¸ùti⁄
>
Ma°î
/
Sœve
 
mode
</description>

13630 <
bôOff£t
>7</bitOffset>

13631 <
bôWidth
>1</bitWidth>

13632 </
fõld
>

13633 <
fõld
>

13634 <
«me
>
TS
</name>

13635 <
des¸ùti⁄
>
Triggî
 
£À˘i⁄
</description>

13636 <
bôOff£t
>4</bitOffset>

13637 <
bôWidth
>3</bitWidth>

13638 </
fõld
>

13639 <
fõld
>

13640 <
«me
>
SMS
</name>

13641 <
des¸ùti⁄
>
Sœve
 
mode
 
£À˘i⁄
</description>

13642 <
bôOff£t
>0</bitOffset>

13643 <
bôWidth
>3</bitWidth>

13644 </
fõld
>

13645 </
fõlds
>

13648 <
«me
>
DIER
</name>

13649 <
di•œyName
>
DIER
</displayName>

13650 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

13651 <
addªssOff£t
>0xC</addressOffset>

13652 <
size
>0x20</size>

13653 <
ac˚ss
>
ªad
-
wrôe
</access>

13654 <
ª£tVÆue
>0x0000</resetValue>

13655 <
fõlds
>

13656 <
fõld
>

13657 <
«me
>
TDE
</name>

13658 <
des¸ùti⁄
>
Triggî
 
DMA
 
ªque°
 
íabÀ
</description>

13659 <
bôOff£t
>14</bitOffset>

13660 <
bôWidth
>1</bitWidth>

13661 </
fõld
>

13662 <
fõld
>

13663 <
«me
>
CC2DE
</name>

13664 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
DMA
 
ªque°


13665 
íabÀ
</
des¸ùti⁄
>

13666 <
bôOff£t
>10</bitOffset>

13667 <
bôWidth
>1</bitWidth>

13668 </
fõld
>

13669 <
fõld
>

13670 <
«me
>
CC1DE
</name>

13671 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
DMA
 
ªque°


13672 
íabÀ
</
des¸ùti⁄
>

13673 <
bôOff£t
>9</bitOffset>

13674 <
bôWidth
>1</bitWidth>

13675 </
fõld
>

13676 <
fõld
>

13677 <
«me
>
UDE
</name>

13678 <
des¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
íabÀ
</description>

13679 <
bôOff£t
>8</bitOffset>

13680 <
bôWidth
>1</bitWidth>

13681 </
fõld
>

13682 <
fõld
>

13683 <
«me
>
BIE
</name>

13684 <
des¸ùti⁄
>
Bªak
 
öãºu±
 
íabÀ
</description>

13685 <
bôOff£t
>7</bitOffset>

13686 <
bôWidth
>1</bitWidth>

13687 </
fõld
>

13688 <
fõld
>

13689 <
«me
>
TIE
</name>

13690 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
íabÀ
</description>

13691 <
bôOff£t
>6</bitOffset>

13692 <
bôWidth
>1</bitWidth>

13693 </
fõld
>

13694 <
fõld
>

13695 <
«me
>
COMIE
</name>

13696 <
des¸ùti⁄
>
COM
 
öãºu±
 
íabÀ
</description>

13697 <
bôOff£t
>5</bitOffset>

13698 <
bôWidth
>1</bitWidth>

13699 </
fõld
>

13700 <
fõld
>

13701 <
«me
>
CC2IE
</name>

13702 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


13703 
íabÀ
</
des¸ùti⁄
>

13704 <
bôOff£t
>2</bitOffset>

13705 <
bôWidth
>1</bitWidth>

13706 </
fõld
>

13707 <
fõld
>

13708 <
«me
>
CC1IE
</name>

13709 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


13710 
íabÀ
</
des¸ùti⁄
>

13711 <
bôOff£t
>1</bitOffset>

13712 <
bôWidth
>1</bitWidth>

13713 </
fõld
>

13714 <
fõld
>

13715 <
«me
>
UIE
</name>

13716 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

13717 <
bôOff£t
>0</bitOffset>

13718 <
bôWidth
>1</bitWidth>

13719 </
fõld
>

13720 </
fõlds
>

13723 <
«me
>
SR
</name>

13724 <
di•œyName
>
SR
</displayName>

13725 <
des¸ùti⁄
>
°©us
 </description>

13726 <
addªssOff£t
>0x10</addressOffset>

13727 <
size
>0x20</size>

13728 <
ac˚ss
>
ªad
-
wrôe
</access>

13729 <
ª£tVÆue
>0x0000</resetValue>

13730 <
fõlds
>

13731 <
fõld
>

13732 <
«me
>
CC2OF
</name>

13733 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2 
ovîˇ±uª


13734 
Êag
</
des¸ùti⁄
>

13735 <
bôOff£t
>10</bitOffset>

13736 <
bôWidth
>1</bitWidth>

13737 </
fõld
>

13738 <
fõld
>

13739 <
«me
>
CC1OF
</name>

13740 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


13741 
Êag
</
des¸ùti⁄
>

13742 <
bôOff£t
>9</bitOffset>

13743 <
bôWidth
>1</bitWidth>

13744 </
fõld
>

13745 <
fõld
>

13746 <
«me
>
BIF
</name>

13747 <
des¸ùti⁄
>
Bªak
 
öãºu±
 
Êag
</description>

13748 <
bôOff£t
>7</bitOffset>

13749 <
bôWidth
>1</bitWidth>

13750 </
fõld
>

13751 <
fõld
>

13752 <
«me
>
TIF
</name>

13753 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
Êag
</description>

13754 <
bôOff£t
>6</bitOffset>

13755 <
bôWidth
>1</bitWidth>

13756 </
fõld
>

13757 <
fõld
>

13758 <
«me
>
COMIF
</name>

13759 <
des¸ùti⁄
>
COM
 
öãºu±
 
Êag
</description>

13760 <
bôOff£t
>5</bitOffset>

13761 <
bôWidth
>1</bitWidth>

13762 </
fõld
>

13763 <
fõld
>

13764 <
«me
>
CC2IF
</name>

13765 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


13766 
Êag
</
des¸ùti⁄
>

13767 <
bôOff£t
>2</bitOffset>

13768 <
bôWidth
>1</bitWidth>

13769 </
fõld
>

13770 <
fõld
>

13771 <
«me
>
CC1IF
</name>

13772 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


13773 
Êag
</
des¸ùti⁄
>

13774 <
bôOff£t
>1</bitOffset>

13775 <
bôWidth
>1</bitWidth>

13776 </
fõld
>

13777 <
fõld
>

13778 <
«me
>
UIF
</name>

13779 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

13780 <
bôOff£t
>0</bitOffset>

13781 <
bôWidth
>1</bitWidth>

13782 </
fõld
>

13783 </
fõlds
>

13786 <
«me
>
EGR
</name>

13787 <
di•œyName
>
EGR
</displayName>

13788 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

13789 <
addªssOff£t
>0x14</addressOffset>

13790 <
size
>0x20</size>

13791 <
ac˚ss
>
wrôe
-
⁄ly
</access>

13792 <
ª£tVÆue
>0x0000</resetValue>

13793 <
fõlds
>

13794 <
fõld
>

13795 <
«me
>
BG
</name>

13796 <
des¸ùti⁄
>
Bªak
 
gíî©i⁄
</description>

13797 <
bôOff£t
>7</bitOffset>

13798 <
bôWidth
>1</bitWidth>

13799 </
fõld
>

13800 <
fõld
>

13801 <
«me
>
TG
</name>

13802 <
des¸ùti⁄
>
Triggî
 
gíî©i⁄
</description>

13803 <
bôOff£t
>6</bitOffset>

13804 <
bôWidth
>1</bitWidth>

13805 </
fõld
>

13806 <
fõld
>

13807 <
«me
>
COMG
</name>

13808 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
c⁄åﬁ
 
upd©e


13809 
gíî©i⁄
</
des¸ùti⁄
>

13810 <
bôOff£t
>5</bitOffset>

13811 <
bôWidth
>1</bitWidth>

13812 </
fõld
>

13813 <
fõld
>

13814 <
«me
>
CC2G
</name>

13815 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2

13816 
gíî©i⁄
</
des¸ùti⁄
>

13817 <
bôOff£t
>2</bitOffset>

13818 <
bôWidth
>1</bitWidth>

13819 </
fõld
>

13820 <
fõld
>

13821 <
«me
>
CC1G
</name>

13822 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

13823 
gíî©i⁄
</
des¸ùti⁄
>

13824 <
bôOff£t
>1</bitOffset>

13825 <
bôWidth
>1</bitWidth>

13826 </
fõld
>

13827 <
fõld
>

13828 <
«me
>
UG
</name>

13829 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

13830 <
bôOff£t
>0</bitOffset>

13831 <
bôWidth
>1</bitWidth>

13832 </
fõld
>

13833 </
fõlds
>

13836 <
«me
>
CCMR1_Ouçut
</name>

13837 <
di•œyName
>
CCMR1_Ouçut
</displayName>

13838 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
ouçut


13839 
mode
)</
des¸ùti⁄
>

13840 <
addªssOff£t
>0x18</addressOffset>

13841 <
size
>0x20</size>

13842 <
ac˚ss
>
ªad
-
wrôe
</access>

13843 <
ª£tVÆue
>0x00000000</resetValue>

13844 <
fõlds
>

13845 <
fõld
>

13846 <
«me
>
OC2M
</name>

13847 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
mode
</description>

13848 <
bôOff£t
>12</bitOffset>

13849 <
bôWidth
>3</bitWidth>

13850 </
fõld
>

13851 <
fõld
>

13852 <
«me
>
OC2PE
</name>

13853 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
¥ñﬂd


13854 
íabÀ
</
des¸ùti⁄
>

13855 <
bôOff£t
>11</bitOffset>

13856 <
bôWidth
>1</bitWidth>

13857 </
fõld
>

13858 <
fõld
>

13859 <
«me
>
OC2FE
</name>

13860 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
Á°


13861 
íabÀ
</
des¸ùti⁄
>

13862 <
bôOff£t
>10</bitOffset>

13863 <
bôWidth
>1</bitWidth>

13864 </
fõld
>

13865 <
fõld
>

13866 <
«me
>
CC2S
</name>

13867 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

13868 
£À˘i⁄
</
des¸ùti⁄
>

13869 <
bôOff£t
>8</bitOffset>

13870 <
bôWidth
>2</bitWidth>

13871 </
fõld
>

13872 <
fõld
>

13873 <
«me
>
OC1M
</name>

13874 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
mode
</description>

13875 <
bôOff£t
>4</bitOffset>

13876 <
bôWidth
>3</bitWidth>

13877 </
fõld
>

13878 <
fõld
>

13879 <
«me
>
OC1PE
</name>

13880 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
¥ñﬂd


13881 
íabÀ
</
des¸ùti⁄
>

13882 <
bôOff£t
>3</bitOffset>

13883 <
bôWidth
>1</bitWidth>

13884 </
fõld
>

13885 <
fõld
>

13886 <
«me
>
OC1FE
</name>

13887 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
Á°


13888 
íabÀ
</
des¸ùti⁄
>

13889 <
bôOff£t
>2</bitOffset>

13890 <
bôWidth
>1</bitWidth>

13891 </
fõld
>

13892 <
fõld
>

13893 <
«me
>
CC1S
</name>

13894 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

13895 
£À˘i⁄
</
des¸ùti⁄
>

13896 <
bôOff£t
>0</bitOffset>

13897 <
bôWidth
>2</bitWidth>

13898 </
fõld
>

13899 </
fõlds
>

13902 <
«me
>
CCMR1_I≈ut
</name>

13903 <
di•œyName
>
CCMR1_I≈ut
</displayName>

13904 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
öput


13905 
mode
)</
des¸ùti⁄
>

13906 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

13907 <
addªssOff£t
>0x18</addressOffset>

13908 <
size
>0x20</size>

13909 <
ac˚ss
>
ªad
-
wrôe
</access>

13910 <
ª£tVÆue
>0x00000000</resetValue>

13911 <
fõlds
>

13912 <
fõld
>

13913 <
«me
>
IC2F
</name>

13914 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
fûãr
</description>

13915 <
bôOff£t
>12</bitOffset>

13916 <
bôWidth
>4</bitWidth>

13917 </
fõld
>

13918 <
fõld
>

13919 <
«me
>
IC2PSC
</name>

13920 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
¥esˇÀr
</description>

13921 <
bôOff£t
>10</bitOffset>

13922 <
bôWidth
>2</bitWidth>

13923 </
fõld
>

13924 <
fõld
>

13925 <
«me
>
CC2S
</name>

13926 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

13927 
£À˘i⁄
</
des¸ùti⁄
>

13928 <
bôOff£t
>8</bitOffset>

13929 <
bôWidth
>2</bitWidth>

13930 </
fõld
>

13931 <
fõld
>

13932 <
«me
>
IC1F
</name>

13933 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

13934 <
bôOff£t
>4</bitOffset>

13935 <
bôWidth
>4</bitWidth>

13936 </
fõld
>

13937 <
fõld
>

13938 <
«me
>
IC1PSC
</name>

13939 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

13940 <
bôOff£t
>2</bitOffset>

13941 <
bôWidth
>2</bitWidth>

13942 </
fõld
>

13943 <
fõld
>

13944 <
«me
>
CC1S
</name>

13945 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

13946 
£À˘i⁄
</
des¸ùti⁄
>

13947 <
bôOff£t
>0</bitOffset>

13948 <
bôWidth
>2</bitWidth>

13949 </
fõld
>

13950 </
fõlds
>

13953 <
«me
>
CCER
</name>

13954 <
di•œyName
>
CCER
</displayName>

13955 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


13956 </
des¸ùti⁄
>

13957 <
addªssOff£t
>0x20</addressOffset>

13958 <
size
>0x20</size>

13959 <
ac˚ss
>
ªad
-
wrôe
</access>

13960 <
ª£tVÆue
>0x0000</resetValue>

13961 <
fõlds
>

13962 <
fõld
>

13963 <
«me
>
CC2NP
</name>

13964 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


13965 
Pﬁ¨ôy
</
des¸ùti⁄
>

13966 <
bôOff£t
>7</bitOffset>

13967 <
bôWidth
>1</bitWidth>

13968 </
fõld
>

13969 <
fõld
>

13970 <
«me
>
CC2P
</name>

13971 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


13972 
Pﬁ¨ôy
</
des¸ùti⁄
>

13973 <
bôOff£t
>5</bitOffset>

13974 <
bôWidth
>1</bitWidth>

13975 </
fõld
>

13976 <
fõld
>

13977 <
«me
>
CC2E
</name>

13978 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


13979 
íabÀ
</
des¸ùti⁄
>

13980 <
bôOff£t
>4</bitOffset>

13981 <
bôWidth
>1</bitWidth>

13982 </
fõld
>

13983 <
fõld
>

13984 <
«me
>
CC1NP
</name>

13985 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


13986 
Pﬁ¨ôy
</
des¸ùti⁄
>

13987 <
bôOff£t
>3</bitOffset>

13988 <
bôWidth
>1</bitWidth>

13989 </
fõld
>

13990 <
fõld
>

13991 <
«me
>
CC1NE
</name>

13992 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
com∂emíèry
 
ouçut


13993 
íabÀ
</
des¸ùti⁄
>

13994 <
bôOff£t
>2</bitOffset>

13995 <
bôWidth
>1</bitWidth>

13996 </
fõld
>

13997 <
fõld
>

13998 <
«me
>
CC1P
</name>

13999 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


14000 
Pﬁ¨ôy
</
des¸ùti⁄
>

14001 <
bôOff£t
>1</bitOffset>

14002 <
bôWidth
>1</bitWidth>

14003 </
fõld
>

14004 <
fõld
>

14005 <
«me
>
CC1E
</name>

14006 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


14007 
íabÀ
</
des¸ùti⁄
>

14008 <
bôOff£t
>0</bitOffset>

14009 <
bôWidth
>1</bitWidth>

14010 </
fõld
>

14011 </
fõlds
>

14014 <
«me
>
CNT
</name>

14015 <
di•œyName
>
CNT
</displayName>

14016 <
des¸ùti⁄
>
cou¡î
</description>

14017 <
addªssOff£t
>0x24</addressOffset>

14018 <
size
>0x20</size>

14019 <
ac˚ss
>
ªad
-
wrôe
</access>

14020 <
ª£tVÆue
>0x00000000</resetValue>

14021 <
fõlds
>

14022 <
fõld
>

14023 <
«me
>
CNT
</name>

14024 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

14025 <
bôOff£t
>0</bitOffset>

14026 <
bôWidth
>16</bitWidth>

14027 </
fõld
>

14028 </
fõlds
>

14031 <
«me
>
PSC
</name>

14032 <
di•œyName
>
PSC
</displayName>

14033 <
des¸ùti⁄
>
¥esˇÀr
</description>

14034 <
addªssOff£t
>0x28</addressOffset>

14035 <
size
>0x20</size>

14036 <
ac˚ss
>
ªad
-
wrôe
</access>

14037 <
ª£tVÆue
>0x0000</resetValue>

14038 <
fõlds
>

14039 <
fõld
>

14040 <
«me
>
PSC
</name>

14041 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

14042 <
bôOff£t
>0</bitOffset>

14043 <
bôWidth
>16</bitWidth>

14044 </
fõld
>

14045 </
fõlds
>

14048 <
«me
>
ARR
</name>

14049 <
di•œyName
>
ARR
</displayName>

14050 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

14051 <
addªssOff£t
>0x2C</addressOffset>

14052 <
size
>0x20</size>

14053 <
ac˚ss
>
ªad
-
wrôe
</access>

14054 <
ª£tVÆue
>0x00000000</resetValue>

14055 <
fõlds
>

14056 <
fõld
>

14057 <
«me
>
ARR
</name>

14058 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

14059 <
bôOff£t
>0</bitOffset>

14060 <
bôWidth
>16</bitWidth>

14061 </
fõld
>

14062 </
fõlds
>

14065 <
«me
>
RCR
</name>

14066 <
di•œyName
>
RCR
</displayName>

14067 <
des¸ùti⁄
>
ª≥tôi⁄
 
cou¡î
 </description>

14068 <
addªssOff£t
>0x30</addressOffset>

14069 <
size
>0x20</size>

14070 <
ac˚ss
>
ªad
-
wrôe
</access>

14071 <
ª£tVÆue
>0x0000</resetValue>

14072 <
fõlds
>

14073 <
fõld
>

14074 <
«me
>
REP
</name>

14075 <
des¸ùti⁄
>
Rïëôi⁄
 
cou¡î
 
vÆue
</description>

14076 <
bôOff£t
>0</bitOffset>

14077 <
bôWidth
>8</bitWidth>

14078 </
fõld
>

14079 </
fõlds
>

14082 <
«me
>
CCR1
</name>

14083 <
di•œyName
>
CCR1
</displayName>

14084 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

14085 <
addªssOff£t
>0x34</addressOffset>

14086 <
size
>0x20</size>

14087 <
ac˚ss
>
ªad
-
wrôe
</access>

14088 <
ª£tVÆue
>0x00000000</resetValue>

14089 <
fõlds
>

14090 <
fõld
>

14091 <
«me
>
CCR1
</name>

14092 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

14093 <
bôOff£t
>0</bitOffset>

14094 <
bôWidth
>16</bitWidth>

14095 </
fõld
>

14096 </
fõlds
>

14099 <
«me
>
CCR2
</name>

14100 <
di•œyName
>
CCR2
</displayName>

14101 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 2</description>

14102 <
addªssOff£t
>0x38</addressOffset>

14103 <
size
>0x20</size>

14104 <
ac˚ss
>
ªad
-
wrôe
</access>

14105 <
ª£tVÆue
>0x00000000</resetValue>

14106 <
fõlds
>

14107 <
fõld
>

14108 <
«me
>
CCR2
</name>

14109 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
vÆue
</description>

14110 <
bôOff£t
>0</bitOffset>

14111 <
bôWidth
>16</bitWidth>

14112 </
fõld
>

14113 </
fõlds
>

14116 <
«me
>
BDTR
</name>

14117 <
di•œyName
>
BDTR
</displayName>

14118 <
des¸ùti⁄
> 
™d
 
dód
-
time
 </description>

14119 <
addªssOff£t
>0x44</addressOffset>

14120 <
size
>0x20</size>

14121 <
ac˚ss
>
ªad
-
wrôe
</access>

14122 <
ª£tVÆue
>0x0000</resetValue>

14123 <
fõlds
>

14124 <
fõld
>

14125 <
«me
>
MOE
</name>

14126 <
des¸ùti⁄
>
Maö
 
ouçut
 
íabÀ
</description>

14127 <
bôOff£t
>15</bitOffset>

14128 <
bôWidth
>1</bitWidth>

14129 </
fõld
>

14130 <
fõld
>

14131 <
«me
>
AOE
</name>

14132 <
des¸ùti⁄
>
Autom©ic
 
ouçut
 
íabÀ
</description>

14133 <
bôOff£t
>14</bitOffset>

14134 <
bôWidth
>1</bitWidth>

14135 </
fõld
>

14136 <
fõld
>

14137 <
«me
>
BKP
</name>

14138 <
des¸ùti⁄
>
Bªak
 
pﬁ¨ôy
</description>

14139 <
bôOff£t
>13</bitOffset>

14140 <
bôWidth
>1</bitWidth>

14141 </
fõld
>

14142 <
fõld
>

14143 <
«me
>
BKE
</name>

14144 <
des¸ùti⁄
>
Bªak
 
íabÀ
</description>

14145 <
bôOff£t
>12</bitOffset>

14146 <
bôWidth
>1</bitWidth>

14147 </
fõld
>

14148 <
fõld
>

14149 <
«me
>
OSSR
</name>

14150 <
des¸ùti⁄
>
Off
-
°©e
 
£À˘i⁄
 
Run


14151 
mode
</
des¸ùti⁄
>

14152 <
bôOff£t
>11</bitOffset>

14153 <
bôWidth
>1</bitWidth>

14154 </
fõld
>

14155 <
fõld
>

14156 <
«me
>
OSSI
</name>

14157 <
des¸ùti⁄
>
Off
-
°©e
 
£À˘i⁄
 
IdÀ


14158 
mode
</
des¸ùti⁄
>

14159 <
bôOff£t
>10</bitOffset>

14160 <
bôWidth
>1</bitWidth>

14161 </
fõld
>

14162 <
fõld
>

14163 <
«me
>
LOCK
</name>

14164 <
des¸ùti⁄
>
Lock
 
c⁄figuøti⁄
</description>

14165 <
bôOff£t
>8</bitOffset>

14166 <
bôWidth
>2</bitWidth>

14167 </
fõld
>

14168 <
fõld
>

14169 <
«me
>
DTG
</name>

14170 <
des¸ùti⁄
>
Dód
-
time
 
gíî©‹
 
£tup
</description>

14171 <
bôOff£t
>0</bitOffset>

14172 <
bôWidth
>8</bitWidth>

14173 </
fõld
>

14174 </
fõlds
>

14177 <
«me
>
DCR
</name>

14178 <
di•œyName
>
DCR
</displayName>

14179 <
des¸ùti⁄
>
DMA
 
c⁄åﬁ
 </description>

14180 <
addªssOff£t
>0x48</addressOffset>

14181 <
size
>0x20</size>

14182 <
ac˚ss
>
ªad
-
wrôe
</access>

14183 <
ª£tVÆue
>0x0000</resetValue>

14184 <
fõlds
>

14185 <
fõld
>

14186 <
«me
>
DBL
</name>

14187 <
des¸ùti⁄
>
DMA
 
bur°
 
Àngth
</description>

14188 <
bôOff£t
>8</bitOffset>

14189 <
bôWidth
>5</bitWidth>

14190 </
fõld
>

14191 <
fõld
>

14192 <
«me
>
DBA
</name>

14193 <
des¸ùti⁄
>
DMA
 
ba£
 
addªss
</description>

14194 <
bôOff£t
>0</bitOffset>

14195 <
bôWidth
>5</bitWidth>

14196 </
fõld
>

14197 </
fõlds
>

14200 <
«me
>
DMAR
</name>

14201 <
di•œyName
>
DMAR
</displayName>

14202 <
des¸ùti⁄
>
DMA
 
addªss
 
fuŒ
 
å™s„r
</description>

14203 <
addªssOff£t
>0x4C</addressOffset>

14204 <
size
>0x20</size>

14205 <
ac˚ss
>
ªad
-
wrôe
</access>

14206 <
ª£tVÆue
>0x0000</resetValue>

14207 <
fõlds
>

14208 <
fõld
>

14209 <
«me
>
DMAB
</name>

14210 <
des¸ùti⁄
>
DMA
 
bur°


14211 
ac˚s£s
</
des¸ùti⁄
>

14212 <
bôOff£t
>0</bitOffset>

14213 <
bôWidth
>16</bitWidth>

14214 </
fõld
>

14215 </
fõlds
>

14217 </
ªgi°îs
>

14218 </
≥rùhîÆ
>

14219 <
≥rùhîÆ
>

14220 <
«me
>
TIM16
</name>

14221 <
des¸ùti⁄
>
GíîÆ
-
puΩo£
-
timîs
</description>

14222 <
groupName
>
TIM
</groupName>

14223 <
ba£Addªss
>0x40014400</baseAddress>

14224 <
addªssBlock
>

14225 <
off£t
>0x0</offset>

14226 <
size
>0x400</size>

14227 <
ußge
>
ªgi°îs
</usage>

14228 </
addªssBlock
>

14229 <
öãºu±
>

14230 <
«me
>
TIM16_IRQ
</name>

14231 <
des¸ùti⁄
>
TIM16
 
globÆ
 
öãºu±
</description>

14232 <
vÆue
>21</value>

14233 </
öãºu±
>

14234 <
ªgi°îs
>

14236 <
«me
>
CR1
</name>

14237 <
di•œyName
>
CR1
</displayName>

14238 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

14239 <
addªssOff£t
>0x0</addressOffset>

14240 <
size
>0x20</size>

14241 <
ac˚ss
>
ªad
-
wrôe
</access>

14242 <
ª£tVÆue
>0x0000</resetValue>

14243 <
fõlds
>

14244 <
fõld
>

14245 <
«me
>
CKD
</name>

14246 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

14247 <
bôOff£t
>8</bitOffset>

14248 <
bôWidth
>2</bitWidth>

14249 </
fõld
>

14250 <
fõld
>

14251 <
«me
>
ARPE
</name>

14252 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

14253 <
bôOff£t
>7</bitOffset>

14254 <
bôWidth
>1</bitWidth>

14255 </
fõld
>

14256 <
fõld
>

14257 <
«me
>
OPM
</name>

14258 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

14259 <
bôOff£t
>3</bitOffset>

14260 <
bôWidth
>1</bitWidth>

14261 </
fõld
>

14262 <
fõld
>

14263 <
«me
>
URS
</name>

14264 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

14265 <
bôOff£t
>2</bitOffset>

14266 <
bôWidth
>1</bitWidth>

14267 </
fõld
>

14268 <
fõld
>

14269 <
«me
>
UDIS
</name>

14270 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

14271 <
bôOff£t
>1</bitOffset>

14272 <
bôWidth
>1</bitWidth>

14273 </
fõld
>

14274 <
fõld
>

14275 <
«me
>
CEN
</name>

14276 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

14277 <
bôOff£t
>0</bitOffset>

14278 <
bôWidth
>1</bitWidth>

14279 </
fõld
>

14280 </
fõlds
>

14283 <
«me
>
CR2
</name>

14284 <
di•œyName
>
CR2
</displayName>

14285 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

14286 <
addªssOff£t
>0x4</addressOffset>

14287 <
size
>0x20</size>

14288 <
ac˚ss
>
ªad
-
wrôe
</access>

14289 <
ª£tVÆue
>0x0000</resetValue>

14290 <
fõlds
>

14291 <
fõld
>

14292 <
«me
>
OIS1N
</name>

14293 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 1</description>

14294 <
bôOff£t
>9</bitOffset>

14295 <
bôWidth
>1</bitWidth>

14296 </
fõld
>

14297 <
fõld
>

14298 <
«me
>
OIS1
</name>

14299 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 1</description>

14300 <
bôOff£t
>8</bitOffset>

14301 <
bôWidth
>1</bitWidth>

14302 </
fõld
>

14303 <
fõld
>

14304 <
«me
>
CCDS
</name>

14305 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
DMA


14306 
£À˘i⁄
</
des¸ùti⁄
>

14307 <
bôOff£t
>3</bitOffset>

14308 <
bôWidth
>1</bitWidth>

14309 </
fõld
>

14310 <
fõld
>

14311 <
«me
>
CCUS
</name>

14312 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
c⁄åﬁ
 
upd©e


14313 
£À˘i⁄
</
des¸ùti⁄
>

14314 <
bôOff£t
>2</bitOffset>

14315 <
bôWidth
>1</bitWidth>

14316 </
fõld
>

14317 <
fõld
>

14318 <
«me
>
CCPC
</name>

14319 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
¥ñﬂded


14320 
c⁄åﬁ
</
des¸ùti⁄
>

14321 <
bôOff£t
>0</bitOffset>

14322 <
bôWidth
>1</bitWidth>

14323 </
fõld
>

14324 </
fõlds
>

14327 <
«me
>
DIER
</name>

14328 <
di•œyName
>
DIER
</displayName>

14329 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

14330 <
addªssOff£t
>0xC</addressOffset>

14331 <
size
>0x20</size>

14332 <
ac˚ss
>
ªad
-
wrôe
</access>

14333 <
ª£tVÆue
>0x0000</resetValue>

14334 <
fõlds
>

14335 <
fõld
>

14336 <
«me
>
TDE
</name>

14337 <
des¸ùti⁄
>
Triggî
 
DMA
 
ªque°
 
íabÀ
</description>

14338 <
bôOff£t
>14</bitOffset>

14339 <
bôWidth
>1</bitWidth>

14340 </
fõld
>

14341 <
fõld
>

14342 <
«me
>
CC1DE
</name>

14343 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
DMA
 
ªque°


14344 
íabÀ
</
des¸ùti⁄
>

14345 <
bôOff£t
>9</bitOffset>

14346 <
bôWidth
>1</bitWidth>

14347 </
fõld
>

14348 <
fõld
>

14349 <
«me
>
UDE
</name>

14350 <
des¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
íabÀ
</description>

14351 <
bôOff£t
>8</bitOffset>

14352 <
bôWidth
>1</bitWidth>

14353 </
fõld
>

14354 <
fõld
>

14355 <
«me
>
BIE
</name>

14356 <
des¸ùti⁄
>
Bªak
 
öãºu±
 
íabÀ
</description>

14357 <
bôOff£t
>7</bitOffset>

14358 <
bôWidth
>1</bitWidth>

14359 </
fõld
>

14360 <
fõld
>

14361 <
«me
>
TIE
</name>

14362 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
íabÀ
</description>

14363 <
bôOff£t
>6</bitOffset>

14364 <
bôWidth
>1</bitWidth>

14365 </
fõld
>

14366 <
fõld
>

14367 <
«me
>
COMIE
</name>

14368 <
des¸ùti⁄
>
COM
 
öãºu±
 
íabÀ
</description>

14369 <
bôOff£t
>5</bitOffset>

14370 <
bôWidth
>1</bitWidth>

14371 </
fõld
>

14372 <
fõld
>

14373 <
«me
>
CC1IE
</name>

14374 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


14375 
íabÀ
</
des¸ùti⁄
>

14376 <
bôOff£t
>1</bitOffset>

14377 <
bôWidth
>1</bitWidth>

14378 </
fõld
>

14379 <
fõld
>

14380 <
«me
>
UIE
</name>

14381 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

14382 <
bôOff£t
>0</bitOffset>

14383 <
bôWidth
>1</bitWidth>

14384 </
fõld
>

14385 </
fõlds
>

14388 <
«me
>
SR
</name>

14389 <
di•œyName
>
SR
</displayName>

14390 <
des¸ùti⁄
>
°©us
 </description>

14391 <
addªssOff£t
>0x10</addressOffset>

14392 <
size
>0x20</size>

14393 <
ac˚ss
>
ªad
-
wrôe
</access>

14394 <
ª£tVÆue
>0x0000</resetValue>

14395 <
fõlds
>

14396 <
fõld
>

14397 <
«me
>
CC1OF
</name>

14398 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


14399 
Êag
</
des¸ùti⁄
>

14400 <
bôOff£t
>9</bitOffset>

14401 <
bôWidth
>1</bitWidth>

14402 </
fõld
>

14403 <
fõld
>

14404 <
«me
>
BIF
</name>

14405 <
des¸ùti⁄
>
Bªak
 
öãºu±
 
Êag
</description>

14406 <
bôOff£t
>7</bitOffset>

14407 <
bôWidth
>1</bitWidth>

14408 </
fõld
>

14409 <
fõld
>

14410 <
«me
>
TIF
</name>

14411 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
Êag
</description>

14412 <
bôOff£t
>6</bitOffset>

14413 <
bôWidth
>1</bitWidth>

14414 </
fõld
>

14415 <
fõld
>

14416 <
«me
>
COMIF
</name>

14417 <
des¸ùti⁄
>
COM
 
öãºu±
 
Êag
</description>

14418 <
bôOff£t
>5</bitOffset>

14419 <
bôWidth
>1</bitWidth>

14420 </
fõld
>

14421 <
fõld
>

14422 <
«me
>
CC1IF
</name>

14423 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


14424 
Êag
</
des¸ùti⁄
>

14425 <
bôOff£t
>1</bitOffset>

14426 <
bôWidth
>1</bitWidth>

14427 </
fõld
>

14428 <
fõld
>

14429 <
«me
>
UIF
</name>

14430 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

14431 <
bôOff£t
>0</bitOffset>

14432 <
bôWidth
>1</bitWidth>

14433 </
fõld
>

14434 </
fõlds
>

14437 <
«me
>
EGR
</name>

14438 <
di•œyName
>
EGR
</displayName>

14439 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

14440 <
addªssOff£t
>0x14</addressOffset>

14441 <
size
>0x20</size>

14442 <
ac˚ss
>
wrôe
-
⁄ly
</access>

14443 <
ª£tVÆue
>0x0000</resetValue>

14444 <
fõlds
>

14445 <
fõld
>

14446 <
«me
>
BG
</name>

14447 <
des¸ùti⁄
>
Bªak
 
gíî©i⁄
</description>

14448 <
bôOff£t
>7</bitOffset>

14449 <
bôWidth
>1</bitWidth>

14450 </
fõld
>

14451 <
fõld
>

14452 <
«me
>
TG
</name>

14453 <
des¸ùti⁄
>
Triggî
 
gíî©i⁄
</description>

14454 <
bôOff£t
>6</bitOffset>

14455 <
bôWidth
>1</bitWidth>

14456 </
fõld
>

14457 <
fõld
>

14458 <
«me
>
COMG
</name>

14459 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
c⁄åﬁ
 
upd©e


14460 
gíî©i⁄
</
des¸ùti⁄
>

14461 <
bôOff£t
>5</bitOffset>

14462 <
bôWidth
>1</bitWidth>

14463 </
fõld
>

14464 <
fõld
>

14465 <
«me
>
CC1G
</name>

14466 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

14467 
gíî©i⁄
</
des¸ùti⁄
>

14468 <
bôOff£t
>1</bitOffset>

14469 <
bôWidth
>1</bitWidth>

14470 </
fõld
>

14471 <
fõld
>

14472 <
«me
>
UG
</name>

14473 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

14474 <
bôOff£t
>0</bitOffset>

14475 <
bôWidth
>1</bitWidth>

14476 </
fõld
>

14477 </
fõlds
>

14480 <
«me
>
CCMR1_Ouçut
</name>

14481 <
di•œyName
>
CCMR1_Ouçut
</displayName>

14482 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
ouçut


14483 
mode
)</
des¸ùti⁄
>

14484 <
addªssOff£t
>0x18</addressOffset>

14485 <
size
>0x20</size>

14486 <
ac˚ss
>
ªad
-
wrôe
</access>

14487 <
ª£tVÆue
>0x00000000</resetValue>

14488 <
fõlds
>

14489 <
fõld
>

14490 <
«me
>
OC1M
</name>

14491 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
mode
</description>

14492 <
bôOff£t
>4</bitOffset>

14493 <
bôWidth
>3</bitWidth>

14494 </
fõld
>

14495 <
fõld
>

14496 <
«me
>
OC1PE
</name>

14497 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
¥ñﬂd


14498 
íabÀ
</
des¸ùti⁄
>

14499 <
bôOff£t
>3</bitOffset>

14500 <
bôWidth
>1</bitWidth>

14501 </
fõld
>

14502 <
fõld
>

14503 <
«me
>
OC1FE
</name>

14504 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
Á°


14505 
íabÀ
</
des¸ùti⁄
>

14506 <
bôOff£t
>2</bitOffset>

14507 <
bôWidth
>1</bitWidth>

14508 </
fõld
>

14509 <
fõld
>

14510 <
«me
>
CC1S
</name>

14511 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

14512 
£À˘i⁄
</
des¸ùti⁄
>

14513 <
bôOff£t
>0</bitOffset>

14514 <
bôWidth
>2</bitWidth>

14515 </
fõld
>

14516 </
fõlds
>

14519 <
«me
>
CCMR1_I≈ut
</name>

14520 <
di•œyName
>
CCMR1_I≈ut
</displayName>

14521 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
öput


14522 
mode
)</
des¸ùti⁄
>

14523 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

14524 <
addªssOff£t
>0x18</addressOffset>

14525 <
size
>0x20</size>

14526 <
ac˚ss
>
ªad
-
wrôe
</access>

14527 <
ª£tVÆue
>0x00000000</resetValue>

14528 <
fõlds
>

14529 <
fõld
>

14530 <
«me
>
IC1F
</name>

14531 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

14532 <
bôOff£t
>4</bitOffset>

14533 <
bôWidth
>4</bitWidth>

14534 </
fõld
>

14535 <
fõld
>

14536 <
«me
>
IC1PSC
</name>

14537 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

14538 <
bôOff£t
>2</bitOffset>

14539 <
bôWidth
>2</bitWidth>

14540 </
fõld
>

14541 <
fõld
>

14542 <
«me
>
CC1S
</name>

14543 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

14544 
£À˘i⁄
</
des¸ùti⁄
>

14545 <
bôOff£t
>0</bitOffset>

14546 <
bôWidth
>2</bitWidth>

14547 </
fõld
>

14548 </
fõlds
>

14551 <
«me
>
CCER
</name>

14552 <
di•œyName
>
CCER
</displayName>

14553 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


14554 </
des¸ùti⁄
>

14555 <
addªssOff£t
>0x20</addressOffset>

14556 <
size
>0x20</size>

14557 <
ac˚ss
>
ªad
-
wrôe
</access>

14558 <
ª£tVÆue
>0x0000</resetValue>

14559 <
fõlds
>

14560 <
fõld
>

14561 <
«me
>
CC1NP
</name>

14562 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


14563 
Pﬁ¨ôy
</
des¸ùti⁄
>

14564 <
bôOff£t
>3</bitOffset>

14565 <
bôWidth
>1</bitWidth>

14566 </
fõld
>

14567 <
fõld
>

14568 <
«me
>
CC1NE
</name>

14569 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
com∂emíèry
 
ouçut


14570 
íabÀ
</
des¸ùti⁄
>

14571 <
bôOff£t
>2</bitOffset>

14572 <
bôWidth
>1</bitWidth>

14573 </
fõld
>

14574 <
fõld
>

14575 <
«me
>
CC1P
</name>

14576 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


14577 
Pﬁ¨ôy
</
des¸ùti⁄
>

14578 <
bôOff£t
>1</bitOffset>

14579 <
bôWidth
>1</bitWidth>

14580 </
fõld
>

14581 <
fõld
>

14582 <
«me
>
CC1E
</name>

14583 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


14584 
íabÀ
</
des¸ùti⁄
>

14585 <
bôOff£t
>0</bitOffset>

14586 <
bôWidth
>1</bitWidth>

14587 </
fõld
>

14588 </
fõlds
>

14591 <
«me
>
CNT
</name>

14592 <
di•œyName
>
CNT
</displayName>

14593 <
des¸ùti⁄
>
cou¡î
</description>

14594 <
addªssOff£t
>0x24</addressOffset>

14595 <
size
>0x20</size>

14596 <
ac˚ss
>
ªad
-
wrôe
</access>

14597 <
ª£tVÆue
>0x00000000</resetValue>

14598 <
fõlds
>

14599 <
fõld
>

14600 <
«me
>
CNT
</name>

14601 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

14602 <
bôOff£t
>0</bitOffset>

14603 <
bôWidth
>16</bitWidth>

14604 </
fõld
>

14605 </
fõlds
>

14608 <
«me
>
PSC
</name>

14609 <
di•œyName
>
PSC
</displayName>

14610 <
des¸ùti⁄
>
¥esˇÀr
</description>

14611 <
addªssOff£t
>0x28</addressOffset>

14612 <
size
>0x20</size>

14613 <
ac˚ss
>
ªad
-
wrôe
</access>

14614 <
ª£tVÆue
>0x0000</resetValue>

14615 <
fõlds
>

14616 <
fõld
>

14617 <
«me
>
PSC
</name>

14618 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

14619 <
bôOff£t
>0</bitOffset>

14620 <
bôWidth
>16</bitWidth>

14621 </
fõld
>

14622 </
fõlds
>

14625 <
«me
>
ARR
</name>

14626 <
di•œyName
>
ARR
</displayName>

14627 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

14628 <
addªssOff£t
>0x2C</addressOffset>

14629 <
size
>0x20</size>

14630 <
ac˚ss
>
ªad
-
wrôe
</access>

14631 <
ª£tVÆue
>0x00000000</resetValue>

14632 <
fõlds
>

14633 <
fõld
>

14634 <
«me
>
ARR
</name>

14635 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

14636 <
bôOff£t
>0</bitOffset>

14637 <
bôWidth
>16</bitWidth>

14638 </
fõld
>

14639 </
fõlds
>

14642 <
«me
>
RCR
</name>

14643 <
di•œyName
>
RCR
</displayName>

14644 <
des¸ùti⁄
>
ª≥tôi⁄
 
cou¡î
 </description>

14645 <
addªssOff£t
>0x30</addressOffset>

14646 <
size
>0x20</size>

14647 <
ac˚ss
>
ªad
-
wrôe
</access>

14648 <
ª£tVÆue
>0x0000</resetValue>

14649 <
fõlds
>

14650 <
fõld
>

14651 <
«me
>
REP
</name>

14652 <
des¸ùti⁄
>
Rïëôi⁄
 
cou¡î
 
vÆue
</description>

14653 <
bôOff£t
>0</bitOffset>

14654 <
bôWidth
>8</bitWidth>

14655 </
fõld
>

14656 </
fõlds
>

14659 <
«me
>
CCR1
</name>

14660 <
di•œyName
>
CCR1
</displayName>

14661 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

14662 <
addªssOff£t
>0x34</addressOffset>

14663 <
size
>0x20</size>

14664 <
ac˚ss
>
ªad
-
wrôe
</access>

14665 <
ª£tVÆue
>0x00000000</resetValue>

14666 <
fõlds
>

14667 <
fõld
>

14668 <
«me
>
CCR1
</name>

14669 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

14670 <
bôOff£t
>0</bitOffset>

14671 <
bôWidth
>16</bitWidth>

14672 </
fõld
>

14673 </
fõlds
>

14676 <
«me
>
BDTR
</name>

14677 <
di•œyName
>
BDTR
</displayName>

14678 <
des¸ùti⁄
> 
™d
 
dód
-
time
 </description>

14679 <
addªssOff£t
>0x44</addressOffset>

14680 <
size
>0x20</size>

14681 <
ac˚ss
>
ªad
-
wrôe
</access>

14682 <
ª£tVÆue
>0x0000</resetValue>

14683 <
fõlds
>

14684 <
fõld
>

14685 <
«me
>
MOE
</name>

14686 <
des¸ùti⁄
>
Maö
 
ouçut
 
íabÀ
</description>

14687 <
bôOff£t
>15</bitOffset>

14688 <
bôWidth
>1</bitWidth>

14689 </
fõld
>

14690 <
fõld
>

14691 <
«me
>
AOE
</name>

14692 <
des¸ùti⁄
>
Autom©ic
 
ouçut
 
íabÀ
</description>

14693 <
bôOff£t
>14</bitOffset>

14694 <
bôWidth
>1</bitWidth>

14695 </
fõld
>

14696 <
fõld
>

14697 <
«me
>
BKP
</name>

14698 <
des¸ùti⁄
>
Bªak
 
pﬁ¨ôy
</description>

14699 <
bôOff£t
>13</bitOffset>

14700 <
bôWidth
>1</bitWidth>

14701 </
fõld
>

14702 <
fõld
>

14703 <
«me
>
BKE
</name>

14704 <
des¸ùti⁄
>
Bªak
 
íabÀ
</description>

14705 <
bôOff£t
>12</bitOffset>

14706 <
bôWidth
>1</bitWidth>

14707 </
fõld
>

14708 <
fõld
>

14709 <
«me
>
OSSR
</name>

14710 <
des¸ùti⁄
>
Off
-
°©e
 
£À˘i⁄
 
Run


14711 
mode
</
des¸ùti⁄
>

14712 <
bôOff£t
>11</bitOffset>

14713 <
bôWidth
>1</bitWidth>

14714 </
fõld
>

14715 <
fõld
>

14716 <
«me
>
OSSI
</name>

14717 <
des¸ùti⁄
>
Off
-
°©e
 
£À˘i⁄
 
IdÀ


14718 
mode
</
des¸ùti⁄
>

14719 <
bôOff£t
>10</bitOffset>

14720 <
bôWidth
>1</bitWidth>

14721 </
fõld
>

14722 <
fõld
>

14723 <
«me
>
LOCK
</name>

14724 <
des¸ùti⁄
>
Lock
 
c⁄figuøti⁄
</description>

14725 <
bôOff£t
>8</bitOffset>

14726 <
bôWidth
>2</bitWidth>

14727 </
fõld
>

14728 <
fõld
>

14729 <
«me
>
DTG
</name>

14730 <
des¸ùti⁄
>
Dód
-
time
 
gíî©‹
 
£tup
</description>

14731 <
bôOff£t
>0</bitOffset>

14732 <
bôWidth
>8</bitWidth>

14733 </
fõld
>

14734 </
fõlds
>

14737 <
«me
>
DCR
</name>

14738 <
di•œyName
>
DCR
</displayName>

14739 <
des¸ùti⁄
>
DMA
 
c⁄åﬁ
 </description>

14740 <
addªssOff£t
>0x48</addressOffset>

14741 <
size
>0x20</size>

14742 <
ac˚ss
>
ªad
-
wrôe
</access>

14743 <
ª£tVÆue
>0x0000</resetValue>

14744 <
fõlds
>

14745 <
fõld
>

14746 <
«me
>
DBL
</name>

14747 <
des¸ùti⁄
>
DMA
 
bur°
 
Àngth
</description>

14748 <
bôOff£t
>8</bitOffset>

14749 <
bôWidth
>5</bitWidth>

14750 </
fõld
>

14751 <
fõld
>

14752 <
«me
>
DBA
</name>

14753 <
des¸ùti⁄
>
DMA
 
ba£
 
addªss
</description>

14754 <
bôOff£t
>0</bitOffset>

14755 <
bôWidth
>5</bitWidth>

14756 </
fõld
>

14757 </
fõlds
>

14760 <
«me
>
DMAR
</name>

14761 <
di•œyName
>
DMAR
</displayName>

14762 <
des¸ùti⁄
>
DMA
 
addªss
 
fuŒ
 
å™s„r
</description>

14763 <
addªssOff£t
>0x4C</addressOffset>

14764 <
size
>0x20</size>

14765 <
ac˚ss
>
ªad
-
wrôe
</access>

14766 <
ª£tVÆue
>0x0000</resetValue>

14767 <
fõlds
>

14768 <
fõld
>

14769 <
«me
>
DMAB
</name>

14770 <
des¸ùti⁄
>
DMA
 
bur°


14771 
ac˚s£s
</
des¸ùti⁄
>

14772 <
bôOff£t
>0</bitOffset>

14773 <
bôWidth
>16</bitWidth>

14774 </
fõld
>

14775 </
fõlds
>

14777 </
ªgi°îs
>

14778 </
≥rùhîÆ
>

14779 <
≥rùhîÆ
 
dîivedFrom
="TIM16">

14780 <
«me
>
TIM17
</name>

14781 <
ba£Addªss
>0x40014800</baseAddress>

14782 <
öãºu±
>

14783 <
«me
>
TIM17_IRQ
</name>

14784 <
des¸ùti⁄
>
TIM17
 
globÆ
 
öãºu±
</description>

14785 <
vÆue
>22</value>

14786 </
öãºu±
>

14787 </
≥rùhîÆ
>

14788 <
≥rùhîÆ
>

14789 <
«me
>
TSC
</name>

14790 <
des¸ùti⁄
>
Touch
 
£nsög
 
c⁄åﬁÀr
</description>

14791 <
groupName
>
TSC
</groupName>

14792 <
ba£Addªss
>0x40024000</baseAddress>

14793 <
addªssBlock
>

14794 <
off£t
>0x0</offset>

14795 <
size
>0x400</size>

14796 <
ußge
>
ªgi°îs
</usage>

14797 </
addªssBlock
>

14798 <
öãºu±
>

14799 <
«me
>
TSC_IRQ
</name>

14800 <
des¸ùti⁄
>
Touch
 
£nsög
 
öãºu±
</description>

14801 <
vÆue
>8</value>

14802 </
öãºu±
>

14803 <
ªgi°îs
>

14805 <
«me
>
CR
</name>

14806 <
di•œyName
>
CR
</displayName>

14807 <
des¸ùti⁄
>
c⁄åﬁ
 </description>

14808 <
addªssOff£t
>0x0</addressOffset>

14809 <
size
>0x20</size>

14810 <
ac˚ss
>
ªad
-
wrôe
</access>

14811 <
ª£tVÆue
>0x00000000</resetValue>

14812 <
fõlds
>

14813 <
fõld
>

14814 <
«me
>
CTPH
</name>

14815 <
des¸ùti⁄
>
Ch¨ge
 
å™s„r
 
pul£
 
high
</description>

14816 <
bôOff£t
>28</bitOffset>

14817 <
bôWidth
>4</bitWidth>

14818 </
fõld
>

14819 <
fõld
>

14820 <
«me
>
CTPL
</name>

14821 <
des¸ùti⁄
>
Ch¨ge
 
å™s„r
 
pul£
 
low
</description>

14822 <
bôOff£t
>24</bitOffset>

14823 <
bôWidth
>4</bitWidth>

14824 </
fõld
>

14825 <
fõld
>

14826 <
«me
>
SSD
</name>

14827 <
des¸ùti⁄
>
S¥ód
 
•e˘rum
 
devüti⁄
</description>

14828 <
bôOff£t
>17</bitOffset>

14829 <
bôWidth
>7</bitWidth>

14830 </
fõld
>

14831 <
fõld
>

14832 <
«me
>
SSE
</name>

14833 <
des¸ùti⁄
>
S¥ód
 
•e˘rum
 
íabÀ
</description>

14834 <
bôOff£t
>16</bitOffset>

14835 <
bôWidth
>1</bitWidth>

14836 </
fõld
>

14837 <
fõld
>

14838 <
«me
>
SSPSC
</name>

14839 <
des¸ùti⁄
>
S¥ód
 
•e˘rum
 
¥esˇÀr
</description>

14840 <
bôOff£t
>15</bitOffset>

14841 <
bôWidth
>1</bitWidth>

14842 </
fõld
>

14843 <
fõld
>

14844 <
«me
>
PGPSC
</name>

14845 <
des¸ùti⁄
>
pul£
 
gíî©‹
 
¥esˇÀr
</description>

14846 <
bôOff£t
>12</bitOffset>

14847 <
bôWidth
>3</bitWidth>

14848 </
fõld
>

14849 <
fõld
>

14850 <
«me
>
MCV
</name>

14851 <
des¸ùti⁄
>
Max
 
cou¡
 
vÆue
</description>

14852 <
bôOff£t
>5</bitOffset>

14853 <
bôWidth
>3</bitWidth>

14854 </
fõld
>

14855 <
fõld
>

14856 <
«me
>
IODEF
</name>

14857 <
des¸ùti⁄
>
I
/
O
 
DeÁu…
 
mode
</description>

14858 <
bôOff£t
>4</bitOffset>

14859 <
bôWidth
>1</bitWidth>

14860 </
fõld
>

14861 <
fõld
>

14862 <
«me
>
SYNCPOL
</name>

14863 <
des¸ùti⁄
>
Synchr⁄iz©i⁄
 
pö


14864 
pﬁ¨ôy
</
des¸ùti⁄
>

14865 <
bôOff£t
>3</bitOffset>

14866 <
bôWidth
>1</bitWidth>

14867 </
fõld
>

14868 <
fõld
>

14869 <
«me
>
AM
</name>

14870 <
des¸ùti⁄
>
Acquisôi⁄
 
mode
</description>

14871 <
bôOff£t
>2</bitOffset>

14872 <
bôWidth
>1</bitWidth>

14873 </
fõld
>

14874 <
fõld
>

14875 <
«me
>
START
</name>

14876 <
des¸ùti⁄
>
Sèπ
 
a
 
√w
 
acquisôi⁄
</description>

14877 <
bôOff£t
>1</bitOffset>

14878 <
bôWidth
>1</bitWidth>

14879 </
fõld
>

14880 <
fõld
>

14881 <
«me
>
TSCE
</name>

14882 <
des¸ùti⁄
>
Touch
 
£nsög
 
c⁄åﬁÀr


14883 
íabÀ
</
des¸ùti⁄
>

14884 <
bôOff£t
>0</bitOffset>

14885 <
bôWidth
>1</bitWidth>

14886 </
fõld
>

14887 </
fõlds
>

14890 <
«me
>
IER
</name>

14891 <
di•œyName
>
IER
</displayName>

14892 <
des¸ùti⁄
>
öãºu±
 
íabÀ
 </description>

14893 <
addªssOff£t
>0x4</addressOffset>

14894 <
size
>0x20</size>

14895 <
ac˚ss
>
ªad
-
wrôe
</access>

14896 <
ª£tVÆue
>0x00000000</resetValue>

14897 <
fõlds
>

14898 <
fõld
>

14899 <
«me
>
MCEIE
</name>

14900 <
des¸ùti⁄
>
Max
 
cou¡
 
îr‹
 
öãºu±


14901 
íabÀ
</
des¸ùti⁄
>

14902 <
bôOff£t
>1</bitOffset>

14903 <
bôWidth
>1</bitWidth>

14904 </
fõld
>

14905 <
fõld
>

14906 <
«me
>
EOAIE
</name>

14907 <
des¸ùti⁄
>
End
 
of
 
acquisôi⁄
 
öãºu±


14908 
íabÀ
</
des¸ùti⁄
>

14909 <
bôOff£t
>0</bitOffset>

14910 <
bôWidth
>1</bitWidth>

14911 </
fõld
>

14912 </
fõlds
>

14915 <
«me
>
ICR
</name>

14916 <
di•œyName
>
ICR
</displayName>

14917 <
des¸ùti⁄
>
öãºu±
 
˛ór
 </description>

14918 <
addªssOff£t
>0x8</addressOffset>

14919 <
size
>0x20</size>

14920 <
ac˚ss
>
ªad
-
wrôe
</access>

14921 <
ª£tVÆue
>0x00000000</resetValue>

14922 <
fõlds
>

14923 <
fõld
>

14924 <
«me
>
MCEIC
</name>

14925 <
des¸ùti⁄
>
Max
 
cou¡
 
îr‹
 
öãºu±


14926 
˛ór
</
des¸ùti⁄
>

14927 <
bôOff£t
>1</bitOffset>

14928 <
bôWidth
>1</bitWidth>

14929 </
fõld
>

14930 <
fõld
>

14931 <
«me
>
EOAIC
</name>

14932 <
des¸ùti⁄
>
End
 
of
 
acquisôi⁄
 
öãºu±


14933 
˛ór
</
des¸ùti⁄
>

14934 <
bôOff£t
>0</bitOffset>

14935 <
bôWidth
>1</bitWidth>

14936 </
fõld
>

14937 </
fõlds
>

14940 <
«me
>
ISR
</name>

14941 <
di•œyName
>
ISR
</displayName>

14942 <
des¸ùti⁄
>
öãºu±
 
°©us
 </description>

14943 <
addªssOff£t
>0xC</addressOffset>

14944 <
size
>0x20</size>

14945 <
ac˚ss
>
ªad
-
wrôe
</access>

14946 <
ª£tVÆue
>0x00000000</resetValue>

14947 <
fõlds
>

14948 <
fõld
>

14949 <
«me
>
MCEF
</name>

14950 <
des¸ùti⁄
>
Max
 
cou¡
 
îr‹
 
Êag
</description>

14951 <
bôOff£t
>1</bitOffset>

14952 <
bôWidth
>1</bitWidth>

14953 </
fõld
>

14954 <
fõld
>

14955 <
«me
>
EOAF
</name>

14956 <
des¸ùti⁄
>
End
 
of
 
acquisôi⁄
 
Êag
</description>

14957 <
bôOff£t
>0</bitOffset>

14958 <
bôWidth
>1</bitWidth>

14959 </
fõld
>

14960 </
fõlds
>

14963 <
«me
>
IOHCR
</name>

14964 <
di•œyName
>
IOHCR
</displayName>

14965 <
des¸ùti⁄
>
I
/
O
 
hy°îesis
 
c⁄åﬁ


14966 </
des¸ùti⁄
>

14967 <
addªssOff£t
>0x10</addressOffset>

14968 <
size
>0x20</size>

14969 <
ac˚ss
>
ªad
-
wrôe
</access>

14970 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

14971 <
fõlds
>

14972 <
fõld
>

14973 <
«me
>
G6_IO4
</name>

14974 <
des¸ùti⁄
>
G6_IO4
 
Schmôt
 
åiggî
 
hy°îesis


14975 
mode
</
des¸ùti⁄
>

14976 <
bôOff£t
>23</bitOffset>

14977 <
bôWidth
>1</bitWidth>

14978 </
fõld
>

14979 <
fõld
>

14980 <
«me
>
G6_IO3
</name>

14981 <
des¸ùti⁄
>
G6_IO3
 
Schmôt
 
åiggî
 
hy°îesis


14982 
mode
</
des¸ùti⁄
>

14983 <
bôOff£t
>22</bitOffset>

14984 <
bôWidth
>1</bitWidth>

14985 </
fõld
>

14986 <
fõld
>

14987 <
«me
>
G6_IO2
</name>

14988 <
des¸ùti⁄
>
G6_IO2
 
Schmôt
 
åiggî
 
hy°îesis


14989 
mode
</
des¸ùti⁄
>

14990 <
bôOff£t
>21</bitOffset>

14991 <
bôWidth
>1</bitWidth>

14992 </
fõld
>

14993 <
fõld
>

14994 <
«me
>
G6_IO1
</name>

14995 <
des¸ùti⁄
>
G6_IO1
 
Schmôt
 
åiggî
 
hy°îesis


14996 
mode
</
des¸ùti⁄
>

14997 <
bôOff£t
>20</bitOffset>

14998 <
bôWidth
>1</bitWidth>

14999 </
fõld
>

15000 <
fõld
>

15001 <
«me
>
G5_IO4
</name>

15002 <
des¸ùti⁄
>
G5_IO4
 
Schmôt
 
åiggî
 
hy°îesis


15003 
mode
</
des¸ùti⁄
>

15004 <
bôOff£t
>19</bitOffset>

15005 <
bôWidth
>1</bitWidth>

15006 </
fõld
>

15007 <
fõld
>

15008 <
«me
>
G5_IO3
</name>

15009 <
des¸ùti⁄
>
G5_IO3
 
Schmôt
 
åiggî
 
hy°îesis


15010 
mode
</
des¸ùti⁄
>

15011 <
bôOff£t
>18</bitOffset>

15012 <
bôWidth
>1</bitWidth>

15013 </
fõld
>

15014 <
fõld
>

15015 <
«me
>
G5_IO2
</name>

15016 <
des¸ùti⁄
>
G5_IO2
 
Schmôt
 
åiggî
 
hy°îesis


15017 
mode
</
des¸ùti⁄
>

15018 <
bôOff£t
>17</bitOffset>

15019 <
bôWidth
>1</bitWidth>

15020 </
fõld
>

15021 <
fõld
>

15022 <
«me
>
G5_IO1
</name>

15023 <
des¸ùti⁄
>
G5_IO1
 
Schmôt
 
åiggî
 
hy°îesis


15024 
mode
</
des¸ùti⁄
>

15025 <
bôOff£t
>16</bitOffset>

15026 <
bôWidth
>1</bitWidth>

15027 </
fõld
>

15028 <
fõld
>

15029 <
«me
>
G4_IO4
</name>

15030 <
des¸ùti⁄
>
G4_IO4
 
Schmôt
 
åiggî
 
hy°îesis


15031 
mode
</
des¸ùti⁄
>

15032 <
bôOff£t
>15</bitOffset>

15033 <
bôWidth
>1</bitWidth>

15034 </
fõld
>

15035 <
fõld
>

15036 <
«me
>
G4_IO3
</name>

15037 <
des¸ùti⁄
>
G4_IO3
 
Schmôt
 
åiggî
 
hy°îesis


15038 
mode
</
des¸ùti⁄
>

15039 <
bôOff£t
>14</bitOffset>

15040 <
bôWidth
>1</bitWidth>

15041 </
fõld
>

15042 <
fõld
>

15043 <
«me
>
G4_IO2
</name>

15044 <
des¸ùti⁄
>
G4_IO2
 
Schmôt
 
åiggî
 
hy°îesis


15045 
mode
</
des¸ùti⁄
>

15046 <
bôOff£t
>13</bitOffset>

15047 <
bôWidth
>1</bitWidth>

15048 </
fõld
>

15049 <
fõld
>

15050 <
«me
>
G4_IO1
</name>

15051 <
des¸ùti⁄
>
G4_IO1
 
Schmôt
 
åiggî
 
hy°îesis


15052 
mode
</
des¸ùti⁄
>

15053 <
bôOff£t
>12</bitOffset>

15054 <
bôWidth
>1</bitWidth>

15055 </
fõld
>

15056 <
fõld
>

15057 <
«me
>
G3_IO4
</name>

15058 <
des¸ùti⁄
>
G3_IO4
 
Schmôt
 
åiggî
 
hy°îesis


15059 
mode
</
des¸ùti⁄
>

15060 <
bôOff£t
>11</bitOffset>

15061 <
bôWidth
>1</bitWidth>

15062 </
fõld
>

15063 <
fõld
>

15064 <
«me
>
G3_IO3
</name>

15065 <
des¸ùti⁄
>
G3_IO3
 
Schmôt
 
åiggî
 
hy°îesis


15066 
mode
</
des¸ùti⁄
>

15067 <
bôOff£t
>10</bitOffset>

15068 <
bôWidth
>1</bitWidth>

15069 </
fõld
>

15070 <
fõld
>

15071 <
«me
>
G3_IO2
</name>

15072 <
des¸ùti⁄
>
G3_IO2
 
Schmôt
 
åiggî
 
hy°îesis


15073 
mode
</
des¸ùti⁄
>

15074 <
bôOff£t
>9</bitOffset>

15075 <
bôWidth
>1</bitWidth>

15076 </
fõld
>

15077 <
fõld
>

15078 <
«me
>
G3_IO1
</name>

15079 <
des¸ùti⁄
>
G3_IO1
 
Schmôt
 
åiggî
 
hy°îesis


15080 
mode
</
des¸ùti⁄
>

15081 <
bôOff£t
>8</bitOffset>

15082 <
bôWidth
>1</bitWidth>

15083 </
fõld
>

15084 <
fõld
>

15085 <
«me
>
G2_IO4
</name>

15086 <
des¸ùti⁄
>
G2_IO4
 
Schmôt
 
åiggî
 
hy°îesis


15087 
mode
</
des¸ùti⁄
>

15088 <
bôOff£t
>7</bitOffset>

15089 <
bôWidth
>1</bitWidth>

15090 </
fõld
>

15091 <
fõld
>

15092 <
«me
>
G2_IO3
</name>

15093 <
des¸ùti⁄
>
G2_IO3
 
Schmôt
 
åiggî
 
hy°îesis


15094 
mode
</
des¸ùti⁄
>

15095 <
bôOff£t
>6</bitOffset>

15096 <
bôWidth
>1</bitWidth>

15097 </
fõld
>

15098 <
fõld
>

15099 <
«me
>
G2_IO2
</name>

15100 <
des¸ùti⁄
>
G2_IO2
 
Schmôt
 
åiggî
 
hy°îesis


15101 
mode
</
des¸ùti⁄
>

15102 <
bôOff£t
>5</bitOffset>

15103 <
bôWidth
>1</bitWidth>

15104 </
fõld
>

15105 <
fõld
>

15106 <
«me
>
G2_IO1
</name>

15107 <
des¸ùti⁄
>
G2_IO1
 
Schmôt
 
åiggî
 
hy°îesis


15108 
mode
</
des¸ùti⁄
>

15109 <
bôOff£t
>4</bitOffset>

15110 <
bôWidth
>1</bitWidth>

15111 </
fõld
>

15112 <
fõld
>

15113 <
«me
>
G1_IO4
</name>

15114 <
des¸ùti⁄
>
G1_IO4
 
Schmôt
 
åiggî
 
hy°îesis


15115 
mode
</
des¸ùti⁄
>

15116 <
bôOff£t
>3</bitOffset>

15117 <
bôWidth
>1</bitWidth>

15118 </
fõld
>

15119 <
fõld
>

15120 <
«me
>
G1_IO3
</name>

15121 <
des¸ùti⁄
>
G1_IO3
 
Schmôt
 
åiggî
 
hy°îesis


15122 
mode
</
des¸ùti⁄
>

15123 <
bôOff£t
>2</bitOffset>

15124 <
bôWidth
>1</bitWidth>

15125 </
fõld
>

15126 <
fõld
>

15127 <
«me
>
G1_IO2
</name>

15128 <
des¸ùti⁄
>
G1_IO2
 
Schmôt
 
åiggî
 
hy°îesis


15129 
mode
</
des¸ùti⁄
>

15130 <
bôOff£t
>1</bitOffset>

15131 <
bôWidth
>1</bitWidth>

15132 </
fõld
>

15133 <
fõld
>

15134 <
«me
>
G1_IO1
</name>

15135 <
des¸ùti⁄
>
G1_IO1
 
Schmôt
 
åiggî
 
hy°îesis


15136 
mode
</
des¸ùti⁄
>

15137 <
bôOff£t
>0</bitOffset>

15138 <
bôWidth
>1</bitWidth>

15139 </
fõld
>

15140 </
fõlds
>

15143 <
«me
>
IOASCR
</name>

15144 <
di•œyName
>
IOASCR
</displayName>

15145 <
des¸ùti⁄
>
I
/
O
 
™Æog
 
c⁄åﬁ


15146 </
des¸ùti⁄
>

15147 <
addªssOff£t
>0x18</addressOffset>

15148 <
size
>0x20</size>

15149 <
ac˚ss
>
ªad
-
wrôe
</access>

15150 <
ª£tVÆue
>0x00000000</resetValue>

15151 <
fõlds
>

15152 <
fõld
>

15153 <
«me
>
G6_IO4
</name>

15154 <
des¸ùti⁄
>
G6_IO4
 
™Æog
 

15155 
íabÀ
</
des¸ùti⁄
>

15156 <
bôOff£t
>23</bitOffset>

15157 <
bôWidth
>1</bitWidth>

15158 </
fõld
>

15159 <
fõld
>

15160 <
«me
>
G6_IO3
</name>

15161 <
des¸ùti⁄
>
G6_IO3
 
™Æog
 

15162 
íabÀ
</
des¸ùti⁄
>

15163 <
bôOff£t
>22</bitOffset>

15164 <
bôWidth
>1</bitWidth>

15165 </
fõld
>

15166 <
fõld
>

15167 <
«me
>
G6_IO2
</name>

15168 <
des¸ùti⁄
>
G6_IO2
 
™Æog
 

15169 
íabÀ
</
des¸ùti⁄
>

15170 <
bôOff£t
>21</bitOffset>

15171 <
bôWidth
>1</bitWidth>

15172 </
fõld
>

15173 <
fõld
>

15174 <
«me
>
G6_IO1
</name>

15175 <
des¸ùti⁄
>
G6_IO1
 
™Æog
 

15176 
íabÀ
</
des¸ùti⁄
>

15177 <
bôOff£t
>20</bitOffset>

15178 <
bôWidth
>1</bitWidth>

15179 </
fõld
>

15180 <
fõld
>

15181 <
«me
>
G5_IO4
</name>

15182 <
des¸ùti⁄
>
G5_IO4
 
™Æog
 

15183 
íabÀ
</
des¸ùti⁄
>

15184 <
bôOff£t
>19</bitOffset>

15185 <
bôWidth
>1</bitWidth>

15186 </
fõld
>

15187 <
fõld
>

15188 <
«me
>
G5_IO3
</name>

15189 <
des¸ùti⁄
>
G5_IO3
 
™Æog
 

15190 
íabÀ
</
des¸ùti⁄
>

15191 <
bôOff£t
>18</bitOffset>

15192 <
bôWidth
>1</bitWidth>

15193 </
fõld
>

15194 <
fõld
>

15195 <
«me
>
G5_IO2
</name>

15196 <
des¸ùti⁄
>
G5_IO2
 
™Æog
 

15197 
íabÀ
</
des¸ùti⁄
>

15198 <
bôOff£t
>17</bitOffset>

15199 <
bôWidth
>1</bitWidth>

15200 </
fõld
>

15201 <
fõld
>

15202 <
«me
>
G5_IO1
</name>

15203 <
des¸ùti⁄
>
G5_IO1
 
™Æog
 

15204 
íabÀ
</
des¸ùti⁄
>

15205 <
bôOff£t
>16</bitOffset>

15206 <
bôWidth
>1</bitWidth>

15207 </
fõld
>

15208 <
fõld
>

15209 <
«me
>
G4_IO4
</name>

15210 <
des¸ùti⁄
>
G4_IO4
 
™Æog
 

15211 
íabÀ
</
des¸ùti⁄
>

15212 <
bôOff£t
>15</bitOffset>

15213 <
bôWidth
>1</bitWidth>

15214 </
fõld
>

15215 <
fõld
>

15216 <
«me
>
G4_IO3
</name>

15217 <
des¸ùti⁄
>
G4_IO3
 
™Æog
 

15218 
íabÀ
</
des¸ùti⁄
>

15219 <
bôOff£t
>14</bitOffset>

15220 <
bôWidth
>1</bitWidth>

15221 </
fõld
>

15222 <
fõld
>

15223 <
«me
>
G4_IO2
</name>

15224 <
des¸ùti⁄
>
G4_IO2
 
™Æog
 

15225 
íabÀ
</
des¸ùti⁄
>

15226 <
bôOff£t
>13</bitOffset>

15227 <
bôWidth
>1</bitWidth>

15228 </
fõld
>

15229 <
fõld
>

15230 <
«me
>
G4_IO1
</name>

15231 <
des¸ùti⁄
>
G4_IO1
 
™Æog
 

15232 
íabÀ
</
des¸ùti⁄
>

15233 <
bôOff£t
>12</bitOffset>

15234 <
bôWidth
>1</bitWidth>

15235 </
fõld
>

15236 <
fõld
>

15237 <
«me
>
G3_IO4
</name>

15238 <
des¸ùti⁄
>
G3_IO4
 
™Æog
 

15239 
íabÀ
</
des¸ùti⁄
>

15240 <
bôOff£t
>11</bitOffset>

15241 <
bôWidth
>1</bitWidth>

15242 </
fõld
>

15243 <
fõld
>

15244 <
«me
>
G3_IO3
</name>

15245 <
des¸ùti⁄
>
G3_IO3
 
™Æog
 

15246 
íabÀ
</
des¸ùti⁄
>

15247 <
bôOff£t
>10</bitOffset>

15248 <
bôWidth
>1</bitWidth>

15249 </
fõld
>

15250 <
fõld
>

15251 <
«me
>
G3_IO2
</name>

15252 <
des¸ùti⁄
>
G3_IO2
 
™Æog
 

15253 
íabÀ
</
des¸ùti⁄
>

15254 <
bôOff£t
>9</bitOffset>

15255 <
bôWidth
>1</bitWidth>

15256 </
fõld
>

15257 <
fõld
>

15258 <
«me
>
G3_IO1
</name>

15259 <
des¸ùti⁄
>
G3_IO1
 
™Æog
 

15260 
íabÀ
</
des¸ùti⁄
>

15261 <
bôOff£t
>8</bitOffset>

15262 <
bôWidth
>1</bitWidth>

15263 </
fõld
>

15264 <
fõld
>

15265 <
«me
>
G2_IO4
</name>

15266 <
des¸ùti⁄
>
G2_IO4
 
™Æog
 

15267 
íabÀ
</
des¸ùti⁄
>

15268 <
bôOff£t
>7</bitOffset>

15269 <
bôWidth
>1</bitWidth>

15270 </
fõld
>

15271 <
fõld
>

15272 <
«me
>
G2_IO3
</name>

15273 <
des¸ùti⁄
>
G2_IO3
 
™Æog
 

15274 
íabÀ
</
des¸ùti⁄
>

15275 <
bôOff£t
>6</bitOffset>

15276 <
bôWidth
>1</bitWidth>

15277 </
fõld
>

15278 <
fõld
>

15279 <
«me
>
G2_IO2
</name>

15280 <
des¸ùti⁄
>
G2_IO2
 
™Æog
 

15281 
íabÀ
</
des¸ùti⁄
>

15282 <
bôOff£t
>5</bitOffset>

15283 <
bôWidth
>1</bitWidth>

15284 </
fõld
>

15285 <
fõld
>

15286 <
«me
>
G2_IO1
</name>

15287 <
des¸ùti⁄
>
G2_IO1
 
™Æog
 

15288 
íabÀ
</
des¸ùti⁄
>

15289 <
bôOff£t
>4</bitOffset>

15290 <
bôWidth
>1</bitWidth>

15291 </
fõld
>

15292 <
fõld
>

15293 <
«me
>
G1_IO4
</name>

15294 <
des¸ùti⁄
>
G1_IO4
 
™Æog
 

15295 
íabÀ
</
des¸ùti⁄
>

15296 <
bôOff£t
>3</bitOffset>

15297 <
bôWidth
>1</bitWidth>

15298 </
fõld
>

15299 <
fõld
>

15300 <
«me
>
G1_IO3
</name>

15301 <
des¸ùti⁄
>
G1_IO3
 
™Æog
 

15302 
íabÀ
</
des¸ùti⁄
>

15303 <
bôOff£t
>2</bitOffset>

15304 <
bôWidth
>1</bitWidth>

15305 </
fõld
>

15306 <
fõld
>

15307 <
«me
>
G1_IO2
</name>

15308 <
des¸ùti⁄
>
G1_IO2
 
™Æog
 

15309 
íabÀ
</
des¸ùti⁄
>

15310 <
bôOff£t
>1</bitOffset>

15311 <
bôWidth
>1</bitWidth>

15312 </
fõld
>

15313 <
fõld
>

15314 <
«me
>
G1_IO1
</name>

15315 <
des¸ùti⁄
>
G1_IO1
 
™Æog
 

15316 
íabÀ
</
des¸ùti⁄
>

15317 <
bôOff£t
>0</bitOffset>

15318 <
bôWidth
>1</bitWidth>

15319 </
fõld
>

15320 </
fõlds
>

15323 <
«me
>
IOSCR
</name>

15324 <
di•œyName
>
IOSCR
</displayName>

15325 <
des¸ùti⁄
>
I
/
O
 
ßm∂ög
 
c⁄åﬁ
 </description>

15326 <
addªssOff£t
>0x20</addressOffset>

15327 <
size
>0x20</size>

15328 <
ac˚ss
>
ªad
-
wrôe
</access>

15329 <
ª£tVÆue
>0x00000000</resetValue>

15330 <
fõlds
>

15331 <
fõld
>

15332 <
«me
>
G6_IO4
</name>

15333 <
des¸ùti⁄
>
G6_IO4
 
ßm∂ög
 
mode
</description>

15334 <
bôOff£t
>23</bitOffset>

15335 <
bôWidth
>1</bitWidth>

15336 </
fõld
>

15337 <
fõld
>

15338 <
«me
>
G6_IO3
</name>

15339 <
des¸ùti⁄
>
G6_IO3
 
ßm∂ög
 
mode
</description>

15340 <
bôOff£t
>22</bitOffset>

15341 <
bôWidth
>1</bitWidth>

15342 </
fõld
>

15343 <
fõld
>

15344 <
«me
>
G6_IO2
</name>

15345 <
des¸ùti⁄
>
G6_IO2
 
ßm∂ög
 
mode
</description>

15346 <
bôOff£t
>21</bitOffset>

15347 <
bôWidth
>1</bitWidth>

15348 </
fõld
>

15349 <
fõld
>

15350 <
«me
>
G6_IO1
</name>

15351 <
des¸ùti⁄
>
G6_IO1
 
ßm∂ög
 
mode
</description>

15352 <
bôOff£t
>20</bitOffset>

15353 <
bôWidth
>1</bitWidth>

15354 </
fõld
>

15355 <
fõld
>

15356 <
«me
>
G5_IO4
</name>

15357 <
des¸ùti⁄
>
G5_IO4
 
ßm∂ög
 
mode
</description>

15358 <
bôOff£t
>19</bitOffset>

15359 <
bôWidth
>1</bitWidth>

15360 </
fõld
>

15361 <
fõld
>

15362 <
«me
>
G5_IO3
</name>

15363 <
des¸ùti⁄
>
G5_IO3
 
ßm∂ög
 
mode
</description>

15364 <
bôOff£t
>18</bitOffset>

15365 <
bôWidth
>1</bitWidth>

15366 </
fõld
>

15367 <
fõld
>

15368 <
«me
>
G5_IO2
</name>

15369 <
des¸ùti⁄
>
G5_IO2
 
ßm∂ög
 
mode
</description>

15370 <
bôOff£t
>17</bitOffset>

15371 <
bôWidth
>1</bitWidth>

15372 </
fõld
>

15373 <
fõld
>

15374 <
«me
>
G5_IO1
</name>

15375 <
des¸ùti⁄
>
G5_IO1
 
ßm∂ög
 
mode
</description>

15376 <
bôOff£t
>16</bitOffset>

15377 <
bôWidth
>1</bitWidth>

15378 </
fõld
>

15379 <
fõld
>

15380 <
«me
>
G4_IO4
</name>

15381 <
des¸ùti⁄
>
G4_IO4
 
ßm∂ög
 
mode
</description>

15382 <
bôOff£t
>15</bitOffset>

15383 <
bôWidth
>1</bitWidth>

15384 </
fõld
>

15385 <
fõld
>

15386 <
«me
>
G4_IO3
</name>

15387 <
des¸ùti⁄
>
G4_IO3
 
ßm∂ög
 
mode
</description>

15388 <
bôOff£t
>14</bitOffset>

15389 <
bôWidth
>1</bitWidth>

15390 </
fõld
>

15391 <
fõld
>

15392 <
«me
>
G4_IO2
</name>

15393 <
des¸ùti⁄
>
G4_IO2
 
ßm∂ög
 
mode
</description>

15394 <
bôOff£t
>13</bitOffset>

15395 <
bôWidth
>1</bitWidth>

15396 </
fõld
>

15397 <
fõld
>

15398 <
«me
>
G4_IO1
</name>

15399 <
des¸ùti⁄
>
G4_IO1
 
ßm∂ög
 
mode
</description>

15400 <
bôOff£t
>12</bitOffset>

15401 <
bôWidth
>1</bitWidth>

15402 </
fõld
>

15403 <
fõld
>

15404 <
«me
>
G3_IO4
</name>

15405 <
des¸ùti⁄
>
G3_IO4
 
ßm∂ög
 
mode
</description>

15406 <
bôOff£t
>11</bitOffset>

15407 <
bôWidth
>1</bitWidth>

15408 </
fõld
>

15409 <
fõld
>

15410 <
«me
>
G3_IO3
</name>

15411 <
des¸ùti⁄
>
G3_IO3
 
ßm∂ög
 
mode
</description>

15412 <
bôOff£t
>10</bitOffset>

15413 <
bôWidth
>1</bitWidth>

15414 </
fõld
>

15415 <
fõld
>

15416 <
«me
>
G3_IO2
</name>

15417 <
des¸ùti⁄
>
G3_IO2
 
ßm∂ög
 
mode
</description>

15418 <
bôOff£t
>9</bitOffset>

15419 <
bôWidth
>1</bitWidth>

15420 </
fõld
>

15421 <
fõld
>

15422 <
«me
>
G3_IO1
</name>

15423 <
des¸ùti⁄
>
G3_IO1
 
ßm∂ög
 
mode
</description>

15424 <
bôOff£t
>8</bitOffset>

15425 <
bôWidth
>1</bitWidth>

15426 </
fõld
>

15427 <
fõld
>

15428 <
«me
>
G2_IO4
</name>

15429 <
des¸ùti⁄
>
G2_IO4
 
ßm∂ög
 
mode
</description>

15430 <
bôOff£t
>7</bitOffset>

15431 <
bôWidth
>1</bitWidth>

15432 </
fõld
>

15433 <
fõld
>

15434 <
«me
>
G2_IO3
</name>

15435 <
des¸ùti⁄
>
G2_IO3
 
ßm∂ög
 
mode
</description>

15436 <
bôOff£t
>6</bitOffset>

15437 <
bôWidth
>1</bitWidth>

15438 </
fõld
>

15439 <
fõld
>

15440 <
«me
>
G2_IO2
</name>

15441 <
des¸ùti⁄
>
G2_IO2
 
ßm∂ög
 
mode
</description>

15442 <
bôOff£t
>5</bitOffset>

15443 <
bôWidth
>1</bitWidth>

15444 </
fõld
>

15445 <
fõld
>

15446 <
«me
>
G2_IO1
</name>

15447 <
des¸ùti⁄
>
G2_IO1
 
ßm∂ög
 
mode
</description>

15448 <
bôOff£t
>4</bitOffset>

15449 <
bôWidth
>1</bitWidth>

15450 </
fõld
>

15451 <
fõld
>

15452 <
«me
>
G1_IO4
</name>

15453 <
des¸ùti⁄
>
G1_IO4
 
ßm∂ög
 
mode
</description>

15454 <
bôOff£t
>3</bitOffset>

15455 <
bôWidth
>1</bitWidth>

15456 </
fõld
>

15457 <
fõld
>

15458 <
«me
>
G1_IO3
</name>

15459 <
des¸ùti⁄
>
G1_IO3
 
ßm∂ög
 
mode
</description>

15460 <
bôOff£t
>2</bitOffset>

15461 <
bôWidth
>1</bitWidth>

15462 </
fõld
>

15463 <
fõld
>

15464 <
«me
>
G1_IO2
</name>

15465 <
des¸ùti⁄
>
G1_IO2
 
ßm∂ög
 
mode
</description>

15466 <
bôOff£t
>1</bitOffset>

15467 <
bôWidth
>1</bitWidth>

15468 </
fõld
>

15469 <
fõld
>

15470 <
«me
>
G1_IO1
</name>

15471 <
des¸ùti⁄
>
G1_IO1
 
ßm∂ög
 
mode
</description>

15472 <
bôOff£t
>0</bitOffset>

15473 <
bôWidth
>1</bitWidth>

15474 </
fõld
>

15475 </
fõlds
>

15478 <
«me
>
IOCCR
</name>

15479 <
di•œyName
>
IOCCR
</displayName>

15480 <
des¸ùti⁄
>
I
/
O
 
ch™√l
 
c⁄åﬁ
 </description>

15481 <
addªssOff£t
>0x28</addressOffset>

15482 <
size
>0x20</size>

15483 <
ac˚ss
>
ªad
-
wrôe
</access>

15484 <
ª£tVÆue
>0x00000000</resetValue>

15485 <
fõlds
>

15486 <
fõld
>

15487 <
«me
>
G6_IO4
</name>

15488 <
des¸ùti⁄
>
G6_IO4
 
ch™√l
 
mode
</description>

15489 <
bôOff£t
>23</bitOffset>

15490 <
bôWidth
>1</bitWidth>

15491 </
fõld
>

15492 <
fõld
>

15493 <
«me
>
G6_IO3
</name>

15494 <
des¸ùti⁄
>
G6_IO3
 
ch™√l
 
mode
</description>

15495 <
bôOff£t
>22</bitOffset>

15496 <
bôWidth
>1</bitWidth>

15497 </
fõld
>

15498 <
fõld
>

15499 <
«me
>
G6_IO2
</name>

15500 <
des¸ùti⁄
>
G6_IO2
 
ch™√l
 
mode
</description>

15501 <
bôOff£t
>21</bitOffset>

15502 <
bôWidth
>1</bitWidth>

15503 </
fõld
>

15504 <
fõld
>

15505 <
«me
>
G6_IO1
</name>

15506 <
des¸ùti⁄
>
G6_IO1
 
ch™√l
 
mode
</description>

15507 <
bôOff£t
>20</bitOffset>

15508 <
bôWidth
>1</bitWidth>

15509 </
fõld
>

15510 <
fõld
>

15511 <
«me
>
G5_IO4
</name>

15512 <
des¸ùti⁄
>
G5_IO4
 
ch™√l
 
mode
</description>

15513 <
bôOff£t
>19</bitOffset>

15514 <
bôWidth
>1</bitWidth>

15515 </
fõld
>

15516 <
fõld
>

15517 <
«me
>
G5_IO3
</name>

15518 <
des¸ùti⁄
>
G5_IO3
 
ch™√l
 
mode
</description>

15519 <
bôOff£t
>18</bitOffset>

15520 <
bôWidth
>1</bitWidth>

15521 </
fõld
>

15522 <
fõld
>

15523 <
«me
>
G5_IO2
</name>

15524 <
des¸ùti⁄
>
G5_IO2
 
ch™√l
 
mode
</description>

15525 <
bôOff£t
>17</bitOffset>

15526 <
bôWidth
>1</bitWidth>

15527 </
fõld
>

15528 <
fõld
>

15529 <
«me
>
G5_IO1
</name>

15530 <
des¸ùti⁄
>
G5_IO1
 
ch™√l
 
mode
</description>

15531 <
bôOff£t
>16</bitOffset>

15532 <
bôWidth
>1</bitWidth>

15533 </
fõld
>

15534 <
fõld
>

15535 <
«me
>
G4_IO4
</name>

15536 <
des¸ùti⁄
>
G4_IO4
 
ch™√l
 
mode
</description>

15537 <
bôOff£t
>15</bitOffset>

15538 <
bôWidth
>1</bitWidth>

15539 </
fõld
>

15540 <
fõld
>

15541 <
«me
>
G4_IO3
</name>

15542 <
des¸ùti⁄
>
G4_IO3
 
ch™√l
 
mode
</description>

15543 <
bôOff£t
>14</bitOffset>

15544 <
bôWidth
>1</bitWidth>

15545 </
fõld
>

15546 <
fõld
>

15547 <
«me
>
G4_IO2
</name>

15548 <
des¸ùti⁄
>
G4_IO2
 
ch™√l
 
mode
</description>

15549 <
bôOff£t
>13</bitOffset>

15550 <
bôWidth
>1</bitWidth>

15551 </
fõld
>

15552 <
fõld
>

15553 <
«me
>
G4_IO1
</name>

15554 <
des¸ùti⁄
>
G4_IO1
 
ch™√l
 
mode
</description>

15555 <
bôOff£t
>12</bitOffset>

15556 <
bôWidth
>1</bitWidth>

15557 </
fõld
>

15558 <
fõld
>

15559 <
«me
>
G3_IO4
</name>

15560 <
des¸ùti⁄
>
G3_IO4
 
ch™√l
 
mode
</description>

15561 <
bôOff£t
>11</bitOffset>

15562 <
bôWidth
>1</bitWidth>

15563 </
fõld
>

15564 <
fõld
>

15565 <
«me
>
G3_IO3
</name>

15566 <
des¸ùti⁄
>
G3_IO3
 
ch™√l
 
mode
</description>

15567 <
bôOff£t
>10</bitOffset>

15568 <
bôWidth
>1</bitWidth>

15569 </
fõld
>

15570 <
fõld
>

15571 <
«me
>
G3_IO2
</name>

15572 <
des¸ùti⁄
>
G3_IO2
 
ch™√l
 
mode
</description>

15573 <
bôOff£t
>9</bitOffset>

15574 <
bôWidth
>1</bitWidth>

15575 </
fõld
>

15576 <
fõld
>

15577 <
«me
>
G3_IO1
</name>

15578 <
des¸ùti⁄
>
G3_IO1
 
ch™√l
 
mode
</description>

15579 <
bôOff£t
>8</bitOffset>

15580 <
bôWidth
>1</bitWidth>

15581 </
fõld
>

15582 <
fõld
>

15583 <
«me
>
G2_IO4
</name>

15584 <
des¸ùti⁄
>
G2_IO4
 
ch™√l
 
mode
</description>

15585 <
bôOff£t
>7</bitOffset>

15586 <
bôWidth
>1</bitWidth>

15587 </
fõld
>

15588 <
fõld
>

15589 <
«me
>
G2_IO3
</name>

15590 <
des¸ùti⁄
>
G2_IO3
 
ch™√l
 
mode
</description>

15591 <
bôOff£t
>6</bitOffset>

15592 <
bôWidth
>1</bitWidth>

15593 </
fõld
>

15594 <
fõld
>

15595 <
«me
>
G2_IO2
</name>

15596 <
des¸ùti⁄
>
G2_IO2
 
ch™√l
 
mode
</description>

15597 <
bôOff£t
>5</bitOffset>

15598 <
bôWidth
>1</bitWidth>

15599 </
fõld
>

15600 <
fõld
>

15601 <
«me
>
G2_IO1
</name>

15602 <
des¸ùti⁄
>
G2_IO1
 
ch™√l
 
mode
</description>

15603 <
bôOff£t
>4</bitOffset>

15604 <
bôWidth
>1</bitWidth>

15605 </
fõld
>

15606 <
fõld
>

15607 <
«me
>
G1_IO4
</name>

15608 <
des¸ùti⁄
>
G1_IO4
 
ch™√l
 
mode
</description>

15609 <
bôOff£t
>3</bitOffset>

15610 <
bôWidth
>1</bitWidth>

15611 </
fõld
>

15612 <
fõld
>

15613 <
«me
>
G1_IO3
</name>

15614 <
des¸ùti⁄
>
G1_IO3
 
ch™√l
 
mode
</description>

15615 <
bôOff£t
>2</bitOffset>

15616 <
bôWidth
>1</bitWidth>

15617 </
fõld
>

15618 <
fõld
>

15619 <
«me
>
G1_IO2
</name>

15620 <
des¸ùti⁄
>
G1_IO2
 
ch™√l
 
mode
</description>

15621 <
bôOff£t
>1</bitOffset>

15622 <
bôWidth
>1</bitWidth>

15623 </
fõld
>

15624 <
fõld
>

15625 <
«me
>
G1_IO1
</name>

15626 <
des¸ùti⁄
>
G1_IO1
 
ch™√l
 
mode
</description>

15627 <
bôOff£t
>0</bitOffset>

15628 <
bôWidth
>1</bitWidth>

15629 </
fõld
>

15630 </
fõlds
>

15633 <
«me
>
IOGCSR
</name>

15634 <
di•œyName
>
IOGCSR
</displayName>

15635 <
des¸ùti⁄
>
I
/
O
 
group
 
c⁄åﬁ
 
°©us


15636 </
des¸ùti⁄
>

15637 <
addªssOff£t
>0x30</addressOffset>

15638 <
size
>0x20</size>

15639 <
ª£tVÆue
>0x00000000</resetValue>

15640 <
fõlds
>

15641 <
fõld
>

15642 <
«me
>
G8S
</name>

15643 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15644 <
bôOff£t
>23</bitOffset>

15645 <
bôWidth
>1</bitWidth>

15646 <
ac˚ss
>
ªad
-
wrôe
</access>

15647 </
fõld
>

15648 <
fõld
>

15649 <
«me
>
G7S
</name>

15650 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15651 <
bôOff£t
>22</bitOffset>

15652 <
bôWidth
>1</bitWidth>

15653 <
ac˚ss
>
ªad
-
wrôe
</access>

15654 </
fõld
>

15655 <
fõld
>

15656 <
«me
>
G6S
</name>

15657 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15658 <
bôOff£t
>21</bitOffset>

15659 <
bôWidth
>1</bitWidth>

15660 <
ac˚ss
>
ªad
-
⁄ly
</access>

15661 </
fõld
>

15662 <
fõld
>

15663 <
«me
>
G5S
</name>

15664 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15665 <
bôOff£t
>20</bitOffset>

15666 <
bôWidth
>1</bitWidth>

15667 <
ac˚ss
>
ªad
-
⁄ly
</access>

15668 </
fõld
>

15669 <
fõld
>

15670 <
«me
>
G4S
</name>

15671 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15672 <
bôOff£t
>19</bitOffset>

15673 <
bôWidth
>1</bitWidth>

15674 <
ac˚ss
>
ªad
-
⁄ly
</access>

15675 </
fõld
>

15676 <
fõld
>

15677 <
«me
>
G3S
</name>

15678 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15679 <
bôOff£t
>18</bitOffset>

15680 <
bôWidth
>1</bitWidth>

15681 <
ac˚ss
>
ªad
-
⁄ly
</access>

15682 </
fõld
>

15683 <
fõld
>

15684 <
«me
>
G2S
</name>

15685 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15686 <
bôOff£t
>17</bitOffset>

15687 <
bôWidth
>1</bitWidth>

15688 <
ac˚ss
>
ªad
-
⁄ly
</access>

15689 </
fõld
>

15690 <
fõld
>

15691 <
«me
>
G1S
</name>

15692 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
°©us
</description>

15693 <
bôOff£t
>16</bitOffset>

15694 <
bôWidth
>1</bitWidth>

15695 <
ac˚ss
>
ªad
-
⁄ly
</access>

15696 </
fõld
>

15697 <
fõld
>

15698 <
«me
>
G8E
</name>

15699 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15700 <
bôOff£t
>7</bitOffset>

15701 <
bôWidth
>1</bitWidth>

15702 <
ac˚ss
>
ªad
-
wrôe
</access>

15703 </
fõld
>

15704 <
fõld
>

15705 <
«me
>
G7E
</name>

15706 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15707 <
bôOff£t
>6</bitOffset>

15708 <
bôWidth
>1</bitWidth>

15709 <
ac˚ss
>
ªad
-
wrôe
</access>

15710 </
fõld
>

15711 <
fõld
>

15712 <
«me
>
G6E
</name>

15713 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15714 <
bôOff£t
>5</bitOffset>

15715 <
bôWidth
>1</bitWidth>

15716 <
ac˚ss
>
ªad
-
wrôe
</access>

15717 </
fõld
>

15718 <
fõld
>

15719 <
«me
>
G5E
</name>

15720 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15721 <
bôOff£t
>4</bitOffset>

15722 <
bôWidth
>1</bitWidth>

15723 <
ac˚ss
>
ªad
-
wrôe
</access>

15724 </
fõld
>

15725 <
fõld
>

15726 <
«me
>
G4E
</name>

15727 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15728 <
bôOff£t
>3</bitOffset>

15729 <
bôWidth
>1</bitWidth>

15730 <
ac˚ss
>
ªad
-
wrôe
</access>

15731 </
fõld
>

15732 <
fõld
>

15733 <
«me
>
G3E
</name>

15734 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15735 <
bôOff£t
>2</bitOffset>

15736 <
bôWidth
>1</bitWidth>

15737 <
ac˚ss
>
ªad
-
wrôe
</access>

15738 </
fõld
>

15739 <
fõld
>

15740 <
«me
>
G2E
</name>

15741 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15742 <
bôOff£t
>1</bitOffset>

15743 <
bôWidth
>1</bitWidth>

15744 <
ac˚ss
>
ªad
-
wrôe
</access>

15745 </
fõld
>

15746 <
fõld
>

15747 <
«me
>
G1E
</name>

15748 <
des¸ùti⁄
>
A«log
 
I
/
O
 
group
 
x
 
íabÀ
</description>

15749 <
bôOff£t
>0</bitOffset>

15750 <
bôWidth
>1</bitWidth>

15751 <
ac˚ss
>
ªad
-
wrôe
</access>

15752 </
fõld
>

15753 </
fõlds
>

15756 <
«me
>
IOG1CR
</name>

15757 <
di•œyName
>
IOG1CR
</displayName>

15758 <
des¸ùti⁄
>
I
/
O
 
group
 
x
 
cou¡î
 </description>

15759 <
addªssOff£t
>0x34</addressOffset>

15760 <
size
>0x20</size>

15761 <
ac˚ss
>
ªad
-
⁄ly
</access>

15762 <
ª£tVÆue
>0x00000000</resetValue>

15763 <
fõlds
>

15764 <
fõld
>

15765 <
«me
>
CNT
</name>

15766 <
des¸ùti⁄
>
Cou¡î
 
vÆue
</description>

15767 <
bôOff£t
>0</bitOffset>

15768 <
bôWidth
>14</bitWidth>

15769 </
fõld
>

15770 </
fõlds
>

15773 <
«me
>
IOG2CR
</name>

15774 <
di•œyName
>
IOG2CR
</displayName>

15775 <
des¸ùti⁄
>
I
/
O
 
group
 
x
 
cou¡î
 </description>

15776 <
addªssOff£t
>0x38</addressOffset>

15777 <
size
>0x20</size>

15778 <
ac˚ss
>
ªad
-
⁄ly
</access>

15779 <
ª£tVÆue
>0x00000000</resetValue>

15780 <
fõlds
>

15781 <
fõld
>

15782 <
«me
>
CNT
</name>

15783 <
des¸ùti⁄
>
Cou¡î
 
vÆue
</description>

15784 <
bôOff£t
>0</bitOffset>

15785 <
bôWidth
>14</bitWidth>

15786 </
fõld
>

15787 </
fõlds
>

15790 <
«me
>
IOG3CR
</name>

15791 <
di•œyName
>
IOG3CR
</displayName>

15792 <
des¸ùti⁄
>
I
/
O
 
group
 
x
 
cou¡î
 </description>

15793 <
addªssOff£t
>0x3C</addressOffset>

15794 <
size
>0x20</size>

15795 <
ac˚ss
>
ªad
-
⁄ly
</access>

15796 <
ª£tVÆue
>0x00000000</resetValue>

15797 <
fõlds
>

15798 <
fõld
>

15799 <
«me
>
CNT
</name>

15800 <
des¸ùti⁄
>
Cou¡î
 
vÆue
</description>

15801 <
bôOff£t
>0</bitOffset>

15802 <
bôWidth
>14</bitWidth>

15803 </
fõld
>

15804 </
fõlds
>

15807 <
«me
>
IOG4CR
</name>

15808 <
di•œyName
>
IOG4CR
</displayName>

15809 <
des¸ùti⁄
>
I
/
O
 
group
 
x
 
cou¡î
 </description>

15810 <
addªssOff£t
>0x40</addressOffset>

15811 <
size
>0x20</size>

15812 <
ac˚ss
>
ªad
-
⁄ly
</access>

15813 <
ª£tVÆue
>0x00000000</resetValue>

15814 <
fõlds
>

15815 <
fõld
>

15816 <
«me
>
CNT
</name>

15817 <
des¸ùti⁄
>
Cou¡î
 
vÆue
</description>

15818 <
bôOff£t
>0</bitOffset>

15819 <
bôWidth
>14</bitWidth>

15820 </
fõld
>

15821 </
fõlds
>

15824 <
«me
>
IOG5CR
</name>

15825 <
di•œyName
>
IOG5CR
</displayName>

15826 <
des¸ùti⁄
>
I
/
O
 
group
 
x
 
cou¡î
 </description>

15827 <
addªssOff£t
>0x44</addressOffset>

15828 <
size
>0x20</size>

15829 <
ac˚ss
>
ªad
-
⁄ly
</access>

15830 <
ª£tVÆue
>0x00000000</resetValue>

15831 <
fõlds
>

15832 <
fõld
>

15833 <
«me
>
CNT
</name>

15834 <
des¸ùti⁄
>
Cou¡î
 
vÆue
</description>

15835 <
bôOff£t
>0</bitOffset>

15836 <
bôWidth
>14</bitWidth>

15837 </
fõld
>

15838 </
fõlds
>

15841 <
«me
>
IOG6CR
</name>

15842 <
di•œyName
>
IOG6CR
</displayName>

15843 <
des¸ùti⁄
>
I
/
O
 
group
 
x
 
cou¡î
 </description>

15844 <
addªssOff£t
>0x48</addressOffset>

15845 <
size
>0x20</size>

15846 <
ac˚ss
>
ªad
-
⁄ly
</access>

15847 <
ª£tVÆue
>0x00000000</resetValue>

15848 <
fõlds
>

15849 <
fõld
>

15850 <
«me
>
CNT
</name>

15851 <
des¸ùti⁄
>
Cou¡î
 
vÆue
</description>

15852 <
bôOff£t
>0</bitOffset>

15853 <
bôWidth
>14</bitWidth>

15854 </
fõld
>

15855 </
fõlds
>

15857 </
ªgi°îs
>

15858 </
≥rùhîÆ
>

15859 <
≥rùhîÆ
>

15860 <
«me
>
CEC
</name>

15861 <
des¸ùti⁄
>
HDMI
-
CEC
 
c⁄åﬁÀr
</description>

15862 <
groupName
>
CEC
</groupName>

15863 <
ba£Addªss
>0x40007800</baseAddress>

15864 <
addªssBlock
>

15865 <
off£t
>0x0</offset>

15866 <
size
>0x400</size>

15867 <
ußge
>
ªgi°îs
</usage>

15868 </
addªssBlock
>

15869 <
öãºu±
>

15870 <
«me
>
CEC_IRQ
</name>

15871 <
des¸ùti⁄
>
CEC
 
globÆ
 
öãºu±
</description>

15872 <
vÆue
>30</value>

15873 </
öãºu±
>

15874 <
ªgi°îs
>

15876 <
«me
>
CR
</name>

15877 <
di•œyName
>
CR
</displayName>

15878 <
des¸ùti⁄
>
c⁄åﬁ
 </description>

15879 <
addªssOff£t
>0x0</addressOffset>

15880 <
size
>0x20</size>

15881 <
ac˚ss
>
ªad
-
wrôe
</access>

15882 <
ª£tVÆue
>0x00000000</resetValue>

15883 <
fõlds
>

15884 <
fõld
>

15885 <
«me
>
TXEOM
</name>

15886 <
des¸ùti⁄
>
Tx
 
End
 
Of
 
Mesßge
</description>

15887 <
bôOff£t
>2</bitOffset>

15888 <
bôWidth
>1</bitWidth>

15889 </
fõld
>

15890 <
fõld
>

15891 <
«me
>
TXSOM
</name>

15892 <
des¸ùti⁄
>
Tx
 
°¨t
 
of
 
mesßge
</description>

15893 <
bôOff£t
>1</bitOffset>

15894 <
bôWidth
>1</bitWidth>

15895 </
fõld
>

15896 <
fõld
>

15897 <
«me
>
CECEN
</name>

15898 <
des¸ùti⁄
>
CEC
 
E«bÀ
</description>

15899 <
bôOff£t
>0</bitOffset>

15900 <
bôWidth
>1</bitWidth>

15901 </
fõld
>

15902 </
fõlds
>

15905 <
«me
>
CFGR
</name>

15906 <
di•œyName
>
CFGR
</displayName>

15907 <
des¸ùti⁄
>
c⁄figuøti⁄
 </description>

15908 <
addªssOff£t
>0x4</addressOffset>

15909 <
size
>0x20</size>

15910 <
ac˚ss
>
ªad
-
wrôe
</access>

15911 <
ª£tVÆue
>0x00000000</resetValue>

15912 <
fõlds
>

15913 <
fõld
>

15914 <
«me
>
LBPEGEN
</name>

15915 <
des¸ùti⁄
>
Gíî©e
 
Eº‹
-
Bô
 
⁄
 
L⁄g
 Bô 
Pîiod


15916 
Eº‹
</
des¸ùti⁄
>

15917 <
bôOff£t
>11</bitOffset>

15918 <
bôWidth
>1</bitWidth>

15919 </
fõld
>

15920 <
fõld
>

15921 <
«me
>
BREGEN
</name>

15922 <
des¸ùti⁄
>
Gíî©e
 
îr‹
-
bô
 
⁄
 bô 
risög


15923 
îr‹
</
des¸ùti⁄
>

15924 <
bôOff£t
>10</bitOffset>

15925 <
bôWidth
>1</bitWidth>

15926 </
fõld
>

15927 <
fõld
>

15928 <
«me
>
BRESTP
</name>

15929 <
des¸ùti⁄
>
Rx
-
°›
 
⁄
 
bô
 
risög


15930 
îr‹
</
des¸ùti⁄
>

15931 <
bôOff£t
>9</bitOffset>

15932 <
bôWidth
>1</bitWidth>

15933 </
fõld
>

15934 <
fõld
>

15935 <
«me
>
RXTOL
</name>

15936 <
des¸ùti⁄
>
Rx
-
Tﬁî™˚
</description>

15937 <
bôOff£t
>8</bitOffset>

15938 <
bôWidth
>1</bitWidth>

15939 </
fõld
>

15940 <
fõld
>

15941 <
«me
>
SFT
</name>

15942 <
des¸ùti⁄
>
Sig«l
 
Fªe
 
Time
</description>

15943 <
bôOff£t
>5</bitOffset>

15944 <
bôWidth
>3</bitWidth>

15945 </
fõld
>

15946 <
fõld
>

15947 <
«me
>
LSTN
</name>

15948 <
des¸ùti⁄
>
Li°í
 
mode
</description>

15949 <
bôOff£t
>4</bitOffset>

15950 <
bôWidth
>1</bitWidth>

15951 </
fõld
>

15952 <
fõld
>

15953 <
«me
>
OAR
</name>

15954 <
des¸ùti⁄
>
Own
 
Addªss
</description>

15955 <
bôOff£t
>0</bitOffset>

15956 <
bôWidth
>4</bitWidth>

15957 </
fõld
>

15958 </
fõlds
>

15961 <
«me
>
TXDR
</name>

15962 <
di•œyName
>
TXDR
</displayName>

15963 <
des¸ùti⁄
>
Tx
 
d©a
 </description>

15964 <
addªssOff£t
>0x8</addressOffset>

15965 <
size
>0x20</size>

15966 <
ac˚ss
>
wrôe
-
⁄ly
</access>

15967 <
ª£tVÆue
>0x00000000</resetValue>

15968 <
fõlds
>

15969 <
fõld
>

15970 <
«me
>
TXD
</name>

15971 <
des¸ùti⁄
>
Tx
 
D©a
 </description>

15972 <
bôOff£t
>0</bitOffset>

15973 <
bôWidth
>8</bitWidth>

15974 </
fõld
>

15975 </
fõlds
>

15978 <
«me
>
RXDR
</name>

15979 <
di•œyName
>
RXDR
</displayName>

15980 <
des¸ùti⁄
>
Rx
 
D©a
 
Regi°î
</description>

15981 <
addªssOff£t
>0xC</addressOffset>

15982 <
size
>0x20</size>

15983 <
ac˚ss
>
ªad
-
⁄ly
</access>

15984 <
ª£tVÆue
>0x00000000</resetValue>

15985 <
fõlds
>

15986 <
fõld
>

15987 <
«me
>
RXDR
</name>

15988 <
des¸ùti⁄
>
CEC
 
Rx
 
D©a
 
Regi°î
</description>

15989 <
bôOff£t
>0</bitOffset>

15990 <
bôWidth
>8</bitWidth>

15991 </
fõld
>

15992 </
fõlds
>

15995 <
«me
>
ISR
</name>

15996 <
di•œyName
>
ISR
</displayName>

15997 <
des¸ùti⁄
>
I¡îru±
 
™d
 
Sètus
 
Regi°î
</description>

15998 <
addªssOff£t
>0x10</addressOffset>

15999 <
size
>0x20</size>

16000 <
ac˚ss
>
ªad
-
wrôe
</access>

16001 <
ª£tVÆue
>0x00000000</resetValue>

16002 <
fõlds
>

16003 <
fõld
>

16004 <
«me
>
TXACKE
</name>

16005 <
des¸ùti⁄
>
Tx
-
Missög
 
acknowÀdge


16006 
îr‹
</
des¸ùti⁄
>

16007 <
bôOff£t
>12</bitOffset>

16008 <
bôWidth
>1</bitWidth>

16009 </
fõld
>

16010 <
fõld
>

16011 <
«me
>
TXERR
</name>

16012 <
des¸ùti⁄
>
Tx
-
Eº‹
</description>

16013 <
bôOff£t
>11</bitOffset>

16014 <
bôWidth
>1</bitWidth>

16015 </
fõld
>

16016 <
fõld
>

16017 <
«me
>
TXUDR
</name>

16018 <
des¸ùti⁄
>
Tx
-
Buf„r
 
Undîrun
</description>

16019 <
bôOff£t
>10</bitOffset>

16020 <
bôWidth
>1</bitWidth>

16021 </
fõld
>

16022 <
fõld
>

16023 <
«me
>
TXEND
</name>

16024 <
des¸ùti⁄
>
End
 
of
 
Tønsmissi⁄
</description>

16025 <
bôOff£t
>9</bitOffset>

16026 <
bôWidth
>1</bitWidth>

16027 </
fõld
>

16028 <
fõld
>

16029 <
«me
>
TXBR
</name>

16030 <
des¸ùti⁄
>
Tx
-
Byã
 
Reque°
</description>

16031 <
bôOff£t
>8</bitOffset>

16032 <
bôWidth
>1</bitWidth>

16033 </
fõld
>

16034 <
fõld
>

16035 <
«me
>
ARBLST
</name>

16036 <
des¸ùti⁄
>
Arbôøti⁄
 
Lo°
</description>

16037 <
bôOff£t
>7</bitOffset>

16038 <
bôWidth
>1</bitWidth>

16039 </
fõld
>

16040 <
fõld
>

16041 <
«me
>
RXACKE
</name>

16042 <
des¸ùti⁄
>
Rx
-
Missög
 
AcknowÀdge
</description>

16043 <
bôOff£t
>6</bitOffset>

16044 <
bôWidth
>1</bitWidth>

16045 </
fõld
>

16046 <
fõld
>

16047 <
«me
>
LBPE
</name>

16048 <
des¸ùti⁄
>
Rx
-
L⁄g
 
Bô
 
Pîiod
 
Eº‹
</description>

16049 <
bôOff£t
>5</bitOffset>

16050 <
bôWidth
>1</bitWidth>

16051 </
fõld
>

16052 <
fõld
>

16053 <
«me
>
SBPE
</name>

16054 <
des¸ùti⁄
>
Rx
-
Sh‹t
 
Bô
 
≥riod
 
îr‹
</description>

16055 <
bôOff£t
>4</bitOffset>

16056 <
bôWidth
>1</bitWidth>

16057 </
fõld
>

16058 <
fõld
>

16059 <
«me
>
BRE
</name>

16060 <
des¸ùti⁄
>
Rx
-
Bô
 
risög
 
îr‹
</description>

16061 <
bôOff£t
>3</bitOffset>

16062 <
bôWidth
>1</bitWidth>

16063 </
fõld
>

16064 <
fõld
>

16065 <
«me
>
RXOVR
</name>

16066 <
des¸ùti⁄
>
Rx
-
Ovîrun
</description>

16067 <
bôOff£t
>2</bitOffset>

16068 <
bôWidth
>1</bitWidth>

16069 </
fõld
>

16070 <
fõld
>

16071 <
«me
>
RXEND
</name>

16072 <
des¸ùti⁄
>
End
 
Of
 
Re˚±i⁄
</description>

16073 <
bôOff£t
>1</bitOffset>

16074 <
bôWidth
>1</bitWidth>

16075 </
fõld
>

16076 <
fõld
>

16077 <
«me
>
RXBR
</name>

16078 <
des¸ùti⁄
>
Rx
-
Byã
 
Re˚ived
</description>

16079 <
bôOff£t
>0</bitOffset>

16080 <
bôWidth
>1</bitWidth>

16081 </
fõld
>

16082 </
fõlds
>

16085 <
«me
>
IER
</name>

16086 <
di•œyName
>
IER
</displayName>

16087 <
des¸ùti⁄
>
öãºu±
 
íabÀ
 </description>

16088 <
addªssOff£t
>0x14</addressOffset>

16089 <
size
>0x20</size>

16090 <
ac˚ss
>
ªad
-
wrôe
</access>

16091 <
ª£tVÆue
>0x00000000</resetValue>

16092 <
fõlds
>

16093 <
fõld
>

16094 <
«me
>
TXACKIE
</name>

16095 <
des¸ùti⁄
>
Tx
-
Missög
 
AcknowÀdge
 
Eº‹
 
I¡îru±


16096 
E«bÀ
</
des¸ùti⁄
>

16097 <
bôOff£t
>12</bitOffset>

16098 <
bôWidth
>1</bitWidth>

16099 </
fõld
>

16100 <
fõld
>

16101 <
«me
>
TXERRIE
</name>

16102 <
des¸ùti⁄
>
Tx
-
Eº‹
 
I¡îru±
 
E«bÀ
</description>

16103 <
bôOff£t
>11</bitOffset>

16104 <
bôWidth
>1</bitWidth>

16105 </
fõld
>

16106 <
fõld
>

16107 <
«me
>
TXUDRIE
</name>

16108 <
des¸ùti⁄
>
Tx
-
Undîrun
 
öãºu±


16109 
íabÀ
</
des¸ùti⁄
>

16110 <
bôOff£t
>10</bitOffset>

16111 <
bôWidth
>1</bitWidth>

16112 </
fõld
>

16113 <
fõld
>

16114 <
«me
>
TXENDIE
</name>

16115 <
des¸ùti⁄
>
Tx
-
End
 
of
 
mesßge
 
öãºu±


16116 
íabÀ
</
des¸ùti⁄
>

16117 <
bôOff£t
>9</bitOffset>

16118 <
bôWidth
>1</bitWidth>

16119 </
fõld
>

16120 <
fõld
>

16121 <
«me
>
TXBRIE
</name>

16122 <
des¸ùti⁄
>
Tx
-
Byã
 
Reque°
 
I¡îru±


16123 
E«bÀ
</
des¸ùti⁄
>

16124 <
bôOff£t
>8</bitOffset>

16125 <
bôWidth
>1</bitWidth>

16126 </
fõld
>

16127 <
fõld
>

16128 <
«me
>
ARBLSTIE
</name>

16129 <
des¸ùti⁄
>
Arbôøti⁄
 
Lo°
 
I¡îru±


16130 
E«bÀ
</
des¸ùti⁄
>

16131 <
bôOff£t
>7</bitOffset>

16132 <
bôWidth
>1</bitWidth>

16133 </
fõld
>

16134 <
fõld
>

16135 <
«me
>
RXACKIE
</name>

16136 <
des¸ùti⁄
>
Rx
-
Missög
 
AcknowÀdge
 
Eº‹
 
I¡îru±


16137 
E«bÀ
</
des¸ùti⁄
>

16138 <
bôOff£t
>6</bitOffset>

16139 <
bôWidth
>1</bitWidth>

16140 </
fõld
>

16141 <
fõld
>

16142 <
«me
>
LBPEIE
</name>

16143 <
des¸ùti⁄
>
L⁄g
 
Bô
 
Pîiod
 
Eº‹
 
I¡îru±


16144 
E«bÀ
</
des¸ùti⁄
>

16145 <
bôOff£t
>5</bitOffset>

16146 <
bôWidth
>1</bitWidth>

16147 </
fõld
>

16148 <
fõld
>

16149 <
«me
>
SBPEIE
</name>

16150 <
des¸ùti⁄
>
Sh‹t
 
Bô
 
Pîiod
 
Eº‹
 
I¡îru±


16151 
E«bÀ
</
des¸ùti⁄
>

16152 <
bôOff£t
>4</bitOffset>

16153 <
bôWidth
>1</bitWidth>

16154 </
fõld
>

16155 <
fõld
>

16156 <
«me
>
BREIE
</name>

16157 <
des¸ùti⁄
>
Bô
 
Risög
 
Eº‹
 
I¡îru±


16158 
E«bÀ
</
des¸ùti⁄
>

16159 <
bôOff£t
>3</bitOffset>

16160 <
bôWidth
>1</bitWidth>

16161 </
fõld
>

16162 <
fõld
>

16163 <
«me
>
RXOVRIE
</name>

16164 <
des¸ùti⁄
>
Rx
-
Buf„r
 
Ovîrun
 
I¡îru±


16165 
E«bÀ
</
des¸ùti⁄
>

16166 <
bôOff£t
>2</bitOffset>

16167 <
bôWidth
>1</bitWidth>

16168 </
fõld
>

16169 <
fõld
>

16170 <
«me
>
RXENDIE
</name>

16171 <
des¸ùti⁄
>
End
 
Of
 
Re˚±i⁄
 
I¡îru±


16172 
E«bÀ
</
des¸ùti⁄
>

16173 <
bôOff£t
>1</bitOffset>

16174 <
bôWidth
>1</bitWidth>

16175 </
fõld
>

16176 <
fõld
>

16177 <
«me
>
RXBRIE
</name>

16178 <
des¸ùti⁄
>
Rx
-
Byã
 
Re˚ived
 
I¡îru±


16179 
E«bÀ
</
des¸ùti⁄
>

16180 <
bôOff£t
>0</bitOffset>

16181 <
bôWidth
>1</bitWidth>

16182 </
fõld
>

16183 </
fõlds
>

16185 </
ªgi°îs
>

16186 </
≥rùhîÆ
>

16187 <
≥rùhîÆ
>

16188 <
«me
>
Fœsh
</name>

16189 <
des¸ùti⁄
>
Fœsh
</description>

16190 <
groupName
>
Fœsh
</groupName>

16191 <
ba£Addªss
>0x40022000</baseAddress>

16192 <
addªssBlock
>

16193 <
off£t
>0x0</offset>

16194 <
size
>0x400</size>

16195 <
ußge
>
ªgi°îs
</usage>

16196 </
addªssBlock
>

16197 <
öãºu±
>

16198 <
«me
>
FLASH_IRQ
</name>

16199 <
des¸ùti⁄
>
Fœsh
 
globÆ
 
öãºu±
</description>

16200 <
vÆue
>3</value>

16201 </
öãºu±
>

16202 <
ªgi°îs
>

16204 <
«me
>
ACR
</name>

16205 <
di•œyName
>
ACR
</displayName>

16206 <
des¸ùti⁄
>
Fœsh
 
ac˚ss
 
c⁄åﬁ
 </description>

16207 <
addªssOff£t
>0x0</addressOffset>

16208 <
size
>0x20</size>

16209 <
ª£tVÆue
>0x00000030</resetValue>

16210 <
fõlds
>

16211 <
fõld
>

16212 <
«me
>
LATENCY
</name>

16213 <
des¸ùti⁄
>
LATENCY
</description>

16214 <
bôOff£t
>0</bitOffset>

16215 <
bôWidth
>3</bitWidth>

16216 <
ac˚ss
>
ªad
-
wrôe
</access>

16217 </
fõld
>

16218 <
fõld
>

16219 <
«me
>
PRFTBE
</name>

16220 <
des¸ùti⁄
>
PRFTBE
</description>

16221 <
bôOff£t
>4</bitOffset>

16222 <
bôWidth
>1</bitWidth>

16223 <
ac˚ss
>
ªad
-
wrôe
</access>

16224 </
fõld
>

16225 <
fõld
>

16226 <
«me
>
PRFTBS
</name>

16227 <
des¸ùti⁄
>
PRFTBS
</description>

16228 <
bôOff£t
>5</bitOffset>

16229 <
bôWidth
>1</bitWidth>

16230 <
ac˚ss
>
ªad
-
⁄ly
</access>

16231 </
fõld
>

16232 </
fõlds
>

16235 <
«me
>
KEYR
</name>

16236 <
di•œyName
>
KEYR
</displayName>

16237 <
des¸ùti⁄
>
Fœsh
 
key
 </description>

16238 <
addªssOff£t
>0x4</addressOffset>

16239 <
size
>0x20</size>

16240 <
ac˚ss
>
wrôe
-
⁄ly
</access>

16241 <
ª£tVÆue
>0x00000000</resetValue>

16242 <
fõlds
>

16243 <
fõld
>

16244 <
«me
>
FKEYR
</name>

16245 <
des¸ùti⁄
>
Fœsh
 
Key
</description>

16246 <
bôOff£t
>0</bitOffset>

16247 <
bôWidth
>32</bitWidth>

16248 </
fõld
>

16249 </
fõlds
>

16252 <
«me
>
OPTKEYR
</name>

16253 <
di•œyName
>
OPTKEYR
</displayName>

16254 <
des¸ùti⁄
>
Fœsh
 
›ti⁄
 
key
 </description>

16255 <
addªssOff£t
>0x8</addressOffset>

16256 <
size
>0x20</size>

16257 <
ac˚ss
>
wrôe
-
⁄ly
</access>

16258 <
ª£tVÆue
>0x00000000</resetValue>

16259 <
fõlds
>

16260 <
fõld
>

16261 <
«me
>
OPTKEYR
</name>

16262 <
des¸ùti⁄
>
O±i⁄
 
byã
 
key
</description>

16263 <
bôOff£t
>0</bitOffset>

16264 <
bôWidth
>32</bitWidth>

16265 </
fõld
>

16266 </
fõlds
>

16269 <
«me
>
SR
</name>

16270 <
di•œyName
>
SR
</displayName>

16271 <
des¸ùti⁄
>
Fœsh
 
°©us
 </description>

16272 <
addªssOff£t
>0xC</addressOffset>

16273 <
size
>0x20</size>

16274 <
ª£tVÆue
>0x00000000</resetValue>

16275 <
fõlds
>

16276 <
fõld
>

16277 <
«me
>
EOP
</name>

16278 <
des¸ùti⁄
>
End
 
of
 
›î©i⁄
</description>

16279 <
bôOff£t
>5</bitOffset>

16280 <
bôWidth
>1</bitWidth>

16281 <
ac˚ss
>
ªad
-
wrôe
</access>

16282 </
fõld
>

16283 <
fõld
>

16284 <
«me
>
WRPRT
</name>

16285 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘i⁄
 
îr‹
</description>

16286 <
bôOff£t
>4</bitOffset>

16287 <
bôWidth
>1</bitWidth>

16288 <
ac˚ss
>
ªad
-
wrôe
</access>

16289 </
fõld
>

16290 <
fõld
>

16291 <
«me
>
PGERR
</name>

16292 <
des¸ùti⁄
>
Progømmög
 
îr‹
</description>

16293 <
bôOff£t
>2</bitOffset>

16294 <
bôWidth
>1</bitWidth>

16295 <
ac˚ss
>
ªad
-
wrôe
</access>

16296 </
fõld
>

16297 <
fõld
>

16298 <
«me
>
BSY
</name>

16299 <
des¸ùti⁄
>
Busy
</description>

16300 <
bôOff£t
>0</bitOffset>

16301 <
bôWidth
>1</bitWidth>

16302 <
ac˚ss
>
ªad
-
⁄ly
</access>

16303 </
fõld
>

16304 </
fõlds
>

16307 <
«me
>
CR
</name>

16308 <
di•œyName
>
CR
</displayName>

16309 <
des¸ùti⁄
>
Fœsh
 
c⁄åﬁ
 </description>

16310 <
addªssOff£t
>0x10</addressOffset>

16311 <
size
>0x20</size>

16312 <
ac˚ss
>
ªad
-
wrôe
</access>

16313 <
ª£tVÆue
>0x00000080</resetValue>

16314 <
fõlds
>

16315 <
fõld
>

16316 <
«me
>
FORCE_OPTLOAD
</name>

16317 <
des¸ùti⁄
>
F‹˚
 
›ti⁄
 
byã
 
lﬂdög
</description>

16318 <
bôOff£t
>13</bitOffset>

16319 <
bôWidth
>1</bitWidth>

16320 </
fõld
>

16321 <
fõld
>

16322 <
«me
>
EOPIE
</name>

16323 <
des¸ùti⁄
>
End
 
of
 
›î©i⁄
 
öãºu±


16324 
íabÀ
</
des¸ùti⁄
>

16325 <
bôOff£t
>12</bitOffset>

16326 <
bôWidth
>1</bitWidth>

16327 </
fõld
>

16328 <
fõld
>

16329 <
«me
>
ERRIE
</name>

16330 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

16331 <
bôOff£t
>10</bitOffset>

16332 <
bôWidth
>1</bitWidth>

16333 </
fõld
>

16334 <
fõld
>

16335 <
«me
>
OPTWRE
</name>

16336 <
des¸ùti⁄
>
O±i⁄
 
byãs
 
wrôe
 
íabÀ
</description>

16337 <
bôOff£t
>9</bitOffset>

16338 <
bôWidth
>1</bitWidth>

16339 </
fõld
>

16340 <
fõld
>

16341 <
«me
>
LOCK
</name>

16342 <
des¸ùti⁄
>
Lock
</description>

16343 <
bôOff£t
>7</bitOffset>

16344 <
bôWidth
>1</bitWidth>

16345 </
fõld
>

16346 <
fõld
>

16347 <
«me
>
STRT
</name>

16348 <
des¸ùti⁄
>
Sèπ
</description>

16349 <
bôOff£t
>6</bitOffset>

16350 <
bôWidth
>1</bitWidth>

16351 </
fõld
>

16352 <
fõld
>

16353 <
«me
>
OPTER
</name>

16354 <
des¸ùti⁄
>
O±i⁄
 
byã
 
îa£
</description>

16355 <
bôOff£t
>5</bitOffset>

16356 <
bôWidth
>1</bitWidth>

16357 </
fõld
>

16358 <
fõld
>

16359 <
«me
>
OPTPG
</name>

16360 <
des¸ùti⁄
>
O±i⁄
 
byã
 
¥ogømmög
</description>

16361 <
bôOff£t
>4</bitOffset>

16362 <
bôWidth
>1</bitWidth>

16363 </
fõld
>

16364 <
fõld
>

16365 <
«me
>
MER
</name>

16366 <
des¸ùti⁄
>
Mass
 
îa£
</description>

16367 <
bôOff£t
>2</bitOffset>

16368 <
bôWidth
>1</bitWidth>

16369 </
fõld
>

16370 <
fõld
>

16371 <
«me
>
PER
</name>

16372 <
des¸ùti⁄
>
Page
 
îa£
</description>

16373 <
bôOff£t
>1</bitOffset>

16374 <
bôWidth
>1</bitWidth>

16375 </
fõld
>

16376 <
fõld
>

16377 <
«me
>
PG
</name>

16378 <
des¸ùti⁄
>
Progømmög
</description>

16379 <
bôOff£t
>0</bitOffset>

16380 <
bôWidth
>1</bitWidth>

16381 </
fõld
>

16382 </
fõlds
>

16385 <
«me
>
AR
</name>

16386 <
di•œyName
>
AR
</displayName>

16387 <
des¸ùti⁄
>
Fœsh
 
addªss
 </description>

16388 <
addªssOff£t
>0x14</addressOffset>

16389 <
size
>0x20</size>

16390 <
ac˚ss
>
wrôe
-
⁄ly
</access>

16391 <
ª£tVÆue
>0x00000000</resetValue>

16392 <
fõlds
>

16393 <
fõld
>

16394 <
«me
>
FAR
</name>

16395 <
des¸ùti⁄
>
Fœsh
 
addªss
</description>

16396 <
bôOff£t
>0</bitOffset>

16397 <
bôWidth
>32</bitWidth>

16398 </
fõld
>

16399 </
fõlds
>

16402 <
«me
>
OBR
</name>

16403 <
di•œyName
>
OBR
</displayName>

16404 <
des¸ùti⁄
>
O±i⁄
 
byã
 </description>

16405 <
addªssOff£t
>0x1C</addressOffset>

16406 <
size
>0x20</size>

16407 <
ac˚ss
>
ªad
-
⁄ly
</access>

16408 <
ª£tVÆue
>0x03FFFFF2</resetValue>

16409 <
fõlds
>

16410 <
fõld
>

16411 <
«me
>
D©a1
</name>

16412 <
des¸ùti⁄
>
D©a1
</description>

16413 <
bôOff£t
>24</bitOffset>

16414 <
bôWidth
>8</bitWidth>

16415 </
fõld
>

16416 <
fõld
>

16417 <
«me
>
D©a0
</name>

16418 <
des¸ùti⁄
>
D©a0
</description>

16419 <
bôOff£t
>16</bitOffset>

16420 <
bôWidth
>8</bitWidth>

16421 </
fõld
>

16422 <
fõld
>

16423 <
«me
>
VDDA_MONITOR
</name>

16424 <
des¸ùti⁄
>
VDDA_MONITOR
</description>

16425 <
bôOff£t
>13</bitOffset>

16426 <
bôWidth
>1</bitWidth>

16427 </
fõld
>

16428 <
fõld
>

16429 <
«me
>
BOOT1
</name>

16430 <
des¸ùti⁄
>
BOOT1
</description>

16431 <
bôOff£t
>12</bitOffset>

16432 <
bôWidth
>1</bitWidth>

16433 </
fõld
>

16434 <
fõld
>

16435 <
«me
>
nRST_STDBY
</name>

16436 <
des¸ùti⁄
>
nRST_STDBY
</description>

16437 <
bôOff£t
>10</bitOffset>

16438 <
bôWidth
>1</bitWidth>

16439 </
fõld
>

16440 <
fõld
>

16441 <
«me
>
nRST_STOP
</name>

16442 <
des¸ùti⁄
>
nRST_STOP
</description>

16443 <
bôOff£t
>9</bitOffset>

16444 <
bôWidth
>1</bitWidth>

16445 </
fõld
>

16446 <
fõld
>

16447 <
«me
>
WDG_SW
</name>

16448 <
des¸ùti⁄
>
WDG_SW
</description>

16449 <
bôOff£t
>8</bitOffset>

16450 <
bôWidth
>1</bitWidth>

16451 </
fõld
>

16452 <
fõld
>

16453 <
«me
>
LEVEL2_PROT
</name>

16454 <
des¸ùti⁄
>
Levñ
 2 
¥Ÿe˘i⁄
 
°©us
</description>

16455 <
bôOff£t
>2</bitOffset>

16456 <
bôWidth
>1</bitWidth>

16457 </
fõld
>

16458 <
fõld
>

16459 <
«me
>
LEVEL1_PROT
</name>

16460 <
des¸ùti⁄
>
Levñ
 1 
¥Ÿe˘i⁄
 
°©us
</description>

16461 <
bôOff£t
>1</bitOffset>

16462 <
bôWidth
>1</bitWidth>

16463 </
fõld
>

16464 <
fõld
>

16465 <
«me
>
OPTERR
</name>

16466 <
des¸ùti⁄
>
O±i⁄
 
byã
 
îr‹
</description>

16467 <
bôOff£t
>0</bitOffset>

16468 <
bôWidth
>1</bitWidth>

16469 </
fõld
>

16470 </
fõlds
>

16473 <
«me
>
WRPR
</name>

16474 <
di•œyName
>
WRPR
</displayName>

16475 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘i⁄
 </description>

16476 <
addªssOff£t
>0x20</addressOffset>

16477 <
size
>0x20</size>

16478 <
ac˚ss
>
ªad
-
⁄ly
</access>

16479 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

16480 <
fõlds
>

16481 <
fõld
>

16482 <
«me
>
WRP
</name>

16483 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘
</description>

16484 <
bôOff£t
>0</bitOffset>

16485 <
bôWidth
>16</bitWidth>

16486 </
fõld
>

16487 </
fõlds
>

16489 </
ªgi°îs
>

16490 </
≥rùhîÆ
>

16491 <
≥rùhîÆ
>

16492 <
«me
>
DBGMCU
</name>

16493 <
des¸ùti⁄
>
Debug
 
suµ‹t
</description>

16494 <
groupName
>
DBGMCU
</groupName>

16495 <
ba£Addªss
>0x40015800</baseAddress>

16496 <
addªssBlock
>

16497 <
off£t
>0x0</offset>

16498 <
size
>0x400</size>

16499 <
ußge
>
ªgi°îs
</usage>

16500 </
addªssBlock
>

16501 <
ªgi°îs
>

16503 <
«me
>
IDCODE
</name>

16504 <
di•œyName
>
IDCODE
</displayName>

16505 <
des¸ùti⁄
>
MCU
 
Devi˚
 
ID
 
Code
 
Regi°î
</description>

16506 <
addªssOff£t
>0x0</addressOffset>

16507 <
size
>0x20</size>

16508 <
ac˚ss
>
ªad
-
⁄ly
</access>

16509 <
ª£tVÆue
>0x0</resetValue>

16510 <
fõlds
>

16511 <
fõld
>

16512 <
«me
>
DEV_ID
</name>

16513 <
des¸ùti⁄
>
Devi˚
 
Idítifõr
</description>

16514 <
bôOff£t
>0</bitOffset>

16515 <
bôWidth
>12</bitWidth>

16516 </
fõld
>

16517 <
fõld
>

16518 <
«me
>
DIV_ID
</name>

16519 <
des¸ùti⁄
>
Divisi⁄
 
Idítifõr
</description>

16520 <
bôOff£t
>12</bitOffset>

16521 <
bôWidth
>4</bitWidth>

16522 </
fõld
>

16523 <
fõld
>

16524 <
«me
>
REV_ID
</name>

16525 <
des¸ùti⁄
>
Revisi⁄
 
Idítifõr
</description>

16526 <
bôOff£t
>16</bitOffset>

16527 <
bôWidth
>16</bitWidth>

16528 </
fõld
>

16529 </
fõlds
>

16532 <
«me
>
CR
</name>

16533 <
di•œyName
>
CR
</displayName>

16534 <
des¸ùti⁄
>
Debug
 
MCU
 
C⁄figuøti⁄


16535 
Regi°î
</
des¸ùti⁄
>

16536 <
addªssOff£t
>0x4</addressOffset>

16537 <
size
>0x20</size>

16538 <
ac˚ss
>
ªad
-
wrôe
</access>

16539 <
ª£tVÆue
>0x0</resetValue>

16540 <
fõlds
>

16541 <
fõld
>

16542 <
«me
>
DBG_STOP
</name>

16543 <
des¸ùti⁄
>
Debug
 
St›
 
Mode
</description>

16544 <
bôOff£t
>1</bitOffset>

16545 <
bôWidth
>1</bitWidth>

16546 </
fõld
>

16547 <
fõld
>

16548 <
«me
>
DBG_STANDBY
</name>

16549 <
des¸ùti⁄
>
Debug
 
Sèndby
 
Mode
</description>

16550 <
bôOff£t
>2</bitOffset>

16551 <
bôWidth
>1</bitWidth>

16552 </
fõld
>

16553 </
fõlds
>

16556 <
«me
>
APBLFZ
</name>

16557 <
di•œyName
>
APBLFZ
</displayName>

16558 <
des¸ùti⁄
>
APB
 
Low
 
Fªeze
 
Regi°î
</description>

16559 <
addªssOff£t
>0x8</addressOffset>

16560 <
size
>0x20</size>

16561 <
ac˚ss
>
ªad
-
wrôe
</access>

16562 <
ª£tVÆue
>0x0</resetValue>

16563 <
fõlds
>

16564 <
fõld
>

16565 <
«me
>
DBG_TIMER2_STOP
</name>

16566 <
des¸ùti⁄
>
Debug
 
Timî
 2 
°›≥d
 
whí
 
C‹e
 
is


16567 
hÆãd
</
des¸ùti⁄
>

16568 <
bôOff£t
>0</bitOffset>

16569 <
bôWidth
>1</bitWidth>

16570 </
fõld
>

16571 <
fõld
>

16572 <
«me
>
DBG_TIMER3_STOP
</name>

16573 <
des¸ùti⁄
>
Debug
 
Timî
 3 
°›≥d
 
whí
 
C‹e
 
is


16574 
hÆãd
</
des¸ùti⁄
>

16575 <
bôOff£t
>1</bitOffset>

16576 <
bôWidth
>1</bitWidth>

16577 </
fõld
>

16578 <
fõld
>

16579 <
«me
>
DBG_TIMER6_STOP
</name>

16580 <
des¸ùti⁄
>
Debug
 
Timî
 6 
°›≥d
 
whí
 
C‹e
 
is


16581 
hÆãd
</
des¸ùti⁄
>

16582 <
bôOff£t
>4</bitOffset>

16583 <
bôWidth
>1</bitWidth>

16584 </
fõld
>

16585 <
fõld
>

16586 <
«me
>
DBG_TIMER14_STOP
</name>

16587 <
des¸ùti⁄
>
Debug
 
Timî
 14 
°›≥d
 
whí
 
C‹e
 
is


16588 
hÆãd
</
des¸ùti⁄
>

16589 <
bôOff£t
>8</bitOffset>

16590 <
bôWidth
>1</bitWidth>

16591 </
fõld
>

16592 <
fõld
>

16593 <
«me
>
DBG_RTC_STOP
</name>

16594 <
des¸ùti⁄
>
Debug
 
RTC
 
°›≥d
 
whí
 
C‹e
 
is


16595 
hÆãd
</
des¸ùti⁄
>

16596 <
bôOff£t
>10</bitOffset>

16597 <
bôWidth
>1</bitWidth>

16598 </
fõld
>

16599 <
fõld
>

16600 <
«me
>
DBG_WWDG_STOP
</name>

16601 <
des¸ùti⁄
>
Debug
 
Wödow
 
Wachdog
 
°›≥d
 
whí
 
C‹e


16602 
is
 
hÆãd
</
des¸ùti⁄
>

16603 <
bôOff£t
>11</bitOffset>

16604 <
bôWidth
>1</bitWidth>

16605 </
fõld
>

16606 <
fõld
>

16607 <
«me
>
DBG_IWDG_STOP
</name>

16608 <
des¸ùti⁄
>
Debug
 
Indïídít
 
Wachdog
 
°›≥d
 
whí


16609 
C‹e
 
is
 
hÆãd
</
des¸ùti⁄
>

16610 <
bôOff£t
>12</bitOffset>

16611 <
bôWidth
>1</bitWidth>

16612 </
fõld
>

16613 <
fõld
>

16614 <
«me
>
I2C1_SMBUS_TIMEOUT
</name>

16615 <
des¸ùti⁄
>
SMBUS
 
timeout
 
mode
 
°›≥d
 
whí
 
C‹e
 
is


16616 
hÆãd
</
des¸ùti⁄
>

16617 <
bôOff£t
>21</bitOffset>

16618 <
bôWidth
>1</bitWidth>

16619 </
fõld
>

16620 </
fõlds
>

16623 <
«me
>
APBHFZ
</name>

16624 <
di•œyName
>
APBHFZ
</displayName>

16625 <
des¸ùti⁄
>
APB
 
High
 
Fªeze
 
Regi°î
</description>

16626 <
addªssOff£t
>0xC</addressOffset>

16627 <
size
>0x20</size>

16628 <
ac˚ss
>
ªad
-
wrôe
</access>

16629 <
ª£tVÆue
>0x0</resetValue>

16630 <
fõlds
>

16631 <
fõld
>

16632 <
«me
>
DBG_TIMER1_STOP
</name>

16633 <
des¸ùti⁄
>
Debug
 
Timî
 1 
°›≥d
 
whí
 
C‹e
 
is


16634 
hÆãd
</
des¸ùti⁄
>

16635 <
bôOff£t
>11</bitOffset>

16636 <
bôWidth
>1</bitWidth>

16637 </
fõld
>

16638 <
fõld
>

16639 <
«me
>
DBG_TIMER15_STO
</name>

16640 <
des¸ùti⁄
>
Debug
 
Timî
 15 
°›≥d
 
whí
 
C‹e
 
is


16641 
hÆãd
</
des¸ùti⁄
>

16642 <
bôOff£t
>16</bitOffset>

16643 <
bôWidth
>1</bitWidth>

16644 </
fõld
>

16645 <
fõld
>

16646 <
«me
>
DBG_TIMER16_STO
</name>

16647 <
des¸ùti⁄
>
Debug
 
Timî
 16 
°›≥d
 
whí
 
C‹e
 
is


16648 
hÆãd
</
des¸ùti⁄
>

16649 <
bôOff£t
>17</bitOffset>

16650 <
bôWidth
>1</bitWidth>

16651 </
fõld
>

16652 <
fõld
>

16653 <
«me
>
DBG_TIMER17_STO
</name>

16654 <
des¸ùti⁄
>
Debug
 
Timî
 17 
°›≥d
 
whí
 
C‹e
 
is


16655 
hÆãd
</
des¸ùti⁄
>

16656 <
bôOff£t
>18</bitOffset>

16657 <
bôWidth
>1</bitWidth>

16658 </
fõld
>

16659 </
fõlds
>

16661 </
ªgi°îs
>

16662 </
≥rùhîÆ
>

16663 </
≥rùhîÆs
>

16664 </
devi˚
>

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_gpio.c

76 
	~"°m32f0xx_gpio.h
"

77 
	~"°m32f0xx_rcc.h
"

117 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

120 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

122 if(
GPIOx
 =
GPIOA
)

124 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOA
, 
ENABLE
);

125 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOA
, 
DISABLE
);

127 if(
GPIOx
 =
GPIOB
)

129 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOB
, 
ENABLE
);

130 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOB
, 
DISABLE
);

132 if(
GPIOx
 =
GPIOC
)

134 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOC
, 
ENABLE
);

135 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOC
, 
DISABLE
);

137 if(
GPIOx
 =
GPIOD
)

139 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOD
, 
ENABLE
);

140 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOD
, 
DISABLE
);

144 if(
GPIOx
 =
GPIOF
)

146 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOF
, 
ENABLE
);

147 
	`RCC_AHBPîùhRe£tCmd
(
RCC_AHBPîùh_GPIOF
, 
DISABLE
);

150 
	}
}

162 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

164 
uöt32_t
 
pöpos
 = 0x00, 
pos
 = 0x00 , 
cuºíçö
 = 0x00;

167 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

168 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

169 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

170 
	`as£π_∑øm
(
	`IS_GPIO_PUPD
(
GPIO_InôSåu˘
->
GPIO_PuPd
));

174 
pöpos
 = 0x00;Öinpos < 0x10;Öinpos++)

176 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

179 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

181 i‡(
cuºíçö
 =
pos
)

183 i‡((
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_OUT
Ë|| (GPIO_InôSåu˘->GPIO_Modê=
GPIO_Mode_AF
))

186 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

189 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pöpos
 * 2));

190 
GPIOx
->
OSPEEDR
 |((
uöt32_t
)(
GPIO_InôSåu˘
->
GPIO_S≥ed
Ë<< (
pöpos
 * 2));

193 
	`as£π_∑øm
(
	`IS_GPIO_OTYPE
(
GPIO_InôSåu˘
->
GPIO_OTy≥
));

196 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
Ë<< ((
uöt16_t
)
pöpos
));

197 
GPIOx
->
OTYPER
 |(
uöt16_t
)(((uöt16_t)
GPIO_InôSåu˘
->
GPIO_OTy≥
Ë<< ((uöt16_t)
pöpos
));

200 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
pöpos
 * 2));

202 
GPIOx
->
MODER
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
Ë<< (
pöpos
 * 2));

205 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
uöt16_t
)
pöpos
 * 2));

206 
GPIOx
->
PUPDR
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_PuPd
Ë<< (
pöpos
 * 2));

209 
	}
}

217 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

220 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

221 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

222 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

223 
GPIO_InôSåu˘
->
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

224 
GPIO_InôSåu˘
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

225 
	}
}

238 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

240 
__IO
 
uöt32_t
 
tmp
 = 0x00010000;

243 
	`as£π_∑øm
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

244 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

246 
tmp
 |
GPIO_Pö
;

248 
GPIOx
->
LCKR
 = 
tmp
;

250 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

252 
GPIOx
->
LCKR
 = 
tmp
;

254 
tmp
 = 
GPIOx
->
LCKR
;

256 
tmp
 = 
GPIOx
->
LCKR
;

257 
	}
}

283 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

285 
uöt8_t
 
bô°©us
 = 0x00;

288 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

289 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

291 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

293 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

297 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

299  
bô°©us
;

300 
	}
}

307 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

310 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

312  ((
uöt16_t
)
GPIOx
->
IDR
);

313 
	}
}

323 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

325 
uöt8_t
 
bô°©us
 = 0x00;

328 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

331 i‡((
GPIOx
->
ODR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

333 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

337 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

339  
bô°©us
;

340 
	}
}

347 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

350 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

352  ((
uöt16_t
)
GPIOx
->
ODR
);

353 
	}
}

363 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

366 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

367 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

369 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

370 
	}
}

380 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

383 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

386 
GPIOx
->
BRR
 = 
GPIO_Pö
;

387 
	}
}

401 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

404 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

405 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

406 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

408 i‡(
BôVÆ
 !
Bô_RESET
)

410 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

414 
GPIOx
->
BRR
 = 
GPIO_Pö
 ;

416 
	}
}

424 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

427 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

429 
GPIOx
->
ODR
 = 
P‹tVÆ
;

430 
	}
}

471 
	$GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
)

473 
uöt32_t
 
ãmp
 = 0x00;

474 
uöt32_t
 
ãmp_2
 = 0x00;

477 
	`as£π_∑øm
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

478 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

479 
	`as£π_∑øm
(
	`IS_GPIO_AF
(
GPIO_AF
));

481 
ãmp
 = ((
uöt32_t
)(
GPIO_AF
Ë<< ((uöt32_t)((uöt32_t)
GPIO_PöSour˚
 & (uint32_t)0x07) * 4));

482 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] &~((
uöt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));

483 
ãmp_2
 = 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] | 
ãmp
;

484 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] = 
ãmp_2
;

485 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_misc.c

30 
	~"°m32f0xx_misc.h
"

77 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

79 
uöt32_t
 
tmµri‹ôy
 = 0x00;

82 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

83 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPri‹ôy
));

85 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

88 
tmµri‹ôy
 = 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x02];

89 
tmµri‹ôy
 &(
uöt32_t
)(~(((uöt32_t)0xFFË<< ((
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & 0x03) * 8)));

90 
tmµri‹ôy
 |(
uöt32_t
)((((uöt32_t)
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPri‹ôy
 << 6Ë& 0xFFË<< ((NVIC_InôSåu˘->
NVIC_IRQCh™√l
 & 0x03) * 8));

92 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x02] = 
tmµri‹ôy
;

95 
NVIC
->
ISER
[0] = (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

100 
NVIC
->
ICER
[0] = (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

102 
	}
}

115 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

118 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

120 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

122 i‡(
NewSèã
 !
DISABLE
)

124 
SCB
->
SCR
 |
LowPowîMode
;

128 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

130 
	}
}

140 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

143 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

145 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

147 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

151 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

153 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_rcc.c

58 
	~"°m32f0xx_rcc.h
"

74 
	#FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

77 
	#CR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40021002)

	)

80 
	#CFGR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40021007)

	)

83 
	#CIR_BYTE1_ADDRESS
 ((
uöt32_t
)0x40021009)

	)

86 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)0x4002100A)

	)

90 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

146 
	$RCC_DeInô
()

149 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

151 #ifde‡
STM32F0XX_MD


153 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FFB80C;

156 
RCC
->
CFGR
 &(
uöt32_t
)0x08FFB80C;

160 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

163 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

166 
RCC
->
CFGR
 &(
uöt32_t
)0xFFC0FFFF;

169 
RCC
->
CFGR2
 &(
uöt32_t
)0xFFFFFFF0;

172 
RCC
->
CFGR3
 &(
uöt32_t
)0xFFFFFEAC;

175 
RCC
->
CR2
 &(
uöt32_t
)0xFFFFFFFE;

178 
RCC
->
CIR
 = 0x00000000;

179 
	}
}

201 
	$RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
)

204 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

207 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE2_ADDRESS
 = 
RCC_HSE_OFF
;

210 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE2_ADDRESS
 = 
RCC_HSE
;

212 
	}
}

227 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

229 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0;

230 
Eº‹Sètus
 
°©us
 = 
ERROR
;

231 
FœgSètus
 
HSESètus
 = 
RESET
;

236 
HSESètus
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

237 
SèπUpCou¡î
++;

238 } (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
HSESètus
 =
RESET
));

240 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

242 
°©us
 = 
SUCCESS
;

246 
°©us
 = 
ERROR
;

248  (
°©us
);

249 
	}
}

261 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

263 
uöt32_t
 
tm¥eg
 = 0;

266 
	`as£π_∑øm
(
	`IS_RCC_HSI_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

268 
tm¥eg
 = 
RCC
->
CR
;

271 
tm¥eg
 &~
RCC_CR_HSITRIM
;

274 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

277 
RCC
->
CR
 = 
tm¥eg
;

278 
	}
}

295 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

298 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

300 i‡(
NewSèã
 !
DISABLE
)

302 
RCC
->
CR
 |
RCC_CR_HSION
;

306 
RCC
->
CR
 &~
RCC_CR_HSION
;

308 
	}
}

321 
	$RCC_Adju°HSI14CÆibøti⁄VÆue
(
uöt8_t
 
HSI14CÆibøti⁄VÆue
)

323 
uöt32_t
 
tm¥eg
 = 0;

326 
	`as£π_∑øm
(
	`IS_RCC_HSI14_CALIBRATION_VALUE
(
HSI14CÆibøti⁄VÆue
));

328 
tm¥eg
 = 
RCC
->
CR2
;

331 
tm¥eg
 &~
RCC_CR2_HSI14TRIM
;

334 
tm¥eg
 |(
uöt32_t
)
HSI14CÆibøti⁄VÆue
 << 3;

337 
RCC
->
CR2
 = 
tm¥eg
;

338 
	}
}

352 
	$RCC_HSI14Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

355 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

357 i‡(
NewSèã
 !
DISABLE
)

359 
RCC
->
CR2
 |
RCC_CR2_HSI14ON
;

363 
RCC
->
CR2
 &~
RCC_CR2_HSI14ON
;

365 
	}
}

373 
	$RCC_HSI14ADCReque°Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

376 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

378 i‡(
NewSèã
 !
DISABLE
)

380 
RCC
->
CR2
 &~
RCC_CR2_HSI14DIS
;

384 
RCC
->
CR2
 |
RCC_CR2_HSI14DIS
;

386 
	}
}

405 
	$RCC_LSEC⁄fig
(
uöt32_t
 
RCC_LSE
)

408 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

412 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEON
);

415 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEBYP
);

418 
RCC
->
BDCR
 |
RCC_LSE
;

419 
	}
}

431 
	$RCC_LSEDriveC⁄fig
(
uöt32_t
 
RCC_LSEDrive
)

434 
	`as£π_∑øm
(
	`IS_RCC_LSE_DRIVE
(
RCC_LSEDrive
));

437 
RCC
->
BDCR
 &~(
RCC_BDCR_LSEDRV
);

440 
RCC
->
BDCR
 |
RCC_LSEDrive
;

441 
	}
}

455 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

458 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

460 i‡(
NewSèã
 !
DISABLE
)

462 
RCC
->
CSR
 |
RCC_CSR_LSION
;

466 
RCC
->
CSR
 &~
RCC_CSR_LSION
;

468 
	}
}

486 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
RCC_PLLMul
)

489 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

490 
	`as£π_∑øm
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

493 
RCC
->
CFGR
 &~(
RCC_CFGR_PLLMULL
 | 
RCC_CFGR_PLLSRC
);

496 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_PLLSour˚
 | 
RCC_PLLMul
);

497 
	}
}

510 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

513 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

515 i‡(
NewSèã
 !
DISABLE
)

517 
RCC
->
CR
 |
RCC_CR_PLLON
;

521 
RCC
->
CR
 &~
RCC_CR_PLLON
;

523 
	}
}

532 
	$RCC_PREDIV1C⁄fig
(
uöt32_t
 
RCC_PREDIV1_Div
)

534 
uöt32_t
 
tm¥eg
 = 0;

537 
	`as£π_∑øm
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

539 
tm¥eg
 = 
RCC
->
CFGR2
;

541 
tm¥eg
 &~(
RCC_CFGR2_PREDIV1
);

543 
tm¥eg
 |
RCC_PREDIV1_Div
;

545 
RCC
->
CFGR2
 = 
tm¥eg
;

546 
	}
}

559 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

562 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

564 i‡(
NewSèã
 !
DISABLE
)

566 
RCC
->
CR
 |
RCC_CR_CSSON
;

570 
RCC
->
CR
 &~
RCC_CR_CSSON
;

572 
	}
}

573 #ifde‡
STM32F0XX_MD


589 
	$RCC_MCOC⁄fig
(
uöt8_t
 
RCC_MCOSour˚
)

592 
	`as£π_∑øm
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSour˚
));

595 *(
__IO
 
uöt8_t
 *Ë
CFGR_BYTE3_ADDRESS
 = 
RCC_MCOSour˚
;

596 
	}
}

625 
	$RCC_MCOC⁄fig
(
uöt8_t
 
RCC_MCOSour˚
, 
uöt32_t
 
RCC_MCOPªsˇÀr
)

627 
uöt32_t
 
tm¥eg
 = 0;

630 
	`as£π_∑øm
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSour˚
));

631 
	`as£π_∑øm
(
	`IS_RCC_MCO_PRESCALER
(
RCC_MCOPªsˇÀr
));

634 
tm¥eg
 = 
RCC
->
CFGR
;

636 
tm¥eg
 &~(
RCC_CFGR_MCO_PRE
 | 
RCC_CFGR_MCO
 | 
RCC_CFGR_PLLNODIV
);

638 
tm¥eg
 |(
RCC_MCOPªsˇÀr
 | ((
uöt32_t
)
RCC_MCOSour˚
<<24));

640 
RCC
->
CFGR
 = 
tm¥eg
;

641 
	}
}

739 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

741 
uöt32_t
 
tm¥eg
 = 0;

744 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

746 
tm¥eg
 = 
RCC
->
CFGR
;

749 
tm¥eg
 &~
RCC_CFGR_SW
;

752 
tm¥eg
 |
RCC_SYSCLKSour˚
;

755 
RCC
->
CFGR
 = 
tm¥eg
;

756 
	}
}

767 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

769  ((
uöt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

770 
	}
}

788 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

790 
uöt32_t
 
tm¥eg
 = 0;

793 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

795 
tm¥eg
 = 
RCC
->
CFGR
;

798 
tm¥eg
 &~
RCC_CFGR_HPRE
;

801 
tm¥eg
 |
RCC_SYSCLK
;

804 
RCC
->
CFGR
 = 
tm¥eg
;

805 
	}
}

819 
	$RCC_PCLKC⁄fig
(
uöt32_t
 
RCC_HCLK
)

821 
uöt32_t
 
tm¥eg
 = 0;

824 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

826 
tm¥eg
 = 
RCC
->
CFGR
;

829 
tm¥eg
 &~
RCC_CFGR_PPRE
;

832 
tm¥eg
 |
RCC_HCLK
;

835 
RCC
->
CFGR
 = 
tm¥eg
;

836 
	}
}

848 
	$RCC_ADCCLKC⁄fig
(
uöt32_t
 
RCC_ADCCLK
)

851 
	`as£π_∑øm
(
	`IS_RCC_ADCCLK
(
RCC_ADCCLK
));

854 
RCC
->
CFGR
 &~
RCC_CFGR_ADCPRE
;

856 
RCC
->
CFGR
 |
RCC_ADCCLK
 & 0xFFFF;

859 
RCC
->
CFGR3
 &~
RCC_CFGR3_ADCSW
;

861 
RCC
->
CFGR3
 |
RCC_ADCCLK
 >> 16;

862 
	}
}

873 
	$RCC_CECCLKC⁄fig
(
uöt32_t
 
RCC_CECCLK
)

876 
	`as£π_∑øm
(
	`IS_RCC_CECCLK
(
RCC_CECCLK
));

879 
RCC
->
CFGR3
 &~
RCC_CFGR3_CECSW
;

881 
RCC
->
CFGR3
 |
RCC_CECCLK
;

882 
	}
}

893 
	$RCC_I2CCLKC⁄fig
(
uöt32_t
 
RCC_I2CCLK
)

896 
	`as£π_∑øm
(
	`IS_RCC_I2CCLK
(
RCC_I2CCLK
));

899 
RCC
->
CFGR3
 &~
RCC_CFGR3_I2C1SW
;

901 
RCC
->
CFGR3
 |
RCC_I2CCLK
;

902 
	}
}

915 
	$RCC_USARTCLKC⁄fig
(
uöt32_t
 
RCC_USARTCLK
)

918 
	`as£π_∑øm
(
	`IS_RCC_USARTCLK
(
RCC_USARTCLK
));

921 
RCC
->
CFGR3
 &~
RCC_CFGR3_USART1SW
;

923 
RCC
->
CFGR3
 |
RCC_USARTCLK
;

924 
	}
}

962 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

964 
uöt32_t
 
tmp
 = 0, 
∂lmuŒ
 = 0, 
∂lsour˚
 = 0, 
¥ediv1Á˘‹
 = 0, 
¥esc
 = 0;

967 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

969 
tmp
)

972 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

975 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

979 
∂lmuŒ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

980 
∂lsour˚
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

981 
∂lmuŒ
 = (Öllmull >> 18) + 2;

983 i‡(
∂lsour˚
 == 0x00)

986 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

990 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

992 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

996 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1001 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1002 
tmp
 =Åmp >> 4;

1003 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1005 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

1008 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE
;

1009 
tmp
 =Åmp >> 8;

1010 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1012 
RCC_Clocks
->
PCLK_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1015 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_ADCSW
) != RCC_CFGR3_ADCSW)

1018 
RCC_Clocks
->
ADCCLK_Fªquícy
 = 
HSI14_VALUE
;

1022 if((
RCC
->
CFGR
 & 
RCC_CFGR_ADCPRE
) != RCC_CFGR_ADCPRE)

1025 
RCC_Clocks
->
ADCCLK_Fªquícy
 = RCC_Clocks->
PCLK_Fªquícy
 >> 1;

1030 
RCC_Clocks
->
ADCCLK_Fªquícy
 = RCC_Clocks->
PCLK_Fªquícy
 >> 2;

1036 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_CECSW
) != RCC_CFGR3_CECSW)

1039 
RCC_Clocks
->
CECCLK_Fªquícy
 = 
HSI_VALUE
 / 244;

1044 
RCC_Clocks
->
CECCLK_Fªquícy
 = 
LSE_VALUE
;

1048 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C1SW
) != RCC_CFGR3_I2C1SW)

1051 
RCC_Clocks
->
I2C1CLK_Fªquícy
 = 
HSI_VALUE
;

1056 
RCC_Clocks
->
I2C1CLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
;

1060 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == 0x0)

1063 
RCC_Clocks
->
USART1CLK_Fªquícy
 = RCC_Clocks->
PCLK_Fªquícy
;

1065 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
Ë=
RCC_CFGR3_USART1SW_0
)

1068 
RCC_Clocks
->
USART1CLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
;

1070 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
Ë=
RCC_CFGR3_USART1SW_1
)

1073 
RCC_Clocks
->
USART1CLK_Fªquícy
 = 
LSE_VALUE
;

1075 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == RCC_CFGR3_USART1SW)

1078 
RCC_Clocks
->
USART1CLK_Fªquícy
 = 
HSI_VALUE
;

1080 
	}
}

1134 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

1137 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

1140 
RCC
->
BDCR
 |
RCC_RTCCLKSour˚
;

1141 
	}
}

1151 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1154 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1156 i‡(
NewSèã
 !
DISABLE
)

1158 
RCC
->
BDCR
 |
RCC_BDCR_RTCEN
;

1162 
RCC
->
BDCR
 &~
RCC_BDCR_RTCEN
;

1164 
	}
}

1174 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1177 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1179 i‡(
NewSèã
 !
DISABLE
)

1181 
RCC
->
BDCR
 |
RCC_BDCR_BDRST
;

1185 
RCC
->
BDCR
 &~
RCC_BDCR_BDRST
;

1187 
	}
}

1210 
	$RCC_AHBPîùhClockCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1213 
	`as£π_∑øm
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPîùh
));

1214 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1216 i‡(
NewSèã
 !
DISABLE
)

1218 
RCC
->
AHBENR
 |
RCC_AHBPîùh
;

1222 
RCC
->
AHBENR
 &~
RCC_AHBPîùh
;

1224 
	}
}

1246 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1249 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1250 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1252 i‡(
NewSèã
 !
DISABLE
)

1254 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

1258 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

1260 
	}
}

1285 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1288 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1289 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1291 i‡(
NewSèã
 !
DISABLE
)

1293 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

1297 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

1299 
	}
}

1315 
	$RCC_AHBPîùhRe£tCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1318 
	`as£π_∑øm
(
	`IS_RCC_AHB_RST_PERIPH
(
RCC_AHBPîùh
));

1319 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1321 i‡(
NewSèã
 !
DISABLE
)

1323 
RCC
->
AHBRSTR
 |
RCC_AHBPîùh
;

1327 
RCC
->
AHBRSTR
 &~
RCC_AHBPîùh
;

1329 
	}
}

1348 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1351 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1352 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1354 i‡(
NewSèã
 !
DISABLE
)

1356 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

1360 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

1362 
	}
}

1384 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1387 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1388 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1390 i‡(
NewSèã
 !
DISABLE
)

1392 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

1396 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

1398 
	}
}

1435 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1438 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

1439 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1441 i‡(
NewSèã
 !
DISABLE
)

1444 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE1_ADDRESS
 |
RCC_IT
;

1449 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE1_ADDRESS
 &(uöt8_t)~
RCC_IT
;

1451 
	}
}

1473 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

1475 
uöt32_t
 
tmp
 = 0;

1476 
uöt32_t
 
°©u§eg
 = 0;

1477 
FœgSètus
 
bô°©us
 = 
RESET
;

1480 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1483 
tmp
 = 
RCC_FLAG
 >> 5;

1485 i‡(
tmp
 == 0)

1487 
°©u§eg
 = 
RCC
->
CR
;

1489 i‡(
tmp
 == 1)

1491 
°©u§eg
 = 
RCC
->
BDCR
;

1493 i‡(
tmp
 == 2)

1495 
°©u§eg
 = 
RCC
->
CSR
;

1499 
°©u§eg
 = 
RCC
->
CR2
;

1503 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1505 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

1507 
bô°©us
 = 
SET
;

1511 
bô°©us
 = 
RESET
;

1514  
bô°©us
;

1515 
	}
}

1525 
	$RCC_CÀ¨Fœg
()

1528 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1529 
	}
}

1544 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

1546 
ITSètus
 
bô°©us
 = 
RESET
;

1549 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1552 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

1554 
bô°©us
 = 
SET
;

1558 
bô°©us
 = 
RESET
;

1561  
bô°©us
;

1562 
	}
}

1577 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

1580 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1584 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 = 
RCC_IT
;

1585 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_tim.c

117 
	~"°m32f0xx_tim.h
"

118 
	~"°m32f0xx_rcc.h
"

133 
	#SMCR_ETR_MASK
 ((
uöt16_t
)0x00FF)

	)

134 
	#CCMR_OFFSET
 ((
uöt16_t
)0x0018)

	)

135 
	#CCER_CCE_SET
 ((
uöt16_t
)0x0001)

	)

136 
	#CCER_CCNE_SET
 ((
uöt16_t
)0x0004)

	)

142 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

143 
uöt16_t
 
TIM_ICFûãr
);

144 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

145 
uöt16_t
 
TIM_ICFûãr
);

146 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

147 
uöt16_t
 
TIM_ICFûãr
);

148 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

149 
uöt16_t
 
TIM_ICFûãr
);

191 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

194 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

196 i‡(
TIMx
 =
TIM1
)

198 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

199 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

201 i‡(
TIMx
 =
TIM2
)

203 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

204 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

206 i‡(
TIMx
 =
TIM3
)

208 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

209 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

211 i‡(
TIMx
 =
TIM6
)

213 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

214 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

216 i‡(
TIMx
 =
TIM14
)

218 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
ENABLE
);

219 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
DISABLE
);

221 i‡(
TIMx
 =
TIM15
)

223 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM15
, 
ENABLE
);

224 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM15
, 
DISABLE
);

226 i‡(
TIMx
 =
TIM16
)

228 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM16
, 
ENABLE
);

229 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM16
, 
DISABLE
);

233 i‡(
TIMx
 =
TIM17
)

235 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM17
, 
ENABLE
);

236 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM17
, 
DISABLE
);

240 
	}
}

252 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

254 
uöt16_t
 
tmp¸1
 = 0;

257 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

258 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

259 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

261 
tmp¸1
 = 
TIMx
->
CR1
;

263 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
))

266 
tmp¸1
 &(
uöt16_t
)(~((uöt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

267 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

270 if(
TIMx
 !
TIM6
)

273 
tmp¸1
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR1_CKD
));

274 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
;

277 
TIMx
->
CR1
 = 
tmp¸1
;

280 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

283 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

285 i‡((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM15
)|| (TIMx =
TIM16
Ë|| (TIMx =
TIM17
))

288 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

293 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

294 
	}
}

302 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

305 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFFFFFF;

306 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

307 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

308 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

309 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

310 
	}
}

322 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

325 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

326 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

329 
TIMx
->
PSC
 = 
PªsˇÀr
;

331 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

332 
	}
}

346 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

348 
uöt16_t
 
tmp¸1
 = 0;

351 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

352 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

354 
tmp¸1
 = 
TIMx
->
CR1
;

356 
tmp¸1
 &(
uöt16_t
)(~((uöt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

358 
tmp¸1
 |
TIM_Cou¡îMode
;

360 
TIMx
->
CR1
 = 
tmp¸1
;

361 
	}
}

370 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
)

373 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

376 
TIMx
->
CNT
 = 
Cou¡î
;

377 
	}
}

385 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
)

388 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

391 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

392 
	}
}

400 
uöt32_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

403 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

406  
TIMx
->
CNT
;

407 
	}
}

415 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

418 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

421  
TIMx
->
PSC
;

422 
	}
}

432 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

435 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

436 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

438 i‡(
NewSèã
 !
DISABLE
)

441 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

446 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_UDIS
);

448 
	}
}

462 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

465 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

466 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

468 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

471 
TIMx
->
CR1
 |
TIM_CR1_URS
;

476 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_URS
);

478 
	}
}

488 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

491 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

492 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

494 i‡(
NewSèã
 !
DISABLE
)

497 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

502 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_ARPE
);

504 
	}
}

516 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

519 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

520 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

523 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_OPM
);

525 
TIMx
->
CR1
 |
TIM_OPMode
;

526 
	}
}

538 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

541 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

542 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

545 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_CKD
);

547 
TIMx
->
CR1
 |
TIM_CKD
;

548 
	}
}

558 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

561 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

562 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

564 i‡(
NewSèã
 !
DISABLE
)

567 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

572 
TIMx
->
CR1
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR1_CEN
));

574 
	}
}

616 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

619 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

620 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

621 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

622 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

623 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

624 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

625 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

628 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

629 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

630 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

631 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

632 
	}
}

640 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

643 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

644 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

645 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

646 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

647 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

648 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

649 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

650 
	}
}

659 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

662 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

663 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

664 i‡(
NewSèã
 !
DISABLE
)

667 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

672 
TIMx
->
BDTR
 &(
uöt16_t
)(~((uöt16_t)
TIM_BDTR_MOE
));

674 
	}
}

731 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

733 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

736 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

737 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

738 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

739 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

741 
TIMx
->
CCER
 &(
uöt16_t
)(~(uöt16_t)
TIM_CCER_CC1E
);

743 
tmpc˚r
 = 
TIMx
->
CCER
;

745 
tmp¸2
 = 
TIMx
->
CR2
;

748 
tmpccmrx
 = 
TIMx
->
CCMR1
;

751 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_OC1M
));

752 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_CC1S
));

755 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

758 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC1P
));

760 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

763 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

765 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM15
Ë|| (TIMx =
TIM16
Ë|| (TIMx =
TIM17
))

767 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

768 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

769 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

770 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

773 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC1NP
));

775 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

778 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC1NE
));

780 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

783 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS1
));

784 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS1N
));

787 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

789 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

792 
TIMx
->
CR2
 = 
tmp¸2
;

795 
TIMx
->
CCMR1
 = 
tmpccmrx
;

798 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

801 
TIMx
->
CCER
 = 
tmpc˚r
;

802 
	}
}

813 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

815 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

818 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

819 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

820 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

821 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

823 
TIMx
->
CCER
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2E
));

826 
tmpc˚r
 = 
TIMx
->
CCER
;

828 
tmp¸2
 = 
TIMx
->
CR2
;

831 
tmpccmrx
 = 
TIMx
->
CCMR1
;

834 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_OC2M
));

835 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_CC2S
));

838 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

841 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2P
));

843 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

846 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

848 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM15
))

851 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

854 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS2
));

857 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

859 i‡(
TIMx
 =
TIM1
)

862 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

863 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

864 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

867 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2NP
));

869 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

872 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2NE
));

874 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

877 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS2N
));

880 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

884 
TIMx
->
CR2
 = 
tmp¸2
;

887 
TIMx
->
CCMR1
 = 
tmpccmrx
;

890 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

893 
TIMx
->
CCER
 = 
tmpc˚r
;

894 
	}
}

905 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

907 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

910 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

911 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

912 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

913 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

915 
TIMx
->
CCER
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3E
));

918 
tmpc˚r
 = 
TIMx
->
CCER
;

920 
tmp¸2
 = 
TIMx
->
CR2
;

923 
tmpccmrx
 = 
TIMx
->
CCMR2
;

926 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_OC3M
));

927 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_CC3S
));

929 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

932 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3P
));

934 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

937 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

939 if(
TIMx
 =
TIM1
)

941 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

942 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

943 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

944 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

947 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3NP
));

949 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

951 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3NE
));

954 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

956 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS3
));

957 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS3N
));

959 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

961 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

964 
TIMx
->
CR2
 = 
tmp¸2
;

967 
TIMx
->
CCMR2
 = 
tmpccmrx
;

970 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

973 
TIMx
->
CCER
 = 
tmpc˚r
;

974 
	}
}

985 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

987 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

990 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

991 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

992 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

993 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

995 
TIMx
->
CCER
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC4E
));

998 
tmpc˚r
 = 
TIMx
->
CCER
;

1000 
tmp¸2
 = 
TIMx
->
CR2
;

1003 
tmpccmrx
 = 
TIMx
->
CCMR2
;

1006 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_OC4M
));

1007 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_CC4S
));

1010 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

1013 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC4P
));

1015 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

1018 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

1020 if(
TIMx
 =
TIM1
)

1022 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

1024 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS4
));

1026 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

1029 
TIMx
->
CR2
 = 
tmp¸2
;

1032 
TIMx
->
CCMR2
 = 
tmpccmrx
;

1035 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

1038 
TIMx
->
CCER
 = 
tmpc˚r
;

1039 
	}
}

1047 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

1050 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

1051 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

1052 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

1053 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x0000000;

1054 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

1055 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

1056 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

1057 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

1058 
	}
}

1083 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

1085 
uöt32_t
 
tmp
 = 0;

1086 
uöt16_t
 
tmp1
 = 0;

1089 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1090 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1092 
tmp
 = (
uöt32_t
Ë
TIMx
;

1093 
tmp
 +
CCMR_OFFSET
;

1095 
tmp1
 = 
CCER_CCE_SET
 << (
uöt16_t
)
TIM_Ch™√l
;

1098 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

1100 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

1102 
tmp
 +(
TIM_Ch™√l
>>1);

1105 *(
__IO
 
uöt32_t
 *Ë
tmp
 &(uöt32_t)~((uöt32_t)
TIM_CCMR1_OC1M
);

1108 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

1112 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

1115 *(
__IO
 
uöt32_t
 *Ë
tmp
 &(uöt32_t)~((uöt32_t)
TIM_CCMR1_OC2M
);

1118 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

1120 
	}
}

1128 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
)

1131 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1134 
TIMx
->
CCR1
 = 
Com∑ª1
;

1135 
	}
}

1143 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
)

1146 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1149 
TIMx
->
CCR2
 = 
Com∑ª2
;

1150 
	}
}

1158 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
)

1161 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1164 
TIMx
->
CCR3
 = 
Com∑ª3
;

1165 
	}
}

1173 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
)

1176 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1179 
TIMx
->
CCR4
 = 
Com∑ª4
;

1180 
	}
}

1191 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1193 
uöt16_t
 
tmpccmr1
 = 0;

1195 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1196 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1197 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1199 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1M
);

1201 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1203 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1204 
	}
}

1215 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1217 
uöt16_t
 
tmpccmr1
 = 0;

1220 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1221 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1223 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1225 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2M
);

1227 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1229 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1230 
	}
}

1241 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1243 
uöt16_t
 
tmpccmr2
 = 0;

1246 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1247 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1249 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1251 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3M
);

1253 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1255 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1256 
	}
}

1267 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1269 
uöt16_t
 
tmpccmr2
 = 0;

1271 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1272 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1274 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1276 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4M
);

1278 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1280 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1281 
	}
}

1290 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1293 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1295 i‡(
NewSèã
 !
DISABLE
)

1298 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1303 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_CCPC
);

1305 
	}
}

1317 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1319 
uöt16_t
 
tmpccmr1
 = 0;

1321 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1322 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1324 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1326 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1PE
);

1328 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1330 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1331 
	}
}

1342 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1344 
uöt16_t
 
tmpccmr1
 = 0;

1346 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1347 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1349 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1351 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2PE
);

1353 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1355 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1356 
	}
}

1367 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1369 
uöt16_t
 
tmpccmr2
 = 0;

1372 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1373 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1375 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1377 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3PE
);

1379 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1381 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1382 
	}
}

1393 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1395 
uöt16_t
 
tmpccmr2
 = 0;

1398 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1399 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1401 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1403 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4PE
);

1405 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1407 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1408 
	}
}

1419 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1421 
uöt16_t
 
tmpccmr1
 = 0;

1424 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1425 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1428 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1430 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1FE
);

1432 
tmpccmr1
 |
TIM_OCFa°
;

1434 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1435 
	}
}

1446 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1448 
uöt16_t
 
tmpccmr1
 = 0;

1451 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1452 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1455 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1457 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2FE
);

1459 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1461 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1462 
	}
}

1473 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1475 
uöt16_t
 
tmpccmr2
 = 0;

1478 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1479 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1482 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1484 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3FE
);

1486 
tmpccmr2
 |
TIM_OCFa°
;

1488 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1489 
	}
}

1500 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1502 
uöt16_t
 
tmpccmr2
 = 0;

1505 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1506 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1509 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1511 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4FE
);

1513 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1515 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1516 
	}
}

1527 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1529 
uöt16_t
 
tmpccmr1
 = 0;

1532 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1533 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1535 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1537 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1CE
);

1539 
tmpccmr1
 |
TIM_OCCÀ¨
;

1541 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1542 
	}
}

1553 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1555 
uöt16_t
 
tmpccmr1
 = 0;

1558 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1559 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1561 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1563 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2CE
);

1565 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1567 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1568 
	}
}

1579 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1581 
uöt16_t
 
tmpccmr2
 = 0;

1584 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1585 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1587 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1589 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3CE
);

1591 
tmpccmr2
 |
TIM_OCCÀ¨
;

1593 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1594 
	}
}

1605 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1607 
uöt16_t
 
tmpccmr2
 = 0;

1610 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1611 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1613 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1615 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4CE
);

1617 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1619 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1620 
	}
}

1631 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1633 
uöt16_t
 
tmpc˚r
 = 0;

1636 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1637 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1639 
tmpc˚r
 = 
TIMx
->
CCER
;

1641 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC1P
);

1642 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1644 
TIMx
->
CCER
 = 
tmpc˚r
;

1645 
	}
}

1656 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1658 
uöt16_t
 
tmpc˚r
 = 0;

1660 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1661 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1663 
tmpc˚r
 = 
TIMx
->
CCER
;

1665 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC1NP
);

1666 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1668 
TIMx
->
CCER
 = 
tmpc˚r
;

1669 
	}
}

1680 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1682 
uöt16_t
 
tmpc˚r
 = 0;

1685 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1686 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1688 
tmpc˚r
 = 
TIMx
->
CCER
;

1690 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC2P
);

1691 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1693 
TIMx
->
CCER
 = 
tmpc˚r
;

1694 
	}
}

1705 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1707 
uöt16_t
 
tmpc˚r
 = 0;

1709 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1710 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1712 
tmpc˚r
 = 
TIMx
->
CCER
;

1714 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC2NP
);

1715 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1717 
TIMx
->
CCER
 = 
tmpc˚r
;

1718 
	}
}

1729 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1731 
uöt16_t
 
tmpc˚r
 = 0;

1734 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1735 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1737 
tmpc˚r
 = 
TIMx
->
CCER
;

1739 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC3P
);

1740 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1742 
TIMx
->
CCER
 = 
tmpc˚r
;

1743 
	}
}

1754 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1756 
uöt16_t
 
tmpc˚r
 = 0;

1759 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1760 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1762 
tmpc˚r
 = 
TIMx
->
CCER
;

1764 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC3NP
);

1765 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1767 
TIMx
->
CCER
 = 
tmpc˚r
;

1768 
	}
}

1779 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1781 
uöt16_t
 
tmpc˚r
 = 0;

1784 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1785 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1787 
tmpc˚r
 = 
TIMx
->
CCER
;

1789 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC4P
);

1790 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1792 
TIMx
->
CCER
 = 
tmpc˚r
;

1793 
	}
}

1804 
	$TIM_Sñe˘OCREFCÀ¨
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCRe„ªn˚CÀ¨
)

1807 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1808 
	`as£π_∑øm
(
	`TIM_OCREFERENCECECLEAR_SOURCE
(
TIM_OCRe„ªn˚CÀ¨
));

1811 
TIMx
->
SMCR
 &(
uöt16_t
)~((uöt16_t)
TIM_SMCR_OCCS
);

1812 
TIMx
->
SMCR
 |
TIM_OCRe„ªn˚CÀ¨
;

1813 
	}
}

1828 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1830 
uöt16_t
 
tmp
 = 0;

1833 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1834 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1836 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Ch™√l
;

1839 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1842 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1843 
	}
}

1857 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

1859 
uöt16_t
 
tmp
 = 0;

1862 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1863 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

1864 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1866 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Ch™√l
;

1869 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

1872 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

1873 
	}
}

1882 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1885 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1886 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1887 i‡(
NewSèã
 !
DISABLE
)

1890 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1895 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_CCUS
);

1897 
	}
}

1958 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1961 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1962 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_ICInôSåu˘
->
TIM_Ch™√l
));

1963 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

1964 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

1965 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

1966 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

1968 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

1970 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1972 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1973 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1974 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1976 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1978 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

1980 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1982 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1983 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1984 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1986 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1988 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

1990 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1992 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1993 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1994 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1996 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2000 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2002 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

2003 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

2004 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2006 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2008 
	}
}

2016 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

2019 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

2020 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

2021 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

2022 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

2023 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

2024 
	}
}

2035 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

2037 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

2038 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

2040 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2042 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

2044 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

2048 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

2051 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

2053 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

2057 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

2059 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

2062 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2063 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2065 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2067 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2069 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2074 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2075 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2077 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2079 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2081 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2083 
	}
}

2090 
uöt32_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2093 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2096  
TIMx
->
CCR1
;

2097 
	}
}

2104 
uöt32_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2107 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2110  
TIMx
->
CCR2
;

2111 
	}
}

2118 
uöt32_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2121 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2124  
TIMx
->
CCR3
;

2125 
	}
}

2132 
uöt32_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2135 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2138  
TIMx
->
CCR4
;

2139 
	}
}

2152 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2155 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2156 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2159 
TIMx
->
CCMR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_IC1PSC
);

2161 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2162 
	}
}

2175 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2178 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2179 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2182 
TIMx
->
CCMR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_IC2PSC
);

2184 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2185 
	}
}

2198 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2201 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2202 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2205 
TIMx
->
CCMR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_IC3PSC
);

2207 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2208 
	}
}

2221 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2224 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2225 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2228 
TIMx
->
CCMR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_IC4PSC
);

2230 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2231 
	}
}

2273 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2276 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2277 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2278 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2280 i‡(
NewSèã
 !
DISABLE
)

2283 
TIMx
->
DIER
 |
TIM_IT
;

2288 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

2290 
	}
}

2314 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

2317 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2318 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

2320 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

2321 
	}
}

2349 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2351 
ITSètus
 
bô°©us
 = 
RESET
;

2354 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2355 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2357 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2359 
bô°©us
 = 
SET
;

2363 
bô°©us
 = 
RESET
;

2365  
bô°©us
;

2366 
	}
}

2395 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2398 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2399 
	`as£π_∑øm
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2402 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2403 
	}
}

2427 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2429 
ITSètus
 
bô°©us
 = 
RESET
;

2430 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2433 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2434 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2436 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2438 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2439 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2441 
bô°©us
 = 
SET
;

2445 
bô°©us
 = 
RESET
;

2447  
bô°©us
;

2448 
	}
}

2472 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2475 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2476 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2479 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2480 
	}
}

2509 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

2512 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2513 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2514 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

2516 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

2517 
	}
}

2535 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2538 
	`as£π_∑øm
(
	`IS_TIM_LIST10_PERIPH
(
TIMx
));

2539 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

2540 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2542 i‡(
NewSèã
 !
DISABLE
)

2545 
TIMx
->
DIER
 |
TIM_DMASour˚
;

2550 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

2552 
	}
}

2561 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2564 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2565 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2567 i‡(
NewSèã
 !
DISABLE
)

2570 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2575 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_CCDS
);

2577 
	}
}

2600 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

2603 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2605 
TIMx
->
SMCR
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_SMS
));

2606 
	}
}

2619 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2622 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2623 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2625 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

2627 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2628 
	}
}

2646 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

2647 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

2650 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2651 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

2652 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

2655 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

2657 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2661 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2664 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

2666 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2667 
	}
}

2686 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

2687 
uöt16_t
 
ExtTRGFûãr
)

2689 
uöt16_t
 
tmpsm¸
 = 0;

2692 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2693 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2694 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2695 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2698 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2701 
tmpsm¸
 = 
TIMx
->
SMCR
;

2703 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_SMS
));

2705 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

2707 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_TS
));

2708 
tmpsm¸
 |
TIM_TS_ETRF
;

2710 
TIMx
->
SMCR
 = 
tmpsm¸
;

2711 
	}
}

2730 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2731 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2734 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2735 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2736 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2737 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2740 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2742 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2743 
	}
}

2795 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2797 
uöt16_t
 
tmpsm¸
 = 0;

2800 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2801 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2804 
tmpsm¸
 = 
TIMx
->
SMCR
;

2806 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_TS
));

2808 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

2810 
TIMx
->
SMCR
 = 
tmpsm¸
;

2811 
	}
}

2834 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2837 
	`as£π_∑øm
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

2838 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2841 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_MMS
);

2843 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2844 
	}
}

2858 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2861 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2862 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2865 
TIMx
->
SMCR
 &(
uöt16_t
)~((uöt16_t)
TIM_SMCR_SMS
);

2867 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2868 
	}
}

2880 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2883 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2884 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2887 
TIMx
->
SMCR
 &(
uöt16_t
)~((uöt16_t)
TIM_SMCR_MSM
);

2890 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2891 
	}
}

2910 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

2911 
uöt16_t
 
ExtTRGFûãr
)

2913 
uöt16_t
 
tmpsm¸
 = 0;

2916 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2917 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2918 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2919 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2921 
tmpsm¸
 = 
TIMx
->
SMCR
;

2923 
tmpsm¸
 &
SMCR_ETR_MASK
;

2925 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

2927 
TIMx
->
SMCR
 = 
tmpsm¸
;

2928 
	}
}

2965 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

2966 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

2968 
uöt16_t
 
tmpsm¸
 = 0;

2969 
uöt16_t
 
tmpccmr1
 = 0;

2970 
uöt16_t
 
tmpc˚r
 = 0;

2973 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2974 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

2975 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

2976 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

2979 
tmpsm¸
 = 
TIMx
->
SMCR
;

2981 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2983 
tmpc˚r
 = 
TIMx
->
CCER
;

2985 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_SMS
));

2986 
tmpsm¸
 |
TIM_EncodîMode
;

2988 
tmpccmr1
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR1_CC1S
)Ë& (uöt16_t)(~((uöt16_t)
TIM_CCMR1_CC2S
)));

2989 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

2991 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)Ë& (uöt16_t)~((uöt16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2992 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

2994 
TIMx
->
SMCR
 = 
tmpsm¸
;

2996 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2998 
TIMx
->
CCER
 = 
tmpc˚r
;

2999 
	}
}

3008 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3011 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3012 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3014 i‡(
NewSèã
 !
DISABLE
)

3017 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3022 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_TI1S
);

3024 
	}
}

3054 
	$TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
)

3057 
	`as£π_∑øm
(
	`IS_TIM_LIST11_PERIPH
(
TIMx
));

3058 
	`as£π_∑øm
(
	`IS_TIM_REMAP
(
TIM_Rem≠
));

3061 
TIMx
->
OR
 = 
TIM_Rem≠
;

3062 
	}
}

3084 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3085 
uöt16_t
 
TIM_ICFûãr
)

3087 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

3089 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC1E
);

3090 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3091 
tmpc˚r
 = 
TIMx
->
CCER
;

3093 
tmpccmr1
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR1_CC1S
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR1_IC1F
)));

3094 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3097 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

3098 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

3100 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3101 
TIMx
->
CCER
 = 
tmpc˚r
;

3102 
	}
}

3120 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3121 
uöt16_t
 
TIM_ICFûãr
)

3123 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3125 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC2E
);

3126 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3127 
tmpc˚r
 = 
TIMx
->
CCER
;

3128 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

3130 
tmpccmr1
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR1_CC2S
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR1_IC2F
)));

3131 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3132 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3134 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

3135 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC2E
);

3137 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3138 
TIMx
->
CCER
 = 
tmpc˚r
;

3139 
	}
}

3157 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3158 
uöt16_t
 
TIM_ICFûãr
)

3160 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3162 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC3E
);

3163 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3164 
tmpc˚r
 = 
TIMx
->
CCER
;

3165 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

3167 
tmpccmr2
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR2_CC3S
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR2_IC3F
)));

3168 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3170 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

3171 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC3E
);

3173 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3174 
TIMx
->
CCER
 = 
tmpc˚r
;

3175 
	}
}

3193 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3194 
uöt16_t
 
TIM_ICFûãr
)

3196 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3199 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC4E
);

3200 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3201 
tmpc˚r
 = 
TIMx
->
CCER
;

3202 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

3204 
tmpccmr2
 &(
uöt16_t
)((uöt16_t)(~(uöt16_t)
TIM_CCMR2_CC4S
Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR2_IC4F
)));

3205 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3206 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3208 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

3209 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC4E
);

3211 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3212 
TIMx
->
CCER
 = 
tmpc˚r
;

3213 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_usart.c

81 
	~"°m32f0xx_ußπ.h
"

82 
	~"°m32f0xx_rcc.h
"

97 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

98 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

99 
USART_CR1_RE
))

	)

102 
	#CR2_CLOCK_CLEAR_MASK
 ((
uöt32_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

103 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

106 
	#CR3_CLEAR_MASK
 ((
uöt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

109 
	#IT_MASK
 ((
uöt32_t
)0x000000FF)

	)

172 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

175 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

177 i‡(
USARTx
 =
USART1
)

179 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

180 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

184 i‡(
USARTx
 =
USART2
)

186 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

187 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

190 
	}
}

200 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

202 
uöt32_t
 
dividî
 = 0, 
≠b˛ock
 = 0, 
tm¥eg
 = 0;

203 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

206 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

207 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

208 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

209 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

210 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

211 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

212 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

215 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_UE
);

218 
tm¥eg
 = 
USARTx
->
CR2
;

220 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_STOP
);

224 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

227 
USARTx
->
CR2
 = 
tm¥eg
;

230 
tm¥eg
 = 
USARTx
->
CR1
;

232 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR1_CLEAR_MASK
);

238 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

239 
USART_InôSåu˘
->
USART_Mode
;

242 
USARTx
->
CR1
 = 
tm¥eg
;

245 
tm¥eg
 = 
USARTx
->
CR3
;

247 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR3_CLEAR_MASK
);

251 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

254 
USARTx
->
CR3
 = 
tm¥eg
;

258 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

260 i‡(
USARTx
 =
USART1
)

262 
≠b˛ock
 = 
RCC_ClocksSètus
.
USART1CLK_Fªquícy
;

266 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK_Fªquícy
;

270 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

273 
dividî
 = (
uöt32_t
)((2 * 
≠b˛ock
Ë/ (
USART_InôSåu˘
->
USART_BaudR©e
));

274 
tm¥eg
 = (
uöt32_t
)((2 * 
≠b˛ock
Ë% (
USART_InôSåu˘
->
USART_BaudR©e
));

279 
dividî
 = (
uöt32_t
)((
≠b˛ock
Ë/ (
USART_InôSåu˘
->
USART_BaudR©e
));

280 
tm¥eg
 = (
uöt32_t
)((
≠b˛ock
Ë% (
USART_InôSåu˘
->
USART_BaudR©e
));

284 i‡(
tm¥eg
 >(
USART_InôSåu˘
->
USART_BaudR©e
) / 2)

286 
dividî
++;

290 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

293 
tm¥eg
 = (
dividî
 & (
uöt16_t
)0x000F) >> 1;

296 
dividî
 = (dividî & (
uöt16_t
)0xFFF0Ë| 
tm¥eg
;

300 
USARTx
->
BRR
 = (
uöt16_t
)
dividî
;

301 
	}
}

309 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

312 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

313 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

314 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

315 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

316 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

317 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

318 
	}
}

329 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

331 
uöt32_t
 
tm¥eg
 = 0;

333 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

334 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

335 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

336 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

337 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

339 
tm¥eg
 = 
USARTx
->
CR2
;

341 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR2_CLOCK_CLEAR_MASK
);

347 
tm¥eg
 |(
uöt32_t
)(
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

348 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
);

350 
USARTx
->
CR2
 = 
tm¥eg
;

351 
	}
}

359 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

362 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

363 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

364 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

365 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

366 
	}
}

375 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

378 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

379 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

381 i‡(
NewSèã
 !
DISABLE
)

384 
USARTx
->
CR1
 |
USART_CR1_UE
;

389 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_UE
);

391 
	}
}

404 
	$USART_Dúe˘i⁄ModeCmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_Dúe˘i⁄Mode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

407 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

408 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_Dúe˘i⁄Mode
));

409 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

411 i‡(
NewSèã
 !
DISABLE
)

415 
USARTx
->
CR1
 |
USART_Dúe˘i⁄Mode
;

421 
USARTx
->
CR1
 &(
uöt32_t
)~
USART_Dúe˘i⁄Mode
;

423 
	}
}

434 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

437 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

438 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

440 i‡(
NewSèã
 !
DISABLE
)

443 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

448 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_OVER8
);

450 
	}
}

460 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

463 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

464 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

466 i‡(
NewSèã
 !
DISABLE
)

469 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

474 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_ONEBIT
);

476 
	}
}

488 
	$USART_MSBFú°Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

491 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

492 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

494 i‡(
NewSèã
 !
DISABLE
)

498 
USARTx
->
CR2
 |
USART_CR2_MSBFIRST
;

504 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_MSBFIRST
);

506 
	}
}

520 
	$USART_D©aInvCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

523 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

524 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

526 i‡(
NewSèã
 !
DISABLE
)

530 
USARTx
->
CR2
 |
USART_CR2_DATAINV
;

536 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_DATAINV
);

538 
	}
}

554 
	$USART_InvPöCmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_InvPö
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

557 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

558 
	`as£π_∑øm
(
	`IS_USART_INVERSTION_PIN
(
USART_InvPö
));

559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

561 i‡(
NewSèã
 !
DISABLE
)

565 
USARTx
->
CR2
 |
USART_InvPö
;

571 
USARTx
->
CR2
 &(
uöt32_t
)~
USART_InvPö
;

573 
	}
}

585 
	$USART_SWAPPöCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

588 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

591 i‡(
NewSèã
 !
DISABLE
)

594 
USARTx
->
CR2
 |
USART_CR2_SWAP
;

599 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_SWAP
);

601 
	}
}

610 
	$USART_Re˚ivîTimeOutCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

613 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

614 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

616 i‡(
NewSèã
 !
DISABLE
)

620 
USARTx
->
CR2
 |
USART_CR2_RTOEN
;

626 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_RTOEN
);

628 
	}
}

636 
	$USART_SëRe˚ivîTimeOut
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_Re˚ivîTimeOut
)

639 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

640 
	`as£π_∑øm
(
	`IS_USART_TIMEOUT
(
USART_Re˚ivîTimeOut
));

644 
USARTx
->
RTOR
 &(
uöt32_t
)~((uöt32_t)
USART_RTOR_RTO
);

647 
USARTx
->
RTOR
 |
USART_Re˚ivîTimeOut
;

648 
	}
}

657 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

660 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

663 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

665 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

666 
	}
}

704 
	$USART_STOPModeCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

707 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

708 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

710 i‡(
NewSèã
 !
DISABLE
)

714 
USARTx
->
CR1
 |
USART_CR1_UESM
;

720 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_UESM
);

722 
	}
}

735 
	$USART_St›ModeWakeUpSour˚C⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_WakeUpSour˚
)

738 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

739 
	`as£π_∑øm
(
	`IS_USART_STOPMODE_WAKEUPSOURCE
(
USART_WakeUpSour˚
));

741 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_WUS
);

742 
USARTx
->
CR3
 |
USART_WakeUpSour˚
;

743 
	}
}

785 
	$USART_AutoBaudR©eCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

788 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

789 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

791 i‡(
NewSèã
 !
DISABLE
)

795 
USARTx
->
CR2
 |
USART_CR2_ABREN
;

801 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_ABREN
);

803 
	}
}

815 
	$USART_AutoBaudR©eC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_AutoBaudR©e
)

818 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

819 
	`as£π_∑øm
(
	`IS_USART_AUTOBAUDRATE_MODE
(
USART_AutoBaudR©e
));

821 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_ABRMODE
);

822 
USARTx
->
CR2
 |
USART_AutoBaudR©e
;

823 
	}
}

857 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

860 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

861 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

864 
USARTx
->
TDR
 = (
D©a
 & (
uöt16_t
)0x01FF);

865 
	}
}

872 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

875 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

878  (
uöt16_t
)(
USARTx
->
RDR
 & (uint16_t)0x01FF);

879 
	}
}

921 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

924 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

927 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_ADD
);

929 
USARTx
->
CR2
 |=((
uöt32_t
)
USART_Addªss
 << (uint32_t)0x18);

930 
	}
}

939 
	$USART_MuãModeCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

942 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

943 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

945 i‡(
NewSèã
 !
DISABLE
)

948 
USARTx
->
CR1
 |
USART_CR1_MME
;

953 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_MME
);

955 
	}
}

966 
	$USART_MuãModeWakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_WakeUp
)

969 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

970 
	`as£π_∑øm
(
	`IS_USART_MUTEMODE_WAKEUP
(
USART_WakeUp
));

972 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_WAKE
);

973 
USARTx
->
CR1
 |
USART_WakeUp
;

974 
	}
}

985 
	$USART_AddªssDëe˘i⁄C⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_AddªssLígth
)

988 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

989 
	`as£π_∑øm
(
	`IS_USART_ADDRESS_DETECTION
(
USART_AddªssLígth
));

991 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_ADDM7
);

992 
USARTx
->
CR2
 |
USART_AddªssLígth
;

993 
	}
}

1048 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_LINBªakDëe˘Lígth
)

1051 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1052 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

1054 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_LBDL
);

1055 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

1056 
	}
}

1065 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1068 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1069 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1071 i‡(
NewSèã
 !
DISABLE
)

1074 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

1079 
USARTx
->
CR2
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_LINEN
);

1081 
	}
}

1121 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1124 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1125 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1127 i‡(
NewSèã
 !
DISABLE
)

1130 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

1135 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_HDSEL
);

1137 
	}
}

1201 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

1204 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1207 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

1209 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

1210 
	}
}

1219 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1222 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1223 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1224 i‡(
NewSèã
 !
DISABLE
)

1227 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

1232 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_SCEN
);

1234 
	}
}

1243 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1246 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1247 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1248 i‡(
NewSèã
 !
DISABLE
)

1251 
USARTx
->
CR3
 |
USART_CR3_NACK
;

1256 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_NACK
);

1258 
	}
}

1266 
	$USART_SëAutoRëryCou¡
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_AutoCou¡
)

1269 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1270 
	`as£π_∑øm
(
	`IS_USART_AUTO_RETRY_COUNTER
(
USART_AutoCou¡
));

1272 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_SCARCNT
);

1274 
USARTx
->
CR3
 |(
uöt32_t
)((uöt32_t)
USART_AutoCou¡
 << 0x11);

1275 
	}
}

1283 
	$USART_SëBlockLígth
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_BlockLígth
)

1286 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1289 
USARTx
->
RTOR
 &(
uöt32_t
)~((uöt32_t)
USART_RTOR_BLEN
);

1291 
USARTx
->
RTOR
 |(
uöt32_t
)((uöt32_t)
USART_BlockLígth
 << 0x18);

1292 
	}
}

1345 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_IrDAMode
)

1348 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1349 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1351 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_IRLP
);

1352 
USARTx
->
CR3
 |
USART_IrDAMode
;

1353 
	}
}

1362 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1365 
	`as£π_∑øm
(
	`IS_USART_1_PERIPH
(
USARTx
));

1366 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1368 i‡(
NewSèã
 !
DISABLE
)

1371 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1376 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_IREN
);

1378 
	}
}

1419 
	$USART_DECmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1422 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1423 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1424 i‡(
NewSèã
 !
DISABLE
)

1427 
USARTx
->
CR3
 |
USART_CR3_DEM
;

1432 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_DEM
);

1434 
	}
}

1445 
	$USART_DEPﬁ¨ôyC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_DEPﬁ¨ôy
)

1448 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1449 
	`as£π_∑øm
(
	`IS_USART_DE_POLARITY
(
USART_DEPﬁ¨ôy
));

1451 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_DEP
);

1452 
USARTx
->
CR3
 |
USART_DEPﬁ¨ôy
;

1453 
	}
}

1462 
	$USART_SëDEAs£πi⁄Time
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_DEAs£πi⁄Time
)

1465 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1466 
	`as£π_∑øm
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEAs£πi⁄Time
));

1469 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_DEAT
);

1471 
USARTx
->
CR1
 |=((
uöt32_t
)
USART_DEAs£πi⁄Time
 << (uint32_t)0x15);

1472 
	}
}

1481 
	$USART_SëDEDós£πi⁄Time
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_DEDós£πi⁄Time
)

1484 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1485 
	`as£π_∑øm
(
	`IS_USART_DE_ASSERTION_DEASSERTION_TIME
(
USART_DEDós£πi⁄Time
));

1488 
USARTx
->
CR1
 &(
uöt32_t
)~((uöt32_t)
USART_CR1_DEDT
);

1490 
USARTx
->
CR1
 |=((
uöt32_t
)
USART_DEDós£πi⁄Time
 << (uint32_t)0x10);

1491 
	}
}

1527 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1530 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1531 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1532 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1534 i‡(
NewSèã
 !
DISABLE
)

1538 
USARTx
->
CR3
 |
USART_DMAReq
;

1544 
USARTx
->
CR3
 &(
uöt32_t
)~
USART_DMAReq
;

1546 
	}
}

1559 
	$USART_DMARe˚±i⁄Eº‹C⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_DMAOnEº‹
)

1562 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1563 
	`as£π_∑øm
(
	`IS_USART_DMAONERROR
(
USART_DMAOnEº‹
));

1566 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_DDRE
);

1568 
USARTx
->
CR3
 |
USART_DMAOnEº‹
;

1569 
	}
}

1691 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1693 
uöt32_t
 
ußπªg
 = 0, 
ôpos
 = 0, 
ômask
 = 0;

1694 
uöt32_t
 
ußπxba£
 = 0;

1696 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1697 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1698 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1700 
ußπxba£
 = (
uöt32_t
)
USARTx
;

1703 
ußπªg
 = (((
uöt16_t
)
USART_IT
) >> 0x08);

1706 
ôpos
 = 
USART_IT
 & 
IT_MASK
;

1707 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

1709 i‡(
ußπªg
 == 0x02)

1711 
ußπxba£
 += 0x04;

1713 i‡(
ußπªg
 == 0x03)

1715 
ußπxba£
 += 0x08;

1720 i‡(
NewSèã
 !
DISABLE
)

1722 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

1726 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

1728 
	}
}

1744 
	$USART_Reque°Cmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_Reque°
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1747 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1748 
	`as£π_∑øm
(
	`IS_USART_REQUEST
(
USART_Reque°
));

1749 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1751 i‡(
NewSèã
 !
DISABLE
)

1755 
USARTx
->
RQR
 |
USART_Reque°
;

1761 
USARTx
->
RQR
 &(
uöt32_t
)~
USART_Reque°
;

1763 
	}
}

1776 
	$USART_OvîrunDëe˘i⁄C⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_OVRDëe˘i⁄
)

1779 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1780 
	`as£π_∑øm
(
	`IS_USART_OVRDETECTION
(
USART_OVRDëe˘i⁄
));

1783 
USARTx
->
CR3
 &(
uöt32_t
)~((uöt32_t)
USART_CR3_OVRDIS
);

1785 
USARTx
->
CR3
 |
USART_OVRDëe˘i⁄
;

1786 
	}
}

1817 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_FLAG
)

1819 
FœgSètus
 
bô°©us
 = 
RESET
;

1821 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1822 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

1824 i‡((
USARTx
->
ISR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

1826 
bô°©us
 = 
SET
;

1830 
bô°©us
 = 
RESET
;

1832  
bô°©us
;

1833 
	}
}

1865 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_FLAG
)

1868 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1869 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1871 
USARTx
->
ICR
 = 
USART_FLAG
;

1872 
	}
}

1895 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_IT
)

1897 
uöt32_t
 
bôpos
 = 0, 
ômask
 = 0, 
ußπªg
 = 0;

1898 
ITSètus
 
bô°©us
 = 
RESET
;

1900 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1901 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

1904 
ußπªg
 = (((
uöt16_t
)
USART_IT
) >> 0x08);

1906 
ômask
 = 
USART_IT
 & 
IT_MASK
;

1907 
ômask
 = (
uöt32_t
)0x01 << itmask;

1909 i‡(
ußπªg
 == 0x01)

1911 
ômask
 &
USARTx
->
CR1
;

1913 i‡(
ußπªg
 == 0x02)

1915 
ômask
 &
USARTx
->
CR2
;

1919 
ômask
 &
USARTx
->
CR3
;

1922 
bôpos
 = 
USART_IT
 >> 0x10;

1923 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

1924 
bôpos
 &
USARTx
->
ISR
;

1925 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1927 
bô°©us
 = 
SET
;

1931 
bô°©us
 = 
RESET
;

1934  
bô°©us
;

1935 
	}
}

1966 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt32_t
 
USART_IT
)

1968 
uöt32_t
 
bôpos
 = 0, 
ômask
 = 0;

1970 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1971 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1973 
bôpos
 = 
USART_IT
 >> 0x10;

1974 
ômask
 = ((
uöt32_t
)0x01 << (uöt32_t)
bôpos
);

1975 
USARTx
->
ICR
 = (
uöt32_t
)
ômask
;

1976 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\blinky.c

7 
	~"blöky.h
"

8 
	~"°m32f0xx.h
"

10 vﬁ©ûê
	gSec⁄dTimî
 = 0;

12 
	$böky_Inô
(){

13 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘
;

14 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

15 
TIM_TimeBa£InôTy≥Def
 
TIM_TimeBa£InôSåu˘
;

19 
NVIC_InôSåu˘
.
NVIC_IRQCh™√l
 = 
TIM3_IRQn
;

20 
NVIC_InôSåu˘
.
NVIC_IRQCh™√lPri‹ôy
 = 0;

21 
NVIC_InôSåu˘
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

22 
	`NVIC_Inô
(&
NVIC_InôSåu˘
);

25 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_0
;

26 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

27 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

28 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

29 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

31 
	`RCC_AHBPîùhClockCmd
(
RCC_AHBPîùh_GPIOA
, 
ENABLE
);

32 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘
);

35 
TIM_TimeBa£InôSåu˘
.
TIM_PªsˇÀr
 = 1000;

36 
TIM_TimeBa£InôSåu˘
.
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

37 
TIM_TimeBa£InôSåu˘
.
TIM_Pîiod
 = 48000;

38 
TIM_TimeBa£InôSåu˘
.
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

40 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

41 
	`TIM_TimeBa£Inô
(
TIM3
, &
TIM_TimeBa£InôSåu˘
);

42 
	`TIM_ITC⁄fig
(
TIM3
, 
TIM_IT_Upd©e
, 
ENABLE
);

43 
	`TIM_Cmd
(
TIM3
, 
ENABLE
);

44 
	}
}

46 
	$blöky_GëSec⁄dTimî
(){

47  
Sec⁄dTimî
;

48 
	}
}

56 
	$TIM3_IRQH™dÀr
(){

57 
j
 = 0;

59 i‡(
	`TIM_GëITSètus
(
TIM3
, 
TIM_IT_Upd©e
) == TIM_IT_Update){

60 
Sec⁄dTimî
++;

61 if(
j
Ë
	`GPIO_SëBôs
(
GPIOA
, 
GPIO_Pö_0
);

62 
	`GPIO_Re£tBôs
(
GPIOA
, 
GPIO_Pö_0
);

63 
j
^=1;

64 
	`TIM_CÀ¨ITPídögBô
(
TIM3
, 
TIM_IT_Upd©e
);

69 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\comm.c

7 
	~"comm.h
"

9 
	~"°m32f0xx_ußπ.h
"

10 
	~"°m32f0xx_GPIO.h
"

12 
	#USART1_TXPIN
 
GPIO_Pö_2


	)

13 
	#USART1_TXPINSOURCE
 
GPIO_PöSour˚2


	)

14 
	#USART1_RXPIN
 
GPIO_Pö_3


	)

15 
	#USART1_RXPINSOURCE
 
GPIO_PöSour˚3


	)

16 
	#USART1_PORT
 
GPIOA


	)

17 
	$comm_Inô
(){

18 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘
;

19 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

20 
USART_InôTy≥Def
 
USART_InôSåu˘
;

24 
NVIC_InôSåu˘
.
NVIC_IRQCh™√l
 = 
USART1_IRQn
;

25 
NVIC_InôSåu˘
.
NVIC_IRQCh™√lPri‹ôy
 = 0;

26 
NVIC_InôSåu˘
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

27 
	`NVIC_Inô
(&
NVIC_InôSåu˘
);

31 
	`RCC_AHBPîùhClockCmd
(
RCC_AHBPîùh_GPIOA
, 
ENABLE
);

33 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
USART1_TXPIN
;

34 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

35 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

36 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

37 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

38 
	`GPIO_Inô
(
USART1_PORT
, &
GPIO_InôSåu˘
);

39 
	`GPIO_PöAFC⁄fig
(
USART1_PORT
, 
USART1_TXPINSOURCE
, 
GPIO_AF_0
);

41 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
USART1_RXPIN
;

42 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

43 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

44 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

45 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

46 
	`GPIO_Inô
(
USART1_PORT
, &
GPIO_InôSåu˘
);

47 
	`GPIO_PöAFC⁄fig
(
USART1_PORT
, 
USART1_RXPINSOURCE
, 
GPIO_AF_0
);

50 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

52 
USART_InôSåu˘
.
USART_BaudR©e
 = 9600;

53 
USART_InôSåu˘
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

54 
USART_InôSåu˘
.
USART_St›Bôs
 = 
USART_St›Bôs_1
;

55 
USART_InôSåu˘
.
USART_P¨ôy
 = 
USART_P¨ôy_No
;

56 
USART_InôSåu˘
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

57 
USART_InôSåu˘
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

58 
	`USART_Inô
(
USART1
, &
USART_InôSåu˘
);

59 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

61 
	`USART_Cmd
(
USART1
, 
ENABLE
);

64 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\engines.c

8 
	~"ígöes.h
"

11 
	#TIM2_PERIOD
 480000

	)

12 
	#TIM2_1MS_CNT
 48000

	)

14 
	#ENG1PIN
 
GPIO_Pö_3


	)

15 
	#ENG2PIN
 
GPIO_Pö_4


	)

16 
	#ENG3PIN
 
GPIO_Pö_5


	)

17 
	#ENG4PIN
 
GPIO_Pö_6


	)

18 
	#ENGPINS
 ( 
ENG1PIN
 | 
ENG2PIN
 | 
ENG3PIN
 | 
ENG4PIN
 )

	)

19 
	#ENGPORT
 
GPIOA


	)

22 
EngöeSåu˘Ty≥def
 
	gEng1
, 
	gEng2
, 
	gEng3
, 
	gEng4
;

31 
	$íg_Inô
(){

32 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘
;

33 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

34 
TIM_TimeBa£InôTy≥Def
 
TIM_TimeBa£InôSåu˘
;

35 
TIM_OCInôTy≥Def
 
TIM_OCInôSåu˘uª
;

39 
NVIC_InôSåu˘
.
NVIC_IRQCh™√l
 = 
TIM2_IRQn
;

40 
NVIC_InôSåu˘
.
NVIC_IRQCh™√lPri‹ôy
 = 0;

41 
NVIC_InôSåu˘
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

42 
	`NVIC_Inô
(&
NVIC_InôSåu˘
);

45 
	`RCC_AHBPîùhClockCmd
(
RCC_AHBPîùh_GPIOA
, 
ENABLE
);

47 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
ENG1PIN
;

48 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

49 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

50 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

51 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

52 
	`GPIO_Inô
(
ENGPORT
, &
GPIO_InôSåu˘
);

54 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
ENG2PIN
;

55 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

56 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

57 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

58 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

59 
	`GPIO_Inô
(
ENGPORT
, &
GPIO_InôSåu˘
);

61 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
ENG3PIN
;

62 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

63 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

64 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

65 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

66 
	`GPIO_Inô
(
ENGPORT
, &
GPIO_InôSåu˘
);

68 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
ENG4PIN
;

69 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

70 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_Levñ_2
;

71 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

72 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

73 
	`GPIO_Inô
(
ENGPORT
, &
GPIO_InôSåu˘
);

76 
TIM_TimeBa£InôSåu˘
.
TIM_PªsˇÀr
 = 1;

77 
TIM_TimeBa£InôSåu˘
.
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

78 
TIM_TimeBa£InôSåu˘
.
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

79 
TIM_TimeBa£InôSåu˘
.
TIM_Pîiod
 = 
TIM2_PERIOD
;

80 
	`TIM_TimeBa£Inô
(
TIM2
, &
TIM_TimeBa£InôSåu˘
);

83 
	`TIM_OCSåu˘Inô
(&
TIM_OCInôSåu˘uª
);

84 
TIM_OCInôSåu˘uª
.
TIM_Pul£
 = 
TIM2_1MS_CNT
;

85 
	`TIM_OC1Inô
(
TIM2
, &
TIM_OCInôSåu˘uª
);

86 
	`TIM_OC2Inô
(
TIM2
, &
TIM_OCInôSåu˘uª
);

87 
	`TIM_OC3Inô
(
TIM2
, &
TIM_OCInôSåu˘uª
);

88 
	`TIM_OC4Inô
(
TIM2
, &
TIM_OCInôSåu˘uª
);

91 
	`TIM_ITC⁄fig
(
TIM2
, 
TIM_IT_CC1
 | 
TIM_IT_CC2
 | 
TIM_IT_CC3
 | 
TIM_IT_CC4
 | 
TIM_IT_Upd©e
, 
ENABLE
);

92 
	`TIM_Cmd
(
TIM2
, 
ENABLE
);

94 
	`íg_InôEngöeSåu˘s
();

95 
	`íg_St›
();

96 
	}
}

100 
	$íg_St›
(){

101 
	`íg_SëEng1Thru°
(0);

102 
	`íg_SëEng2Thru°
(0);

103 
	`íg_SëEng3Thru°
(0);

104 
	`íg_SëEng4Thru°
(0);

105 
	}
}

108 
	$íg_SëThru°
(
EngöeSåu˘Ty≥def
 *
íg
, 
√wThru°Promûe
){

110 i‡–
√wThru°Promûe
 > 
ENGINES_MAXTHRUST
 )ÇewThrustPromile = ENGINES_MAXTHRUST;

111 i‡–
√wThru°Promûe
 < 
ENGINES_MINTHRUST
 )ÇewThrustPromile = ENGINES_MINTHRUST;

113 
íg
->
	`SëThru°Fn
(
√wThru°Promûe
);

114 
	}
}

116 
	$íg_GëThru°
(
EngöeSåu˘Ty≥def
 *
íg
){

117  
íg
->
A˘uÆThru°
;

118 
	}
}

125 
	$íg_InôEngöeSåu˘s
(){

126 
Eng1
.
A˘uÆThru°
 = 0;

127 
Eng1
.
SëThru°Fn
 = 
íg_SëEng1Thru°
;

129 
Eng2
.
A˘uÆThru°
 = 0;

130 
Eng2
.
SëThru°Fn
 = 
íg_SëEng2Thru°
;

132 
Eng3
.
A˘uÆThru°
 = 0;

133 
Eng3
.
SëThru°Fn
 = 
íg_SëEng3Thru°
;

135 
Eng4
.
A˘uÆThru°
 = 0;

136 
Eng4
.
SëThru°Fn
 = 
íg_SëEng4Thru°
;

137 
	}
}

140 
	$íg_SëEng1Thru°
(
√wVÆueInPromûe
){

141 
NewCCRVÆue
 = 
TIM2_1MS_CNT
 + ( (TIM2_1MS_CNT / 1000Ë* 
√wVÆueInPromûe
 );

142 
	`TIM_SëCom∑ª1
(
TIM2
, 
NewCCRVÆue
);

143 
Eng1
.
A˘uÆThru°
 = 
√wVÆueInPromûe
;

144 
	}
}

147 
	$íg_SëEng2Thru°
(
√wVÆueInPromûe
){

148 
NewCCRVÆue
 = 
TIM2_1MS_CNT
 + ( (TIM2_1MS_CNT / 1000Ë* 
√wVÆueInPromûe
 );

149 
	`TIM_SëCom∑ª2
(
TIM2
, 
NewCCRVÆue
);

150 
Eng2
.
A˘uÆThru°
 = 
√wVÆueInPromûe
;

151 
	}
}

153 
	$íg_SëEng3Thru°
(
√wVÆueInPromûe
){

154 
NewCCRVÆue
 = 
TIM2_1MS_CNT
 + ( (TIM2_1MS_CNT / 1000Ë* 
√wVÆueInPromûe
 );

155 
	`TIM_SëCom∑ª3
(
TIM2
, 
NewCCRVÆue
);

156 
Eng3
.
A˘uÆThru°
 = 
√wVÆueInPromûe
;

157 
	}
}

160 
	$íg_SëEng4Thru°
(
√wVÆueInPromûe
){

161 
NewCCRVÆue
 = 
TIM2_1MS_CNT
 + ( (TIM2_1MS_CNT / 1000Ë* 
√wVÆueInPromûe
 );

162 
	`TIM_SëCom∑ª4
(
TIM2
, 
NewCCRVÆue
);

163 
Eng4
.
A˘uÆThru°
 = 
√wVÆueInPromûe
;

164 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\main.c

7 
	~"°m32f0xx.h
"

9 
	~"blöky.h
"

10 
	~"ígöes.h
"

13 
	$Inô
(){

14 
	`böky_Inô
();

15 
	`íg_Inô
();

16 
	}
}

18 
	$maö
()

20 
˙t
 = 0;

22 
	`Inô
();

25 
˙t
++;

28 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\psd.c

7 
	~"psd.h
"

12 
	$psd_Inô
(
PSDSåu˘Ty≥def
 *
psd
){

13 
psd
->
P
 = 0;

14 
psd
->
S
 = 0;

15 
psd
->
D
 = 0;

17 
psd
->
DesúedVÆue
 = 0;

18 
psd
->
La°Eº‹
 = 0;

19 
psd
->
Eº‹Sum
 = 0;

20 
psd
->
SumS©uøti⁄Max
 = 0;

21 
psd
->
SumS©uøti⁄Mö
 = 0;

22 
psd
->
OuçutS©uøti⁄Max
 = 0;

23 
psd
->
OuçutS©uøti⁄Mö
 = 0;

24 
	}
}

27 
	$psd_SëC⁄°™ts
(
PSDSåu˘Ty≥def
 *
psd
, 
p
, 
s
, 
d
){

28 
psd
->
P
 = 
p
;

29 
psd
->
S
 = 
s
;

30 
psd
->
D
 = 
d
;

31 
	}
}

33 
	$psd_SëSumS©uøti⁄
(
PSDSåu˘Ty≥def
 *
psd
, 
ßtMö
, 
ßtMax
){

34 
psd
->
SumS©uøti⁄Max
 = 
ßtMax
;

35 
psd
->
SumS©uøti⁄Mö
 = 
ßtMö
;

36 
	}
}

38 
	$psd_SëOuçutS©uøti⁄
(
PSDSåu˘Ty≥def
 *
psd
, 
ßtMö
, 
ßtMax
){

39 
psd
->
OuçutS©uøti⁄Max
 = 
ßtMax
;

40 
psd
->
OuçutS©uøti⁄Mö
 = 
ßtMö
;

41 
	}
}

43 
	$psd_SëDesúedVÆue
(
PSDSåu˘Ty≥def
 *
psd
, 
desúedVÆue
){

44 
psd
->
DesúedVÆue
 = 
desúedVÆue
;

45 
	}
}

47 
	$psd_Upd©ePSD
(
PSDSåu˘Ty≥def
 *
psd
, 
a˘uÆVÆue
){

48 
PSDOuçut
, 
Eº‹
, 
Eº‹Sum
, 
Eº‹Dif„ªn˚
;

49 
p
, 
s
, 
d
;

50 
p
 = 
psd
->
P
;

51 
s
 = 
psd
->
S
;

52 
d
 = 
psd
->
D
;

54 
Eº‹
 = 
psd
->
DesúedVÆue
 - 
a˘uÆVÆue
;

55 
Eº‹Sum
 = 
psd
->Eº‹Sum + 
Eº‹
;

56 
Eº‹Dif„ªn˚
 = 
Eº‹
 - 
psd
->
La°Eº‹
;

59 i‡–
psd
->
SumS©uøti⁄Max
 =0 &&Ösd->
SumS©uøti⁄Mö
 == 0){

63 if–
Eº‹Sum
 > (
psd
->
SumS©uøti⁄Max
) ) {

64 
Eº‹Sum
 = 
psd
->
SumS©uøti⁄Max
;

66 if–
Eº‹Sum
 < (
psd
->
SumS©uøti⁄Mö
) ) {

67 
Eº‹Sum
 = 
psd
->
SumS©uøti⁄Mö
;

71 
psd
->
Eº‹Sum
 = ErrorSum;

72 
psd
->
La°Eº‹
 = 
Eº‹
;

74 
PSDOuçut
 = 
p
 * ( 
Eº‹
 + ( ()
Eº‹Sum
 / 
s
 ) + ( ()
Eº‹Dif„ªn˚
 * 
d
 ) );

77 i‡–
psd
->
OuçutS©uøti⁄Max
 =0 &&Ösd->
OuçutS©uøti⁄Mö
 ==0 ) {

81 if–
PSDOuçut
 > (
psd
->
OuçutS©uøti⁄Max
) ) {

82 
PSDOuçut
 = 
psd
->
OuçutS©uøti⁄Max
;

84 if–
PSDOuçut
 < (
psd
->
OuçutS©uøti⁄Mö
) ) {

85 
PSDOuçut
 = 
psd
->
OuçutS©uøti⁄Mö
;

89  
PSDOuçut
;

90 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\scheduler.c

7 
	~"scheduÀr.h
"

12 (**
	mFnQueue
)();

13 
	mIndex
;

14 
	mFnQueueSize
;

15 } 
	tScheduÀrSåu˘Ty≥def
;

19 
scheduÀr_Inô
(
ScheduÀrSåu˘Ty≥def
 *
s
, (**
‚Queue
)(), 
‚QueueSize
){

20 
s
->
Index
 = -1;

21 
s
->
FnQueueSize
 = 
‚QueueSize
;

22 
s
->
FnQueue
 = 
‚Queue
;

23 
	}
}

25 
scheduÀr_Add
(
ScheduÀrSåu˘Ty≥def
 *
s
, (*
f
)()){

27 
	}
}

29 
	$scheduÀr_Adv™˚
(
ScheduÀrSåu˘Ty≥def
 *
s
){

31 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\sensors.c

7 
	~"£ns‹s.h
"

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\stabilisation.c

7 
	~"°abûißti⁄.h
"

33 
EngöesPaúSåu˘Ty≥def
 
	gPôchEngöesSåu˘
, 
	gRﬁlEngöesSåu˘
;

34 
EngöesPaúOfPaúsSåu˘Ty≥def
 
	gYawEngöesSåu˘
;

36 
PSDSåu˘Ty≥def
 
	gPôchPSDSåu˘
, 
	gRﬁlPSDSåu˘
, 
	gYawPSDSåu˘
;

40 
	$°abûißti⁄_InôSèbûißti⁄EngöesSåu˘s
(){

41 
PôchEngöesSåu˘
.
Thru°
 = 0;

42 
PôchEngöesSåu˘
.
BÆ™˚
 = 0;

43 
PôchEngöesSåu˘
.
EngASåu˘
 = &
Eng1
;

44 
PôchEngöesSåu˘
.
EngBSåu˘
 = &
Eng2
;

46 
RﬁlEngöesSåu˘
.
Thru°
 = 0;

47 
RﬁlEngöesSåu˘
.
BÆ™˚
 = 0;

48 
RﬁlEngöesSåu˘
.
EngASåu˘
 = &
Eng3
;

49 
RﬁlEngöesSåu˘
.
EngBSåu˘
 = &
Eng4
;

51 
YawEngöesSåu˘
.
Thru°
 = 0;

52 
YawEngöesSåu˘
.
BÆ™˚
 = 0;

53 
YawEngöesSåu˘
.
PôchSåu˘
 = &
PôchEngöesSåu˘
;

54 
YawEngöesSåu˘
.
RﬁlSåu˘
 = &
RﬁlEngöesSåu˘
;

55 
	}
}

58 
	$°abûißti⁄_SëPôchBÆ™˚
(
√wBÆ™˚
){

59 
DisbÆ™˚
;

62 if(
√wBÆ™˚
>
STABILISATION_MAXBALANCE
)ÇewBalance = STABILISATION_MAXBALANCE;

63 if(
√wBÆ™˚
<
STABILISATION_MINBALANCE
)ÇewBalance = STABILISATION_MINBALANCE;

65 
PôchEngöesSåu˘
.
BÆ™˚
 = 
√wBÆ™˚
;

70 
DisbÆ™˚
 = ()–
√wBÆ™˚
 * 
PôchEngöesSåu˘
.
Thru°
 );

71 
PôchEngöesSåu˘
.
EngASåu˘
->
	`SëThru°Fn
–(PôchEngöesSåu˘.
Thru°
Ë+ 
DisbÆ™˚
 );

72 
PôchEngöesSåu˘
.
EngBSåu˘
->
	`SëThru°Fn
–(PôchEngöesSåu˘.
Thru°
Ë- 
DisbÆ™˚
 );

73 
	}
}

75 
	$°abûißti⁄_SëPôchThru°
(
√wThru°
){

77 if(
√wThru°
>
ENGINES_MAXTHRUST
)ÇewThrust = ENGINES_MAXTHRUST;

78 if(
√wThru°
<
ENGINES_MINTHRUST
)ÇewThrust = ENGINES_MINTHRUST;

80 
PôchEngöesSåu˘
.
Thru°
 = 
√wThru°
;

82 
	`°abûißti⁄_SëPôchBÆ™˚
(
PôchEngöesSåu˘
.
BÆ™˚
);

83 
	}
}

85 
	$°abûißti⁄_SëRﬁlBÆ™˚
(
√wBÆ™˚
){

86 
DisbÆ™˚
;

89 if(
√wBÆ™˚
>
STABILISATION_MAXBALANCE
)ÇewBalance = STABILISATION_MAXBALANCE;

90 if(
√wBÆ™˚
<
STABILISATION_MINBALANCE
)ÇewBalance = STABILISATION_MINBALANCE;

92 
RﬁlEngöesSåu˘
.
BÆ™˚
 = 
√wBÆ™˚
;

96 
DisbÆ™˚
 = ()–
√wBÆ™˚
 * 
RﬁlEngöesSåu˘
.
Thru°
 );

97 
RﬁlEngöesSåu˘
.
EngASåu˘
->
	`SëThru°Fn
–(RﬁlEngöesSåu˘.
Thru°
Ë+ 
DisbÆ™˚
 );

98 
RﬁlEngöesSåu˘
.
EngBSåu˘
->
	`SëThru°Fn
–(RﬁlEngöesSåu˘.
Thru°
Ë- 
DisbÆ™˚
 );

99 
	}
}

101 
	$°abûißti⁄_SëRﬁlThru°
(
√wThru°
){

103 if(
√wThru°
>
ENGINES_MAXTHRUST
)ÇewThrust = ENGINES_MAXTHRUST;

104 if(
√wThru°
<
ENGINES_MINTHRUST
)ÇewThrust = ENGINES_MINTHRUST;

106 
RﬁlEngöesSåu˘
.
Thru°
 = 
√wThru°
;

108 
	`°abûißti⁄_SëRﬁlThru°
(
RﬁlEngöesSåu˘
.
BÆ™˚
);

109 
	}
}

111 
	$°abûißti⁄_SëYawBÆ™˚
(
√wBÆ™˚
){

112 
DisbÆ™˚
;

115 if(
√wBÆ™˚
>
STABILISATION_MAXBALANCE
)ÇewBalance = STABILISATION_MAXBALANCE;

116 if(
√wBÆ™˚
<
STABILISATION_MINBALANCE
)ÇewBalance = STABILISATION_MINBALANCE;

118 
YawEngöesSåu˘
.
BÆ™˚
 = 
√wBÆ™˚
;

120 
DisbÆ™˚
 = ()–
√wBÆ™˚
 * 
RﬁlEngöesSåu˘
.
Thru°
 );

121 
	`°abûißti⁄_SëPôchThru°
–(
PôchEngöesSåu˘
.
Thru°
Ë- 
DisbÆ™˚
 );

122 
	`°abûißti⁄_SëRﬁlThru°
–(
RﬁlEngöesSåu˘
.
Thru°
Ë+ 
DisbÆ™˚
 );

123 
	}
}

125 
	$°abûißti⁄_SëYawThru°
(
√wThru°
){

127 if(
√wThru°
>
ENGINES_MAXTHRUST
)ÇewThrust = ENGINES_MAXTHRUST;

128 if(
√wThru°
<
ENGINES_MINTHRUST
)ÇewThrust = ENGINES_MINTHRUST;

130 
YawEngöesSåu˘
.
Thru°
 = 
√wThru°
;

132 
	`°abûißti⁄_SëYawBÆ™˚
(
YawEngöesSåu˘
.
BÆ™˚
);

133 
	}
}

136 
	#DEFAULT_P_VALUE
 10

	)

137 
	#DEFAULT_S_VALUE
 100000

	)

138 
	#DEFAULT_D_VALUE
 0

	)

139 
	$°abûißti⁄_InôPSDSåu˘s
(){

140 
	`psd_Inô
(&
PôchPSDSåu˘
);

141 
	`psd_SëC⁄°™ts
(&
PôchPSDSåu˘
, 
DEFAULT_P_VALUE
, 
DEFAULT_S_VALUE
, 
DEFAULT_D_VALUE
);

142 
	`psd_SëDesúedVÆue
(&
PôchPSDSåu˘
, 10800);

145 
	`psd_Inô
(&
RﬁlPSDSåu˘
);

146 
	`psd_SëC⁄°™ts
(&
RﬁlPSDSåu˘
, 
DEFAULT_P_VALUE
, 
DEFAULT_S_VALUE
, 
DEFAULT_D_VALUE
);

147 
	`psd_SëDesúedVÆue
(&
RﬁlPSDSåu˘
, 10800);

149 
	`psd_Inô
(&
YawPSDSåu˘
);

150 
	`psd_SëC⁄°™ts
(&
YawPSDSåu˘
, 
DEFAULT_P_VALUE
, 
DEFAULT_S_VALUE
, 
DEFAULT_D_VALUE
);

151 
	`psd_SëDesúedVÆue
(&
YawPSDSåu˘
, 10800);

152 
	}
}

159 
	$°abûißti⁄_Inô
(){

160 
	`°abûißti⁄_InôSèbûißti⁄EngöesSåu˘s
();

161 
	`°abûißti⁄_InôPSDSåu˘s
();

162 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\startup_stm32f0xx.S

32 .
sy¡ax
 
	gunifõd


33 .
¨ch
 
	g¨mv6
-
	gm


35 .
	g£˘i⁄
 .
	g°ack


36 .
	gÆign
 3

37 #ifde‡
__STACK_SIZE


38 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSèck_Size
, 0x400

42 .
globl
 
	g__SèckT›


43 .
globl
 
__SèckLimô


44 
	g__SèckLimô
:

45 .
•a˚
 
Sèck_Size


46 .
size
 
__SèckLimô
, . - __StackLimit

47 
	g__SèckT›
:

48 .
size
 
__SèckT›
, . - 
	g__SèckT›


50 .
	g£˘i⁄
 .
	ghóp


51 .
	gÆign
 3

52 #ifde‡
__HEAP_SIZE


53 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHóp_Size
, 0xC00

57 .
globl
 
	g__HópBa£


58 .
globl
 
__HópLimô


59 
	g__HópBa£
:

60 .
Hóp_Size


61 .
•a˚
 
Hóp_Size


62 .
ídif


63 .
size
 
__HópBa£
, . - __HeapBase

64 
	g__HópLimô
:

65 .
size
 
__HópLimô
, . - 
	g__HópLimô


67 .
	g£˘i⁄
 .
	gi§_ve˘‹


68 .
	gÆign
 2

69 .
globl
 
__i§_ve˘‹


70 
	g__i§_ve˘‹
:

71 .
__SèckT›


72 .
Re£t_H™dÀr


73 .
NMI_H™dÀr


74 .
H¨dFau…_H™dÀr


82 .
SVC_H™dÀr


85 .
PídSV_H™dÀr


86 .
SysTick_H™dÀr


89 .
WWDG_IRQH™dÀr


90 .
PVD_IRQH™dÀr


91 .
RTC_IRQH™dÀr


92 .
FLASH_IRQH™dÀr


93 .
RCC_IRQH™dÀr


94 .
EXTI0_1_IRQH™dÀr


95 .
EXTI2_3_IRQH™dÀr


96 .
EXTI4_15_IRQH™dÀr


97 .
TS_IRQH™dÀr


98 .
DMA1_Ch™√l1_IRQH™dÀr


99 .
DMA1_Ch™√l2_3_IRQH™dÀr


100 .
DMA1_Ch™√l4_5_IRQH™dÀr


101 .
ADC1_COMP_IRQH™dÀr


102 .
TIM1_BRK_UP_TRG_COM_IRQH™dÀr


103 .
TIM1_CC_IRQH™dÀr


104 .
TIM2_IRQH™dÀr


105 .
TIM3_IRQH™dÀr


106 .
TIM6_DAC_IRQH™dÀr


108 .
TIM14_IRQH™dÀr


109 .
TIM15_IRQH™dÀr


110 .
TIM16_IRQH™dÀr


111 .
TIM17_IRQH™dÀr


112 .
I2C1_IRQH™dÀr


113 .
I2C2_IRQH™dÀr


114 .
SPI1_IRQH™dÀr


115 .
SPI2_IRQH™dÀr


116 .
USART1_IRQH™dÀr


117 .
USART2_IRQH™dÀr


119 .
CEC_IRQH™dÀr


122 .
size
 
__i§_ve˘‹
, . - 
	g__i§_ve˘‹


124 .
	gãxt


125 .
	gthumb


126 .
	gthumb_func


127 .
	gÆign
 2

128 .
globl
 
	gRe£t_H™dÀr


129 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


130 
	gRe£t_H™dÀr
:

138 
ldr
 
r1
, =
__ëext


139 
ldr
 
r2
, =
__d©a_°¨t__


140 
ldr
 
r3
, =
__d©a_íd__


142 
subs
 
r3
, 
r2


143 
	gbÀ
 .
Êash_to_øm_lo›_íd


145 
movs
 
	gr4
, 0

146 .
	gÊash_to_øm_lo›
:

147 
ldr
 
r0
, [
r1
,
r4
]

148 
°r
 
	gr0
, [
r2
,
r4
]

149 
adds
 
	gr4
, 4

150 
cmp
 
	gr4
, 
r3


151 
	gb…
 .
	gÊash_to_øm_lo›


152 .
	gÊash_to_øm_lo›_íd
:

154 #i‚de‡
__NO_SYSTEM_INIT


155 
ldr
 
r0
, =
Sy°emInô


156 
blx
 
r0


159 
ldr
 
r0
, =
_°¨t


160 
bx
 
r0


161 .
poﬁ


162 .
size
 
Re£t_H™dÀr
, . - 
	gRe£t_H™dÀr


167 .
ma¸o
 
def_úq_h™dÀr
 
	gh™dÀr_«me


168 .
	gÆign
 1

169 .
	gthumb_func


170 .
	gwók
 \
	gh™dÀr_«me


171 .
	gty≥
 \
	gh™dÀr_«me
, %
	gfun˘i⁄


172 \
	gh™dÀr_«me
 :

173 
b
 .

174 .
size
 \
h™dÀr_«me
, . - \
	gh™dÀr_«me


175 .
ídm


177 
def_úq_h™dÀr
 
NMI_H™dÀr


178 
def_úq_h™dÀr
 
H¨dFau…_H™dÀr


179 
def_úq_h™dÀr
 
SVC_H™dÀr


180 
def_úq_h™dÀr
 
PídSV_H™dÀr


181 
def_úq_h™dÀr
 
SysTick_H™dÀr


182 
def_úq_h™dÀr
 
DeÁu…_H™dÀr


185 
def_úq_h™dÀr
 
WWDG_IRQH™dÀr


186 
def_úq_h™dÀr
 
PVD_IRQH™dÀr


187 
def_úq_h™dÀr
 
RTC_IRQH™dÀr


188 
def_úq_h™dÀr
 
FLASH_IRQH™dÀr


189 
def_úq_h™dÀr
 
RCC_IRQH™dÀr


190 
def_úq_h™dÀr
 
EXTI0_1_IRQH™dÀr


191 
def_úq_h™dÀr
 
EXTI2_3_IRQH™dÀr


192 
def_úq_h™dÀr
 
EXTI4_15_IRQH™dÀr


193 
def_úq_h™dÀr
 
TS_IRQH™dÀr


194 
def_úq_h™dÀr
 
DMA1_Ch™√l1_IRQH™dÀr


195 
def_úq_h™dÀr
 
DMA1_Ch™√l2_3_IRQH™dÀr


196 
def_úq_h™dÀr
 
DMA1_Ch™√l4_5_IRQH™dÀr


197 
def_úq_h™dÀr
 
ADC1_COMP_IRQH™dÀr


198 
def_úq_h™dÀr
 
TIM1_BRK_UP_TRG_COM_IRQH™dÀr


199 
def_úq_h™dÀr
 
TIM1_CC_IRQH™dÀr


200 
def_úq_h™dÀr
 
TIM2_IRQH™dÀr


201 
def_úq_h™dÀr
 
TIM3_IRQH™dÀr


202 
def_úq_h™dÀr
 
TIM6_DAC_IRQH™dÀr


203 
def_úq_h™dÀr
 
TIM14_IRQH™dÀr


204 
def_úq_h™dÀr
 
TIM15_IRQH™dÀr


205 
def_úq_h™dÀr
 
TIM16_IRQH™dÀr


206 
def_úq_h™dÀr
 
TIM17_IRQH™dÀr


207 
def_úq_h™dÀr
 
I2C1_IRQH™dÀr


208 
def_úq_h™dÀr
 
I2C2_IRQH™dÀr


209 
def_úq_h™dÀr
 
SPI1_IRQH™dÀr


210 
def_úq_h™dÀr
 
SPI2_IRQH™dÀr


211 
def_úq_h™dÀr
 
USART1_IRQH™dÀr


212 
def_úq_h™dÀr
 
USART2_IRQH™dÀr


213 
def_úq_h™dÀr
 
	gCEC_IRQH™dÀr


215 .
	gíd


	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\stm32f0xx_it.c

31 
	~"°m32f0xx_ô.h
"

53 
	$NMI_H™dÀr
()

55 
	}
}

62 
	$H¨dFau…_H™dÀr
()

68 
	}
}

75 
	$SVC_H™dÀr
()

77 
	}
}

84 
	$PídSV_H™dÀr
()

86 
	}
}

93 
	$SysTick_H™dÀr
()

95 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\system_stm32f0xx.c

99 
	~"°m32f0xx.h
"

131 
uöt32_t
 
	gSy°emC‹eClock
 = 48000000;

132 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

142 
SëSysClock
();

159 
	$Sy°emInô
 ()

162 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

165 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FFB80C;

168 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

171 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

174 
RCC
->
CFGR
 &(
uöt32_t
)0xFFC0FFFF;

177 
RCC
->
CFGR2
 &(
uöt32_t
)0xFFFFFFF0;

180 
RCC
->
CFGR3
 &(
uöt32_t
)0xFFFFFEAC;

183 
RCC
->
CR2
 &(
uöt32_t
)0xFFFFFFFE;

186 
RCC
->
CIR
 = 0x00000000;

189 
	`SëSysClock
();

190 
	}
}

227 
	$Sy°emC‹eClockUpd©e
 ()

229 
uöt32_t
 
tmp
 = 0, 
∂lmuŒ
 = 0, 
∂lsour˚
 = 0, 
¥ediv1Á˘‹
 = 0;

232 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

234 
tmp
)

237 
Sy°emC‹eClock
 = 
HSI_VALUE
;

240 
Sy°emC‹eClock
 = 
HSE_VALUE
;

244 
∂lmuŒ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

245 
∂lsour˚
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

246 
∂lmuŒ
 = (Öllmull >> 18) + 2;

248 i‡(
∂lsour˚
 == 0x00)

251 
Sy°emC‹eClock
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

255 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

257 
Sy°emC‹eClock
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

261 
Sy°emC‹eClock
 = 
HSI_VALUE
;

266 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

268 
Sy°emC‹eClock
 >>
tmp
;

269 
	}
}

279 
	$SëSysClock
()

281 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

285 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

290 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

291 
SèπUpCou¡î
++;

292 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

294 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

296 
HSESètus
 = (
uöt32_t
)0x01;

300 
HSESètus
 = (
uöt32_t
)0x00;

303 i‡(
HSESètus
 =(
uöt32_t
)0x01)

306 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | 
FLASH_ACR_LATENCY
;

309 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

312 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE_DIV1
;

315 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

316 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLMULL6
);

319 
RCC
->
CR
 |
RCC_CR_PLLON
;

322 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

327 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

328 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

331 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
Ë!(uöt32_t)
RCC_CFGR_SWS_PLL
)

339 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\gcc_arm.ld

2 
	gMEMORY


4 
FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 32
K


5 
RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 4
K


34 
	$ENTRY
(
Re£t_H™dÀr
)

36 
SECTIONS


38 .
ãxt
 :

40 
	`KEEP
(*(.
i§_ve˘‹
))

41 *(.
ãxt
*)

43 
	`KEEP
(*(.
öô
))

44 
	`KEEP
(*(.
föi
))

47 *
¸tbegö
.
	`o
(.
˘‹s
)

48 *
¸tbegö
?.
	`o
(.
˘‹s
)

49 *(
	`EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

50 *(
	`SORT
(.
˘‹s
.*))

51 *(.
˘‹s
)

54 *
¸tbegö
.
	`o
(.
dt‹s
)

55 *
¸tbegö
?.
	`o
(.
dt‹s
)

56 *(
	`EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

57 *(
	`SORT
(.
dt‹s
.*))

58 *(.
dt‹s
)

60 *(.
rod©a
*)

62 
	`KEEP
(*(.
eh_‰ame
*))

63 } > 
FLASH


65 .
ARM
.
exèb
 :

67 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

68 } > 
FLASH


70 
__exidx_°¨t
 = .;

71 .
ARM
.
exidx
 :

73 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

74 } > 
FLASH


75 
__exidx_íd
 = .;

77 
__ëext
 = .;

79 .
d©a
 : 
	`AT
 (
__ëext
)

81 
__d©a_°¨t__
 = .;

82 *(
vèbÀ
)

83 *(.
d©a
*)

85 . = 
	`ALIGN
(4);

87 
	`PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

88 
	`KEEP
(*(.
¥eöô_¨øy
))

89 
	`PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

91 . = 
	`ALIGN
(4);

93 
	`PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

94 
	`KEEP
(*(
	`SORT
(.
öô_¨øy
.*)))

95 
	`KEEP
(*(.
öô_¨øy
))

96 
	`PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

99 . = 
	`ALIGN
(4);

101 
	`PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

102 
	`KEEP
(*(
	`SORT
(.
föi_¨øy
.*)))

103 
	`KEEP
(*(.
föi_¨øy
))

104 
	`PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

106 . = 
	`ALIGN
(4);

108 
__d©a_íd__
 = .;

110 } > 
RAM


112 .
bss
 :

114 
__bss_°¨t__
 = .;

115 *(.
bss
*)

116 *(
COMMON
)

117 
__bss_íd__
 = .;

118 } > 
RAM


120 .
hóp
 :

122 
__íd__
 = .;

123 
íd
 = 
__íd__
;

124 *(.
hóp
*)

125 
__HópLimô
 = .;

126 } > 
RAM


131 .
°ack_dummy
 :

133 *(.
°ack
)

134 } > 
RAM


138 
__SèckT›
 = 
	`ORIGIN
(
RAM
Ë+ 
	`LENGTH
(RAM);

139 
__SèckLimô
 = 
__SèckT›
 - 
	`SIZEOF
(.
°ack_dummy
);

140 
	`PROVIDE
(
__°ack
 = 
__SèckT›
);

143 
	`ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

144 
	}
}

	@C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\version.h

1 #i‚de‡
VERSION_H


2 
	#VERSION_H


	)

4 
«me•a˚
 
	gAutoVîsi⁄
{

7 c⁄° 
	gDATE
[] = "25";

8 c⁄° 
	gMONTH
[] = "10";

9 c⁄° 
	gYEAR
[] = "2013";

10 c⁄° 
	gUBUNTU_VERSION_STYLE
[] = "13.10";

13 c⁄° 
	gSTATUS
[] = "Alpha";

14 c⁄° 
	gSTATUS_SHORT
[] = "a";

17 c⁄° 
	gMAJOR
 = 1;

18 c⁄° 
	gMINOR
 = 0;

19 c⁄° 
	gBUILD
 = 0;

20 c⁄° 
	gREVISION
 = 0;

23 c⁄° 
	gBUILDS_COUNT
 = 1;

24 
	#RC_FILEVERSION
 1,0,0,0

	)

25 
	#RC_FILEVERSION_STRING
 "1, 0, 0, 0\0"

	)

26 c⁄° 
	gFULLVERSION_STRING
[] = "1.0.0.0";

29 c⁄° 
	gBUILD_HISTORY
 = 0;

	@
1
.
0
31
3044
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\blinky.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\board.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\comm.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\engines.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\psd.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\scheduler.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\sensors.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stabilisation.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stm32f0xx.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stm32f0xx_conf.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\stm32f0xx_it.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Inc\system_stm32f0xx.h
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx.svd
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_gpio.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_misc.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_rcc.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_tim.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\STM32F0xx_StdPeriph_Lib_V1.1.0\Libraries\STM32F0xx_StdPeriph_Driver\src\stm32f0xx_usart.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\blinky.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\comm.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\engines.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\main.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\psd.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\scheduler.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\sensors.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\stabilisation.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\startup_stm32f0xx.S
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\stm32f0xx_it.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\Src\system_stm32f0xx.c
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\gcc_arm.ld
C:\Users\Standa\Desktop\Projects\Quadrocopter\Quadrocopter-v3-firmware\version.h
