OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 60 technology vias
[INFO ODB-0225]     Created 229 library cells
[INFO ODB-0226] Finished LEF file:  /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/tmp/merged.nom.lef
Reading netlist...
[INFO]: Setting output delay to: 6.0
[INFO]: Setting input delay to: 6.0
[INFO]: Setting load to: 0.07291
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 0.5 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.26    0.23    6.68 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _030_ (net)
                  0.26    0.00    6.68 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.68   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -6.68   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.26    0.23    6.68 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _031_ (net)
                  0.26    0.00    6.68 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.68   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -6.68   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.71    7.16 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.16 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.32    7.48 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _000_ (net)
                  0.32    0.00    7.48 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.71    7.16 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.16 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.32    7.48 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _001_ (net)
                  0.32    0.00    7.48 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.71    7.16 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.16 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.32    7.48 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _002_ (net)
                  0.32    0.00    7.48 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.54    1.54 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.08                           io_out[5] (net)
                  1.09    0.00    1.54 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.35    0.34    1.87 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _248_ (net)
                  0.35    0.00    1.87 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.13    2.00 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _032_ (net)
                  0.16    0.00    2.00 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.00   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.19    1.59    1.59 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           io_out[21] (net)
                  1.19    0.00    1.59 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.35    1.94 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _169_ (net)
                  0.37    0.00    1.94 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.13    2.07 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  0.16    0.00    2.07 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.19    1.59    1.59 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.09                           io_out[30] (net)
                  1.19    0.00    1.59 v _272_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.35    1.95 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _120_ (net)
                  0.37    0.00    1.95 ^ _273_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.13    2.08 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _057_ (net)
                  0.16    0.00    2.08 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.54    1.54 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.08                           io_out[26] (net)
                  1.09    0.00    1.54 v _500_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.41    1.95 ^ _500_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _096_ (net)
                  0.44    0.00    1.95 ^ _304_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.18    0.13    2.08 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _053_ (net)
                  0.18    0.00    2.08 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.01    1.49    1.49 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.08                           io_out[31] (net)
                  1.01    0.00    1.49 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.46    1.95 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01                           _112_ (net)
                  0.49    0.00    1.95 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.14    2.08 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  0.19    0.00    2.08 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _000_ (net)
                  0.32    0.00    7.63 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _001_ (net)
                  0.32    0.00    7.63 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _002_ (net)
                  0.32    0.00    7.63 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _003_ (net)
                  0.32    0.00    7.63 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _004_ (net)
                  0.32    0.00    7.63 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.19    2.56    2.56 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.09                           io_out[1] (net)
                  2.19    0.00    2.56 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.81    1.22    3.78 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.03                           _065_ (net)
                  0.81    0.00    3.78 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  1.59    0.97    4.75 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     8    0.03                           _104_ (net)
                  1.59    0.00    4.75 v _261_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  1.78    1.45    6.20 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     5    0.02                           _110_ (net)
                  1.78    0.00    6.20 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.53    0.94    7.14 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     3    0.01                           _111_ (net)
                  0.53    0.00    7.14 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  0.26    0.59    7.73 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00                           _114_ (net)
                  0.26    0.00    7.73 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  0.28    0.24    7.98 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.00                           _115_ (net)
                  0.28    0.00    7.98 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.76    8.74 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  1.03    0.00    8.74 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.74   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                 20.42   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.86    7.89 v _470_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _071_ (net)
                  0.65    0.00    7.89 v _475_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.04    0.84    8.72 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _063_ (net)
                  1.04    0.00    8.72 ^ _537_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.72   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                 20.44   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.87    7.89 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _126_ (net)
                  0.65    0.00    7.89 v _352_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.81    8.70 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _045_ (net)
                  1.03    0.00    8.70 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 20.47   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _280_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.87    7.89 v _280_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _126_ (net)
                  0.65    0.00    7.89 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.81    8.70 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  1.03    0.00    8.70 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 20.47   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 ^ input external delay
                  0.14    0.04    6.04 ^ wbs_cyc_i (in)
     1    0.00                           wbs_cyc_i (net)
                  0.14    0.00    6.04 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.62    0.57    6.61 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.02                           _068_ (net)
                  0.62    0.00    6.61 ^ _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                  0.50    0.42    7.02 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     5    0.02                           _070_ (net)
                  0.50    0.00    7.02 v _353_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.65    0.87    7.89 v _353_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _188_ (net)
                  0.65    0.00    7.89 v _408_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.81    8.70 ^ _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _035_ (net)
                  1.03    0.00    8.70 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.70   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.70   data arrival time
-----------------------------------------------------------------------------
                                 20.47   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.47    6.50 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.50 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.79    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.28 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.35    7.63 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _000_ (net)
                  0.32    0.00    7.63 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.63   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.63   data arrival time
-----------------------------------------------------------------------------
                                 22.47   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.19    2.56    2.56 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.09                           io_out[1] (net)
                  2.19    0.00    2.56 ^ _464_/A3 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.81    1.22    3.78 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.03                           _065_ (net)
                  0.81    0.00    3.78 ^ _255_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
                  1.59    0.97    4.75 v _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_1)
     8    0.03                           _104_ (net)
                  1.59    0.00    4.75 v _261_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  1.78    1.45    6.20 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     5    0.02                           _110_ (net)
                  1.78    0.00    6.20 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  0.53    0.94    7.14 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     3    0.01                           _111_ (net)
                  0.53    0.00    7.14 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  0.26    0.59    7.73 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00                           _114_ (net)
                  0.26    0.00    7.73 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  0.28    0.24    7.98 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.00                           _115_ (net)
                  0.28    0.00    7.98 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.03    0.76    8.74 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  1.03    0.00    8.74 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.74   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.74   data arrival time
-----------------------------------------------------------------------------
                                 20.42   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 20.42

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.61
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_506_/CLK ^
   0.38
_506_/CLK ^
   0.35      0.00       0.04

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-04   7.76e-05   3.36e-09   3.81e-04  81.0%
Combinational          4.78e-05   4.17e-05   1.15e-08   8.95e-05  19.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.51e-04   1.19e-04   1.48e-08   4.70e-04 100.0%
                          74.6%      25.4%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 6353 u^2 100% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_09_51/results/synthesis/cntr_example.sdf...
