library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity AddSub4 is 
	port(a, b : in  std_logic_vector(3 downto 0);
		  sub  : in  std_logic;
		  cout : out std_logic;
		  s	 : out std_logic_vector(3 downto 0);
end AddSub4;

architecture Structural of AddSub4 is
	signal s_b <=std_logic_vector;

	s_b <= b when (sub = '0') else not b;
	
	s <= a xor b xor cin;
	cout <= (a and b) or (a and cin) or (b and cin);

end Structural;
	
