Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 17 05:39:04 2022
| Host         : DESKTOP-H68RRNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file datapath_control_sets_placed.rpt
| Design       : datapath
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             286 |           85 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |              44 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------+-------------------------+------------------+----------------+
|         Clock Signal        |  Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------------+----------------+-------------------------+------------------+----------------+
|  IFIDReg/dinstOut_reg[24]_0 |                |                         |                1 |              1 |
|  IFIDReg/E[0]               |                | IDEXEReg/stall          |                4 |              5 |
|  clk_IBUF_BUFG              | IDEXEReg/wpcir | ProgCounter/pc_reg[4]_0 |                4 |              7 |
|  n_0_330_BUFG               |                |                         |               15 |             32 |
| ~clk_IBUF_BUFG              |                |                         |                8 |             32 |
|  clk_IBUF_BUFG              | IDEXEReg/wpcir |                         |               16 |             44 |
| ~clk_IBUF_BUFG              | MEMWBReg/wwreg |                         |               12 |             96 |
|  clk_IBUF_BUFG              |                |                         |               69 |            253 |
+-----------------------------+----------------+-------------------------+------------------+----------------+


