// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/22/2018 02:43:38"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache_example (
	data,
	address,
	wr,
	clock,
	output_data);
input 	[31:0] data;
input 	[31:0] address;
input 	wr;
input 	clock;
output 	[31:0] output_data;

// Design Ports Information
// address[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[19]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[20]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[21]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[22]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[23]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[24]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[25]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[26]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[27]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[28]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[29]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[30]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[31]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[3]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[4]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[6]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[9]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[10]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[12]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[13]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[16]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[17]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[20]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[21]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[22]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[23]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[24]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[25]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[26]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[27]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[28]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[29]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[30]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// output_data[31]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[7]~input_o ;
wire \address[8]~input_o ;
wire \address[9]~input_o ;
wire \address[10]~input_o ;
wire \address[11]~input_o ;
wire \address[12]~input_o ;
wire \address[13]~input_o ;
wire \address[14]~input_o ;
wire \address[15]~input_o ;
wire \address[16]~input_o ;
wire \address[17]~input_o ;
wire \address[18]~input_o ;
wire \address[19]~input_o ;
wire \address[20]~input_o ;
wire \address[21]~input_o ;
wire \address[22]~input_o ;
wire \address[23]~input_o ;
wire \address[24]~input_o ;
wire \address[25]~input_o ;
wire \address[26]~input_o ;
wire \address[27]~input_o ;
wire \address[28]~input_o ;
wire \address[29]~input_o ;
wire \address[30]~input_o ;
wire \address[31]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \output_data[0]~output_o ;
wire \output_data[1]~output_o ;
wire \output_data[2]~output_o ;
wire \output_data[3]~output_o ;
wire \output_data[4]~output_o ;
wire \output_data[5]~output_o ;
wire \output_data[6]~output_o ;
wire \output_data[7]~output_o ;
wire \output_data[8]~output_o ;
wire \output_data[9]~output_o ;
wire \output_data[10]~output_o ;
wire \output_data[11]~output_o ;
wire \output_data[12]~output_o ;
wire \output_data[13]~output_o ;
wire \output_data[14]~output_o ;
wire \output_data[15]~output_o ;
wire \output_data[16]~output_o ;
wire \output_data[17]~output_o ;
wire \output_data[18]~output_o ;
wire \output_data[19]~output_o ;
wire \output_data[20]~output_o ;
wire \output_data[21]~output_o ;
wire \output_data[22]~output_o ;
wire \output_data[23]~output_o ;
wire \output_data[24]~output_o ;
wire \output_data[25]~output_o ;
wire \output_data[26]~output_o ;
wire \output_data[27]~output_o ;
wire \output_data[28]~output_o ;
wire \output_data[29]~output_o ;
wire \output_data[30]~output_o ;
wire \output_data[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \address[3]~input_o ;
wire \memory_rtl_0_bypass[7]~feeder_combout ;
wire \memory_rtl_0_bypass[8]~feeder_combout ;
wire \wr~input_o ;
wire \address[2]~input_o ;
wire \memory~1_combout ;
wire \address[1]~input_o ;
wire \memory_rtl_0_bypass[4]~feeder_combout ;
wire \address[0]~input_o ;
wire \memory_rtl_0_bypass[3]~feeder_combout ;
wire \memory~0_combout ;
wire \memory~100_combout ;
wire \address[4]~input_o ;
wire \memory~2_combout ;
wire \wr~_wirecell_combout ;
wire \data[0]~input_o ;
wire \memory~3_combout ;
wire \memory~99_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \data[1]~input_o ;
wire \memory~9_combout ;
wire \data[2]~input_o ;
wire \memory~12_combout ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \memory~15_combout ;
wire \data[5]~input_o ;
wire \memory~18_combout ;
wire \data[6]~input_o ;
wire \memory~21_combout ;
wire \data[7]~input_o ;
wire \memory~24_combout ;
wire \memory~27_combout ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \memory~30_combout ;
wire \memory~33_combout ;
wire \data[10]~input_o ;
wire \memory~36_combout ;
wire \data[11]~input_o ;
wire \memory~39_combout ;
wire \data[12]~input_o ;
wire \memory~42_combout ;
wire \data[13]~input_o ;
wire \memory~45_combout ;
wire \data[14]~input_o ;
wire \memory~48_combout ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \memory~51_combout ;
wire \data[17]~input_o ;
wire \memory~54_combout ;
wire \memory~57_combout ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \memory~60_combout ;
wire \memory~63_combout ;
wire \data[20]~input_o ;
wire \memory~66_combout ;
wire \data[21]~input_o ;
wire \memory~69_combout ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \memory~72_combout ;
wire \data[24]~input_o ;
wire \memory~75_combout ;
wire \data[25]~input_o ;
wire \memory~78_combout ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \memory~87_combout ;
wire \data[28]~input_o ;
wire \memory~90_combout ;
wire \data[29]~input_o ;
wire \memory~93_combout ;
wire \data[30]~input_o ;
wire \memory~96_combout ;
wire \data[31]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a31 ;
wire \memory~97_combout ;
wire \memory~131_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a30 ;
wire \memory~94_combout ;
wire \memory~130_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a29 ;
wire \memory~91_combout ;
wire \memory~129_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a28 ;
wire \memory~88_combout ;
wire \memory~128_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a27 ;
wire \memory~85_combout ;
wire \memory~84_combout ;
wire \memory~127_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a26 ;
wire \memory~82_combout ;
wire \memory~81_combout ;
wire \memory~126_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a25 ;
wire \memory~79_combout ;
wire \memory~125_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a24 ;
wire \memory~76_combout ;
wire \memory~124_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a23 ;
wire \memory~73_combout ;
wire \memory~123_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a22 ;
wire \memory~70_combout ;
wire \memory~122_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a21 ;
wire \memory~67_combout ;
wire \memory~121_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a20 ;
wire \memory~64_combout ;
wire \memory~120_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a19 ;
wire \memory~61_combout ;
wire \memory~119_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a18 ;
wire \memory~58_combout ;
wire \memory~118_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a17 ;
wire \memory~55_combout ;
wire \memory~117_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a16 ;
wire \memory~52_combout ;
wire \memory~116_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a15 ;
wire \memory~49_combout ;
wire \memory~115_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a14 ;
wire \memory~46_combout ;
wire \memory~114_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a13 ;
wire \memory~43_combout ;
wire \memory~113_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a12 ;
wire \memory~40_combout ;
wire \memory~112_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a11 ;
wire \memory~37_combout ;
wire \memory~111_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a10 ;
wire \memory~34_combout ;
wire \memory~110_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a9 ;
wire \memory~31_combout ;
wire \memory~109_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a8 ;
wire \memory~28_combout ;
wire \memory~108_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a7 ;
wire \memory~25_combout ;
wire \memory~107_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a6 ;
wire \memory~22_combout ;
wire \memory~106_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a5 ;
wire \memory~19_combout ;
wire \memory~105_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a4 ;
wire \memory~16_combout ;
wire \memory~104_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a3 ;
wire \memory~13_combout ;
wire \memory~103_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a2 ;
wire \memory~10_combout ;
wire \memory~102_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a1 ;
wire \memory~7_combout ;
wire \memory~6_combout ;
wire \memory~101_combout ;
wire \memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory~4_combout ;
wire \memory~5_combout ;
wire \memory~8_combout ;
wire \memory~11_combout ;
wire \memory~14_combout ;
wire \memory~17_combout ;
wire \memory~20_combout ;
wire \memory~23_combout ;
wire \memory~26_combout ;
wire \memory~29_combout ;
wire \memory~32_combout ;
wire \memory~35_combout ;
wire \memory~38_combout ;
wire \memory~41_combout ;
wire \memory~44_combout ;
wire \memory~47_combout ;
wire \memory~50_combout ;
wire \memory~53_combout ;
wire \memory~56_combout ;
wire \memory~59_combout ;
wire \memory~62_combout ;
wire \memory~65_combout ;
wire \memory~68_combout ;
wire \memory~71_combout ;
wire \memory~74_combout ;
wire \memory~77_combout ;
wire \memory~80_combout ;
wire \memory~83_combout ;
wire \memory~86_combout ;
wire \memory~89_combout ;
wire \memory~92_combout ;
wire \memory~95_combout ;
wire \memory~98_combout ;
wire [0:42] memory_rtl_0_bypass;

wire [35:0] \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory_rtl_0|auto_generated|ram_block1a1  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory_rtl_0|auto_generated|ram_block1a2  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory_rtl_0|auto_generated|ram_block1a3  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory_rtl_0|auto_generated|ram_block1a4  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory_rtl_0|auto_generated|ram_block1a5  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory_rtl_0|auto_generated|ram_block1a6  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory_rtl_0|auto_generated|ram_block1a7  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memory_rtl_0|auto_generated|ram_block1a8  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \memory_rtl_0|auto_generated|ram_block1a9  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \memory_rtl_0|auto_generated|ram_block1a10  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \memory_rtl_0|auto_generated|ram_block1a11  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \memory_rtl_0|auto_generated|ram_block1a12  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \memory_rtl_0|auto_generated|ram_block1a13  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \memory_rtl_0|auto_generated|ram_block1a14  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \memory_rtl_0|auto_generated|ram_block1a15  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \memory_rtl_0|auto_generated|ram_block1a16  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \memory_rtl_0|auto_generated|ram_block1a17  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \memory_rtl_0|auto_generated|ram_block1a18  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \memory_rtl_0|auto_generated|ram_block1a19  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \memory_rtl_0|auto_generated|ram_block1a20  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \memory_rtl_0|auto_generated|ram_block1a21  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \memory_rtl_0|auto_generated|ram_block1a22  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \memory_rtl_0|auto_generated|ram_block1a23  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \memory_rtl_0|auto_generated|ram_block1a24  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \memory_rtl_0|auto_generated|ram_block1a25  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \memory_rtl_0|auto_generated|ram_block1a26  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \memory_rtl_0|auto_generated|ram_block1a27  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \memory_rtl_0|auto_generated|ram_block1a28  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \memory_rtl_0|auto_generated|ram_block1a29  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \memory_rtl_0|auto_generated|ram_block1a30  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \memory_rtl_0|auto_generated|ram_block1a31  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \output_data[0]~output (
	.i(\memory~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[0]~output .bus_hold = "false";
defparam \output_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \output_data[1]~output (
	.i(\memory~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[1]~output .bus_hold = "false";
defparam \output_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \output_data[2]~output (
	.i(\memory~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[2]~output .bus_hold = "false";
defparam \output_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \output_data[3]~output (
	.i(\memory~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[3]~output .bus_hold = "false";
defparam \output_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \output_data[4]~output (
	.i(\memory~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[4]~output .bus_hold = "false";
defparam \output_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \output_data[5]~output (
	.i(\memory~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[5]~output .bus_hold = "false";
defparam \output_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \output_data[6]~output (
	.i(\memory~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[6]~output .bus_hold = "false";
defparam \output_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \output_data[7]~output (
	.i(\memory~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[7]~output .bus_hold = "false";
defparam \output_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \output_data[8]~output (
	.i(\memory~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[8]~output .bus_hold = "false";
defparam \output_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \output_data[9]~output (
	.i(\memory~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[9]~output .bus_hold = "false";
defparam \output_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \output_data[10]~output (
	.i(\memory~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[10]~output .bus_hold = "false";
defparam \output_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \output_data[11]~output (
	.i(\memory~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[11]~output .bus_hold = "false";
defparam \output_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \output_data[12]~output (
	.i(\memory~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[12]~output .bus_hold = "false";
defparam \output_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \output_data[13]~output (
	.i(\memory~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[13]~output .bus_hold = "false";
defparam \output_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \output_data[14]~output (
	.i(\memory~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[14]~output .bus_hold = "false";
defparam \output_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \output_data[15]~output (
	.i(\memory~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[15]~output .bus_hold = "false";
defparam \output_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \output_data[16]~output (
	.i(\memory~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[16]~output .bus_hold = "false";
defparam \output_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \output_data[17]~output (
	.i(\memory~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[17]~output .bus_hold = "false";
defparam \output_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \output_data[18]~output (
	.i(\memory~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[18]~output .bus_hold = "false";
defparam \output_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \output_data[19]~output (
	.i(\memory~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[19]~output .bus_hold = "false";
defparam \output_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \output_data[20]~output (
	.i(\memory~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[20]~output .bus_hold = "false";
defparam \output_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \output_data[21]~output (
	.i(\memory~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[21]~output .bus_hold = "false";
defparam \output_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \output_data[22]~output (
	.i(\memory~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[22]~output .bus_hold = "false";
defparam \output_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \output_data[23]~output (
	.i(\memory~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[23]~output .bus_hold = "false";
defparam \output_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \output_data[24]~output (
	.i(\memory~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[24]~output .bus_hold = "false";
defparam \output_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \output_data[25]~output (
	.i(\memory~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[25]~output .bus_hold = "false";
defparam \output_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \output_data[26]~output (
	.i(\memory~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[26]~output .bus_hold = "false";
defparam \output_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \output_data[27]~output (
	.i(\memory~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[27]~output .bus_hold = "false";
defparam \output_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
fiftyfivenm_io_obuf \output_data[28]~output (
	.i(\memory~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[28]~output .bus_hold = "false";
defparam \output_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \output_data[29]~output (
	.i(\memory~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[29]~output .bus_hold = "false";
defparam \output_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \output_data[30]~output (
	.i(\memory~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[30]~output .bus_hold = "false";
defparam \output_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \output_data[31]~output (
	.i(\memory~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\output_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \output_data[31]~output .bus_hold = "false";
defparam \output_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .listen_to_nsleep_signal = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N10
fiftyfivenm_lcell_comb \memory_rtl_0_bypass[7]~feeder (
// Equation(s):
// \memory_rtl_0_bypass[7]~feeder_combout  = \address[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \memory_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \memory_rtl_0_bypass[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
fiftyfivenm_lcell_comb \memory_rtl_0_bypass[8]~feeder (
// Equation(s):
// \memory_rtl_0_bypass[8]~feeder_combout  = \address[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \memory_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \wr~input (
	.i(wr),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wr~input_o ));
// synopsys translate_off
defparam \wr~input .bus_hold = "false";
defparam \wr~input .listen_to_nsleep_signal = "false";
defparam \wr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \memory_rtl_0_bypass[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N15
fiftyfivenm_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .listen_to_nsleep_signal = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \memory_rtl_0_bypass[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N17
dffeas \memory_rtl_0_bypass[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N22
fiftyfivenm_lcell_comb \memory~1 (
// Equation(s):
// \memory~1_combout  = (memory_rtl_0_bypass[7] & (memory_rtl_0_bypass[8] & (memory_rtl_0_bypass[6] $ (!memory_rtl_0_bypass[5])))) # (!memory_rtl_0_bypass[7] & (!memory_rtl_0_bypass[8] & (memory_rtl_0_bypass[6] $ (!memory_rtl_0_bypass[5]))))

	.dataa(memory_rtl_0_bypass[7]),
	.datab(memory_rtl_0_bypass[8]),
	.datac(memory_rtl_0_bypass[6]),
	.datad(memory_rtl_0_bypass[5]),
	.cin(gnd),
	.combout(\memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory~1 .lut_mask = 16'h9009;
defparam \memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N29
fiftyfivenm_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .listen_to_nsleep_signal = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
fiftyfivenm_lcell_comb \memory_rtl_0_bypass[4]~feeder (
// Equation(s):
// \memory_rtl_0_bypass[4]~feeder_combout  = \address[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \memory_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N13
dffeas \memory_rtl_0_bypass[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .listen_to_nsleep_signal = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y36_N21
dffeas \memory_rtl_0_bypass[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \memory_rtl_0_bypass[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N6
fiftyfivenm_lcell_comb \memory_rtl_0_bypass[3]~feeder (
// Equation(s):
// \memory_rtl_0_bypass[3]~feeder_combout  = \address[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \memory_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N7
dffeas \memory_rtl_0_bypass[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N26
fiftyfivenm_lcell_comb \memory~0 (
// Equation(s):
// \memory~0_combout  = (memory_rtl_0_bypass[4] & (memory_rtl_0_bypass[3] & (memory_rtl_0_bypass[1] $ (!memory_rtl_0_bypass[2])))) # (!memory_rtl_0_bypass[4] & (!memory_rtl_0_bypass[3] & (memory_rtl_0_bypass[1] $ (!memory_rtl_0_bypass[2]))))

	.dataa(memory_rtl_0_bypass[4]),
	.datab(memory_rtl_0_bypass[1]),
	.datac(memory_rtl_0_bypass[2]),
	.datad(memory_rtl_0_bypass[3]),
	.cin(gnd),
	.combout(\memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory~0 .lut_mask = 16'h8241;
defparam \memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
fiftyfivenm_lcell_comb \memory~100 (
// Equation(s):
// \memory~100_combout  = (\wr~input_o ) # (\address[0]~input_o )

	.dataa(gnd),
	.datab(\wr~input_o ),
	.datac(\address[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory~100_combout ),
	.cout());
// synopsys translate_off
defparam \memory~100 .lut_mask = 16'hFCFC;
defparam \memory~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \memory_rtl_0_bypass[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N1
fiftyfivenm_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .listen_to_nsleep_signal = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \memory_rtl_0_bypass[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N29
dffeas \memory_rtl_0_bypass[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N18
fiftyfivenm_lcell_comb \memory~2 (
// Equation(s):
// \memory~2_combout  = (memory_rtl_0_bypass[0] & (memory_rtl_0_bypass[9] $ (!memory_rtl_0_bypass[10])))

	.dataa(gnd),
	.datab(memory_rtl_0_bypass[0]),
	.datac(memory_rtl_0_bypass[9]),
	.datad(memory_rtl_0_bypass[10]),
	.cin(gnd),
	.combout(\memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory~2 .lut_mask = 16'hC00C;
defparam \memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N30
fiftyfivenm_lcell_comb \wr~_wirecell (
// Equation(s):
// \wr~_wirecell_combout  = !\wr~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\wr~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \wr~_wirecell .lut_mask = 16'h0F0F;
defparam \wr~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .listen_to_nsleep_signal = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \memory_rtl_0_bypass[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
fiftyfivenm_lcell_comb \memory~3 (
// Equation(s):
// \memory~3_combout  = (\memory~2_combout  & (\memory~1_combout  & (\memory~0_combout  & memory_rtl_0_bypass[11])))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(memory_rtl_0_bypass[11]),
	.cin(gnd),
	.combout(\memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory~3 .lut_mask = 16'h8000;
defparam \memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
fiftyfivenm_lcell_comb \memory~99 (
// Equation(s):
// \memory~99_combout  = (\wr~input_o  & (\data[0]~input_o )) # (!\wr~input_o  & (((\memory~4_combout ) # (\memory~3_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[0]~input_o ),
	.datac(\memory~4_combout ),
	.datad(\memory~3_combout ),
	.cin(gnd),
	.combout(\memory~99_combout ),
	.cout());
// synopsys translate_off
defparam \memory~99 .lut_mask = 16'hDDD8;
defparam \memory~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N29
fiftyfivenm_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .listen_to_nsleep_signal = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y35_N13
dffeas \memory_rtl_0_bypass[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
fiftyfivenm_lcell_comb \memory~9 (
// Equation(s):
// \memory~9_combout  = (\memory~0_combout  & (\memory~1_combout  & (\memory~2_combout  & memory_rtl_0_bypass[13])))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~2_combout ),
	.datad(memory_rtl_0_bypass[13]),
	.cin(gnd),
	.combout(\memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory~9 .lut_mask = 16'h8000;
defparam \memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N22
fiftyfivenm_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .listen_to_nsleep_signal = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y35_N9
dffeas \memory_rtl_0_bypass[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
fiftyfivenm_lcell_comb \memory~12 (
// Equation(s):
// \memory~12_combout  = (\memory~2_combout  & (\memory~1_combout  & (memory_rtl_0_bypass[14] & \memory~0_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(memory_rtl_0_bypass[14]),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory~12 .lut_mask = 16'h8000;
defparam \memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .listen_to_nsleep_signal = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
fiftyfivenm_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .listen_to_nsleep_signal = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y35_N17
dffeas \memory_rtl_0_bypass[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
fiftyfivenm_lcell_comb \memory~15 (
// Equation(s):
// \memory~15_combout  = (\memory~1_combout  & (memory_rtl_0_bypass[15] & (\memory~0_combout  & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(memory_rtl_0_bypass[15]),
	.datac(\memory~0_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory~15 .lut_mask = 16'h8000;
defparam \memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N1
fiftyfivenm_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .listen_to_nsleep_signal = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y35_N9
dffeas \memory_rtl_0_bypass[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
fiftyfivenm_lcell_comb \memory~18 (
// Equation(s):
// \memory~18_combout  = (\memory~1_combout  & (\memory~0_combout  & (memory_rtl_0_bypass[16] & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(memory_rtl_0_bypass[16]),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory~18 .lut_mask = 16'h8000;
defparam \memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .listen_to_nsleep_signal = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y35_N15
dffeas \memory_rtl_0_bypass[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
fiftyfivenm_lcell_comb \memory~21 (
// Equation(s):
// \memory~21_combout  = (\memory~2_combout  & (\memory~1_combout  & (memory_rtl_0_bypass[17] & \memory~0_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(memory_rtl_0_bypass[17]),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory~21 .lut_mask = 16'h8000;
defparam \memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .listen_to_nsleep_signal = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \memory_rtl_0_bypass[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
fiftyfivenm_lcell_comb \memory~24 (
// Equation(s):
// \memory~24_combout  = (\memory~2_combout  & (\memory~1_combout  & (\memory~0_combout  & memory_rtl_0_bypass[18])))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(memory_rtl_0_bypass[18]),
	.cin(gnd),
	.combout(\memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory~24 .lut_mask = 16'h8000;
defparam \memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \memory_rtl_0_bypass[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
fiftyfivenm_lcell_comb \memory~27 (
// Equation(s):
// \memory~27_combout  = (memory_rtl_0_bypass[19] & (\memory~0_combout  & (\memory~1_combout  & \memory~2_combout )))

	.dataa(memory_rtl_0_bypass[19]),
	.datab(\memory~0_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory~27 .lut_mask = 16'h8000;
defparam \memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .listen_to_nsleep_signal = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .listen_to_nsleep_signal = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y35_N27
dffeas \memory_rtl_0_bypass[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
fiftyfivenm_lcell_comb \memory~30 (
// Equation(s):
// \memory~30_combout  = (memory_rtl_0_bypass[20] & (\memory~0_combout  & (\memory~1_combout  & \memory~2_combout )))

	.dataa(memory_rtl_0_bypass[20]),
	.datab(\memory~0_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory~30 .lut_mask = 16'h8000;
defparam \memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N9
dffeas \memory_rtl_0_bypass[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
fiftyfivenm_lcell_comb \memory~33 (
// Equation(s):
// \memory~33_combout  = (\memory~0_combout  & (\memory~1_combout  & (memory_rtl_0_bypass[21] & \memory~2_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(memory_rtl_0_bypass[21]),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory~33 .lut_mask = 16'h8000;
defparam \memory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N22
fiftyfivenm_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .listen_to_nsleep_signal = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y35_N17
dffeas \memory_rtl_0_bypass[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
fiftyfivenm_lcell_comb \memory~36 (
// Equation(s):
// \memory~36_combout  = (\memory~0_combout  & (memory_rtl_0_bypass[22] & (\memory~1_combout  & \memory~2_combout )))

	.dataa(\memory~0_combout ),
	.datab(memory_rtl_0_bypass[22]),
	.datac(\memory~1_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory~36 .lut_mask = 16'h8000;
defparam \memory~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N8
fiftyfivenm_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .listen_to_nsleep_signal = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y35_N21
dffeas \memory_rtl_0_bypass[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
fiftyfivenm_lcell_comb \memory~39 (
// Equation(s):
// \memory~39_combout  = (\memory~0_combout  & (memory_rtl_0_bypass[23] & (\memory~1_combout  & \memory~2_combout )))

	.dataa(\memory~0_combout ),
	.datab(memory_rtl_0_bypass[23]),
	.datac(\memory~1_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory~39 .lut_mask = 16'h8000;
defparam \memory~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
fiftyfivenm_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .listen_to_nsleep_signal = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y35_N9
dffeas \memory_rtl_0_bypass[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N18
fiftyfivenm_lcell_comb \memory~42 (
// Equation(s):
// \memory~42_combout  = (\memory~1_combout  & (memory_rtl_0_bypass[24] & (\memory~2_combout  & \memory~0_combout )))

	.dataa(\memory~1_combout ),
	.datab(memory_rtl_0_bypass[24]),
	.datac(\memory~2_combout ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory~42 .lut_mask = 16'h8000;
defparam \memory~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .listen_to_nsleep_signal = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y35_N25
dffeas \memory_rtl_0_bypass[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N2
fiftyfivenm_lcell_comb \memory~45 (
// Equation(s):
// \memory~45_combout  = (\memory~1_combout  & (memory_rtl_0_bypass[25] & (\memory~2_combout  & \memory~0_combout )))

	.dataa(\memory~1_combout ),
	.datab(memory_rtl_0_bypass[25]),
	.datac(\memory~2_combout ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory~45 .lut_mask = 16'h8000;
defparam \memory~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .listen_to_nsleep_signal = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y35_N5
dffeas \memory_rtl_0_bypass[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N6
fiftyfivenm_lcell_comb \memory~48 (
// Equation(s):
// \memory~48_combout  = (\memory~1_combout  & (memory_rtl_0_bypass[26] & (\memory~2_combout  & \memory~0_combout )))

	.dataa(\memory~1_combout ),
	.datab(memory_rtl_0_bypass[26]),
	.datac(\memory~2_combout ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory~48 .lut_mask = 16'h8000;
defparam \memory~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .listen_to_nsleep_signal = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .listen_to_nsleep_signal = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \memory_rtl_0_bypass[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
fiftyfivenm_lcell_comb \memory~51 (
// Equation(s):
// \memory~51_combout  = (\memory~0_combout  & (\memory~1_combout  & (\memory~2_combout  & memory_rtl_0_bypass[27])))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~2_combout ),
	.datad(memory_rtl_0_bypass[27]),
	.cin(gnd),
	.combout(\memory~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory~51 .lut_mask = 16'h8000;
defparam \memory~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .listen_to_nsleep_signal = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y35_N19
dffeas \memory_rtl_0_bypass[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
fiftyfivenm_lcell_comb \memory~54 (
// Equation(s):
// \memory~54_combout  = (memory_rtl_0_bypass[28] & (\memory~1_combout  & (\memory~2_combout  & \memory~0_combout )))

	.dataa(memory_rtl_0_bypass[28]),
	.datab(\memory~1_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory~54 .lut_mask = 16'h8000;
defparam \memory~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N31
dffeas \memory_rtl_0_bypass[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
fiftyfivenm_lcell_comb \memory~57 (
// Equation(s):
// \memory~57_combout  = (\memory~1_combout  & (memory_rtl_0_bypass[29] & (\memory~0_combout  & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(memory_rtl_0_bypass[29]),
	.datac(\memory~0_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory~57 .lut_mask = 16'h8000;
defparam \memory~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
fiftyfivenm_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .listen_to_nsleep_signal = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
fiftyfivenm_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .listen_to_nsleep_signal = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \memory_rtl_0_bypass[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
fiftyfivenm_lcell_comb \memory~60 (
// Equation(s):
// \memory~60_combout  = (\memory~2_combout  & (\memory~1_combout  & (\memory~0_combout  & memory_rtl_0_bypass[30])))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(memory_rtl_0_bypass[30]),
	.cin(gnd),
	.combout(\memory~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory~60 .lut_mask = 16'h8000;
defparam \memory~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \memory_rtl_0_bypass[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
fiftyfivenm_lcell_comb \memory~63 (
// Equation(s):
// \memory~63_combout  = (memory_rtl_0_bypass[31] & (\memory~0_combout  & (\memory~1_combout  & \memory~2_combout )))

	.dataa(memory_rtl_0_bypass[31]),
	.datab(\memory~0_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory~63 .lut_mask = 16'h8000;
defparam \memory~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .listen_to_nsleep_signal = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y35_N15
dffeas \memory_rtl_0_bypass[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
fiftyfivenm_lcell_comb \memory~66 (
// Equation(s):
// \memory~66_combout  = (\memory~1_combout  & (\memory~0_combout  & (memory_rtl_0_bypass[32] & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(memory_rtl_0_bypass[32]),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~66_combout ),
	.cout());
// synopsys translate_off
defparam \memory~66 .lut_mask = 16'h8000;
defparam \memory~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N8
fiftyfivenm_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .listen_to_nsleep_signal = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y35_N5
dffeas \memory_rtl_0_bypass[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
fiftyfivenm_lcell_comb \memory~69 (
// Equation(s):
// \memory~69_combout  = (\memory~0_combout  & (memory_rtl_0_bypass[33] & (\memory~1_combout  & \memory~2_combout )))

	.dataa(\memory~0_combout ),
	.datab(memory_rtl_0_bypass[33]),
	.datac(\memory~1_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~69_combout ),
	.cout());
// synopsys translate_off
defparam \memory~69 .lut_mask = 16'h8000;
defparam \memory~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
fiftyfivenm_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .listen_to_nsleep_signal = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N8
fiftyfivenm_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .listen_to_nsleep_signal = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y35_N13
dffeas \memory_rtl_0_bypass[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
fiftyfivenm_lcell_comb \memory~72 (
// Equation(s):
// \memory~72_combout  = (memory_rtl_0_bypass[34] & (\memory~0_combout  & (\memory~2_combout  & \memory~1_combout )))

	.dataa(memory_rtl_0_bypass[34]),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~72_combout ),
	.cout());
// synopsys translate_off
defparam \memory~72 .lut_mask = 16'h8000;
defparam \memory~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .listen_to_nsleep_signal = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y35_N11
dffeas \memory_rtl_0_bypass[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
fiftyfivenm_lcell_comb \memory~75 (
// Equation(s):
// \memory~75_combout  = (memory_rtl_0_bypass[35] & (\memory~1_combout  & (\memory~2_combout  & \memory~0_combout )))

	.dataa(memory_rtl_0_bypass[35]),
	.datab(\memory~1_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~75_combout ),
	.cout());
// synopsys translate_off
defparam \memory~75 .lut_mask = 16'h8000;
defparam \memory~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
fiftyfivenm_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .listen_to_nsleep_signal = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \memory_rtl_0_bypass[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
fiftyfivenm_lcell_comb \memory~78 (
// Equation(s):
// \memory~78_combout  = (\memory~2_combout  & (\memory~1_combout  & (\memory~0_combout  & memory_rtl_0_bypass[36])))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(memory_rtl_0_bypass[36]),
	.cin(gnd),
	.combout(\memory~78_combout ),
	.cout());
// synopsys translate_off
defparam \memory~78 .lut_mask = 16'h8000;
defparam \memory~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .listen_to_nsleep_signal = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N1
fiftyfivenm_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .listen_to_nsleep_signal = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y35_N31
dffeas \memory_rtl_0_bypass[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
fiftyfivenm_lcell_comb \memory~87 (
// Equation(s):
// \memory~87_combout  = (\memory~1_combout  & (\memory~0_combout  & (memory_rtl_0_bypass[39] & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(memory_rtl_0_bypass[39]),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~87_combout ),
	.cout());
// synopsys translate_off
defparam \memory~87 .lut_mask = 16'h8000;
defparam \memory~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .listen_to_nsleep_signal = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y35_N23
dffeas \memory_rtl_0_bypass[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
fiftyfivenm_lcell_comb \memory~90 (
// Equation(s):
// \memory~90_combout  = (\memory~1_combout  & (\memory~0_combout  & (memory_rtl_0_bypass[40] & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(memory_rtl_0_bypass[40]),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~90_combout ),
	.cout());
// synopsys translate_off
defparam \memory~90 .lut_mask = 16'h8000;
defparam \memory~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .listen_to_nsleep_signal = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y35_N21
dffeas \memory_rtl_0_bypass[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
fiftyfivenm_lcell_comb \memory~93 (
// Equation(s):
// \memory~93_combout  = (\memory~1_combout  & (memory_rtl_0_bypass[41] & (\memory~0_combout  & \memory~2_combout )))

	.dataa(\memory~1_combout ),
	.datab(memory_rtl_0_bypass[41]),
	.datac(\memory~0_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~93_combout ),
	.cout());
// synopsys translate_off
defparam \memory~93 .lut_mask = 16'h8000;
defparam \memory~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .listen_to_nsleep_signal = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \memory_rtl_0_bypass[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
fiftyfivenm_lcell_comb \memory~96 (
// Equation(s):
// \memory~96_combout  = (memory_rtl_0_bypass[42] & (\memory~1_combout  & (\memory~2_combout  & \memory~0_combout )))

	.dataa(memory_rtl_0_bypass[42]),
	.datab(\memory~1_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~96_combout ),
	.cout());
// synopsys translate_off
defparam \memory~96 .lut_mask = 16'h8000;
defparam \memory~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .listen_to_nsleep_signal = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memory~100_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\wr~_wirecell_combout ),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\memory~131_combout ,\memory~130_combout ,\memory~129_combout ,\memory~128_combout ,\memory~127_combout ,\memory~126_combout ,\memory~125_combout ,\memory~124_combout ,\memory~123_combout ,\memory~122_combout ,\memory~121_combout ,\memory~120_combout ,
\memory~119_combout ,\memory~118_combout ,\memory~117_combout ,\memory~116_combout ,\memory~115_combout ,\memory~114_combout ,\memory~113_combout ,\memory~112_combout ,\memory~111_combout ,\memory~110_combout ,\memory~109_combout ,\memory~108_combout ,
\memory~107_combout ,\memory~106_combout ,\memory~105_combout ,\memory~104_combout ,\memory~103_combout ,\memory~102_combout ,\memory~101_combout ,\memory~99_combout }),
	.portaaddr({\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,\address[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_j6d1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
fiftyfivenm_lcell_comb \memory~97 (
// Equation(s):
// \memory~97_combout  = (\memory_rtl_0|auto_generated|ram_block1a31  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~97_combout ),
	.cout());
// synopsys translate_off
defparam \memory~97 .lut_mask = 16'h70F0;
defparam \memory~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
fiftyfivenm_lcell_comb \memory~131 (
// Equation(s):
// \memory~131_combout  = (\wr~input_o  & (((\data[31]~input_o )))) # (!\wr~input_o  & ((\memory~96_combout ) # ((\memory~97_combout ))))

	.dataa(\memory~96_combout ),
	.datab(\data[31]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~97_combout ),
	.cin(gnd),
	.combout(\memory~131_combout ),
	.cout());
// synopsys translate_off
defparam \memory~131 .lut_mask = 16'hCFCA;
defparam \memory~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
fiftyfivenm_lcell_comb \memory~94 (
// Equation(s):
// \memory~94_combout  = (\memory_rtl_0|auto_generated|ram_block1a30  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\memory~94_combout ),
	.cout());
// synopsys translate_off
defparam \memory~94 .lut_mask = 16'h7F00;
defparam \memory~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
fiftyfivenm_lcell_comb \memory~130 (
// Equation(s):
// \memory~130_combout  = (\wr~input_o  & (((\data[30]~input_o )))) # (!\wr~input_o  & ((\memory~93_combout ) # ((\memory~94_combout ))))

	.dataa(\memory~93_combout ),
	.datab(\data[30]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~94_combout ),
	.cin(gnd),
	.combout(\memory~130_combout ),
	.cout());
// synopsys translate_off
defparam \memory~130 .lut_mask = 16'hCFCA;
defparam \memory~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
fiftyfivenm_lcell_comb \memory~91 (
// Equation(s):
// \memory~91_combout  = (\memory_rtl_0|auto_generated|ram_block1a29  & (((!\memory~0_combout ) # (!\memory~1_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\memory~91_combout ),
	.cout());
// synopsys translate_off
defparam \memory~91 .lut_mask = 16'h7F00;
defparam \memory~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
fiftyfivenm_lcell_comb \memory~129 (
// Equation(s):
// \memory~129_combout  = (\wr~input_o  & (((\data[29]~input_o )))) # (!\wr~input_o  & ((\memory~90_combout ) # ((\memory~91_combout ))))

	.dataa(\memory~90_combout ),
	.datab(\data[29]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~91_combout ),
	.cin(gnd),
	.combout(\memory~129_combout ),
	.cout());
// synopsys translate_off
defparam \memory~129 .lut_mask = 16'hCFCA;
defparam \memory~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
fiftyfivenm_lcell_comb \memory~88 (
// Equation(s):
// \memory~88_combout  = (\memory_rtl_0|auto_generated|ram_block1a28  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\memory~88_combout ),
	.cout());
// synopsys translate_off
defparam \memory~88 .lut_mask = 16'h7F00;
defparam \memory~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
fiftyfivenm_lcell_comb \memory~128 (
// Equation(s):
// \memory~128_combout  = (\wr~input_o  & (((\data[28]~input_o )))) # (!\wr~input_o  & ((\memory~87_combout ) # ((\memory~88_combout ))))

	.dataa(\wr~input_o ),
	.datab(\memory~87_combout ),
	.datac(\data[28]~input_o ),
	.datad(\memory~88_combout ),
	.cin(gnd),
	.combout(\memory~128_combout ),
	.cout());
// synopsys translate_off
defparam \memory~128 .lut_mask = 16'hF5E4;
defparam \memory~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
fiftyfivenm_lcell_comb \memory~85 (
// Equation(s):
// \memory~85_combout  = (\memory_rtl_0|auto_generated|ram_block1a27  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\memory~85_combout ),
	.cout());
// synopsys translate_off
defparam \memory~85 .lut_mask = 16'h7F00;
defparam \memory~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N25
dffeas \memory_rtl_0_bypass[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
fiftyfivenm_lcell_comb \memory~84 (
// Equation(s):
// \memory~84_combout  = (\memory~2_combout  & (\memory~1_combout  & (\memory~0_combout  & memory_rtl_0_bypass[38])))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(memory_rtl_0_bypass[38]),
	.cin(gnd),
	.combout(\memory~84_combout ),
	.cout());
// synopsys translate_off
defparam \memory~84 .lut_mask = 16'h8000;
defparam \memory~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
fiftyfivenm_lcell_comb \memory~127 (
// Equation(s):
// \memory~127_combout  = (\wr~input_o  & (\data[27]~input_o )) # (!\wr~input_o  & (((\memory~85_combout ) # (\memory~84_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[27]~input_o ),
	.datac(\memory~85_combout ),
	.datad(\memory~84_combout ),
	.cin(gnd),
	.combout(\memory~127_combout ),
	.cout());
// synopsys translate_off
defparam \memory~127 .lut_mask = 16'hDDD8;
defparam \memory~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
fiftyfivenm_lcell_comb \memory~82 (
// Equation(s):
// \memory~82_combout  = (\memory_rtl_0|auto_generated|ram_block1a26  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\memory~82_combout ),
	.cout());
// synopsys translate_off
defparam \memory~82 .lut_mask = 16'h7F00;
defparam \memory~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \memory_rtl_0_bypass[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
fiftyfivenm_lcell_comb \memory~81 (
// Equation(s):
// \memory~81_combout  = (\memory~2_combout  & (\memory~1_combout  & (\memory~0_combout  & memory_rtl_0_bypass[37])))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(memory_rtl_0_bypass[37]),
	.cin(gnd),
	.combout(\memory~81_combout ),
	.cout());
// synopsys translate_off
defparam \memory~81 .lut_mask = 16'h8000;
defparam \memory~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
fiftyfivenm_lcell_comb \memory~126 (
// Equation(s):
// \memory~126_combout  = (\wr~input_o  & (\data[26]~input_o )) # (!\wr~input_o  & (((\memory~82_combout ) # (\memory~81_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[26]~input_o ),
	.datac(\memory~82_combout ),
	.datad(\memory~81_combout ),
	.cin(gnd),
	.combout(\memory~126_combout ),
	.cout());
// synopsys translate_off
defparam \memory~126 .lut_mask = 16'hDDD8;
defparam \memory~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
fiftyfivenm_lcell_comb \memory~79 (
// Equation(s):
// \memory~79_combout  = (\memory_rtl_0|auto_generated|ram_block1a25  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~79_combout ),
	.cout());
// synopsys translate_off
defparam \memory~79 .lut_mask = 16'h70F0;
defparam \memory~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
fiftyfivenm_lcell_comb \memory~125 (
// Equation(s):
// \memory~125_combout  = (\wr~input_o  & (\data[25]~input_o )) # (!\wr~input_o  & (((\memory~78_combout ) # (\memory~79_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[25]~input_o ),
	.datac(\memory~78_combout ),
	.datad(\memory~79_combout ),
	.cin(gnd),
	.combout(\memory~125_combout ),
	.cout());
// synopsys translate_off
defparam \memory~125 .lut_mask = 16'hDDD8;
defparam \memory~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
fiftyfivenm_lcell_comb \memory~76 (
// Equation(s):
// \memory~76_combout  = (\memory_rtl_0|auto_generated|ram_block1a24  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~76_combout ),
	.cout());
// synopsys translate_off
defparam \memory~76 .lut_mask = 16'h70F0;
defparam \memory~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
fiftyfivenm_lcell_comb \memory~124 (
// Equation(s):
// \memory~124_combout  = (\wr~input_o  & (\data[24]~input_o )) # (!\wr~input_o  & (((\memory~75_combout ) # (\memory~76_combout ))))

	.dataa(\data[24]~input_o ),
	.datab(\wr~input_o ),
	.datac(\memory~75_combout ),
	.datad(\memory~76_combout ),
	.cin(gnd),
	.combout(\memory~124_combout ),
	.cout());
// synopsys translate_off
defparam \memory~124 .lut_mask = 16'hBBB8;
defparam \memory~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N28
fiftyfivenm_lcell_comb \memory~73 (
// Equation(s):
// \memory~73_combout  = (\memory_rtl_0|auto_generated|ram_block1a23  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\memory~73_combout ),
	.cout());
// synopsys translate_off
defparam \memory~73 .lut_mask = 16'h7F00;
defparam \memory~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
fiftyfivenm_lcell_comb \memory~123 (
// Equation(s):
// \memory~123_combout  = (\wr~input_o  & (\data[23]~input_o )) # (!\wr~input_o  & (((\memory~72_combout ) # (\memory~73_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[23]~input_o ),
	.datac(\memory~72_combout ),
	.datad(\memory~73_combout ),
	.cin(gnd),
	.combout(\memory~123_combout ),
	.cout());
// synopsys translate_off
defparam \memory~123 .lut_mask = 16'hDDD8;
defparam \memory~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
fiftyfivenm_lcell_comb \memory~70 (
// Equation(s):
// \memory~70_combout  = (\memory_rtl_0|auto_generated|ram_block1a22  & (((!\memory~2_combout ) # (!\memory~1_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~70_combout ),
	.cout());
// synopsys translate_off
defparam \memory~70 .lut_mask = 16'h70F0;
defparam \memory~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
fiftyfivenm_lcell_comb \memory~122 (
// Equation(s):
// \memory~122_combout  = (\wr~input_o  & (((\data[22]~input_o )))) # (!\wr~input_o  & ((\memory~69_combout ) # ((\memory~70_combout ))))

	.dataa(\memory~69_combout ),
	.datab(\data[22]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~70_combout ),
	.cin(gnd),
	.combout(\memory~122_combout ),
	.cout());
// synopsys translate_off
defparam \memory~122 .lut_mask = 16'hCFCA;
defparam \memory~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
fiftyfivenm_lcell_comb \memory~67 (
// Equation(s):
// \memory~67_combout  = (\memory_rtl_0|auto_generated|ram_block1a21  & (((!\memory~1_combout ) # (!\memory~2_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~2_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\memory~67_combout ),
	.cout());
// synopsys translate_off
defparam \memory~67 .lut_mask = 16'h7F00;
defparam \memory~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
fiftyfivenm_lcell_comb \memory~121 (
// Equation(s):
// \memory~121_combout  = (\wr~input_o  & (((\data[21]~input_o )))) # (!\wr~input_o  & ((\memory~66_combout ) # ((\memory~67_combout ))))

	.dataa(\wr~input_o ),
	.datab(\memory~66_combout ),
	.datac(\data[21]~input_o ),
	.datad(\memory~67_combout ),
	.cin(gnd),
	.combout(\memory~121_combout ),
	.cout());
// synopsys translate_off
defparam \memory~121 .lut_mask = 16'hF5E4;
defparam \memory~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
fiftyfivenm_lcell_comb \memory~64 (
// Equation(s):
// \memory~64_combout  = (\memory_rtl_0|auto_generated|ram_block1a20  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory~64 .lut_mask = 16'h70F0;
defparam \memory~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
fiftyfivenm_lcell_comb \memory~120 (
// Equation(s):
// \memory~120_combout  = (\wr~input_o  & (((\data[20]~input_o )))) # (!\wr~input_o  & ((\memory~63_combout ) # ((\memory~64_combout ))))

	.dataa(\memory~63_combout ),
	.datab(\data[20]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~64_combout ),
	.cin(gnd),
	.combout(\memory~120_combout ),
	.cout());
// synopsys translate_off
defparam \memory~120 .lut_mask = 16'hCFCA;
defparam \memory~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
fiftyfivenm_lcell_comb \memory~61 (
// Equation(s):
// \memory~61_combout  = (\memory_rtl_0|auto_generated|ram_block1a19  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\memory~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory~61 .lut_mask = 16'h7F00;
defparam \memory~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
fiftyfivenm_lcell_comb \memory~119 (
// Equation(s):
// \memory~119_combout  = (\wr~input_o  & (\data[19]~input_o )) # (!\wr~input_o  & (((\memory~60_combout ) # (\memory~61_combout ))))

	.dataa(\data[19]~input_o ),
	.datab(\memory~60_combout ),
	.datac(\wr~input_o ),
	.datad(\memory~61_combout ),
	.cin(gnd),
	.combout(\memory~119_combout ),
	.cout());
// synopsys translate_off
defparam \memory~119 .lut_mask = 16'hAFAC;
defparam \memory~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
fiftyfivenm_lcell_comb \memory~58 (
// Equation(s):
// \memory~58_combout  = (\memory_rtl_0|auto_generated|ram_block1a18  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\memory~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory~58 .lut_mask = 16'h7F00;
defparam \memory~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
fiftyfivenm_lcell_comb \memory~118 (
// Equation(s):
// \memory~118_combout  = (\wr~input_o  & (((\data[18]~input_o )))) # (!\wr~input_o  & ((\memory~57_combout ) # ((\memory~58_combout ))))

	.dataa(\memory~57_combout ),
	.datab(\data[18]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~58_combout ),
	.cin(gnd),
	.combout(\memory~118_combout ),
	.cout());
// synopsys translate_off
defparam \memory~118 .lut_mask = 16'hCFCA;
defparam \memory~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
fiftyfivenm_lcell_comb \memory~55 (
// Equation(s):
// \memory~55_combout  = (\memory_rtl_0|auto_generated|ram_block1a17  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\memory~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory~55 .lut_mask = 16'h7F00;
defparam \memory~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
fiftyfivenm_lcell_comb \memory~117 (
// Equation(s):
// \memory~117_combout  = (\wr~input_o  & (\data[17]~input_o )) # (!\wr~input_o  & (((\memory~54_combout ) # (\memory~55_combout ))))

	.dataa(\data[17]~input_o ),
	.datab(\wr~input_o ),
	.datac(\memory~54_combout ),
	.datad(\memory~55_combout ),
	.cin(gnd),
	.combout(\memory~117_combout ),
	.cout());
// synopsys translate_off
defparam \memory~117 .lut_mask = 16'hBBB8;
defparam \memory~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
fiftyfivenm_lcell_comb \memory~52 (
// Equation(s):
// \memory~52_combout  = (\memory_rtl_0|auto_generated|ram_block1a16  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\memory~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory~52 .lut_mask = 16'h7F00;
defparam \memory~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
fiftyfivenm_lcell_comb \memory~116 (
// Equation(s):
// \memory~116_combout  = (\wr~input_o  & (\data[16]~input_o )) # (!\wr~input_o  & (((\memory~51_combout ) # (\memory~52_combout ))))

	.dataa(\data[16]~input_o ),
	.datab(\memory~51_combout ),
	.datac(\wr~input_o ),
	.datad(\memory~52_combout ),
	.cin(gnd),
	.combout(\memory~116_combout ),
	.cout());
// synopsys translate_off
defparam \memory~116 .lut_mask = 16'hAFAC;
defparam \memory~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N20
fiftyfivenm_lcell_comb \memory~49 (
// Equation(s):
// \memory~49_combout  = (\memory_rtl_0|auto_generated|ram_block1a15  & (((!\memory~0_combout ) # (!\memory~2_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~2_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory~49 .lut_mask = 16'h70F0;
defparam \memory~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N4
fiftyfivenm_lcell_comb \memory~115 (
// Equation(s):
// \memory~115_combout  = (\wr~input_o  & (((\data[15]~input_o )))) # (!\wr~input_o  & ((\memory~48_combout ) # ((\memory~49_combout ))))

	.dataa(\memory~48_combout ),
	.datab(\data[15]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~49_combout ),
	.cin(gnd),
	.combout(\memory~115_combout ),
	.cout());
// synopsys translate_off
defparam \memory~115 .lut_mask = 16'hCFCA;
defparam \memory~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N16
fiftyfivenm_lcell_comb \memory~46 (
// Equation(s):
// \memory~46_combout  = (\memory_rtl_0|auto_generated|ram_block1a14  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\memory~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory~46 .lut_mask = 16'h7F00;
defparam \memory~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
fiftyfivenm_lcell_comb \memory~114 (
// Equation(s):
// \memory~114_combout  = (\wr~input_o  & (((\data[14]~input_o )))) # (!\wr~input_o  & ((\memory~45_combout ) # ((\memory~46_combout ))))

	.dataa(\wr~input_o ),
	.datab(\memory~45_combout ),
	.datac(\data[14]~input_o ),
	.datad(\memory~46_combout ),
	.cin(gnd),
	.combout(\memory~114_combout ),
	.cout());
// synopsys translate_off
defparam \memory~114 .lut_mask = 16'hF5E4;
defparam \memory~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
fiftyfivenm_lcell_comb \memory~43 (
// Equation(s):
// \memory~43_combout  = (\memory_rtl_0|auto_generated|ram_block1a13  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\memory~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory~43 .lut_mask = 16'h7F00;
defparam \memory~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N8
fiftyfivenm_lcell_comb \memory~113 (
// Equation(s):
// \memory~113_combout  = (\wr~input_o  & (((\data[13]~input_o )))) # (!\wr~input_o  & ((\memory~42_combout ) # ((\memory~43_combout ))))

	.dataa(\wr~input_o ),
	.datab(\memory~42_combout ),
	.datac(\data[13]~input_o ),
	.datad(\memory~43_combout ),
	.cin(gnd),
	.combout(\memory~113_combout ),
	.cout());
// synopsys translate_off
defparam \memory~113 .lut_mask = 16'hF5E4;
defparam \memory~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
fiftyfivenm_lcell_comb \memory~40 (
// Equation(s):
// \memory~40_combout  = (\memory_rtl_0|auto_generated|ram_block1a12  & (((!\memory~2_combout ) # (!\memory~1_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory~40 .lut_mask = 16'h70F0;
defparam \memory~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
fiftyfivenm_lcell_comb \memory~112 (
// Equation(s):
// \memory~112_combout  = (\wr~input_o  & (((\data[12]~input_o )))) # (!\wr~input_o  & ((\memory~39_combout ) # ((\memory~40_combout ))))

	.dataa(\memory~39_combout ),
	.datab(\data[12]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~40_combout ),
	.cin(gnd),
	.combout(\memory~112_combout ),
	.cout());
// synopsys translate_off
defparam \memory~112 .lut_mask = 16'hCFCA;
defparam \memory~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
fiftyfivenm_lcell_comb \memory~37 (
// Equation(s):
// \memory~37_combout  = (\memory_rtl_0|auto_generated|ram_block1a11  & (((!\memory~2_combout ) # (!\memory~1_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory~37 .lut_mask = 16'h70F0;
defparam \memory~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
fiftyfivenm_lcell_comb \memory~111 (
// Equation(s):
// \memory~111_combout  = (\wr~input_o  & (((\data[11]~input_o )))) # (!\wr~input_o  & ((\memory~36_combout ) # ((\memory~37_combout ))))

	.dataa(\memory~36_combout ),
	.datab(\data[11]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~37_combout ),
	.cin(gnd),
	.combout(\memory~111_combout ),
	.cout());
// synopsys translate_off
defparam \memory~111 .lut_mask = 16'hCFCA;
defparam \memory~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
fiftyfivenm_lcell_comb \memory~34 (
// Equation(s):
// \memory~34_combout  = (\memory_rtl_0|auto_generated|ram_block1a10  & (((!\memory~2_combout ) # (!\memory~1_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory~34 .lut_mask = 16'h70F0;
defparam \memory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
fiftyfivenm_lcell_comb \memory~110 (
// Equation(s):
// \memory~110_combout  = (\wr~input_o  & (((\data[10]~input_o )))) # (!\wr~input_o  & ((\memory~33_combout ) # ((\memory~34_combout ))))

	.dataa(\memory~33_combout ),
	.datab(\data[10]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~34_combout ),
	.cin(gnd),
	.combout(\memory~110_combout ),
	.cout());
// synopsys translate_off
defparam \memory~110 .lut_mask = 16'hCFCA;
defparam \memory~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
fiftyfivenm_lcell_comb \memory~31 (
// Equation(s):
// \memory~31_combout  = (\memory_rtl_0|auto_generated|ram_block1a9  & (((!\memory~1_combout ) # (!\memory~2_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~2_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\memory~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory~31 .lut_mask = 16'h7F00;
defparam \memory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
fiftyfivenm_lcell_comb \memory~109 (
// Equation(s):
// \memory~109_combout  = (\wr~input_o  & (\data[9]~input_o )) # (!\wr~input_o  & (((\memory~30_combout ) # (\memory~31_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[9]~input_o ),
	.datac(\memory~30_combout ),
	.datad(\memory~31_combout ),
	.cin(gnd),
	.combout(\memory~109_combout ),
	.cout());
// synopsys translate_off
defparam \memory~109 .lut_mask = 16'hDDD8;
defparam \memory~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
fiftyfivenm_lcell_comb \memory~28 (
// Equation(s):
// \memory~28_combout  = (\memory_rtl_0|auto_generated|ram_block1a8  & (((!\memory~1_combout ) # (!\memory~2_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~2_combout ),
	.datac(\memory~1_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory~28 .lut_mask = 16'h7F00;
defparam \memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
fiftyfivenm_lcell_comb \memory~108 (
// Equation(s):
// \memory~108_combout  = (\wr~input_o  & (((\data[8]~input_o )))) # (!\wr~input_o  & ((\memory~27_combout ) # ((\memory~28_combout ))))

	.dataa(\wr~input_o ),
	.datab(\memory~27_combout ),
	.datac(\data[8]~input_o ),
	.datad(\memory~28_combout ),
	.cin(gnd),
	.combout(\memory~108_combout ),
	.cout());
// synopsys translate_off
defparam \memory~108 .lut_mask = 16'hF5E4;
defparam \memory~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
fiftyfivenm_lcell_comb \memory~25 (
// Equation(s):
// \memory~25_combout  = (\memory_rtl_0|auto_generated|ram_block1a7  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory~25 .lut_mask = 16'h7F00;
defparam \memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
fiftyfivenm_lcell_comb \memory~107 (
// Equation(s):
// \memory~107_combout  = (\wr~input_o  & (\data[7]~input_o )) # (!\wr~input_o  & (((\memory~24_combout ) # (\memory~25_combout ))))

	.dataa(\data[7]~input_o ),
	.datab(\memory~24_combout ),
	.datac(\wr~input_o ),
	.datad(\memory~25_combout ),
	.cin(gnd),
	.combout(\memory~107_combout ),
	.cout());
// synopsys translate_off
defparam \memory~107 .lut_mask = 16'hAFAC;
defparam \memory~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
fiftyfivenm_lcell_comb \memory~22 (
// Equation(s):
// \memory~22_combout  = (\memory_rtl_0|auto_generated|ram_block1a6  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory~22 .lut_mask = 16'h70F0;
defparam \memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
fiftyfivenm_lcell_comb \memory~106 (
// Equation(s):
// \memory~106_combout  = (\wr~input_o  & (\data[6]~input_o )) # (!\wr~input_o  & (((\memory~21_combout ) # (\memory~22_combout ))))

	.dataa(\data[6]~input_o ),
	.datab(\memory~21_combout ),
	.datac(\wr~input_o ),
	.datad(\memory~22_combout ),
	.cin(gnd),
	.combout(\memory~106_combout ),
	.cout());
// synopsys translate_off
defparam \memory~106 .lut_mask = 16'hAFAC;
defparam \memory~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
fiftyfivenm_lcell_comb \memory~19 (
// Equation(s):
// \memory~19_combout  = (\memory_rtl_0|auto_generated|ram_block1a5  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory~19 .lut_mask = 16'h70F0;
defparam \memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
fiftyfivenm_lcell_comb \memory~105 (
// Equation(s):
// \memory~105_combout  = (\wr~input_o  & (\data[5]~input_o )) # (!\wr~input_o  & (((\memory~18_combout ) # (\memory~19_combout ))))

	.dataa(\data[5]~input_o ),
	.datab(\memory~18_combout ),
	.datac(\wr~input_o ),
	.datad(\memory~19_combout ),
	.cin(gnd),
	.combout(\memory~105_combout ),
	.cout());
// synopsys translate_off
defparam \memory~105 .lut_mask = 16'hAFAC;
defparam \memory~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
fiftyfivenm_lcell_comb \memory~16 (
// Equation(s):
// \memory~16_combout  = (\memory_rtl_0|auto_generated|ram_block1a4  & (((!\memory~2_combout ) # (!\memory~1_combout )) # (!\memory~0_combout )))

	.dataa(\memory~0_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory~16 .lut_mask = 16'h7F00;
defparam \memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
fiftyfivenm_lcell_comb \memory~104 (
// Equation(s):
// \memory~104_combout  = (\wr~input_o  & (\data[4]~input_o )) # (!\wr~input_o  & (((\memory~15_combout ) # (\memory~16_combout ))))

	.dataa(\data[4]~input_o ),
	.datab(\wr~input_o ),
	.datac(\memory~15_combout ),
	.datad(\memory~16_combout ),
	.cin(gnd),
	.combout(\memory~104_combout ),
	.cout());
// synopsys translate_off
defparam \memory~104 .lut_mask = 16'hBBB8;
defparam \memory~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
fiftyfivenm_lcell_comb \memory~13 (
// Equation(s):
// \memory~13_combout  = (\memory_rtl_0|auto_generated|ram_block1a3  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory~13 .lut_mask = 16'h7F00;
defparam \memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
fiftyfivenm_lcell_comb \memory~103 (
// Equation(s):
// \memory~103_combout  = (\wr~input_o  & (((\data[3]~input_o )))) # (!\wr~input_o  & ((\memory~12_combout ) # ((\memory~13_combout ))))

	.dataa(\memory~12_combout ),
	.datab(\data[3]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~13_combout ),
	.cin(gnd),
	.combout(\memory~103_combout ),
	.cout());
// synopsys translate_off
defparam \memory~103 .lut_mask = 16'hCFCA;
defparam \memory~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
fiftyfivenm_lcell_comb \memory~10 (
// Equation(s):
// \memory~10_combout  = (\memory_rtl_0|auto_generated|ram_block1a2  & (((!\memory~0_combout ) # (!\memory~1_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~1_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\memory~0_combout ),
	.cin(gnd),
	.combout(\memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory~10 .lut_mask = 16'h70F0;
defparam \memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
fiftyfivenm_lcell_comb \memory~102 (
// Equation(s):
// \memory~102_combout  = (\wr~input_o  & (((\data[2]~input_o )))) # (!\wr~input_o  & ((\memory~9_combout ) # ((\memory~10_combout ))))

	.dataa(\memory~9_combout ),
	.datab(\data[2]~input_o ),
	.datac(\wr~input_o ),
	.datad(\memory~10_combout ),
	.cin(gnd),
	.combout(\memory~102_combout ),
	.cout());
// synopsys translate_off
defparam \memory~102 .lut_mask = 16'hCFCA;
defparam \memory~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
fiftyfivenm_lcell_comb \memory~7 (
// Equation(s):
// \memory~7_combout  = (\memory_rtl_0|auto_generated|ram_block1a1  & (((!\memory~1_combout ) # (!\memory~0_combout )) # (!\memory~2_combout )))

	.dataa(\memory~2_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\memory~1_combout ),
	.cin(gnd),
	.combout(\memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory~7 .lut_mask = 16'h70F0;
defparam \memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \memory_rtl_0_bypass[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memory_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
fiftyfivenm_lcell_comb \memory~6 (
// Equation(s):
// \memory~6_combout  = (memory_rtl_0_bypass[12] & (\memory~1_combout  & (\memory~0_combout  & \memory~2_combout )))

	.dataa(memory_rtl_0_bypass[12]),
	.datab(\memory~1_combout ),
	.datac(\memory~0_combout ),
	.datad(\memory~2_combout ),
	.cin(gnd),
	.combout(\memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory~6 .lut_mask = 16'h8000;
defparam \memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
fiftyfivenm_lcell_comb \memory~101 (
// Equation(s):
// \memory~101_combout  = (\wr~input_o  & (\data[1]~input_o )) # (!\wr~input_o  & (((\memory~7_combout ) # (\memory~6_combout ))))

	.dataa(\wr~input_o ),
	.datab(\data[1]~input_o ),
	.datac(\memory~7_combout ),
	.datad(\memory~6_combout ),
	.cin(gnd),
	.combout(\memory~101_combout ),
	.cout());
// synopsys translate_off
defparam \memory~101 .lut_mask = 16'hDDD8;
defparam \memory~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
fiftyfivenm_lcell_comb \memory~4 (
// Equation(s):
// \memory~4_combout  = (\memory_rtl_0|auto_generated|ram_block1a0~portbdataout  & (((!\memory~2_combout ) # (!\memory~0_combout )) # (!\memory~1_combout )))

	.dataa(\memory~1_combout ),
	.datab(\memory~0_combout ),
	.datac(\memory~2_combout ),
	.datad(\memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory~4 .lut_mask = 16'h7F00;
defparam \memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
fiftyfivenm_lcell_comb \memory~5 (
// Equation(s):
// \memory~5_combout  = (\memory~4_combout ) # (\memory~3_combout )

	.dataa(gnd),
	.datab(\memory~4_combout ),
	.datac(gnd),
	.datad(\memory~3_combout ),
	.cin(gnd),
	.combout(\memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory~5 .lut_mask = 16'hFFCC;
defparam \memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
fiftyfivenm_lcell_comb \memory~8 (
// Equation(s):
// \memory~8_combout  = (\memory~7_combout ) # (\memory~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~7_combout ),
	.datad(\memory~6_combout ),
	.cin(gnd),
	.combout(\memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory~8 .lut_mask = 16'hFFF0;
defparam \memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
fiftyfivenm_lcell_comb \memory~11 (
// Equation(s):
// \memory~11_combout  = (\memory~9_combout ) # (\memory~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~9_combout ),
	.datad(\memory~10_combout ),
	.cin(gnd),
	.combout(\memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory~11 .lut_mask = 16'hFFF0;
defparam \memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
fiftyfivenm_lcell_comb \memory~14 (
// Equation(s):
// \memory~14_combout  = (\memory~13_combout ) # (\memory~12_combout )

	.dataa(\memory~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory~12_combout ),
	.cin(gnd),
	.combout(\memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory~14 .lut_mask = 16'hFFAA;
defparam \memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
fiftyfivenm_lcell_comb \memory~17 (
// Equation(s):
// \memory~17_combout  = (\memory~16_combout ) # (\memory~15_combout )

	.dataa(gnd),
	.datab(\memory~16_combout ),
	.datac(gnd),
	.datad(\memory~15_combout ),
	.cin(gnd),
	.combout(\memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory~17 .lut_mask = 16'hFFCC;
defparam \memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
fiftyfivenm_lcell_comb \memory~20 (
// Equation(s):
// \memory~20_combout  = (\memory~19_combout ) # (\memory~18_combout )

	.dataa(\memory~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory~18_combout ),
	.cin(gnd),
	.combout(\memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory~20 .lut_mask = 16'hFFAA;
defparam \memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
fiftyfivenm_lcell_comb \memory~23 (
// Equation(s):
// \memory~23_combout  = (\memory~22_combout ) # (\memory~21_combout )

	.dataa(gnd),
	.datab(\memory~22_combout ),
	.datac(gnd),
	.datad(\memory~21_combout ),
	.cin(gnd),
	.combout(\memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory~23 .lut_mask = 16'hFFCC;
defparam \memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
fiftyfivenm_lcell_comb \memory~26 (
// Equation(s):
// \memory~26_combout  = (\memory~25_combout ) # (\memory~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~25_combout ),
	.datad(\memory~24_combout ),
	.cin(gnd),
	.combout(\memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory~26 .lut_mask = 16'hFFF0;
defparam \memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
fiftyfivenm_lcell_comb \memory~29 (
// Equation(s):
// \memory~29_combout  = (\memory~28_combout ) # (\memory~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~28_combout ),
	.datad(\memory~27_combout ),
	.cin(gnd),
	.combout(\memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory~29 .lut_mask = 16'hFFF0;
defparam \memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
fiftyfivenm_lcell_comb \memory~32 (
// Equation(s):
// \memory~32_combout  = (\memory~30_combout ) # (\memory~31_combout )

	.dataa(gnd),
	.datab(\memory~30_combout ),
	.datac(gnd),
	.datad(\memory~31_combout ),
	.cin(gnd),
	.combout(\memory~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory~32 .lut_mask = 16'hFFCC;
defparam \memory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
fiftyfivenm_lcell_comb \memory~35 (
// Equation(s):
// \memory~35_combout  = (\memory~34_combout ) # (\memory~33_combout )

	.dataa(gnd),
	.datab(\memory~34_combout ),
	.datac(\memory~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory~35 .lut_mask = 16'hFCFC;
defparam \memory~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
fiftyfivenm_lcell_comb \memory~38 (
// Equation(s):
// \memory~38_combout  = (\memory~36_combout ) # (\memory~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~36_combout ),
	.datad(\memory~37_combout ),
	.cin(gnd),
	.combout(\memory~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory~38 .lut_mask = 16'hFFF0;
defparam \memory~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
fiftyfivenm_lcell_comb \memory~41 (
// Equation(s):
// \memory~41_combout  = (\memory~39_combout ) # (\memory~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~39_combout ),
	.datad(\memory~40_combout ),
	.cin(gnd),
	.combout(\memory~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory~41 .lut_mask = 16'hFFF0;
defparam \memory~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
fiftyfivenm_lcell_comb \memory~44 (
// Equation(s):
// \memory~44_combout  = (\memory~43_combout ) # (\memory~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~43_combout ),
	.datad(\memory~42_combout ),
	.cin(gnd),
	.combout(\memory~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory~44 .lut_mask = 16'hFFF0;
defparam \memory~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N30
fiftyfivenm_lcell_comb \memory~47 (
// Equation(s):
// \memory~47_combout  = (\memory~46_combout ) # (\memory~45_combout )

	.dataa(\memory~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory~45_combout ),
	.cin(gnd),
	.combout(\memory~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory~47 .lut_mask = 16'hFFAA;
defparam \memory~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N14
fiftyfivenm_lcell_comb \memory~50 (
// Equation(s):
// \memory~50_combout  = (\memory~49_combout ) # (\memory~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~49_combout ),
	.datad(\memory~48_combout ),
	.cin(gnd),
	.combout(\memory~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory~50 .lut_mask = 16'hFFF0;
defparam \memory~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
fiftyfivenm_lcell_comb \memory~53 (
// Equation(s):
// \memory~53_combout  = (\memory~52_combout ) # (\memory~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~52_combout ),
	.datad(\memory~51_combout ),
	.cin(gnd),
	.combout(\memory~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory~53 .lut_mask = 16'hFFF0;
defparam \memory~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
fiftyfivenm_lcell_comb \memory~56 (
// Equation(s):
// \memory~56_combout  = (\memory~54_combout ) # (\memory~55_combout )

	.dataa(gnd),
	.datab(\memory~54_combout ),
	.datac(gnd),
	.datad(\memory~55_combout ),
	.cin(gnd),
	.combout(\memory~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory~56 .lut_mask = 16'hFFCC;
defparam \memory~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
fiftyfivenm_lcell_comb \memory~59 (
// Equation(s):
// \memory~59_combout  = (\memory~58_combout ) # (\memory~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~58_combout ),
	.datad(\memory~57_combout ),
	.cin(gnd),
	.combout(\memory~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory~59 .lut_mask = 16'hFFF0;
defparam \memory~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N2
fiftyfivenm_lcell_comb \memory~62 (
// Equation(s):
// \memory~62_combout  = (\memory~61_combout ) # (\memory~60_combout )

	.dataa(gnd),
	.datab(\memory~61_combout ),
	.datac(\memory~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory~62 .lut_mask = 16'hFCFC;
defparam \memory~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
fiftyfivenm_lcell_comb \memory~65 (
// Equation(s):
// \memory~65_combout  = (\memory~63_combout ) # (\memory~64_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~63_combout ),
	.datad(\memory~64_combout ),
	.cin(gnd),
	.combout(\memory~65_combout ),
	.cout());
// synopsys translate_off
defparam \memory~65 .lut_mask = 16'hFFF0;
defparam \memory~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
fiftyfivenm_lcell_comb \memory~68 (
// Equation(s):
// \memory~68_combout  = (\memory~66_combout ) # (\memory~67_combout )

	.dataa(gnd),
	.datab(\memory~66_combout ),
	.datac(\memory~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory~68_combout ),
	.cout());
// synopsys translate_off
defparam \memory~68 .lut_mask = 16'hFCFC;
defparam \memory~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
fiftyfivenm_lcell_comb \memory~71 (
// Equation(s):
// \memory~71_combout  = (\memory~70_combout ) # (\memory~69_combout )

	.dataa(gnd),
	.datab(\memory~70_combout ),
	.datac(gnd),
	.datad(\memory~69_combout ),
	.cin(gnd),
	.combout(\memory~71_combout ),
	.cout());
// synopsys translate_off
defparam \memory~71 .lut_mask = 16'hFFCC;
defparam \memory~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
fiftyfivenm_lcell_comb \memory~74 (
// Equation(s):
// \memory~74_combout  = (\memory~73_combout ) # (\memory~72_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~73_combout ),
	.datad(\memory~72_combout ),
	.cin(gnd),
	.combout(\memory~74_combout ),
	.cout());
// synopsys translate_off
defparam \memory~74 .lut_mask = 16'hFFF0;
defparam \memory~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
fiftyfivenm_lcell_comb \memory~77 (
// Equation(s):
// \memory~77_combout  = (\memory~75_combout ) # (\memory~76_combout )

	.dataa(gnd),
	.datab(\memory~75_combout ),
	.datac(\memory~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory~77_combout ),
	.cout());
// synopsys translate_off
defparam \memory~77 .lut_mask = 16'hFCFC;
defparam \memory~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
fiftyfivenm_lcell_comb \memory~80 (
// Equation(s):
// \memory~80_combout  = (\memory~79_combout ) # (\memory~78_combout )

	.dataa(\memory~79_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory~78_combout ),
	.cin(gnd),
	.combout(\memory~80_combout ),
	.cout());
// synopsys translate_off
defparam \memory~80 .lut_mask = 16'hFFAA;
defparam \memory~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
fiftyfivenm_lcell_comb \memory~83 (
// Equation(s):
// \memory~83_combout  = (\memory~82_combout ) # (\memory~81_combout )

	.dataa(gnd),
	.datab(\memory~82_combout ),
	.datac(gnd),
	.datad(\memory~81_combout ),
	.cin(gnd),
	.combout(\memory~83_combout ),
	.cout());
// synopsys translate_off
defparam \memory~83 .lut_mask = 16'hFFCC;
defparam \memory~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
fiftyfivenm_lcell_comb \memory~86 (
// Equation(s):
// \memory~86_combout  = (\memory~84_combout ) # (\memory~85_combout )

	.dataa(gnd),
	.datab(\memory~84_combout ),
	.datac(gnd),
	.datad(\memory~85_combout ),
	.cin(gnd),
	.combout(\memory~86_combout ),
	.cout());
// synopsys translate_off
defparam \memory~86 .lut_mask = 16'hFFCC;
defparam \memory~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
fiftyfivenm_lcell_comb \memory~89 (
// Equation(s):
// \memory~89_combout  = (\memory~88_combout ) # (\memory~87_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~88_combout ),
	.datad(\memory~87_combout ),
	.cin(gnd),
	.combout(\memory~89_combout ),
	.cout());
// synopsys translate_off
defparam \memory~89 .lut_mask = 16'hFFF0;
defparam \memory~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
fiftyfivenm_lcell_comb \memory~92 (
// Equation(s):
// \memory~92_combout  = (\memory~91_combout ) # (\memory~90_combout )

	.dataa(\memory~91_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory~90_combout ),
	.cin(gnd),
	.combout(\memory~92_combout ),
	.cout());
// synopsys translate_off
defparam \memory~92 .lut_mask = 16'hFFAA;
defparam \memory~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
fiftyfivenm_lcell_comb \memory~95 (
// Equation(s):
// \memory~95_combout  = (\memory~93_combout ) # (\memory~94_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory~93_combout ),
	.datad(\memory~94_combout ),
	.cin(gnd),
	.combout(\memory~95_combout ),
	.cout());
// synopsys translate_off
defparam \memory~95 .lut_mask = 16'hFFF0;
defparam \memory~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
fiftyfivenm_lcell_comb \memory~98 (
// Equation(s):
// \memory~98_combout  = (\memory~96_combout ) # (\memory~97_combout )

	.dataa(gnd),
	.datab(\memory~96_combout ),
	.datac(\memory~97_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory~98_combout ),
	.cout());
// synopsys translate_off
defparam \memory~98 .lut_mask = 16'hFCFC;
defparam \memory~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N15
fiftyfivenm_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .listen_to_nsleep_signal = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .listen_to_nsleep_signal = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .listen_to_nsleep_signal = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N23
fiftyfivenm_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .listen_to_nsleep_signal = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N8
fiftyfivenm_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .listen_to_nsleep_signal = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
fiftyfivenm_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .listen_to_nsleep_signal = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .listen_to_nsleep_signal = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N15
fiftyfivenm_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .listen_to_nsleep_signal = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y43_N22
fiftyfivenm_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .listen_to_nsleep_signal = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .listen_to_nsleep_signal = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
fiftyfivenm_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .listen_to_nsleep_signal = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N15
fiftyfivenm_io_ibuf \address[16]~input (
	.i(address[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[16]~input_o ));
// synopsys translate_off
defparam \address[16]~input .bus_hold = "false";
defparam \address[16]~input .listen_to_nsleep_signal = "false";
defparam \address[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N1
fiftyfivenm_io_ibuf \address[17]~input (
	.i(address[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[17]~input_o ));
// synopsys translate_off
defparam \address[17]~input .bus_hold = "false";
defparam \address[17]~input .listen_to_nsleep_signal = "false";
defparam \address[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \address[18]~input (
	.i(address[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[18]~input_o ));
// synopsys translate_off
defparam \address[18]~input .bus_hold = "false";
defparam \address[18]~input .listen_to_nsleep_signal = "false";
defparam \address[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \address[19]~input (
	.i(address[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[19]~input_o ));
// synopsys translate_off
defparam \address[19]~input .bus_hold = "false";
defparam \address[19]~input .listen_to_nsleep_signal = "false";
defparam \address[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
fiftyfivenm_io_ibuf \address[20]~input (
	.i(address[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[20]~input_o ));
// synopsys translate_off
defparam \address[20]~input .bus_hold = "false";
defparam \address[20]~input .listen_to_nsleep_signal = "false";
defparam \address[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \address[21]~input (
	.i(address[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[21]~input_o ));
// synopsys translate_off
defparam \address[21]~input .bus_hold = "false";
defparam \address[21]~input .listen_to_nsleep_signal = "false";
defparam \address[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \address[22]~input (
	.i(address[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[22]~input_o ));
// synopsys translate_off
defparam \address[22]~input .bus_hold = "false";
defparam \address[22]~input .listen_to_nsleep_signal = "false";
defparam \address[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
fiftyfivenm_io_ibuf \address[23]~input (
	.i(address[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[23]~input_o ));
// synopsys translate_off
defparam \address[23]~input .bus_hold = "false";
defparam \address[23]~input .listen_to_nsleep_signal = "false";
defparam \address[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N15
fiftyfivenm_io_ibuf \address[24]~input (
	.i(address[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[24]~input_o ));
// synopsys translate_off
defparam \address[24]~input .bus_hold = "false";
defparam \address[24]~input .listen_to_nsleep_signal = "false";
defparam \address[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \address[25]~input (
	.i(address[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[25]~input_o ));
// synopsys translate_off
defparam \address[25]~input .bus_hold = "false";
defparam \address[25]~input .listen_to_nsleep_signal = "false";
defparam \address[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
fiftyfivenm_io_ibuf \address[26]~input (
	.i(address[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[26]~input_o ));
// synopsys translate_off
defparam \address[26]~input .bus_hold = "false";
defparam \address[26]~input .listen_to_nsleep_signal = "false";
defparam \address[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \address[27]~input (
	.i(address[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[27]~input_o ));
// synopsys translate_off
defparam \address[27]~input .bus_hold = "false";
defparam \address[27]~input .listen_to_nsleep_signal = "false";
defparam \address[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \address[28]~input (
	.i(address[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[28]~input_o ));
// synopsys translate_off
defparam \address[28]~input .bus_hold = "false";
defparam \address[28]~input .listen_to_nsleep_signal = "false";
defparam \address[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \address[29]~input (
	.i(address[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[29]~input_o ));
// synopsys translate_off
defparam \address[29]~input .bus_hold = "false";
defparam \address[29]~input .listen_to_nsleep_signal = "false";
defparam \address[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \address[30]~input (
	.i(address[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[30]~input_o ));
// synopsys translate_off
defparam \address[30]~input .bus_hold = "false";
defparam \address[30]~input .listen_to_nsleep_signal = "false";
defparam \address[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \address[31]~input (
	.i(address[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\address[31]~input_o ));
// synopsys translate_off
defparam \address[31]~input .bus_hold = "false";
defparam \address[31]~input .listen_to_nsleep_signal = "false";
defparam \address[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign output_data[0] = \output_data[0]~output_o ;

assign output_data[1] = \output_data[1]~output_o ;

assign output_data[2] = \output_data[2]~output_o ;

assign output_data[3] = \output_data[3]~output_o ;

assign output_data[4] = \output_data[4]~output_o ;

assign output_data[5] = \output_data[5]~output_o ;

assign output_data[6] = \output_data[6]~output_o ;

assign output_data[7] = \output_data[7]~output_o ;

assign output_data[8] = \output_data[8]~output_o ;

assign output_data[9] = \output_data[9]~output_o ;

assign output_data[10] = \output_data[10]~output_o ;

assign output_data[11] = \output_data[11]~output_o ;

assign output_data[12] = \output_data[12]~output_o ;

assign output_data[13] = \output_data[13]~output_o ;

assign output_data[14] = \output_data[14]~output_o ;

assign output_data[15] = \output_data[15]~output_o ;

assign output_data[16] = \output_data[16]~output_o ;

assign output_data[17] = \output_data[17]~output_o ;

assign output_data[18] = \output_data[18]~output_o ;

assign output_data[19] = \output_data[19]~output_o ;

assign output_data[20] = \output_data[20]~output_o ;

assign output_data[21] = \output_data[21]~output_o ;

assign output_data[22] = \output_data[22]~output_o ;

assign output_data[23] = \output_data[23]~output_o ;

assign output_data[24] = \output_data[24]~output_o ;

assign output_data[25] = \output_data[25]~output_o ;

assign output_data[26] = \output_data[26]~output_o ;

assign output_data[27] = \output_data[27]~output_o ;

assign output_data[28] = \output_data[28]~output_o ;

assign output_data[29] = \output_data[29]~output_o ;

assign output_data[30] = \output_data[30]~output_o ;

assign output_data[31] = \output_data[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
