<profile>

<section name = "Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4'" level="0">
<item name = "Date">Fri Nov 25 21:03:35 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 4.013 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 24579, 19.989 ns, 0.164 ms, 3, 24579, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_966_4">1, 24577, 7, 6, 6, 0 ~ 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 264, -</column>
<column name="Register">-, -, 229, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="x_2_fu_365_p2">+, 0, 0, 19, 12, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_227">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_588">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_593">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_597">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_601">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op53_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op64_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op78_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op85_read_state7">and, 0, 0, 2, 1, 1</column>
<column name="cmp167_fu_375_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln966_fu_359_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state7_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln971_1_fu_402_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln971_2_fu_410_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln971_3_fu_414_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln971_4_fu_418_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln971_5_fu_422_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln971_fu_381_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_r_V_10_phi_fu_306_p4">14, 3, 10, 30</column>
<column name="ap_phi_mux_r_V_11_phi_fu_296_p4">14, 3, 10, 30</column>
<column name="ap_phi_reg_pp0_iter0_r_V_1_reg_187">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_2_reg_218">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_3_reg_207">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_4_reg_240">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_5_reg_229">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_6_reg_262">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_7_reg_251">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter0_r_V_reg_197">9, 2, 10, 20</column>
<column name="ap_phi_reg_pp0_iter1_r_V_8_reg_283">14, 3, 10, 30</column>
<column name="ap_phi_reg_pp0_iter1_r_V_9_reg_273">14, 3, 10, 30</column>
<column name="ap_sig_allocacmp_x_1">9, 2, 12, 24</column>
<column name="bytePlanes1_blk_n">9, 2, 1, 2</column>
<column name="img_blk_n">9, 2, 1, 2</column>
<column name="out_pix_V_7_out_o">9, 2, 128, 256</column>
<column name="r_V_12_fu_106">9, 2, 10, 20</column>
<column name="r_V_13_fu_110">9, 2, 10, 20</column>
<column name="x_fu_102">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_1_reg_187">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_2_reg_218">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_3_reg_207">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_4_reg_240">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_5_reg_229">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_6_reg_262">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_7_reg_251">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter0_r_V_reg_197">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter1_r_V_8_reg_283">10, 0, 10, 0</column>
<column name="ap_phi_reg_pp0_iter1_r_V_9_reg_273">10, 0, 10, 0</column>
<column name="cmp167_reg_614">1, 0, 1, 0</column>
<column name="icmp_ln966_reg_610">1, 0, 1, 0</column>
<column name="or_ln971_1_reg_642">1, 0, 1, 0</column>
<column name="or_ln971_2_reg_651">1, 0, 1, 0</column>
<column name="or_ln971_3_reg_655">1, 0, 1, 0</column>
<column name="or_ln971_4_reg_659">1, 0, 1, 0</column>
<column name="or_ln971_5_reg_663">1, 0, 1, 0</column>
<column name="or_ln971_reg_623">1, 0, 1, 0</column>
<column name="r_V_12_fu_106">10, 0, 10, 0</column>
<column name="r_V_13_fu_110">10, 0, 10, 0</column>
<column name="r_V_1_reg_187">10, 0, 10, 0</column>
<column name="r_V_2_reg_218">10, 0, 10, 0</column>
<column name="r_V_3_reg_207">10, 0, 10, 0</column>
<column name="r_V_4_reg_240">10, 0, 10, 0</column>
<column name="r_V_5_reg_229">10, 0, 10, 0</column>
<column name="r_V_6_reg_262">10, 0, 10, 0</column>
<column name="r_V_7_reg_251">10, 0, 10, 0</column>
<column name="r_V_reg_197">10, 0, 10, 0</column>
<column name="x_fu_102">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4, return value</column>
<column name="img_dout">in, 60, ap_fifo, img, pointer</column>
<column name="img_num_data_valid">in, 2, ap_fifo, img, pointer</column>
<column name="img_fifo_cap">in, 2, ap_fifo, img, pointer</column>
<column name="img_empty_n">in, 1, ap_fifo, img, pointer</column>
<column name="img_read">out, 1, ap_fifo, img, pointer</column>
<column name="p_0_3_0_0_0_5159_lcssa185">in, 10, ap_none, p_0_3_0_0_0_5159_lcssa185, scalar</column>
<column name="p_0_0_0_0_0_5138_lcssa176">in, 10, ap_none, p_0_0_0_0_0_5138_lcssa176, scalar</column>
<column name="trunc_ln">in, 12, ap_none, trunc_ln, scalar</column>
<column name="bytePlanes1_din">out, 128, ap_fifo, bytePlanes1, pointer</column>
<column name="bytePlanes1_num_data_valid">in, 10, ap_fifo, bytePlanes1, pointer</column>
<column name="bytePlanes1_fifo_cap">in, 10, ap_fifo, bytePlanes1, pointer</column>
<column name="bytePlanes1_full_n">in, 1, ap_fifo, bytePlanes1, pointer</column>
<column name="bytePlanes1_write">out, 1, ap_fifo, bytePlanes1, pointer</column>
<column name="cmp169_5">in, 1, ap_none, cmp169_5, scalar</column>
<column name="cmp169_4">in, 1, ap_none, cmp169_4, scalar</column>
<column name="cmp169_3">in, 1, ap_none, cmp169_3, scalar</column>
<column name="cmp169_2">in, 1, ap_none, cmp169_2, scalar</column>
<column name="cmp169_1">in, 1, ap_none, cmp169_1, scalar</column>
<column name="sub166_cast44">in, 12, ap_none, sub166_cast44, scalar</column>
<column name="cmp169">in, 1, ap_none, cmp169, scalar</column>
<column name="p_0_3_0_0_0_5158_out">out, 10, ap_vld, p_0_3_0_0_0_5158_out, pointer</column>
<column name="p_0_3_0_0_0_5158_out_ap_vld">out, 1, ap_vld, p_0_3_0_0_0_5158_out, pointer</column>
<column name="p_0_0_0_0_0_5137_out">out, 10, ap_vld, p_0_0_0_0_0_5137_out, pointer</column>
<column name="p_0_0_0_0_0_5137_out_ap_vld">out, 1, ap_vld, p_0_0_0_0_0_5137_out, pointer</column>
<column name="out_pix_V_7_out_i">in, 128, ap_ovld, out_pix_V_7_out, pointer</column>
<column name="out_pix_V_7_out_o">out, 128, ap_ovld, out_pix_V_7_out, pointer</column>
<column name="out_pix_V_7_out_o_ap_vld">out, 1, ap_ovld, out_pix_V_7_out, pointer</column>
</table>
</item>
</section>
</profile>
