
ubuntu-preinstalled/kmod:     file format elf32-littlearm


Disassembly of section .init:

00001c10 <.init>:
    1c10:	push	{r3, lr}
    1c14:	bl	23c8 <ASN1_STRING_length@plt+0x1b4>
    1c18:	pop	{r3, pc}

Disassembly of section .plt:

00001c1c <OPENSSL_sk_value@plt-0x14>:
    1c1c:	push	{lr}		; (str lr, [sp, #-4]!)
    1c20:	ldr	lr, [pc, #4]	; 1c2c <OPENSSL_sk_value@plt-0x4>
    1c24:	add	lr, pc, lr
    1c28:	ldr	pc, [lr, #8]!
    1c2c:	andeq	r8, r2, r0, lsr #3

00001c30 <OPENSSL_sk_value@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #40, 20	; 0x28000
    1c38:	ldr	pc, [ip, #416]!	; 0x1a0

00001c3c <init_module@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #40, 20	; 0x28000
    1c44:	ldr	pc, [ip, #408]!	; 0x198

00001c48 <qsort@plt>:
    1c48:			; <UNDEFINED> instruction: 0xe7fd4778
    1c4c:	add	ip, pc, #0, 12
    1c50:	add	ip, ip, #40, 20	; 0x28000
    1c54:	ldr	pc, [ip, #396]!	; 0x18c

00001c58 <strerror@plt>:
    1c58:	add	ip, pc, #0, 12
    1c5c:	add	ip, ip, #40, 20	; 0x28000
    1c60:	ldr	pc, [ip, #388]!	; 0x184

00001c64 <regfree@plt>:
    1c64:	add	ip, pc, #0, 12
    1c68:	add	ip, ip, #40, 20	; 0x28000
    1c6c:	ldr	pc, [ip, #380]!	; 0x17c

00001c70 <mkdir@plt>:
    1c70:	add	ip, pc, #0, 12
    1c74:	add	ip, ip, #40, 20	; 0x28000
    1c78:	ldr	pc, [ip, #372]!	; 0x174

00001c7c <PKCS7_SIGNER_INFO_get0_algs@plt>:
    1c7c:	add	ip, pc, #0, 12
    1c80:	add	ip, ip, #40, 20	; 0x28000
    1c84:	ldr	pc, [ip, #364]!	; 0x16c

00001c88 <unsetenv@plt>:
    1c88:	add	ip, pc, #0, 12
    1c8c:	add	ip, ip, #40, 20	; 0x28000
    1c90:	ldr	pc, [ip, #356]!	; 0x164

00001c94 <abort@plt>:
    1c94:	add	ip, pc, #0, 12
    1c98:	add	ip, ip, #40, 20	; 0x28000
    1c9c:	ldr	pc, [ip, #348]!	; 0x15c

00001ca0 <opendir@plt>:
    1ca0:	add	ip, pc, #0, 12
    1ca4:	add	ip, ip, #40, 20	; 0x28000
    1ca8:	ldr	pc, [ip, #340]!	; 0x154

00001cac <memcmp@plt>:
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #40, 20	; 0x28000
    1cb4:	ldr	pc, [ip, #332]!	; 0x14c

00001cb8 <__libc_start_main@plt>:
    1cb8:	add	ip, pc, #0, 12
    1cbc:	add	ip, ip, #40, 20	; 0x28000
    1cc0:	ldr	pc, [ip, #324]!	; 0x144

00001cc4 <__gmon_start__@plt>:
    1cc4:	add	ip, pc, #0, 12
    1cc8:	add	ip, ip, #40, 20	; 0x28000
    1ccc:	ldr	pc, [ip, #316]!	; 0x13c

00001cd0 <__isoc99_sscanf@plt>:
    1cd0:	add	ip, pc, #0, 12
    1cd4:	add	ip, ip, #40, 20	; 0x28000
    1cd8:	ldr	pc, [ip, #308]!	; 0x134

00001cdc <strsep@plt>:
    1cdc:	add	ip, pc, #0, 12
    1ce0:	add	ip, ip, #40, 20	; 0x28000
    1ce4:	ldr	pc, [ip, #300]!	; 0x12c

00001ce8 <OBJ_obj2nid@plt>:
    1ce8:	add	ip, pc, #0, 12
    1cec:	add	ip, ip, #40, 20	; 0x28000
    1cf0:	ldr	pc, [ip, #292]!	; 0x124

00001cf4 <strncpy@plt>:
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #40, 20	; 0x28000
    1cfc:	ldr	pc, [ip, #284]!	; 0x11c

00001d00 <fclose@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #40, 20	; 0x28000
    1d08:	ldr	pc, [ip, #276]!	; 0x114

00001d0c <fgets@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #40, 20	; 0x28000
    1d14:	ldr	pc, [ip, #268]!	; 0x10c

00001d18 <getenv@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #40, 20	; 0x28000
    1d20:	ldr	pc, [ip, #260]!	; 0x104

00001d24 <__printf_chk@plt>:
    1d24:			; <UNDEFINED> instruction: 0xe7fd4778
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #40, 20	; 0x28000
    1d30:	ldr	pc, [ip, #248]!	; 0xf8

00001d34 <system@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #40, 20	; 0x28000
    1d3c:	ldr	pc, [ip, #240]!	; 0xf0

00001d40 <strchr@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #40, 20	; 0x28000
    1d48:	ldr	pc, [ip, #232]!	; 0xe8

00001d4c <get_current_dir_name@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #40, 20	; 0x28000
    1d54:	ldr	pc, [ip, #224]!	; 0xe0

00001d58 <calloc@plt>:
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #40, 20	; 0x28000
    1d60:	ldr	pc, [ip, #216]!	; 0xd8

00001d64 <__uflow@plt>:
    1d64:			; <UNDEFINED> instruction: 0xe7fd4778
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #40, 20	; 0x28000
    1d70:	ldr	pc, [ip, #204]!	; 0xcc

00001d74 <X509_ALGOR_get0@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #40, 20	; 0x28000
    1d7c:	ldr	pc, [ip, #196]!	; 0xc4

00001d80 <memset@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #40, 20	; 0x28000
    1d88:	ldr	pc, [ip, #188]!	; 0xbc

00001d8c <uname@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #40, 20	; 0x28000
    1d94:	ldr	pc, [ip, #180]!	; 0xb4

00001d98 <ASN1_INTEGER_to_BN@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #40, 20	; 0x28000
    1da0:	ldr	pc, [ip, #172]!	; 0xac

00001da4 <strrchr@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #40, 20	; 0x28000
    1dac:	ldr	pc, [ip, #164]!	; 0xa4

00001db0 <X509_NAME_get_entry@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #40, 20	; 0x28000
    1db8:	ldr	pc, [ip, #156]!	; 0x9c

00001dbc <BN_num_bits@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #40, 20	; 0x28000
    1dc4:	ldr	pc, [ip, #148]!	; 0x94

00001dc8 <X509_NAME_ENTRY_get_data@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #40, 20	; 0x28000
    1dd0:	ldr	pc, [ip, #140]!	; 0x8c

00001dd4 <__assert_fail@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #40, 20	; 0x28000
    1ddc:	ldr	pc, [ip, #132]!	; 0x84

00001de0 <__fxstat64@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #40, 20	; 0x28000
    1de8:	ldr	pc, [ip, #124]!	; 0x7c

00001dec <renameat@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #40, 20	; 0x28000
    1df4:	ldr	pc, [ip, #116]!	; 0x74

00001df8 <ASN1_STRING_get0_data@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #40, 20	; 0x28000
    1e00:	ldr	pc, [ip, #108]!	; 0x6c

00001e04 <strtoull@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #40, 20	; 0x28000
    1e0c:	ldr	pc, [ip, #100]!	; 0x64

00001e10 <free@plt>:
    1e10:			; <UNDEFINED> instruction: 0xe7fd4778
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #40, 20	; 0x28000
    1e1c:	ldr	pc, [ip, #88]!	; 0x58

00001e20 <read@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #40, 20	; 0x28000
    1e28:	ldr	pc, [ip, #80]!	; 0x50

00001e2c <write@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #40, 20	; 0x28000
    1e34:	ldr	pc, [ip, #72]!	; 0x48

00001e38 <getopt_long@plt>:
    1e38:	add	ip, pc, #0, 12
    1e3c:	add	ip, ip, #40, 20	; 0x28000
    1e40:	ldr	pc, [ip, #64]!	; 0x40

00001e44 <d2i_PKCS7_bio@plt>:
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #40, 20	; 0x28000
    1e4c:	ldr	pc, [ip, #56]!	; 0x38

00001e50 <secure_getenv@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #40, 20	; 0x28000
    1e58:	ldr	pc, [ip, #48]!	; 0x30

00001e5c <openlog@plt>:
    1e5c:			; <UNDEFINED> instruction: 0xe7fd4778
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #40, 20	; 0x28000
    1e68:	ldr	pc, [ip, #36]!	; 0x24

00001e6c <openat64@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #40, 20	; 0x28000
    1e74:	ldr	pc, [ip, #28]!

00001e78 <gettimeofday@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #40, 20	; 0x28000
    1e80:	ldr	pc, [ip, #20]!

00001e84 <fseek@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #40, 20	; 0x28000
    1e8c:	ldr	pc, [ip, #12]!

00001e90 <__asprintf_chk@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #40, 20	; 0x28000
    1e98:	ldr	pc, [ip, #4]!

00001e9c <__memcpy_chk@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #159744	; 0x27000
    1ea4:	ldr	pc, [ip, #4092]!	; 0xffc

00001ea8 <pread64@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #159744	; 0x27000
    1eb0:	ldr	pc, [ip, #4084]!	; 0xff4

00001eb4 <fflush@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #159744	; 0x27000
    1ebc:	ldr	pc, [ip, #4076]!	; 0xfec

00001ec0 <regcomp@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #159744	; 0x27000
    1ec8:	ldr	pc, [ip, #4068]!	; 0xfe4

00001ecc <strlen@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #159744	; 0x27000
    1ed4:	ldr	pc, [ip, #4060]!	; 0xfdc

00001ed8 <memcpy@plt>:
    1ed8:			; <UNDEFINED> instruction: 0xe7fd4778
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #159744	; 0x27000
    1ee4:	ldr	pc, [ip, #4048]!	; 0xfd0

00001ee8 <fopen64@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #159744	; 0x27000
    1ef0:	ldr	pc, [ip, #4040]!	; 0xfc8

00001ef4 <PKCS7_get_signer_info@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #159744	; 0x27000
    1efc:	ldr	pc, [ip, #4032]!	; 0xfc0

00001f00 <BIO_new_mem_buf@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #159744	; 0x27000
    1f08:	ldr	pc, [ip, #4024]!	; 0xfb8

00001f0c <ftell@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #159744	; 0x27000
    1f14:	ldr	pc, [ip, #4016]!	; 0xfb0

00001f18 <strtol@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #159744	; 0x27000
    1f20:	ldr	pc, [ip, #4008]!	; 0xfa8

00001f24 <strcpy@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #159744	; 0x27000
    1f2c:	ldr	pc, [ip, #4000]!	; 0xfa0

00001f30 <open64@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #159744	; 0x27000
    1f38:	ldr	pc, [ip, #3992]!	; 0xf98

00001f3c <__vfprintf_chk@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #159744	; 0x27000
    1f44:	ldr	pc, [ip, #3984]!	; 0xf90

00001f48 <raise@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #159744	; 0x27000
    1f50:	ldr	pc, [ip, #3976]!	; 0xf88

00001f54 <__snprintf_chk@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #159744	; 0x27000
    1f5c:	ldr	pc, [ip, #3968]!	; 0xf80

00001f60 <dirfd@plt>:
    1f60:	add	ip, pc, #0, 12
    1f64:	add	ip, ip, #159744	; 0x27000
    1f68:	ldr	pc, [ip, #3960]!	; 0xf78

00001f6c <fdopen@plt>:
    1f6c:	add	ip, pc, #0, 12
    1f70:	add	ip, ip, #159744	; 0x27000
    1f74:	ldr	pc, [ip, #3952]!	; 0xf70

00001f78 <__syslog_chk@plt>:
    1f78:	add	ip, pc, #0, 12
    1f7c:	add	ip, ip, #159744	; 0x27000
    1f80:	ldr	pc, [ip, #3944]!	; 0xf68

00001f84 <strstr@plt>:
    1f84:	add	ip, pc, #0, 12
    1f88:	add	ip, ip, #159744	; 0x27000
    1f8c:	ldr	pc, [ip, #3936]!	; 0xf60

00001f90 <close@plt>:
    1f90:	add	ip, pc, #0, 12
    1f94:	add	ip, ip, #159744	; 0x27000
    1f98:	ldr	pc, [ip, #3928]!	; 0xf58

00001f9c <fwrite@plt>:
    1f9c:	add	ip, pc, #0, 12
    1fa0:	add	ip, ip, #159744	; 0x27000
    1fa4:	ldr	pc, [ip, #3920]!	; 0xf50

00001fa8 <lzma_code@plt>:
    1fa8:	add	ip, pc, #0, 12
    1fac:	add	ip, ip, #159744	; 0x27000
    1fb0:	ldr	pc, [ip, #3912]!	; 0xf48

00001fb4 <closedir@plt>:
    1fb4:	add	ip, pc, #0, 12
    1fb8:	add	ip, ip, #159744	; 0x27000
    1fbc:	ldr	pc, [ip, #3904]!	; 0xf40

00001fc0 <__ctype_b_loc@plt>:
    1fc0:	add	ip, pc, #0, 12
    1fc4:	add	ip, ip, #159744	; 0x27000
    1fc8:	ldr	pc, [ip, #3896]!	; 0xf38

00001fcc <__xstat64@plt>:
    1fcc:	add	ip, pc, #0, 12
    1fd0:	add	ip, ip, #159744	; 0x27000
    1fd4:	ldr	pc, [ip, #3888]!	; 0xf30

00001fd8 <strdup@plt>:
    1fd8:	add	ip, pc, #0, 12
    1fdc:	add	ip, ip, #159744	; 0x27000
    1fe0:	ldr	pc, [ip, #3880]!	; 0xf28

00001fe4 <lseek64@plt>:
    1fe4:	add	ip, pc, #0, 12
    1fe8:	add	ip, ip, #159744	; 0x27000
    1fec:	ldr	pc, [ip, #3872]!	; 0xf20

00001ff0 <malloc@plt>:
    1ff0:	add	ip, pc, #0, 12
    1ff4:	add	ip, ip, #159744	; 0x27000
    1ff8:	ldr	pc, [ip, #3864]!	; 0xf18

00001ffc <mmap64@plt>:
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #159744	; 0x27000
    2004:	ldr	pc, [ip, #3856]!	; 0xf10

00002008 <X509_NAME_ENTRY_get_object@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #159744	; 0x27000
    2010:	ldr	pc, [ip, #3848]!	; 0xf08

00002014 <__stack_chk_fail@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #159744	; 0x27000
    201c:	ldr	pc, [ip, #3840]!	; 0xf00

00002020 <__fprintf_chk@plt>:
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #159744	; 0x27000
    2028:	ldr	pc, [ip, #3832]!	; 0xef8

0000202c <X509_NAME_entry_count@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #159744	; 0x27000
    2034:	ldr	pc, [ip, #3824]!	; 0xef0

00002038 <strnlen@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #159744	; 0x27000
    2040:	ldr	pc, [ip, #3816]!	; 0xee8

00002044 <fputc@plt>:
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #159744	; 0x27000
    204c:	ldr	pc, [ip, #3808]!	; 0xee0

00002050 <strtok@plt>:
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #159744	; 0x27000
    2058:	ldr	pc, [ip, #3800]!	; 0xed8

0000205c <strtok_r@plt>:
    205c:	add	ip, pc, #0, 12
    2060:	add	ip, ip, #159744	; 0x27000
    2064:	ldr	pc, [ip, #3792]!	; 0xed0

00002068 <regexec@plt>:
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #159744	; 0x27000
    2070:	ldr	pc, [ip, #3784]!	; 0xec8

00002074 <lzma_end@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #159744	; 0x27000
    207c:	ldr	pc, [ip, #3776]!	; 0xec0

00002080 <memmove@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #159744	; 0x27000
    2088:	ldr	pc, [ip, #3768]!	; 0xeb8

0000208c <fnmatch@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #159744	; 0x27000
    2094:	ldr	pc, [ip, #3760]!	; 0xeb0

00002098 <puts@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #159744	; 0x27000
    20a0:	ldr	pc, [ip, #3752]!	; 0xea8

000020a4 <getpid@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #159744	; 0x27000
    20ac:	ldr	pc, [ip, #3744]!	; 0xea0

000020b0 <closelog@plt>:
    20b0:			; <UNDEFINED> instruction: 0xe7fd4778
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #159744	; 0x27000
    20bc:	ldr	pc, [ip, #3732]!	; 0xe94

000020c0 <munmap@plt>:
    20c0:			; <UNDEFINED> instruction: 0xe7fd4778
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #159744	; 0x27000
    20cc:	ldr	pc, [ip, #3720]!	; 0xe88

000020d0 <BN_bn2bin@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #159744	; 0x27000
    20d8:	ldr	pc, [ip, #3712]!	; 0xe80

000020dc <PKCS7_free@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #159744	; 0x27000
    20e4:	ldr	pc, [ip, #3704]!	; 0xe78

000020e8 <delete_module@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #159744	; 0x27000
    20f0:	ldr	pc, [ip, #3696]!	; 0xe70

000020f4 <readdir64@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #159744	; 0x27000
    20fc:	ldr	pc, [ip, #3688]!	; 0xe68

00002100 <putc@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #159744	; 0x27000
    2108:	ldr	pc, [ip, #3680]!	; 0xe60

0000210c <unlinkat@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #159744	; 0x27000
    2114:	ldr	pc, [ip, #3672]!	; 0xe58

00002118 <BIO_free@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #159744	; 0x27000
    2120:	ldr	pc, [ip, #3664]!	; 0xe50

00002124 <strcspn@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #159744	; 0x27000
    212c:	ldr	pc, [ip, #3656]!	; 0xe48

00002130 <__sprintf_chk@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #159744	; 0x27000
    2138:	ldr	pc, [ip, #3648]!	; 0xe40

0000213c <fread@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #159744	; 0x27000
    2144:	ldr	pc, [ip, #3640]!	; 0xe38

00002148 <strncmp@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #159744	; 0x27000
    2150:	ldr	pc, [ip, #3632]!	; 0xe30

00002154 <ferror@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #159744	; 0x27000
    215c:	ldr	pc, [ip, #3624]!	; 0xe28

00002160 <realloc@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #159744	; 0x27000
    2168:	ldr	pc, [ip, #3616]!	; 0xe20

0000216c <syscall@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #159744	; 0x27000
    2174:	ldr	pc, [ip, #3608]!	; 0xe18

00002178 <lzma_stream_decoder@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #159744	; 0x27000
    2180:	ldr	pc, [ip, #3600]!	; 0xe10

00002184 <__fxstatat64@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #159744	; 0x27000
    218c:	ldr	pc, [ip, #3592]!	; 0xe08

00002190 <memchr@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #159744	; 0x27000
    2198:	ldr	pc, [ip, #3584]!	; 0xe00

0000219c <setenv@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #159744	; 0x27000
    21a4:	ldr	pc, [ip, #3576]!	; 0xdf8

000021a8 <strcmp@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #159744	; 0x27000
    21b0:	ldr	pc, [ip, #3568]!	; 0xdf0

000021b4 <exit@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #159744	; 0x27000
    21bc:	ldr	pc, [ip, #3560]!	; 0xde8

000021c0 <__vasprintf_chk@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #159744	; 0x27000
    21c8:	ldr	pc, [ip, #3552]!	; 0xde0

000021cc <__errno_location@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #159744	; 0x27000
    21d4:	ldr	pc, [ip, #3544]!	; 0xdd8

000021d8 <basename@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #159744	; 0x27000
    21e0:	ldr	pc, [ip, #3536]!	; 0xdd0

000021e4 <__cxa_finalize@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #159744	; 0x27000
    21ec:	ldr	pc, [ip, #3528]!	; 0xdc8

000021f0 <BN_free@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #159744	; 0x27000
    21f8:	ldr	pc, [ip, #3520]!	; 0xdc0

000021fc <fdopendir@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #159744	; 0x27000
    2204:	ldr	pc, [ip, #3512]!	; 0xdb8

00002208 <fputs@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #159744	; 0x27000
    2210:	ldr	pc, [ip, #3504]!	; 0xdb0

00002214 <ASN1_STRING_length@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #159744	; 0x27000
    221c:	ldr	pc, [ip, #3496]!	; 0xda8

Disassembly of section .text:

00002220 <.text>:
    2220:	ldrbmi	lr, [r0, sp, lsr #18]!
    2224:	svcmi	0x0048460d
    2228:	blmi	122e438 <ASN1_STRING_length@plt+0x122c224>
    222c:	ldrbtmi	r4, [pc], #-1542	; 2234 <ASN1_STRING_length@plt+0x20>
    2230:	ldmpl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    2234:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    2238:	svc	0x00b6f7ff
    223c:	blmi	11709c4 <ASN1_STRING_length@plt+0x116e7b0>
    2240:	bmi	1153a58 <ASN1_STRING_length@plt+0x1151844>
    2244:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    2248:	ldrbtmi	r9, [sl], #-0
    224c:			; <UNDEFINED> instruction: 0xf7ff4630
    2250:	mcrrne	13, 15, lr, r3, cr4
    2254:	ldmdacs	r6, {r3, r5, ip, lr, pc}^
    2258:	stmdacs	r8!, {r1, r2, r3, r4, r6, ip, lr, pc}^
    225c:	ldmdacs	pc!, {r0, r2, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    2260:	ldcmi	0, cr13, [lr, #-352]!	; 0xfffffea0
    2264:	bmi	f93a78 <ASN1_STRING_length@plt+0xf91864>
    2268:	strmi	r2, [ip], -r1, lsl #2
    226c:	ldrbtmi	r5, [sl], #-2424	; 0xfffff688
    2270:			; <UNDEFINED> instruction: 0xf7ff6800
    2274:			; <UNDEFINED> instruction: 0xe013eed6
    2278:			; <UNDEFINED> instruction: 0xf7ff6828
    227c:	ldcmi	15, cr14, [r9], #-696	; 0xfffffd48
    2280:	svcne	0x0027447c
    2284:	pkhbtmi	r3, r0, r4, lsl #8
    2288:	svcls	0x0004f857
    228c:			; <UNDEFINED> instruction: 0xf8d94641
    2290:			; <UNDEFINED> instruction: 0xf7ff0000
    2294:	cmplt	r8, #552	; 0x228
    2298:	ldrhle	r4, [r5, #44]!	; 0x2c
    229c:	streq	pc, [r1], #-111	; 0xffffff91
    22a0:	andlt	r4, r2, r0, lsr #12
    22a4:			; <UNDEFINED> instruction: 0x87f0e8bd
    22a8:	ldmpl	fp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
    22ac:	addsmi	r6, lr, #1769472	; 0x1b0000
    22b0:			; <UNDEFINED> instruction: 0xf8dfdd40
    22b4:			; <UNDEFINED> instruction: 0xf85580b8
    22b8:	ldrbtmi	sl, [r8], #35	; 0x23
    22bc:	blls	140424 <ASN1_STRING_length@plt+0x13e210>
    22c0:	strcc	r4, [r1], #-1617	; 0xfffff9af
    22c4:	ldrdeq	pc, [r0], -r9
    22c8:	svc	0x006ef7ff
    22cc:	stfcsd	f3, [r3], {192}	; 0xc0
    22d0:	stmdami	r2!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    22d4:	bmi	993c28 <ASN1_STRING_length@plt+0x991a14>
    22d8:	ldmdapl	r8!, {r0, r8, sp}
    22dc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    22e0:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    22e4:	ldrtmi	r4, [r0], -r9, lsr #12
    22e8:			; <UNDEFINED> instruction: 0xf8d2f000
    22ec:	ldrb	r2, [r7, r1, lsl #8]
    22f0:	ldrdcc	pc, [r4], -r9
    22f4:	ldrtmi	r4, [r0], -r9, lsr #12
    22f8:	pop	{r1, ip, sp, pc}
    22fc:			; <UNDEFINED> instruction: 0x471847f0
    2300:	strcc	r3, [r4, #-3585]	; 0xfffff1ff
    2304:	ldrdcc	pc, [r4], -r9
    2308:	ldrtmi	r4, [r0], -r9, lsr #12
    230c:	mcrne	7, 0, r4, cr4, cr8, {4}
    2310:	ldrb	sp, [lr, r6, asr #21]
    2314:	strb	r2, [r3, r1, lsl #8]
    2318:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    231c:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
    2320:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    2324:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
    2328:			; <UNDEFINED> instruction: 0x4629e7ba
    232c:			; <UNDEFINED> instruction: 0xf0004630
    2330:	ldr	pc, [r5, pc, lsr #17]!
    2334:	andscs	r4, r0, #9216	; 0x2400
    2338:	tstcs	r1, r0, lsl r8
    233c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    2340:			; <UNDEFINED> instruction: 0xf7ff681b
    2344:	strb	lr, [sp, ip, lsr #28]
    2348:	muleq	r2, sl, fp
    234c:	andeq	r0, r0, r8, lsl r2
    2350:	andeq	r2, r1, r0, ror #1
    2354:	andeq	r7, r2, sl, lsl r4
    2358:	andeq	r2, r1, sl, ror #2
    235c:	andeq	r0, r0, r0, lsr #4
    2360:	andeq	r2, r1, r2, ror #1
    2364:	andeq	r7, r2, r0, lsr #20
    2368:	andeq	r0, r0, r8, lsl #4
    236c:	ldrdeq	r7, [r2], -sl
    2370:	strheq	r2, [r1], -r8
    2374:	andeq	r2, r1, r2
    2378:	andeq	r2, r1, sl
    237c:	andeq	r2, r1, r2, asr #32
    2380:	bleq	3e4c4 <ASN1_STRING_length@plt+0x3c2b0>
    2384:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2388:	strbtmi	fp, [sl], -r2, lsl #24
    238c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2390:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2394:	ldrmi	sl, [sl], #776	; 0x308
    2398:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    239c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    23a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    23a4:			; <UNDEFINED> instruction: 0xf85a4b06
    23a8:	stmdami	r6, {r0, r1, ip, sp}
    23ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    23b0:	stc	7, cr15, [r2], {255}	; 0xff
    23b4:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    23b8:	andeq	r7, r2, r4, lsl sl
    23bc:	strdeq	r0, [r0], -ip
    23c0:	andeq	r0, r0, r0, lsl r2
    23c4:	andeq	r0, r0, r0, lsr r2
    23c8:	ldr	r3, [pc, #20]	; 23e4 <ASN1_STRING_length@plt+0x1d0>
    23cc:	ldr	r2, [pc, #20]	; 23e8 <ASN1_STRING_length@plt+0x1d4>
    23d0:	add	r3, pc, r3
    23d4:	ldr	r2, [r3, r2]
    23d8:	cmp	r2, #0
    23dc:	bxeq	lr
    23e0:	b	1cc4 <__gmon_start__@plt>
    23e4:	strdeq	r7, [r2], -r4
    23e8:	andeq	r0, r0, r0, lsl #4
    23ec:	blmi	1d440c <ASN1_STRING_length@plt+0x1d21f8>
    23f0:	bmi	1d35d8 <ASN1_STRING_length@plt+0x1d13c4>
    23f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    23f8:	andle	r4, r3, sl, ror r4
    23fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2400:	ldrmi	fp, [r8, -r3, lsl #2]
    2404:	svclt	0x00004770
    2408:	andeq	r7, r2, r8, ror ip
    240c:	andeq	r7, r2, r4, ror ip
    2410:	ldrdeq	r7, [r2], -r0
    2414:	andeq	r0, r0, r4, lsl #4
    2418:	stmdbmi	r9, {r3, fp, lr}
    241c:	bmi	253604 <ASN1_STRING_length@plt+0x2513f0>
    2420:	bne	25360c <ASN1_STRING_length@plt+0x2513f8>
    2424:	svceq	0x00cb447a
    2428:			; <UNDEFINED> instruction: 0x01a1eb03
    242c:	andle	r1, r3, r9, asr #32
    2430:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2434:	ldrmi	fp, [r8, -r3, lsl #2]
    2438:	svclt	0x00004770
    243c:	andeq	r7, r2, ip, asr #24
    2440:	andeq	r7, r2, r8, asr #24
    2444:	andeq	r7, r2, r4, lsr #19
    2448:	andeq	r0, r0, ip, lsl #4
    244c:	blmi	2af874 <ASN1_STRING_length@plt+0x2ad660>
    2450:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2454:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2458:	blmi	270a0c <ASN1_STRING_length@plt+0x26e7f8>
    245c:	ldrdlt	r5, [r3, -r3]!
    2460:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2464:			; <UNDEFINED> instruction: 0xf7ff6818
    2468:			; <UNDEFINED> instruction: 0xf7ffeebe
    246c:	blmi	1c2370 <ASN1_STRING_length@plt+0x1c015c>
    2470:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2474:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2478:	andeq	r7, r2, r6, lsl ip
    247c:	andeq	r7, r2, r4, ror r9
    2480:	andeq	r0, r0, ip, lsr #4
    2484:	muleq	r2, sl, fp
    2488:	strdeq	r7, [r2], -r6
    248c:	svclt	0x0000e7c4
    2490:	stmdavs	r8, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    2494:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2498:			; <UNDEFINED> instruction: 0x4e1f491e
    249c:	cfldrsmi	mvf4, [pc], {121}	; 0x79
    24a0:	ldrbtmi	r4, [lr], #-3871	; 0xfffff0e1
    24a4:	ldrbtmi	r4, [pc], #-1148	; 24ac <ASN1_STRING_length@plt+0x298>
    24a8:	strcc	r1, [ip], #-3365	; 0xfffff2db
    24ac:	andcs	r4, r1, r2, lsl #12
    24b0:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    24b4:	bmi	715128 <ASN1_STRING_length@plt+0x712f14>
    24b8:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    24bc:	ldrbtmi	r2, [sl], #-1
    24c0:	ldmdavs	r2, {r0, r1, r4, r8, ip, sp, pc}
    24c4:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    24c8:	andle	r4, r8, r5, lsr #5
    24cc:	blcs	140628 <ASN1_STRING_length@plt+0x13e414>
    24d0:	andcs	r4, r1, r1, lsr r6
    24d4:	blcs	1c728 <ASN1_STRING_length@plt+0x1a514>
    24d8:	adcmi	sp, r5, #-1073741764	; 0xc000003c
    24dc:	ldmdami	r3, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    24e0:	ldrbtmi	r4, [r8], #-3347	; 0xfffff2ed
    24e4:			; <UNDEFINED> instruction: 0xf7ff4e13
    24e8:	blmi	4fdc50 <ASN1_STRING_length@plt+0x4fba3c>
    24ec:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    24f0:	ldrcc	r1, [r8, #-3372]	; 0xfffff2d4
    24f4:	strd	r5, [r1], -sl
    24f8:	blcs	140650 <ASN1_STRING_length@plt+0x13e43c>
    24fc:			; <UNDEFINED> instruction: 0x46316893
    2500:	tstlt	r3, r1
    2504:			; <UNDEFINED> instruction: 0xf7ff6812
    2508:	adcmi	lr, ip, #16, 24	; 0x1000
    250c:	strdcs	sp, [r0], -r4
    2510:	svclt	0x0000bdf8
    2514:	andeq	r1, r1, r8, ror #26
    2518:	andeq	r1, r1, r2, lsr #28
    251c:	strdeq	r7, [r2], -r0
    2520:	andeq	r7, r2, r2, lsr #18
    2524:	andeq	r1, r1, r6, lsr sp
    2528:	muleq	r2, r6, r1
    252c:	andeq	r1, r1, lr, ror #27
    2530:			; <UNDEFINED> instruction: 0x000277b4
    2534:	ldrdeq	r1, [r1], -r6
    2538:	andeq	r0, r0, r8, lsr #4
    253c:	ldmdbmi	ip, {r0, r1, r3, r9, sl, lr}^
    2540:	ldrbtmi	r4, [r9], #-2652	; 0xfffff5a4
    2544:	svcmi	0x00f0e92d
    2548:	stmpl	sl, {r2, r9, sl, lr}
    254c:	ldclmi	0, cr11, [sl, #-548]	; 0xfffffddc
    2550:	ldmdavs	r2, {r0, sl, fp, sp}
    2554:			; <UNDEFINED> instruction: 0xf04f9207
    2558:			; <UNDEFINED> instruction: 0xf04f0200
    255c:	ldrbtmi	r0, [sp], #-0
    2560:	andsle	r9, r5, r5
    2564:	tstcs	r1, r5, asr r8
    2568:	ldmdavs	fp, {r0, r2, r4, r6, r9, fp, lr}
    256c:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    2570:			; <UNDEFINED> instruction: 0xf7ff6800
    2574:	andcs	lr, r1, r6, asr sp
    2578:	blmi	1394ec8 <ASN1_STRING_length@plt+0x1392cb4>
    257c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2580:	blls	1dc5f0 <ASN1_STRING_length@plt+0x1da3dc>
    2584:			; <UNDEFINED> instruction: 0xf040405a
    2588:	mullt	r9, r0, r0
    258c:	svchi	0x00f0e8bd
    2590:			; <UNDEFINED> instruction: 0xf007a905
    2594:	andls	pc, r3, r3, lsl #27
    2598:	rsble	r2, r9, r0, lsl #16
    259c:			; <UNDEFINED> instruction: 0xf00ca906
    25a0:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    25a4:	stmdami	r8, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, lr, pc}^
    25a8:			; <UNDEFINED> instruction: 0xf7ff4478
    25ac:			; <UNDEFINED> instruction: 0xf8dded76
    25b0:			; <UNDEFINED> instruction: 0xf1b99018
    25b4:	subsle	r0, r3, r0, lsl #30
    25b8:			; <UNDEFINED> instruction: 0xf8df4b44
    25bc:	stmiapl	sp!, {r2, r4, r8, sp, pc}^
    25c0:			; <UNDEFINED> instruction: 0x464844fa
    25c4:			; <UNDEFINED> instruction: 0xf00b2601
    25c8:	strmi	pc, [r0], r3, lsl #30
    25cc:			; <UNDEFINED> instruction: 0xff06f00b
    25d0:	strbmi	r4, [r0], -r2, lsl #12
    25d4:			; <UNDEFINED> instruction: 0xf00d9202
    25d8:	strmi	pc, [r4], -r5, ror #17
    25dc:			; <UNDEFINED> instruction: 0xf00c4640
    25e0:	bls	c2434 <ASN1_STRING_length@plt+0xc0220>
    25e4:	strls	r4, [r0], #-1617	; 0xfffff9af
    25e8:	andcs	r4, r1, r3, lsl #12
    25ec:	bl	fe7405f0 <ASN1_STRING_length@plt+0xfe73e3dc>
    25f0:			; <UNDEFINED> instruction: 0xf00d4640
    25f4:			; <UNDEFINED> instruction: 0x4607f973
    25f8:	ldmiblt	r8, {r2, r9, sl, lr}
    25fc:	eorcs	lr, ip, sp, lsl r0
    2600:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2604:			; <UNDEFINED> instruction: 0x26004658
    2608:	cdp2	0, 14, cr15, cr8, cr11, {0}
    260c:			; <UNDEFINED> instruction: 0xf7ff6829
    2610:			; <UNDEFINED> instruction: 0x4658edfc
    2614:	ldc2	0, cr15, [r6], {11}
    2618:	ldrtmi	r4, [r8], -r1, lsr #12
    261c:	blx	ff73e646 <ASN1_STRING_length@plt+0xff73c432>
    2620:	cmplt	r0, r4, lsl #12
    2624:			; <UNDEFINED> instruction: 0xf00b4620
    2628:	stmdavs	r9!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    262c:	cfmadd32cs	mvax4, mvfx4, mvfx0, mvfx3
    2630:	eorcs	sp, r0, r5, ror #1
    2634:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    2638:	stmdavs	r9!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    263c:			; <UNDEFINED> instruction: 0xf7ff200a
    2640:	ldrtmi	lr, [r8], -r0, ror #26
    2644:	blx	1f3e678 <ASN1_STRING_length@plt+0x1f3c464>
    2648:			; <UNDEFINED> instruction: 0xf00b4640
    264c:			; <UNDEFINED> instruction: 0x4649fbfb
    2650:			; <UNDEFINED> instruction: 0xf0089806
    2654:	strmi	pc, [r1], r1, asr #23
    2658:			; <UNDEFINED> instruction: 0xd1b22800
    265c:			; <UNDEFINED> instruction: 0x9018f8dd
    2660:			; <UNDEFINED> instruction: 0xf00b4648
    2664:	stmdals	r3, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    2668:			; <UNDEFINED> instruction: 0xf9dcf008
    266c:	str	r2, [r3, r0]
    2670:	andscs	r4, sl, #18432	; 0x4800
    2674:			; <UNDEFINED> instruction: 0x46214817
    2678:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    267c:			; <UNDEFINED> instruction: 0xf7ff681b
    2680:	strtmi	lr, [r0], -lr, lsl #25
    2684:	blmi	37c46c <ASN1_STRING_length@plt+0x37a258>
    2688:	stmiapl	fp!, {r6, r9, lr}^
    268c:			; <UNDEFINED> instruction: 0xf7ff681d
    2690:	bmi	47d228 <ASN1_STRING_length@plt+0x47b014>
    2694:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    2698:	strtmi	r4, [r8], -r3, lsl #12
    269c:	stcl	7, cr15, [r0], {255}	; 0xff
    26a0:			; <UNDEFINED> instruction: 0xf0089803
    26a4:			; <UNDEFINED> instruction: 0x4620f9bf
    26a8:			; <UNDEFINED> instruction: 0xf7ffe766
    26ac:	svclt	0x0000ecb4
    26b0:	andeq	r7, r2, r6, lsl #17
    26b4:	andeq	r0, r0, r4, lsl r2
    26b8:	andeq	r7, r2, sl, ror #16
    26bc:	andeq	r0, r0, r0, lsr #4
    26c0:	andeq	r1, r1, sl, asr #28
    26c4:	andeq	r7, r2, ip, asr #16
    26c8:	andeq	r1, r1, r4, ror #28
    26cc:	andeq	r0, r0, ip, lsl r2
    26d0:	andeq	r1, r1, r4, ror lr
    26d4:	andeq	r1, r1, sl, asr #26
    26d8:	andeq	r1, r1, sl, asr #26
    26dc:	svcmi	0x00f0e92d
    26e0:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    26e4:	movwcs	r8, #2820	; 0xb04
    26e8:	ldrmi	r4, [sp], -r5, asr #19
    26ec:	strmi	r4, [r4], -r5, asr #21
    26f0:			; <UNDEFINED> instruction: 0xf8df4479
    26f4:	adclt	fp, fp, r4, lsl r3
    26f8:	tstls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    26fc:	ldrbtmi	r5, [fp], #2186	; 0x88a
    2700:	movwge	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    2704:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    2708:			; <UNDEFINED> instruction: 0xf04f9229
    270c:	movwls	r0, #49664	; 0xc200
    2710:	ldrbtmi	r4, [sl], #3008	; 0xbc0
    2714:	ldrbtmi	sl, [fp], #-3598	; 0xfffff1f2
    2718:	strbmi	r9, [sl], -r3, lsl #6
    271c:			; <UNDEFINED> instruction: 0x4641465b
    2720:	strls	r4, [r0], -r0, lsr #12
    2724:	strls	r2, [lr, -r0, lsl #14]
    2728:	bl	fe1c072c <ASN1_STRING_length@plt+0xfe1be518>
    272c:	subsle	r1, r5, r2, asr #24
    2730:	subsle	r2, r1, pc, lsr r8
    2734:	ldrbeq	pc, [r6, -r0, lsr #3]	; <UNPREDICTABLE>
    2738:	stmdale	r5, {r5, r8, r9, sl, fp, sp}^
    273c:	stmdale	r3, {r5, r8, r9, sl, fp, sp}^
    2740:			; <UNDEFINED> instruction: 0xf007e8df
    2744:	submi	r4, r2, #56, 4	; 0x80000003
    2748:	submi	r4, r2, #536870916	; 0x20000004
    274c:	submi	r4, r2, #536870916	; 0x20000004
    2750:	submi	r4, r2, #536870916	; 0x20000004
    2754:	andsmi	r4, pc, #268435457	; 0x10000001
    2758:	submi	r4, r2, #536870916	; 0x20000004
    275c:	submi	r4, r2, #536870916	; 0x20000004
    2760:	submi	r1, r2, #270336	; 0x42000
    2764:	vst4.8	{d16-d19}, [pc :64], r4
    2768:	ldrb	r7, [r6, r0, lsl #10]
    276c:	ldrdcc	pc, [r0], -sl
    2770:			; <UNDEFINED> instruction: 0xf8ca3301
    2774:	ldrb	r3, [r0, r0]
    2778:	andcs	r4, r1, #171008	; 0x29c00
    277c:	andsvs	r4, sl, fp, ror r4
    2780:	bls	fc6b4 <ASN1_STRING_length@plt+0xfa4a0>
    2784:	blmi	fe94a790 <ASN1_STRING_length@plt+0xfe94857c>
    2788:	stmibmi	r5!, {r8, r9, sl, sp}
    278c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    2790:			; <UNDEFINED> instruction: 0xf7ff681a
    2794:	bmi	fe8fd2c4 <ASN1_STRING_length@plt+0xfe8fb0b0>
    2798:	ldrbtmi	r4, [sl], #-2970	; 0xfffff466
    279c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27a0:	subsmi	r9, sl, r9, lsr #22
    27a4:	msrhi	CPSR_fc, r0, asr #32
    27a8:	eorlt	r4, fp, r8, lsr r6
    27ac:	blhi	13daa8 <ASN1_STRING_length@plt+0x13b894>
    27b0:	svchi	0x00f0e8bd
    27b4:			; <UNDEFINED> instruction: 0x2700489c
    27b8:			; <UNDEFINED> instruction: 0xf7ff4478
    27bc:	ldmmi	fp, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    27c0:			; <UNDEFINED> instruction: 0xf7ff4478
    27c4:	strb	lr, [r6, sl, ror #24]!
    27c8:			; <UNDEFINED> instruction: 0x46024999
    27cc:	strcs	r2, [r1, -r3]
    27d0:			; <UNDEFINED> instruction: 0xf0064479
    27d4:	bfi	pc, r5, #16, #15	; <UNPREDICTABLE>
    27d8:	ldrb	r2, [ip, r1, lsl #14]
    27dc:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
    27e0:	stmdacc	r0, {r3, r4, fp, sp, lr}
    27e4:	andcs	fp, r1, r8, lsl pc
    27e8:			; <UNDEFINED> instruction: 0xffe6f005
    27ec:	bls	d563c <ASN1_STRING_length@plt+0xd3428>
    27f0:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    27f4:	ldrdcc	pc, [r0], -r9
    27f8:	vsubl.s8	q2, d16, d19
    27fc:	stmdbge	ip, {r0, r1, r2, r4, r7, pc}
    2800:			; <UNDEFINED> instruction: 0xf0074638
    2804:	strmi	pc, [r2], fp, asr #24
    2808:			; <UNDEFINED> instruction: 0xf0002800
    280c:	blmi	fe2e2a80 <ASN1_STRING_length@plt+0xfe2e086c>
    2810:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2814:			; <UNDEFINED> instruction: 0xf860f006
    2818:	ldrdlt	pc, [r0], -r9
    281c:	cfldr64le	mvdx4, [r9, #-368]!	; 0xfffffe90
    2820:	vmla.f64	d4, d24, d7
    2824:	bmi	fe1d506c <ASN1_STRING_length@plt+0xfe1d2e58>
    2828:	stmibmi	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    282c:	andls	r4, r6, #2046820352	; 0x7a000000
    2830:	bcc	fe43e058 <ASN1_STRING_length@plt+0xfe43be44>
    2834:	bl	22d070 <ASN1_STRING_length@plt+0x22ae5c>
    2838:	ldrbtmi	r0, [r9], #-907	; 0xfffffc75
    283c:			; <UNDEFINED> instruction: 0x91074691
    2840:	smladls	r4, ip, r6, r4
    2844:	ldrbmi	lr, [r0], -lr, lsr #32
    2848:			; <UNDEFINED> instruction: 0xf85cf00b
    284c:	blle	14cc854 <ASN1_STRING_length@plt+0x14ca640>
    2850:	ldmiblt	sp!, {r0, r2, r3, r8, r9, sl, fp, ip, pc}
    2854:			; <UNDEFINED> instruction: 0xf00c4638
    2858:	stmdacs	r0, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    285c:			; <UNDEFINED> instruction: 0xf0004638
    2860:	vmla.i<illegal width 8>	d24, d16, d2[0]
    2864:			; <UNDEFINED> instruction: 0xf00d80b6
    2868:			; <UNDEFINED> instruction: 0x4603f839
    286c:	ldrtmi	r9, [r8], -r5
    2870:	cmnle	lr, r0, lsl #22
    2874:			; <UNDEFINED> instruction: 0xff96f00c
    2878:	ldcle	8, cr2, [r0], #-0
    287c:	suble	r1, pc, r3, lsl #25
    2880:	bllt	fea2a4bc <ASN1_STRING_length@plt+0xfea282a8>
    2884:			; <UNDEFINED> instruction: 0x46294638
    2888:	cdp2	0, 0, cr15, cr6, cr11, {0}
    288c:	blle	60c894 <ASN1_STRING_length@plt+0x60a680>
    2890:	ldrtmi	r9, [r8], -sp, lsl #30
    2894:	bleq	7ecc8 <ASN1_STRING_length@plt+0x7cab4>
    2898:	blx	ff53e8cc <ASN1_STRING_length@plt+0xff53c6b8>
    289c:	bcc	43e104 <ASN1_STRING_length@plt+0x43bef0>
    28a0:	suble	r4, sl, fp, asr r5
    28a4:	blhi	1409fc <ASN1_STRING_length@plt+0x13e7e8>
    28a8:	andcs	r4, r3, r2, lsr r6
    28ac:			; <UNDEFINED> instruction: 0xf7ff4641
    28b0:	strbmi	lr, [sl], -lr, lsl #23
    28b4:	stmdacs	r0, {r0, r6, r9, sl, lr}
    28b8:	ldrbmi	sp, [r0], -r5, asr #1
    28bc:			; <UNDEFINED> instruction: 0xff84f00a
    28c0:	blls	13c7d8 <ASN1_STRING_length@plt+0x13a5c4>
    28c4:	movwcc	r4, #4672	; 0x1240
    28c8:			; <UNDEFINED> instruction: 0xf7ff9304
    28cc:	vnmla.f16	s28, s17, s12
    28d0:			; <UNDEFINED> instruction: 0x46421a90
    28d4:	andcs	r4, r3, r3, lsl #12
    28d8:			; <UNDEFINED> instruction: 0xff92f005
    28dc:			; <UNDEFINED> instruction: 0x4638e7d8
    28e0:	ldc2l	0, cr15, [ip, #-44]!	; 0xffffffd4
    28e4:	strmi	r9, [r2], -r7, lsl #18
    28e8:			; <UNDEFINED> instruction: 0xf0052003
    28ec:	svcls	0x000dff89
    28f0:	movwcc	r9, #6916	; 0x1b04
    28f4:	strb	r9, [ip, r4, lsl #6]
    28f8:	submi	r9, r0, #4, 22	; 0x1000
    28fc:	svclt	0x00181e1f
    2900:			; <UNDEFINED> instruction: 0xf7ff2701
    2904:	ldmdbmi	r1, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
    2908:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    290c:	andcs	r4, r3, r3, lsl #12
    2910:			; <UNDEFINED> instruction: 0xff76f005
    2914:			; <UNDEFINED> instruction: 0xf0084650
    2918:			; <UNDEFINED> instruction: 0xf005f885
    291c:	ldr	pc, [sl, -r7, ror #30]!
    2920:	andcs	r9, r3, r6, lsl #18
    2924:			; <UNDEFINED> instruction: 0xff6cf005
    2928:	strb	r9, [r1, sp, lsl #30]!
    292c:	andcs	r4, r3, r8, asr #18
    2930:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    2934:			; <UNDEFINED> instruction: 0xff64f005
    2938:	blls	13c8fc <ASN1_STRING_length@plt+0x13a6e8>
    293c:	svclt	0x00181e1f
    2940:	strb	r2, [r7, r1, lsl #14]!
    2944:	andcs	r4, r3, r3, asr #18
    2948:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    294c:			; <UNDEFINED> instruction: 0xff58f005
    2950:	blmi	107c8e4 <ASN1_STRING_length@plt+0x107a6d0>
    2954:	bls	43e180 <ASN1_STRING_length@plt+0x43bf6c>
    2958:	movwls	r4, #33915	; 0x847b
    295c:	ldc2	0, cr15, [lr, #-44]!	; 0xffffffd4
    2960:	ldrbtmi	r4, [r9], #-2366	; 0xfffff6c2
    2964:	andcs	r4, r3, r2, lsl #12
    2968:			; <UNDEFINED> instruction: 0xff4af005
    296c:	bls	d5664 <ASN1_STRING_length@plt+0xd3450>
    2970:			; <UNDEFINED> instruction: 0x8014f8dd
    2974:			; <UNDEFINED> instruction: 0x464758d3
    2978:	cfstrsls	mvf9, [r8], {11}
    297c:	ldrmi	r9, [lr], -r8, lsl #12
    2980:	strcc	lr, [r9, #-2509]	; 0xfffff633
    2984:			; <UNDEFINED> instruction: 0xf00b4638
    2988:			; <UNDEFINED> instruction: 0xf8d6fd23
    298c:	strmi	r9, [r5], -r0
    2990:	stc2	0, cr15, [r4, #-44]!	; 0xffffffd4
    2994:	tstcs	r1, r2, lsr #12
    2998:	strbmi	r4, [r8], -r3, lsl #12
    299c:	bl	10409a0 <ASN1_STRING_length@plt+0x103e78c>
    29a0:			; <UNDEFINED> instruction: 0xf00b4628
    29a4:	ldrtmi	pc, [r9], -pc, asr #20	; <UNPREDICTABLE>
    29a8:			; <UNDEFINED> instruction: 0xf0084640
    29ac:			; <UNDEFINED> instruction: 0x4607fa15
    29b0:	mvnle	r2, r0, lsl #16
    29b4:	movwvs	lr, #35293	; 0x89dd
    29b8:	ldmib	sp, {r1, r3, sp}^
    29bc:	cfmuls	mvf5, mvf9, mvf10
    29c0:	ldmdavs	r9, {r4, r9, fp, ip, pc}
    29c4:	bl	fc09c8 <ASN1_STRING_length@plt+0xfbe7b4>
    29c8:			; <UNDEFINED> instruction: 0xf00b9805
    29cc:	svcls	0x000df8b9
    29d0:			; <UNDEFINED> instruction: 0xf00be78e
    29d4:	stmdbmi	r3!, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
    29d8:			; <UNDEFINED> instruction: 0x46024479
    29dc:			; <UNDEFINED> instruction: 0xf0052003
    29e0:	svcls	0x000dff0f
    29e4:			; <UNDEFINED> instruction: 0xf00be784
    29e8:	ldmdbmi	pc, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    29ec:			; <UNDEFINED> instruction: 0x46024479
    29f0:			; <UNDEFINED> instruction: 0xf0052003
    29f4:	svcls	0x000dff05
    29f8:			; <UNDEFINED> instruction: 0xf7ffe77a
    29fc:	svclt	0x0000eb0c
    2a00:	ldrdeq	r7, [r2], -r8
    2a04:	andeq	r0, r0, r4, lsl r2
    2a08:	andeq	r6, r2, sl, lsr #31
    2a0c:	andeq	r2, r1, r4, rrx
    2a10:	andeq	r7, r2, lr, ror #17
    2a14:			; <UNDEFINED> instruction: 0x000276b2
    2a18:	strdeq	r7, [r2], -r0
    2a1c:	andeq	r0, r0, r8, lsl r2
    2a20:	strdeq	r1, [r1], -lr
    2a24:	andeq	r7, r2, lr, lsr #12
    2a28:	andeq	r1, r1, r4, ror #22
    2a2c:	andeq	r1, r1, ip, ror #22
    2a30:	andeq	r1, r1, r8, lsr lr
    2a34:	andeq	r7, r2, lr, lsl #17
    2a38:	andeq	r0, r0, r8, lsl #4
    2a3c:	strdeq	r7, [r2], -r0
    2a40:	andeq	r1, r1, r8, ror #29
    2a44:	andeq	r1, r1, r0, asr #29
    2a48:	muleq	r1, sl, lr
    2a4c:	andeq	r1, r1, r2, asr sp
    2a50:	strdeq	r1, [r1], -lr
    2a54:	strdeq	r1, [r1], -lr
    2a58:	andeq	r1, r1, r8, ror sp
    2a5c:	andeq	r1, r1, r6, asr sp
    2a60:	andeq	r0, r0, r0, lsr #4
    2a64:			; <UNDEFINED> instruction: 0x00011cbc
    2a68:	muleq	r1, r0, ip
    2a6c:	svcmi	0x00f0e92d
    2a70:	stmibmi	sl!, {r2, r3, r9, sl, lr}
    2a74:	bmi	feaaeca8 <ASN1_STRING_length@plt+0xfeaaca94>
    2a78:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    2a7c:	adclt	pc, r4, #14614528	; 0xdf0000
    2a80:	adcls	pc, r4, #14614528	; 0xdf0000
    2a84:	stmpl	sl, {r1, r2, r3, r4, r9, sl, lr}
    2a88:			; <UNDEFINED> instruction: 0xf8df44fb
    2a8c:	ldrbtmi	sl, [r9], #672	; 0x2a0
    2a90:	andls	r6, r9, #1179648	; 0x120000
    2a94:	andeq	pc, r0, #79	; 0x4f
    2a98:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a9c:	ldrmi	r4, [pc], -r5, lsl #12
    2aa0:	ldrbtmi	r9, [sl], #775	; 0x307
    2aa4:			; <UNDEFINED> instruction: 0x464a465b
    2aa8:	strtmi	r4, [r8], -r1, lsr #12
    2aac:	andhi	pc, r0, sp, asr #17
    2ab0:			; <UNDEFINED> instruction: 0xf7ff9708
    2ab4:	mcrrne	9, 12, lr, r3, cr2	; <UNPREDICTABLE>
    2ab8:	ldmdacs	pc!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    2abc:			; <UNDEFINED> instruction: 0xf1a0d07a
    2ac0:			; <UNDEFINED> instruction: 0xf1bc0c56
    2ac4:	stmdale	r5!, {r0, r2, r3, r4, r8, r9, sl, fp}^
    2ac8:	svceq	0x001df1bc
    2acc:	movwge	sp, #10338	; 0x2862
    2ad0:	eorcs	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    2ad4:			; <UNDEFINED> instruction: 0x47184413
    2ad8:	andeq	r0, r0, r9, lsr #1
    2adc:	strheq	r0, [r0], -sp
    2ae0:	strheq	r0, [r0], -sp
    2ae4:	strheq	r0, [r0], -sp
    2ae8:	strheq	r0, [r0], -sp
    2aec:	strheq	r0, [r0], -sp
    2af0:	strheq	r0, [r0], -sp
    2af4:	strheq	r0, [r0], -sp
    2af8:	strheq	r0, [r0], -sp
    2afc:	strheq	r0, [r0], -sp
    2b00:	strheq	r0, [r0], -sp
    2b04:	strheq	r0, [r0], -sp
    2b08:	strheq	r0, [r0], -sp
    2b0c:	strheq	r0, [r0], -sp
    2b10:	strheq	r0, [r0], -sp
    2b14:	strheq	r0, [r0], -sp
    2b18:	andeq	r0, r0, r9, ror r0
    2b1c:	strheq	r0, [r0], -sp
    2b20:	andeq	r0, r0, sp, ror r0
    2b24:	strheq	r0, [r0], -sp
    2b28:	strheq	r0, [r0], -sp
    2b2c:	strheq	r0, [r0], -sp
    2b30:	strheq	r0, [r0], -sp
    2b34:	strheq	r0, [r0], -sp
    2b38:	strheq	r0, [r0], -sp
    2b3c:	strheq	r0, [r0], -sp
    2b40:			; <UNDEFINED> instruction: 0xffffffcd
    2b44:	strheq	r0, [r0], -sp
    2b48:	strheq	r0, [r0], -sp
    2b4c:			; <UNDEFINED> instruction: 0xffffffcd
    2b50:	str	r2, [r7, r3, lsl #12]!
    2b54:	andcs	r4, r1, r6, ror fp
    2b58:			; <UNDEFINED> instruction: 0xf85a4976
    2b5c:	ldrbtmi	r3, [r9], #-3
    2b60:			; <UNDEFINED> instruction: 0xf7ff681a
    2b64:	andcs	lr, r0, r2, ror #17
    2b68:	blmi	1b5553c <ASN1_STRING_length@plt+0x1b53328>
    2b6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b70:	blls	25cbe0 <ASN1_STRING_length@plt+0x25a9cc>
    2b74:			; <UNDEFINED> instruction: 0xf040405a
    2b78:	andlt	r8, fp, pc, asr #1
    2b7c:	svchi	0x00f0e8bd
    2b80:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    2b84:	b	fe240b88 <ASN1_STRING_length@plt+0xfe23e974>
    2b88:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    2b8c:	b	fe140b90 <ASN1_STRING_length@plt+0xfe13e97c>
    2b90:	strb	r2, [r9, r0]!
    2b94:	strmi	r4, [r2], -fp, ror #18
    2b98:	ldrbtmi	r2, [r9], #-3
    2b9c:	cdp2	0, 3, cr15, cr0, cr5, {0}
    2ba0:	strb	r2, [r1, r1]!
    2ba4:	andcs	r4, r3, r8, ror #18
    2ba8:			; <UNDEFINED> instruction: 0xf0054479
    2bac:	ldrbmi	pc, [r8], -r9, lsr #28	; <UNPREDICTABLE>
    2bb0:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bb4:	ldrb	r2, [r7, r1]
    2bb8:			; <UNDEFINED> instruction: 0xf85a4b64
    2bbc:	ldmdavs	fp, {r0, r1, ip, sp}
    2bc0:	ble	1913674 <ASN1_STRING_length@plt+0x1911460>
    2bc4:	eorne	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    2bc8:	tstls	r3, sl, lsl #16
    2bcc:	tstle	r8, sp, lsr #20
    2bd0:	ldmdblt	r2!, {r1, r3, r6, fp, ip, sp, lr}
    2bd4:	andcs	r4, r3, lr, asr r9
    2bd8:			; <UNDEFINED> instruction: 0xf0054479
    2bdc:	andcs	pc, r1, r1, lsl lr	; <UNPREDICTABLE>
    2be0:			; <UNDEFINED> instruction: 0xf103e7c2
    2be4:	ldrbmi	r0, [r5, #-2561]	; 0xfffff5ff
    2be8:	addshi	pc, r4, r0, asr #6
    2bec:	streq	lr, [r3], #2820	; 0xb04
    2bf0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2bf4:	strls	r4, [r4], -pc, asr #12
    2bf8:			; <UNDEFINED> instruction: 0xf8cd4623
    2bfc:			; <UNDEFINED> instruction: 0x464c8014
    2c00:	muls	r1, r9, r6
    2c04:			; <UNDEFINED> instruction: 0xf04f1c61
    2c08:	strpl	r0, [r3, #-800]	; 0xfffffce0
    2c0c:	bl	213c34 <ASN1_STRING_length@plt+0x211a20>
    2c10:			; <UNDEFINED> instruction: 0xf10a0401
    2c14:	strbmi	r0, [r2], -r1, lsl #20
    2c18:			; <UNDEFINED> instruction: 0xf7ff4631
    2c1c:	ldrbmi	lr, [r5, #-2400]	; 0xfffff6a0
    2c20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c24:	andsle	r5, r2, fp, lsr r5
    2c28:	svcvs	0x0004f859
    2c2c:			; <UNDEFINED> instruction: 0x463046bb
    2c30:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c34:	strmi	r1, [r0], r1, lsl #18
    2c38:	ldrtmi	r3, [r8], -r2, lsl #2
    2c3c:	b	fe440c40 <ASN1_STRING_length@plt+0xfe43ea2c>
    2c40:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2c44:	stccs	0, cr13, [r0], {174}	; 0xae
    2c48:			; <UNDEFINED> instruction: 0x4644d1dc
    2c4c:	ldmib	sp, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2c50:	stmdbge	r7, {r2, fp, sp, lr}
    2c54:			; <UNDEFINED> instruction: 0xf0072000
    2c58:	strmi	pc, [r5], -r1, lsr #20
    2c5c:	stmdbls	r3, {r3, r6, r8, r9, ip, sp, pc}
    2c60:			; <UNDEFINED> instruction: 0xf00a4642
    2c64:	cdpne	14, 0, cr15, cr4, cr15, {2}
    2c68:	stmdals	r8, {r3, r4, r8, r9, fp, ip, lr, pc}
    2c6c:			; <UNDEFINED> instruction: 0x463a4631
    2c70:	mcrr2	0, 0, pc, r8, cr11	; <UNPREDICTABLE>
    2c74:	blle	98a48c <ASN1_STRING_length@plt+0x988278>
    2c78:			; <UNDEFINED> instruction: 0xf00b9808
    2c7c:	strtmi	pc, [r8], -r3, ror #17
    2c80:	cdp2	0, 13, cr15, cr0, cr7, {0}
    2c84:			; <UNDEFINED> instruction: 0xf7ff4638
    2c88:	svceq	0x00e0e8c6
    2c8c:	ldmdbmi	r1!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2c90:	ldrbtmi	r2, [r9], #-3
    2c94:	ldc2	0, cr15, [r4, #20]!
    2c98:	strb	r2, [r5, -r1]!
    2c9c:			; <UNDEFINED> instruction: 0xf7fe4260
    2ca0:	pushmi	{r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2ca4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    2ca8:	andcs	r4, r3, r3, lsl #12
    2cac:	stc2	0, cr15, [r8, #20]!
    2cb0:	stmdbmi	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2cb4:	ldrbtmi	r2, [r9], #-3
    2cb8:	stc2	0, cr15, [r2, #20]!
    2cbc:			; <UNDEFINED> instruction: 0xf7ff4638
    2cc0:	andcs	lr, r1, sl, lsr #17
    2cc4:	rsbmi	lr, r0, #80, 14	; 0x1400000
    2cc8:	blcs	50a6dc <ASN1_STRING_length@plt+0x5084c8>
    2ccc:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2cd0:	ldmdane	lr, {r0, r1, ip, sp, lr, pc}
    2cd4:	bleq	2c5908 <ASN1_STRING_length@plt+0x2c36f4>
    2cd8:	bleq	2c594c <ASN1_STRING_length@plt+0x2c3738>
    2cdc:	bleq	2c5910 <ASN1_STRING_length@plt+0x2c36fc>
    2ce0:	bleq	2c5914 <ASN1_STRING_length@plt+0x2c3700>
    2ce4:	andseq	r0, r5, fp, lsl #22
    2ce8:	svc	0x00b6f7fe
    2cec:	ldmdbmi	ip, {r0, r1, r9, sl, lr}
    2cf0:	bls	cad04 <ASN1_STRING_length@plt+0xc8af0>
    2cf4:			; <UNDEFINED> instruction: 0xf0054479
    2cf8:	ldr	pc, [sp, r3, lsl #27]!
    2cfc:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    2d00:	blmi	67ccdc <ASN1_STRING_length@plt+0x67aac8>
    2d04:			; <UNDEFINED> instruction: 0xe7f2447b
    2d08:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    2d0c:	blmi	63ccd0 <ASN1_STRING_length@plt+0x63aabc>
    2d10:			; <UNDEFINED> instruction: 0xe7ec447b
    2d14:	ldr	r2, [ip, r0, lsl #14]
    2d18:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d1c:	andeq	r7, r2, lr, asr #6
    2d20:	andeq	r0, r0, r4, lsl r2
    2d24:	andeq	r6, r2, ip, lsl #25
    2d28:	andeq	r1, r1, r2, ror #28
    2d2c:	andeq	r7, r2, r6, lsr #6
    2d30:	andeq	r0, r0, r8, lsl r2
    2d34:	andeq	r1, r1, sl, ror ip
    2d38:	andeq	r7, r2, ip, asr r2
    2d3c:	muleq	r1, sl, r7
    2d40:	andeq	r1, r1, r2, lsr #15
    2d44:	andeq	r1, r1, lr, ror #20
    2d48:	andeq	r3, r1, r0, lsl r3
    2d4c:	andeq	r0, r0, r8, lsl #4
    2d50:	andeq	r1, r1, r8, lsl #25
    2d54:			; <UNDEFINED> instruction: 0x00011bba
    2d58:	andeq	r1, r1, sl, ror #23
    2d5c:	muleq	r1, r2, r9
    2d60:			; <UNDEFINED> instruction: 0x00011bbc
    2d64:	andeq	r1, r1, sl, lsr #21
    2d68:	andeq	r1, r1, r4, lsl #21
    2d6c:	andeq	r1, r1, r6, ror #20
    2d70:	andeq	r1, r1, ip, lsr #21
    2d74:	svcmi	0x00f0e92d
    2d78:	addlt	r4, r3, r5, lsl #12
    2d7c:	strmi	r4, [pc], -r8, lsl #12
    2d80:			; <UNDEFINED> instruction: 0x4691213a
    2d84:	svc	0x00dcf7fe
    2d88:	stmdacs	r0, {r2, r9, sl, lr}
    2d8c:	pushmi	{r3, r6, ip, lr, pc}
    2d90:	strtmi	r1, [r8], -r6, asr #24
    2d94:	ldrbtmi	r1, [r9], #-3045	; 0xfffff41b
    2d98:	b	1c0d9c <ASN1_STRING_length@plt+0x1beb88>
    2d9c:	ldrtmi	r4, [r0], -r4, lsl #12
    2da0:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da4:			; <UNDEFINED> instruction: 0xb32c4680
    2da8:	movwls	r2, #4864	; 0x1300
    2dac:			; <UNDEFINED> instruction: 0xf8d9469a
    2db0:			; <UNDEFINED> instruction: 0xf1bbb000
    2db4:	eorle	r0, r2, r0, lsl #30
    2db8:	and	r4, r1, ip, asr r6
    2dbc:	mvnslt	r6, r4, lsr #16
    2dc0:	addsmi	r6, r5, #557056	; 0x88000
    2dc4:	stmdavs	r0!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    2dc8:	ldrtmi	r4, [r9], -sl, lsr #12
    2dcc:	svc	0x006ef7fe
    2dd0:	mvnsle	r2, r0, lsl #16
    2dd4:	svceq	0x0000f1ba
    2dd8:	blls	76dec <ASN1_STRING_length@plt+0x74bd8>
    2ddc:	andge	pc, r8, r4, asr #17
    2de0:	ldrtmi	r6, [r0], -r3, ror #2
    2de4:	andcs	fp, r0, lr, lsl r1
    2de8:			; <UNDEFINED> instruction: 0xf8c460e6
    2dec:	andlt	r8, r3, r8, lsl r0
    2df0:	svchi	0x00f0e8bd
    2df4:			; <UNDEFINED> instruction: 0x46a046b2
    2df8:	andls	r4, r1, r6, lsr #12
    2dfc:			; <UNDEFINED> instruction: 0x201ce7d7
    2e00:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e04:	lsllt	r4, r4, #12
    2e08:			; <UNDEFINED> instruction: 0xf8c42200
    2e0c:			; <UNDEFINED> instruction: 0xf8c9b000
    2e10:	rsbvs	r4, r7, r0
    2e14:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
    2e18:	stmib	r4, {r1, r9, sp}^
    2e1c:	ldrb	r2, [r9, r5, lsl #4]
    2e20:	andcs	r4, r3, r9, lsl #18
    2e24:			; <UNDEFINED> instruction: 0x462a463b
    2e28:			; <UNDEFINED> instruction: 0xf0054479
    2e2c:	strtmi	pc, [r0], -r9, ror #25
    2e30:	stmdbmi	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2e34:	ldrbtmi	r2, [r9], #-3
    2e38:	stc2l	0, cr15, [r2], #20
    2e3c:	andeq	pc, fp, pc, rrx
    2e40:	svclt	0x0000e7d5
    2e44:	andeq	r1, r1, r6, lsl #23
    2e48:	ldrdeq	r1, [r1], -r0
    2e4c:	andeq	r1, r1, lr, ror #21
    2e50:	blmi	ff8559d8 <ASN1_STRING_length@plt+0xff8537c4>
    2e54:	push	{r1, r3, r4, r5, r6, sl, lr}
    2e58:	strdlt	r4, [sp], r0
    2e5c:			; <UNDEFINED> instruction: 0x460558d3
    2e60:	movwls	r6, #47131	; 0xb81b
    2e64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2e68:	stmib	sp, {r8, r9, sp}^
    2e6c:			; <UNDEFINED> instruction: 0xf00b3308
    2e70:			; <UNDEFINED> instruction: 0x4604fab9
    2e74:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2e78:	rscshi	pc, sl, r0
    2e7c:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
    2e80:	stmdacs	r0, {r3, r4, fp, sp, lr}
    2e84:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    2e88:	ldrbtmi	r4, [r9], #-2517	; 0xfffff62b
    2e8c:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e90:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2e94:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    2e98:	strtmi	sl, [r8], -r8, lsl #18
    2e9c:	cdp2	0, 1, cr15, cr4, cr12, {0}
    2ea0:	vmull.p8	<illegal reg q8.5>, d0, d7
    2ea4:	blmi	ff3e31d8 <ASN1_STRING_length@plt+0xff3e0fc4>
    2ea8:	ldrbtmi	r9, [fp], #-3080	; 0xfffff3f8
    2eac:	stmdacs	r0, {r3, r4, fp, sp, lr}
    2eb0:	sbcshi	pc, sl, r0
    2eb4:	teqls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    2eb8:			; <UNDEFINED> instruction: 0x464944f9
    2ebc:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ec0:	stmdacs	r0, {r7, r9, sl, lr}
    2ec4:	tsthi	r4, r0	; <UNPREDICTABLE>
    2ec8:			; <UNDEFINED> instruction: 0xf0002c00
    2ecc:			; <UNDEFINED> instruction: 0xf8df809e
    2ed0:			; <UNDEFINED> instruction: 0xf8df831c
    2ed4:			; <UNDEFINED> instruction: 0xf8df931c
    2ed8:	ldrbtmi	sl, [r8], #796	; 0x31c
    2edc:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    2ee0:	strtmi	lr, [r9], -ip
    2ee4:			; <UNDEFINED> instruction: 0xf7ff4630
    2ee8:	stmdacs	r0, {r5, r6, r8, fp, sp, lr, pc}
    2eec:			; <UNDEFINED> instruction: 0x4621d07b
    2ef0:			; <UNDEFINED> instruction: 0xf0079808
    2ef4:			; <UNDEFINED> instruction: 0x4604ff71
    2ef8:	eorsle	r2, r5, r0, lsl #16
    2efc:			; <UNDEFINED> instruction: 0xf00c4620
    2f00:			; <UNDEFINED> instruction: 0x4605fdd9
    2f04:			; <UNDEFINED> instruction: 0xf00c4620
    2f08:			; <UNDEFINED> instruction: 0xf8d8fdd9
    2f0c:	strmi	r6, [r3], r0
    2f10:	mvnle	r2, r0, lsl #28
    2f14:	strtmi	r4, [r8], -r9, asr #12
    2f18:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f1c:	rsble	r2, ip, r0, lsl #16
    2f20:			; <UNDEFINED> instruction: 0x46284651
    2f24:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f28:	rsble	r2, r6, r0, lsl #16
    2f2c:	ldrbtmi	r4, [fp], #-2994	; 0xfffff44e
    2f30:	mcrcs	8, 0, r7, cr0, cr14, {0}
    2f34:	sbcshi	pc, r3, r0
    2f38:			; <UNDEFINED> instruction: 0xf7fe4628
    2f3c:	stmibmi	pc!, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2f40:	strls	r4, [r2], -sl, lsr #12
    2f44:	tstls	r0, r9, ror r4
    2f48:			; <UNDEFINED> instruction: 0xf8cd49ad
    2f4c:	ldrbtmi	fp, [r9], #-4
    2f50:	movweq	pc, #61888	; 0xf1c0	; <UNPREDICTABLE>
    2f54:			; <UNDEFINED> instruction: 0xf7fe2001
    2f58:	strtmi	lr, [r1], -r8, ror #29
    2f5c:			; <UNDEFINED> instruction: 0xf0079808
    2f60:			; <UNDEFINED> instruction: 0x4604ff3b
    2f64:	bicle	r2, r9, r0, lsl #16
    2f68:	ldrbtmi	r4, [fp], #-2982	; 0xfffff45a
    2f6c:	blcs	1cfe0 <ASN1_STRING_length@plt+0x1adcc>
    2f70:	stflsd	f5, [r9], {75}	; 0x4b
    2f74:	subsle	r2, r1, r0, lsl #24
    2f78:			; <UNDEFINED> instruction: 0xf8df4da3
    2f7c:	mcrmi	2, 5, r8, cr4, cr0, {4}
    2f80:	ldrbtmi	r4, [r8], #1149	; 0x47d
    2f84:	ands	r4, r4, lr, ror r4
    2f88:	andcs	lr, r4, sp, asr #19
    2f8c:	stmibvs	r2!, {r0, sp}
    2f90:	smlabt	r1, sp, r9, lr
    2f94:	andls	r4, r3, #2605056	; 0x27c000
    2f98:	ldrbtmi	r4, [r9], #-2719	; 0xfffff561
    2f9c:	andgt	pc, r0, sp, asr #17
    2fa0:			; <UNDEFINED> instruction: 0xf7fe447a
    2fa4:	strtmi	lr, [r0], -r2, asr #29
    2fa8:	svc	0x0034f7fe
    2fac:	stccs	12, cr9, [r0], {9}
    2fb0:	stmdavs	r3!, {r2, r4, r5, ip, lr, pc}
    2fb4:	andne	lr, r2, #212, 18	; 0x350000
    2fb8:	ldrdgt	pc, [r4], -r4
    2fbc:	stmdavc	r8!, {r0, r3, r8, r9, ip, pc}
    2fc0:	stmdbcs	r0, {r0, r1, r5, r8, fp, sp, lr}
    2fc4:			; <UNDEFINED> instruction: 0xf8d4d07d
    2fc8:	bcs	3b020 <ASN1_STRING_length@plt+0x38e0c>
    2fcc:	stmib	sp, {r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    2fd0:	strbmi	r1, [r2], -r2
    2fd4:			; <UNDEFINED> instruction: 0xf8cd4631
    2fd8:			; <UNDEFINED> instruction: 0xf8cde004
    2fdc:	andcs	ip, r1, r0
    2fe0:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2fe4:	blmi	fe37cf68 <ASN1_STRING_length@plt+0xfe37ad54>
    2fe8:	stmibmi	sp, {r1, r3, r4, r6, r9, sl, lr}
    2fec:	ldrbtmi	r2, [fp], #-1
    2ff0:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    2ff4:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    2ff8:	bge	27cde4 <ASN1_STRING_length@plt+0x27abd0>
    2ffc:			; <UNDEFINED> instruction: 0x46284659
    3000:	mrc2	7, 5, pc, cr8, cr15, {7}
    3004:			; <UNDEFINED> instruction: 0xf6bf1e07
    3008:	stmdals	r9, {r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    300c:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
    3010:			; <UNDEFINED> instruction: 0xf7fe9309
    3014:	stmdals	r9, {r8, r9, sl, fp, sp, lr, pc}
    3018:	mvnsle	r2, r0, lsl #16
    301c:			; <UNDEFINED> instruction: 0xf00c9808
    3020:	bmi	fe04256c <ASN1_STRING_length@plt+0xfe040358>
    3024:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
    3028:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    302c:	subsmi	r9, sl, fp, lsl #22
    3030:	sbchi	pc, sp, r0, asr #32
    3034:	andlt	r4, sp, r8, lsr r6
    3038:	svchi	0x00f0e8bd
    303c:	svclt	0x00082c00
    3040:	svceq	0x0002f117
    3044:	strcs	fp, [r0, -r8, lsl #30]
    3048:	strtmi	sp, [r8], -fp, ror #1
    304c:			; <UNDEFINED> instruction: 0xf9c6f00b
    3050:	rsbsmi	r9, r8, #7
    3054:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3058:	bls	1d562c <ASN1_STRING_length@plt+0x1d3418>
    305c:			; <UNDEFINED> instruction: 0x46034479
    3060:			; <UNDEFINED> instruction: 0xf0052003
    3064:	ldrb	pc, [ip, sp, asr #23]	; <UNPREDICTABLE>
    3068:			; <UNDEFINED> instruction: 0xf47f2c00
    306c:			; <UNDEFINED> instruction: 0xe780af30
    3070:	cdpmi	6, 6, cr4, cr14, cr8, {1}
    3074:			; <UNDEFINED> instruction: 0xf9b2f00b
    3078:	bmi	1b95634 <ASN1_STRING_length@plt+0x1b93420>
    307c:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    3080:	stmdavc	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3084:	strls	r4, [r0, -ip, ror #18]
    3088:			; <UNDEFINED> instruction: 0x46034479
    308c:			; <UNDEFINED> instruction: 0xf7fe2001
    3090:	ldrbt	lr, [r3], ip, asr #28
    3094:	ldrtmi	r4, [r3], -r9, ror #30
    3098:	andcs	r4, r1, r9, ror #20
    309c:	stmdbmi	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    30a0:	ldmdavc	lr!, {r1, r3, r4, r5, r6, sl, lr}
    30a4:			; <UNDEFINED> instruction: 0x96004479
    30a8:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    30ac:	blmi	19bcc84 <ASN1_STRING_length@plt+0x19baa70>
    30b0:	stmdbmi	r6!, {r1, r4, r5, r9, sl, lr}^
    30b4:	ldrbtmi	r2, [fp], #-1
    30b8:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    30bc:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    30c0:	stmib	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    30c4:	andcs	r2, r1, r2
    30c8:	bmi	185d754 <ASN1_STRING_length@plt+0x185b540>
    30cc:	andgt	pc, r0, sp, asr #17
    30d0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    30d4:	ldrbtmi	r4, [r9], #-2399	; 0xfffff6a1
    30d8:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    30dc:	ldmdbmi	lr, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
    30e0:			; <UNDEFINED> instruction: 0x462a465b
    30e4:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    30e8:			; <UNDEFINED> instruction: 0xf7fe2001
    30ec:	usat	lr, #30, lr, lsl #28
    30f0:	stccs	0, cr9, [r0], {10}
    30f4:			; <UNDEFINED> instruction: 0xf8dfd05f
    30f8:			; <UNDEFINED> instruction: 0xf10db164
    30fc:	strtmi	r0, [r5], -r8, lsr #20
    3100:			; <UNDEFINED> instruction: 0x462844fb
    3104:	ldc2l	0, cr15, [r6], {12}
    3108:	strtmi	r4, [r8], -r6, lsl #12
    310c:	ldc2l	0, cr15, [r6], {12}
    3110:	strmi	r4, [r7], -r9, asr #12
    3114:			; <UNDEFINED> instruction: 0xf7ff4630
    3118:			; <UNDEFINED> instruction: 0xb120e848
    311c:			; <UNDEFINED> instruction: 0x46304659
    3120:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3124:			; <UNDEFINED> instruction: 0x4639b938
    3128:			; <UNDEFINED> instruction: 0x46524630
    312c:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3130:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3134:			; <UNDEFINED> instruction: 0x4629db36
    3138:			; <UNDEFINED> instruction: 0xf0074620
    313c:	strmi	pc, [r5], -sp, asr #28
    3140:	bicsle	r2, lr, r0, lsl #16
    3144:	stccs	12, cr9, [r0], {10}
    3148:	mcrmi	0, 2, sp, cr5, cr5, {1}
    314c:			; <UNDEFINED> instruction: 0x9114f8df
    3150:	ldrbtmi	r4, [lr], #-3909	; 0xfffff0bb
    3154:	ldrbtmi	r4, [pc], #-1273	; 315c <ASN1_STRING_length@plt+0xf48>
    3158:	stmib	sp, {r0, r1, r2, r3, sp, lr, pc}^
    315c:	ldrtmi	r1, [r9], -r3, lsl #10
    3160:	andls	r6, r1, r5, lsr #19
    3164:			; <UNDEFINED> instruction: 0xf8cd2001
    3168:	strls	ip, [r2, #-0]
    316c:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    3170:			; <UNDEFINED> instruction: 0xf7fe4620
    3174:	stcls	14, cr14, [sl], {80}	; 0x50
    3178:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
    317c:	ldrdeq	lr, [r2, -r4]
    3180:	movwls	r6, #43298	; 0xa922
    3184:	stmdavs	r3!, {r0, r2, r4, r5, fp, ip, sp, lr}^
    3188:			; <UNDEFINED> instruction: 0xf8d4b1b8
    318c:	stmdbcs	r0, {r2, r4, lr, pc}
    3190:	stmib	sp, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    3194:	strbmi	r0, [r9], -r1, lsl #10
    3198:	andgt	pc, r0, sp, asr #17
    319c:			; <UNDEFINED> instruction: 0xf7fe2001
    31a0:	strb	lr, [r5, r4, asr #27]!
    31a4:	teqlt	r0, sl, lsl #16
    31a8:	movwls	r6, #43011	; 0xa803
    31ac:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    31b0:	stmdacs	r0, {r1, r3, fp, ip, pc}
    31b4:			; <UNDEFINED> instruction: 0x4647d1f8
    31b8:	stmib	sp, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}^
    31bc:	andcs	r1, r1, r1, lsl #10
    31c0:	stmdbmi	sl!, {r0, r2, r5, r7, r8, fp, sp, lr}
    31c4:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    31c8:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    31cc:			; <UNDEFINED> instruction: 0xf7fee7d0
    31d0:	svclt	0x0000ef22
    31d4:	andeq	r6, r2, r4, ror pc
    31d8:	andeq	r0, r0, r4, lsl r2
    31dc:	strdeq	r7, [r2], -r2
    31e0:	andeq	r1, r1, r2, asr #21
    31e4:	andeq	r7, r2, r6, asr #3
    31e8:	andeq	r1, r1, r4, ror #20
    31ec:	muleq	r2, r6, r1
    31f0:	andeq	r1, r1, r0, asr #20
    31f4:			; <UNDEFINED> instruction: 0x00011ab6
    31f8:	ldrdeq	r7, [r2], -r6
    31fc:	andeq	r3, r1, ip, lsr #22
    3200:	andeq	r1, r1, sl, lsl #21
    3204:	andeq	r7, r2, r6, lsl #2
    3208:	andeq	r7, r2, r4, lsl #1
    320c:	andeq	r1, r1, r2, ror #20
    3210:	andeq	r1, r1, r8, ror #20
    3214:	andeq	r1, r1, r6, ror #20
    3218:	andeq	r1, r1, r4, asr #20
    321c:	andeq	r7, r2, r6, lsl r0
    3220:	andeq	r1, r1, r8, ror #18
    3224:	andeq	r6, r2, r2, lsr #27
    3228:	andeq	r1, r1, r0, lsl r9
    322c:			; <UNDEFINED> instruction: 0x000118b8
    3230:	andeq	r6, r2, r6, lsl #31
    3234:	andeq	r1, r1, r4, ror #17
    3238:			; <UNDEFINED> instruction: 0x000118b8
    323c:	andeq	r6, r2, r8, ror #30
    3240:	andeq	r1, r1, r0, asr #17
    3244:	muleq	r1, ip, r8
    3248:	andeq	r6, r2, lr, asr #30
    324c:	andeq	r1, r1, r0, lsr #17
    3250:	andeq	r1, r1, r2, lsl r9
    3254:	andeq	r1, r1, r6, lsl r9
    3258:	andeq	r1, r1, sl, ror #17
    325c:	muleq	r1, r4, r8
    3260:			; <UNDEFINED> instruction: 0x00026eb2
    3264:	andeq	r1, r1, r0, ror r8
    3268:	andeq	r1, r1, sl, asr r8
    326c:	ldrdeq	r1, [r1], -sl
    3270:	svcmi	0x00f0e92d
    3274:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    3278:			; <UNDEFINED> instruction: 0xf04f8b02
    327c:	stmibmi	r8, {sl, fp}^
    3280:	bmi	ff214c24 <ASN1_STRING_length@plt+0xff212a10>
    3284:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    3288:			; <UNDEFINED> instruction: 0xf5ad4bc7
    328c:			; <UNDEFINED> instruction: 0xf8df5d91
    3290:	addlt	sl, r1, ip, lsl r3
    3294:			; <UNDEFINED> instruction: 0xf8df447b
    3298:			; <UNDEFINED> instruction: 0xf10db318
    329c:	movwls	r0, #26944	; 0x6940
    32a0:	orrspl	pc, r0, #54525952	; 0x3400000
    32a4:	andsgt	pc, r4, sp, asr #17
    32a8:	stmpl	sl, {r2, r3, r4, r8, r9, ip, sp}
    32ac:			; <UNDEFINED> instruction: 0xf8df44fa
    32b0:	ldrbtmi	r8, [fp], #772	; 0x304
    32b4:	andsvs	r6, sl, r2, lsl r8
    32b8:	andeq	pc, r0, #79	; 0x4f
    32bc:			; <UNDEFINED> instruction: 0xf849ac0a
    32c0:	ldrbtmi	ip, [r8], #3100	; 0xc1c
    32c4:			; <UNDEFINED> instruction: 0xf04f4653
    32c8:	strls	r0, [r0], #-3072	; 0xfffff400
    32cc:			; <UNDEFINED> instruction: 0x4629465a
    32d0:			; <UNDEFINED> instruction: 0xf8c44630
    32d4:			; <UNDEFINED> instruction: 0xf7fec000
    32d8:	mcrrne	13, 11, lr, r3, cr0
    32dc:	adchi	pc, r1, r0
    32e0:	ldfeqd	f7, [r0], #-640	; 0xfffffd80
    32e4:	svceq	0x0040f1bc
    32e8:	addshi	pc, r3, r0, lsl #4
    32ec:			; <UNDEFINED> instruction: 0xf00ce8df
    32f0:	orrsls	r9, r1, ip, lsl #3
    32f4:			; <UNDEFINED> instruction: 0x91919191
    32f8:			; <UNDEFINED> instruction: 0x91919191
    32fc:	addscc	r9, r1, #1073741860	; 0x40000024
    3300:			; <UNDEFINED> instruction: 0x91919191
    3304:			; <UNDEFINED> instruction: 0x91859191
    3308:			; <UNDEFINED> instruction: 0x91919191
    330c:			; <UNDEFINED> instruction: 0x91919191
    3310:			; <UNDEFINED> instruction: 0x91919191
    3314:			; <UNDEFINED> instruction: 0x917b9191
    3318:			; <UNDEFINED> instruction: 0x91919191
    331c:			; <UNDEFINED> instruction: 0x91919191
    3320:			; <UNDEFINED> instruction: 0x91707591
    3324:	orrsls	r9, r1, sl, ror #2
    3328:	ldmibpl	r1, {r0, r1, r2, r3, r4, r6, r8, ip, pc}
    332c:	cmpls	sp, r3, asr r1
    3330:			; <UNDEFINED> instruction: 0xf10d0047
    3334:			; <UNDEFINED> instruction: 0xf1aa0aa0
    3338:			; <UNDEFINED> instruction: 0xf7fe000c
    333c:	stmdacs	r0, {r3, r5, r8, sl, fp, sp, lr, pc}
    3340:			; <UNDEFINED> instruction: 0xf10abfa4
    3344:	movwls	r0, #21366	; 0x5376
    3348:	ldmibmi	fp, {r1, r2, r3, r4, r5, r6, r9, fp, ip, lr, pc}
    334c:	ldrbtmi	r2, [r9], #-3
    3350:	blx	15bf36c <ASN1_STRING_length@plt+0x15bd158>
    3354:	ldmibmi	r9, {r0, r8, r9, sl, sp}
    3358:	orrspl	pc, r0, #54525952	; 0x3400000
    335c:	tstcc	ip, #593920	; 0x91000
    3360:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3364:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3368:			; <UNDEFINED> instruction: 0xf0404051
    336c:	ldrtmi	r8, [r8], -lr, lsl #2
    3370:	cfldr32pl	mvfx15, [r1, #52]	; 0x34
    3374:	ldc	0, cr11, [sp], #4
    3378:	pop	{r1, r8, r9, fp, pc}
    337c:	blmi	fe427344 <ASN1_STRING_length@plt+0xfe425130>
    3380:	ldrbtmi	r4, [fp], #-2704	; 0xfffff570
    3384:	andsvs	r4, sl, sl, ror r4
    3388:	blmi	fe3fd200 <ASN1_STRING_length@plt+0xfe3fafec>
    338c:	ldrbtmi	r4, [fp], #-2703	; 0xfffff571
    3390:	andsvs	r4, sl, sl, ror r4
    3394:	blmi	fe3bd1f4 <ASN1_STRING_length@plt+0xfe3bafe0>
    3398:	ldrbtmi	r4, [fp], #-2702	; 0xfffff572
    339c:	andsvs	r4, sl, sl, ror r4
    33a0:	blmi	fe37d1e8 <ASN1_STRING_length@plt+0xfe37afd4>
    33a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    33a8:	movwls	r6, #22555	; 0x581b
    33ac:	blmi	fe2fd1dc <ASN1_STRING_length@plt+0xfe2fafc8>
    33b0:	stmibmi	fp, {r0, sp}
    33b4:			; <UNDEFINED> instruction: 0xf8582700
    33b8:	ldrbtmi	r3, [r9], #-3
    33bc:			; <UNDEFINED> instruction: 0xf7fe681a
    33c0:			; <UNDEFINED> instruction: 0xe7c8ecb4
    33c4:	bmi	fe2161e8 <ASN1_STRING_length@plt+0xfe213fd4>
    33c8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    33cc:			; <UNDEFINED> instruction: 0xe779601a
    33d0:			; <UNDEFINED> instruction: 0xf8584b81
    33d4:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    33d8:	blmi	fe13d1b0 <ASN1_STRING_length@plt+0xfe13af9c>
    33dc:	ldrbtmi	r4, [fp], #-2692	; 0xfffff57c
    33e0:	andsvs	r4, sl, sl, ror r4
    33e4:	stmmi	r3, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    33e8:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
    33ec:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    33f0:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    33f4:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    33f8:	blmi	1dfd2b4 <ASN1_STRING_length@plt+0x1dfb0a0>
    33fc:			; <UNDEFINED> instruction: 0xf8589a06
    3400:	ldmdavs	fp, {r0, r1, ip, sp}
    3404:	smmla	sp, r3, r0, r6
    3408:	andcs	r4, r0, #124, 22	; 0x1f000
    340c:	andsvc	r4, sl, fp, ror r4
    3410:	ldmdbmi	fp!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    3414:	andcs	r4, r3, r2, lsl #12
    3418:	ldrbtmi	r2, [r9], #-1793	; 0xfffff8ff
    341c:			; <UNDEFINED> instruction: 0xf9f0f005
    3420:	blmi	1e3d28c <ASN1_STRING_length@plt+0x1e3b078>
    3424:	andhi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3428:	ldrdcc	pc, [r0], -r8
    342c:	vrshr.s64	d4, d19, #64
    3430:	blls	1636b8 <ASN1_STRING_length@plt+0x1614a4>
    3434:	andeq	lr, r7, r3, asr sl
    3438:	svccs	0x0000d015
    343c:	adchi	pc, r0, r0
    3440:	blcs	2a05c <ASN1_STRING_length@plt+0x27e48>
    3444:	svcge	0x0075f43f
    3448:	vst2.8	{d25,d27}, [pc], r5
    344c:	bmi	1b98254 <ASN1_STRING_length@plt+0x1b96040>
    3450:	smlabtvc	r1, sp, r9, lr
    3454:	ldrbtmi	sl, [sl], #-3975	; 0xfffff079
    3458:	andls	r4, r0, #26214400	; 0x1900000
    345c:	andcs	r4, r1, #56, 12	; 0x3800000
    3460:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3464:			; <UNDEFINED> instruction: 0xf1a94638
    3468:			; <UNDEFINED> instruction: 0xf006011c
    346c:	pkhbtmi	pc, r1, r7, lsl #28	; <UNPREDICTABLE>
    3470:	subsle	r2, r2, r0, lsl #16
    3474:	ldrdcc	pc, [r0], -r8
    3478:	vqsub.u8	d20, d16, d14
    347c:	bmi	18e3694 <ASN1_STRING_length@plt+0x18e1480>
    3480:	stmeq	r3, {r0, r2, r8, r9, fp, sp, lr, pc}
    3484:	strcs	r4, [r0, -r2, ror #22]
    3488:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    348c:	cdp	3, 0, cr9, cr8, cr7, {0}
    3490:	bl	14dcd8 <ASN1_STRING_length@plt+0x14bac4>
    3494:	movwls	r0, #21382	; 0x5386
    3498:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
    349c:			; <UNDEFINED> instruction: 0xf8589306
    34a0:	strtmi	fp, [r2], -r4, lsl #22
    34a4:	ldrbmi	r2, [r9], -r3
    34a8:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    34ac:	stmdbvs	r2!, {r3, r5, r8, fp, ip, sp, pc}
    34b0:	rsbsmi	pc, r0, #33554432	; 0x2000000
    34b4:	svcmi	0x0000f5b2
    34b8:			; <UNDEFINED> instruction: 0x4622d036
    34bc:			; <UNDEFINED> instruction: 0x46484659
    34c0:	eorvs	r2, r5, r0, lsl #10
    34c4:	stc2	0, cr15, [r2, #-40]	; 0xffffffd8
    34c8:	blle	130ace4 <ASN1_STRING_length@plt+0x1308ad0>
    34cc:	cdpcs	8, 0, cr6, cr0, cr6, {1}
    34d0:			; <UNDEFINED> instruction: 0x4630d05d
    34d4:			; <UNDEFINED> instruction: 0xff7cf00a
    34d8:			; <UNDEFINED> instruction: 0xf7ff4682
    34dc:			; <UNDEFINED> instruction: 0x4683fcb9
    34e0:			; <UNDEFINED> instruction: 0xf00a4650
    34e4:	ldrtmi	pc, [r1], -pc, lsr #25	; <UNPREDICTABLE>
    34e8:	b	d5d570 <ASN1_STRING_length@plt+0xd5b35c>
    34ec:	svclt	0x0028052b
    34f0:			; <UNDEFINED> instruction: 0xf007465d
    34f4:			; <UNDEFINED> instruction: 0x4606fc71
    34f8:	mvnle	r2, r0, lsl #16
    34fc:			; <UNDEFINED> instruction: 0xf00a6820
    3500:	b	e02184 <ASN1_STRING_length@plt+0xdfff70>
    3504:	svclt	0x00280725
    3508:	blls	154dcc <ASN1_STRING_length@plt+0x152bb8>
    350c:	bicle	r4, r6, r3, asr #10
    3510:			; <UNDEFINED> instruction: 0x46480fff
    3514:	blx	fe1bf538 <ASN1_STRING_length@plt+0xfe1bd324>
    3518:	ldmdbmi	pc!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    351c:	strcs	r2, [r1, -r3]
    3520:			; <UNDEFINED> instruction: 0xf0054479
    3524:	ldr	pc, [r6, -sp, ror #18]
    3528:			; <UNDEFINED> instruction: 0xf7fe4658
    352c:			; <UNDEFINED> instruction: 0x4601ecd0
    3530:			; <UNDEFINED> instruction: 0xf0064658
    3534:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    3538:			; <UNDEFINED> instruction: 0x4622d0bf
    353c:			; <UNDEFINED> instruction: 0x46484659
    3540:			; <UNDEFINED> instruction: 0xf9e0f00a
    3544:	blle	1cad60 <ASN1_STRING_length@plt+0x1c8b4c>
    3548:			; <UNDEFINED> instruction: 0xf7ff6820
    354c:	strmi	pc, [r5], -r1, lsl #25
    3550:			; <UNDEFINED> instruction: 0xf00a6820
    3554:			; <UNDEFINED> instruction: 0xe7d4fc77
    3558:	bne	43edc0 <ASN1_STRING_length@plt+0x43cbac>
    355c:	andcs	r4, r3, sl, asr r6
    3560:			; <UNDEFINED> instruction: 0xf94ef005
    3564:	stmdbls	r6, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3568:	andcs	r4, r3, sl, asr r6
    356c:			; <UNDEFINED> instruction: 0xf948f005
    3570:	stmdbmi	sl!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3574:	strcs	r2, [r1, -r3]
    3578:			; <UNDEFINED> instruction: 0xf0054479
    357c:	strbt	pc, [sl], r1, asr #18	; <UNPREDICTABLE>
    3580:	ldrbtmi	r4, [pc], #-3879	; 3588 <ASN1_STRING_length@plt+0x1374>
    3584:	smlsdcs	r0, ip, r7, lr
    3588:			; <UNDEFINED> instruction: 0xf7fee7c3
    358c:	stmdbls	r7, {r2, r6, r8, sl, fp, sp, lr, pc}
    3590:	andcs	r4, r3, sl, asr r6
    3594:	streq	pc, [r1, -pc, rrx]
    3598:			; <UNDEFINED> instruction: 0xf932f005
    359c:	svclt	0x0000e7b5
    35a0:	andeq	r6, r2, r2, asr #22
    35a4:	andeq	r0, r0, r4, lsl r2
    35a8:	ldrdeq	r6, [r2], -ip
    35ac:	andeq	r6, r2, r4, lsr #9
    35b0:	andeq	r1, r1, sl, asr #21
    35b4:	andeq	r6, r2, r6, lsl #22
    35b8:	andeq	r1, r1, sl, ror r9
    35bc:	andeq	r6, r2, r8, ror #20
    35c0:	andeq	r6, r2, lr, ror #25
    35c4:	muleq	r1, r8, r5
    35c8:	andeq	r6, r2, r2, ror #25
    35cc:			; <UNDEFINED> instruction: 0x000115bc
    35d0:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    35d4:	muleq	r1, r0, r6
    35d8:	andeq	r0, r0, r4, lsr #4
    35dc:	andeq	r0, r0, r8, lsl r2
    35e0:	andeq	r1, r1, sl, ror r6
    35e4:	andeq	r6, r2, r8, lsr #25
    35e8:	andeq	r1, r1, r6, asr r6
    35ec:	muleq	r2, r2, ip
    35f0:	andeq	r1, r1, r8, lsr r6
    35f4:	andeq	r0, r1, r2, lsr pc
    35f8:	andeq	r0, r1, sl, lsr pc
    35fc:	strdeq	r6, [r2], -r8
    3600:	andeq	r1, r1, lr, ror #3
    3604:	andeq	r0, r0, r8, lsl #4
    3608:	andeq	r1, r1, r6, lsl #17
    360c:	andeq	r1, r1, r8, ror #16
    3610:	muleq	r1, lr, r8
    3614:	andeq	r1, r1, r2, ror r8
    3618:	andeq	r1, r1, r8, lsr #2
    361c:	andeq	r1, r1, r0, lsr r7
    3620:	andeq	r3, r1, lr, ror #9
    3624:	ldrlt	r4, [r0, #-2593]!	; 0xfffff5df
    3628:	cfstrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    362c:	blmi	86f848 <ASN1_STRING_length@plt+0x86d634>
    3630:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    3634:			; <UNDEFINED> instruction: 0x462858d3
    3638:	movwls	r6, #14363	; 0x381b
    363c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3640:	bl	1ac1640 <ASN1_STRING_length@plt+0x1abf42c>
    3644:	bmi	73038c <ASN1_STRING_length@plt+0x72e178>
    3648:	tstcs	r1, r3, lsl #12
    364c:	ldrbtmi	sl, [sl], #-2050	; 0xfffff7fe
    3650:			; <UNDEFINED> instruction: 0xf7fe9400
    3654:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    3658:	stmdbls	r2, {r0, r1, r4, r8, r9, fp, ip, lr, pc}
    365c:	andcs	r4, r1, #40, 12	; 0x2800000
    3660:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    3664:	blle	48d66c <ASN1_STRING_length@plt+0x48b458>
    3668:			; <UNDEFINED> instruction: 0xf7fe9802
    366c:	bmi	4fe5c4 <ASN1_STRING_length@plt+0x4fc3b0>
    3670:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    3674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3678:	subsmi	r9, sl, r3, lsl #22
    367c:	andlt	sp, r5, r4, lsl r1
    3680:	stmdbmi	pc, {r4, r5, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3684:	ldrbtmi	r2, [r9], #-3
    3688:			; <UNDEFINED> instruction: 0xf8baf005
    368c:	stmdbmi	sp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3690:	bls	8b6a4 <ASN1_STRING_length@plt+0x89490>
    3694:			; <UNDEFINED> instruction: 0xf0054479
    3698:			; <UNDEFINED> instruction: 0xe7e5f8b3
    369c:	strtmi	r4, [r8], -r1, lsr #12
    36a0:			; <UNDEFINED> instruction: 0xf7fe2201
    36a4:			; <UNDEFINED> instruction: 0xe7e2ed7c
    36a8:	ldc	7, cr15, [r4], #1016	; 0x3f8
    36ac:	andeq	r6, r2, r0, lsr #15
    36b0:	muleq	r1, sl, r8
    36b4:	andeq	r0, r0, r4, lsl r2
    36b8:	muleq	r1, r2, r8
    36bc:	andeq	r6, r2, r6, asr r7
    36c0:	andeq	r1, r1, r2, ror #16
    36c4:	andeq	r1, r1, r4, lsl #17
    36c8:	blmi	63070c <ASN1_STRING_length@plt+0x62e4f8>
    36cc:	bmi	655b34 <ASN1_STRING_length@plt+0x653920>
    36d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    36d4:	ldrlt	r6, [r0, #-2075]	; 0xfffff7e5
    36d8:	stmpl	sl, {r1, r7, ip, sp, pc}
    36dc:	ldmdavs	r2, {r1, r2, r4, sl, fp, lr}
    36e0:			; <UNDEFINED> instruction: 0xf04f9201
    36e4:	bls	103eec <ASN1_STRING_length@plt+0x101cd8>
    36e8:	stmdblt	r3!, {r2, r3, r4, r5, r6, sl, lr}
    36ec:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    36f0:	blcs	11d764 <ASN1_STRING_length@plt+0x11b550>
    36f4:	ldmdami	r2, {r1, r3, r8, sl, fp, ip, lr, pc}
    36f8:	movwls	sl, #2821	; 0xb05
    36fc:	stmdapl	r4!, {r0, r8, sp}
    3700:			; <UNDEFINED> instruction: 0xf7fe6820
    3704:	stmdavs	r0!, {r2, r3, r4, sl, fp, sp, lr, pc}
    3708:	bl	ff541708 <ASN1_STRING_length@plt+0xff53f4f4>
    370c:	blmi	255f48 <ASN1_STRING_length@plt+0x253d34>
    3710:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3714:	blls	5d784 <ASN1_STRING_length@plt+0x5b570>
    3718:	qaddle	r4, sl, r4
    371c:	pop	{r1, ip, sp, pc}
    3720:	andlt	r4, r4, r0, lsl r0
    3724:			; <UNDEFINED> instruction: 0xf7fe4770
    3728:	svclt	0x0000ec76
    372c:	andeq	r6, r2, r4, lsr #19
    3730:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    3734:	andeq	r0, r0, r4, lsl r2
    3738:	andeq	r6, r2, r0, ror #13
    373c:	andeq	r6, r2, lr, asr #18
    3740:	andeq	r0, r0, ip, lsl r2
    3744:			; <UNDEFINED> instruction: 0x000266b8
    3748:			; <UNDEFINED> instruction: 0x4604b5f8
    374c:	cdp2	0, 4, cr15, cr6, cr10, {0}
    3750:	strmi	r2, [r5], -r0, lsl #14
    3754:			; <UNDEFINED> instruction: 0xf00a4620
    3758:	strmi	pc, [r1], -r1, asr #28
    375c:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    3760:			; <UNDEFINED> instruction: 0xffb2f7ff
    3764:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    3768:	bllt	10dd7dc <ASN1_STRING_length@plt+0x10db5c8>
    376c:	strtmi	r4, [r0], -r3, lsr #22
    3770:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3774:	svclt	0x00142b00
    3778:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    377c:			; <UNDEFINED> instruction: 0xf00a2100
    3780:			; <UNDEFINED> instruction: 0xf110fe8b
    3784:			; <UNDEFINED> instruction: 0x46070f11
    3788:			; <UNDEFINED> instruction: 0x4620d01b
    378c:	stc2l	0, cr15, [lr, #40]	; 0x28
    3790:	lsllt	r4, r6, #12
    3794:	strtmi	r4, [r0], -r4, lsl #12
    3798:	cdp2	0, 1, cr15, cr10, cr10, {0}
    379c:			; <UNDEFINED> instruction: 0xf00c4605
    37a0:	bicslt	pc, r0, r1, lsl #16
    37a4:			; <UNDEFINED> instruction: 0xf00a4628
    37a8:	strtmi	pc, [r1], -sp, asr #22
    37ac:			; <UNDEFINED> instruction: 0xf0074630
    37b0:			; <UNDEFINED> instruction: 0x4604fb13
    37b4:	mvnle	r2, r0, lsl #16
    37b8:			; <UNDEFINED> instruction: 0xf00a4630
    37bc:	ldrtmi	pc, [r8], -r1, asr #19	; <UNPREDICTABLE>
    37c0:	blmi	3f2fa8 <ASN1_STRING_length@plt+0x3f0d94>
    37c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    37c8:			; <UNDEFINED> instruction: 0x4620b95b
    37cc:			; <UNDEFINED> instruction: 0xf00a461f
    37d0:	strmi	pc, [r6], -sp, lsr #27
    37d4:	bicsle	r2, sp, r0, lsl #16
    37d8:			; <UNDEFINED> instruction: 0x4628e7f1
    37dc:			; <UNDEFINED> instruction: 0xffb4f7ff
    37e0:	blmi	23d768 <ASN1_STRING_length@plt+0x23b554>
    37e4:	stmdbmi	r8, {r1, r3, r5, r9, sl, lr}
    37e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    37ec:			; <UNDEFINED> instruction: 0xf0056818
    37f0:	strb	pc, [sl, r7, lsl #16]	; <UNPREDICTABLE>
    37f4:	andeq	r1, r1, r6, ror #15
    37f8:	andeq	r6, r2, r2, lsl r9
    37fc:	andeq	r6, r2, r0, lsl r9
    3800:			; <UNDEFINED> instruction: 0x000268b8
    3804:	andeq	r6, r2, r0, asr r8
    3808:	andeq	r1, r1, r6, ror #14
    380c:	svcmi	0x00f0e92d
    3810:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    3814:	strmi	r8, [r5], -r2, lsl #22
    3818:			; <UNDEFINED> instruction: 0x460f4c9f
    381c:	ldrbtmi	r4, [ip], #-2975	; 0xfffff461
    3820:	stmiapl	r3!, {r0, r3, r7, ip, sp, pc}^
    3824:	ldmdavs	fp, {r1, r2, r9, fp, sp, pc}
    3828:			; <UNDEFINED> instruction: 0xf04f9307
    382c:	movwcs	r0, #768	; 0x300
    3830:			; <UNDEFINED> instruction: 0xf00a9306
    3834:			; <UNDEFINED> instruction: 0x9c06fb4b
    3838:			; <UNDEFINED> instruction: 0xf384fab4
    383c:	b	14c5db0 <ASN1_STRING_length@plt+0x14c3b9c>
    3840:			; <UNDEFINED> instruction: 0xf04073d0
    3844:	ldmibmi	r6, {r1, r4, r8, pc}
    3848:	bmi	fe595068 <ASN1_STRING_length@plt+0xfe592e54>
    384c:	ldrbtmi	r4, [r9], #-2966	; 0xfffff46a
    3850:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3854:	ldmdavs	r2, {r0, r3, fp, sp, lr}
    3858:	b	145d8dc <ASN1_STRING_length@plt+0x145b6c8>
    385c:	rsbsle	r0, lr, r2, lsl #6
    3860:	movweq	lr, #31313	; 0x7a51
    3864:	strcs	fp, [r2, -ip, lsl #30]
    3868:	blmi	fe40d47c <ASN1_STRING_length@plt+0xfe40b268>
    386c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3870:			; <UNDEFINED> instruction: 0xf047b10b
    3874:	blmi	fe38548c <ASN1_STRING_length@plt+0xfe383278>
    3878:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    387c:			; <UNDEFINED> instruction: 0xf047b10b
    3880:	blmi	fe3054a8 <ASN1_STRING_length@plt+0xfe303294>
    3884:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3888:			; <UNDEFINED> instruction: 0xf047b10b
    388c:	blmi	fe2854d4 <ASN1_STRING_length@plt+0xfe2832c0>
    3890:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3894:	cmple	lr, r0, lsl #22
    3898:	ldrbtmi	r4, [sl], #-2696	; 0xfffff578
    389c:	bcs	11d8ec <ASN1_STRING_length@plt+0x11b6d8>
    38a0:			; <UNDEFINED> instruction: 0x469bbfd8
    38a4:			; <UNDEFINED> instruction: 0xf8dfdd02
    38a8:	ldrbtmi	fp, [fp], #536	; 0x218
    38ac:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    38b0:	blcs	1d924 <ASN1_STRING_length@plt+0x1b710>
    38b4:	sbcshi	pc, r1, r0, asr #32
    38b8:	strcs	pc, [r0, r7, asr #8]
    38bc:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
    38c0:	tstlt	fp, fp, lsl r8
    38c4:	streq	pc, [r0, -r7, asr #32]!
    38c8:			; <UNDEFINED> instruction: 0xf8df4b80
    38cc:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
    38d0:	blmi	fe0284e8 <ASN1_STRING_length@plt+0xfe0262d4>
    38d4:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    38d8:	bcc	43f100 <ASN1_STRING_length@plt+0x43ceec>
    38dc:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
    38e0:	strtmi	r9, [r0], -r5, lsl #6
    38e4:	ldc2l	0, cr15, [r4, #-40]!	; 0xffffffd8
    38e8:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    38ec:	blcs	15108 <ASN1_STRING_length@plt+0x12ef4>
    38f0:			; <UNDEFINED> instruction: 0xf00ad058
    38f4:			; <UNDEFINED> instruction: 0xf7fefd73
    38f8:			; <UNDEFINED> instruction: 0x2e00ebd0
    38fc:			; <UNDEFINED> instruction: 0x4628db33
    3900:	blx	fe83f930 <ASN1_STRING_length@plt+0xfe83d71c>
    3904:	stmdals	r6, {r0, r5, r9, sl, lr}
    3908:	blx	19bf92c <ASN1_STRING_length@plt+0x19bd718>
    390c:	stmdacs	r0, {r2, r9, sl, lr}
    3910:	adchi	pc, r1, r0
    3914:	ldc2l	0, cr15, [ip, #-40]	; 0xffffffd8
    3918:	ldrdcc	pc, [r0], -r9
    391c:	blcs	15138 <ASN1_STRING_length@plt+0x12f24>
    3920:			; <UNDEFINED> instruction: 0xf00ad040
    3924:			; <UNDEFINED> instruction: 0xf7fefd5b
    3928:			; <UNDEFINED> instruction: 0x4628ebb8
    392c:	blx	fe2bf95c <ASN1_STRING_length@plt+0xfe2bd748>
    3930:	stmdals	r6, {r0, r5, r9, sl, lr}
    3934:	blx	143f958 <ASN1_STRING_length@plt+0x143d744>
    3938:	stmdacs	r0, {r2, r9, sl, lr}
    393c:	addhi	pc, fp, r0
    3940:	stc2l	0, cr15, [r6, #-40]	; 0xffffffd8
    3944:	ldrdcc	pc, [r0], -r9
    3948:	cmplt	fp, #5242880	; 0x500000
    394c:	stc2l	0, cr15, [r6, #-40]	; 0xffffffd8
    3950:	bl	fe8c1950 <ASN1_STRING_length@plt+0xfe8bf73c>
    3954:			; <UNDEFINED> instruction: 0xf8dfe7d3
    3958:	ldrbtmi	fp, [fp], #388	; 0x184
    395c:	svccs	0x0000e7a6
    3960:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    3964:			; <UNDEFINED> instruction: 0xf116e781
    3968:	svclt	0x00080f11
    396c:	bge	43f1d4 <ASN1_STRING_length@plt+0x43cfc0>
    3970:	strtmi	sp, [r8], -r2, lsr #2
    3974:	ldc2	0, cr15, [r2, #-40]!	; 0xffffffd8
    3978:			; <UNDEFINED> instruction: 0x46024651
    397c:			; <UNDEFINED> instruction: 0xf0042003
    3980:	qasxmi	pc, r8, pc	; <UNPREDICTABLE>
    3984:	blx	17bf9b4 <ASN1_STRING_length@plt+0x17bd7a0>
    3988:	stmdals	r6, {r0, r5, r9, sl, lr}
    398c:	blx	93f9b0 <ASN1_STRING_length@plt+0x93d79c>
    3990:	stmdacs	r0, {r2, r9, sl, lr}
    3994:			; <UNDEFINED> instruction: 0xf00ad04e
    3998:	blls	182e0c <ASN1_STRING_length@plt+0x180bf8>
    399c:			; <UNDEFINED> instruction: 0x4605681b
    39a0:	cmple	sp, r0, lsl #22
    39a4:	strbmi	r2, [r2], -r0, lsl #6
    39a8:			; <UNDEFINED> instruction: 0x46284639
    39ac:	blcc	3e0e8 <ASN1_STRING_length@plt+0x3bed4>
    39b0:	blx	fed3f9e4 <ASN1_STRING_length@plt+0xfed3d7d0>
    39b4:	str	r4, [r0, r6, lsl #12]!
    39b8:			; <UNDEFINED> instruction: 0xd1221cb3
    39bc:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
    39c0:	ldrbtmi	r4, [sl], #2888	; 0xb48
    39c4:	movwls	r4, #13435	; 0x347b
    39c8:			; <UNDEFINED> instruction: 0xf00a4628
    39cc:	ldrbmi	pc, [r1], -r7, lsl #26	; <UNPREDICTABLE>
    39d0:	andcs	r4, r3, r2, lsl #12
    39d4:			; <UNDEFINED> instruction: 0xff14f004
    39d8:			; <UNDEFINED> instruction: 0xf00a4628
    39dc:			; <UNDEFINED> instruction: 0x4621fa33
    39e0:			; <UNDEFINED> instruction: 0xf0079806
    39e4:			; <UNDEFINED> instruction: 0x4604f9f9
    39e8:			; <UNDEFINED> instruction: 0xf00ab320
    39ec:	blls	102db8 <ASN1_STRING_length@plt+0x100ba4>
    39f0:			; <UNDEFINED> instruction: 0x4605681b
    39f4:	sbcsle	r2, r5, r0, lsl #22
    39f8:	ldc2l	0, cr15, [r0], #40	; 0x28
    39fc:	bl	13419fc <ASN1_STRING_length@plt+0x133f7e8>
    3a00:	strtmi	lr, [r8], -r2, ror #15
    3a04:	stc2l	0, cr15, [sl], #40	; 0x28
    3a08:	rsbsmi	r9, r0, #3
    3a0c:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a10:	bls	d5eec <ASN1_STRING_length@plt+0xd3cd8>
    3a14:			; <UNDEFINED> instruction: 0x46034479
    3a18:			; <UNDEFINED> instruction: 0xf0042003
    3a1c:			; <UNDEFINED> instruction: 0x4628fef1
    3a20:	blx	43fa50 <ASN1_STRING_length@plt+0x43d83c>
    3a24:	stmdals	r6, {r0, r5, r9, sl, lr}
    3a28:			; <UNDEFINED> instruction: 0xf9d6f007
    3a2c:	stmdacs	r0, {r2, r9, sl, lr}
    3a30:	svcge	0x0057f47f
    3a34:			; <UNDEFINED> instruction: 0xf00a9806
    3a38:	bmi	b41c4c <ASN1_STRING_length@plt+0xb3fa38>
    3a3c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    3a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a44:	subsmi	r9, sl, r7, lsl #22
    3a48:	ldrtmi	sp, [r0], -r3, lsr #2
    3a4c:	ldc	0, cr11, [sp], #36	; 0x24
    3a50:	pop	{r1, r8, r9, fp, pc}
    3a54:			; <UNDEFINED> instruction: 0x26008ff0
    3a58:	vst1.64	{d30}, [r7 :128], ip
    3a5c:	str	r2, [sp, -r0, asr #15]!
    3a60:	ldc2	0, cr15, [ip], #40	; 0x28
    3a64:	bl	641a64 <ASN1_STRING_length@plt+0x63f850>
    3a68:	blmi	87d87c <ASN1_STRING_length@plt+0x87b668>
    3a6c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    3a70:	strtmi	fp, [r8], -r5, ror #2
    3a74:			; <UNDEFINED> instruction: 0xf8b4f006
    3a78:	ldmdbmi	lr, {r0, r1, r9, sl, lr}
    3a7c:			; <UNDEFINED> instruction: 0x4620463a
    3a80:	streq	pc, [r1], -pc, rrx
    3a84:			; <UNDEFINED> instruction: 0xf0044479
    3a88:			; <UNDEFINED> instruction: 0xe7d6febb
    3a8c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    3a90:			; <UNDEFINED> instruction: 0xf7fee7f3
    3a94:	svclt	0x0000eac0
    3a98:	andeq	r6, r2, sl, lsr #11
    3a9c:	andeq	r0, r0, r4, lsl r2
    3aa0:	andeq	r6, r2, r2, lsr r8
    3aa4:	andeq	r6, r2, r4, asr #16
    3aa8:	andeq	r6, r2, r6, asr #16
    3aac:	andeq	r6, r2, r8, lsl r8
    3ab0:	andeq	r6, r2, r0, lsl r8
    3ab4:	strdeq	r6, [r2], -r4
    3ab8:	andeq	r6, r2, r4, ror #15
    3abc:	andeq	r6, r2, r2, lsr #15
    3ac0:	andeq	r0, r0, pc, asr #4
    3ac4:	andeq	r6, r2, lr, ror #15
    3ac8:			; <UNDEFINED> instruction: 0x000267be
    3acc:			; <UNDEFINED> instruction: 0x000267be
    3ad0:			; <UNDEFINED> instruction: 0x000267b8
    3ad4:	andeq	r1, r1, lr, asr #13
    3ad8:	andeq	r6, r2, lr, lsr #15
    3adc:	muleq	r0, pc, r1	; <UNPREDICTABLE>
    3ae0:	andeq	r1, r1, r6, lsl r6
    3ae4:	andeq	r6, r2, r8, asr #13
    3ae8:	andeq	r1, r1, r8, lsl r6
    3aec:	andeq	r6, r2, sl, lsl #7
    3af0:	andeq	r6, r2, ip, asr #11
    3af4:	strdeq	r1, [r1], -r8
    3af8:	andeq	r1, r1, r2, ror #9
    3afc:			; <UNDEFINED> instruction: 0x4614b570
    3b00:			; <UNDEFINED> instruction: 0x4605b979
    3b04:	stc2l	0, cr15, [lr], #-40	; 0xffffffd8
    3b08:			; <UNDEFINED> instruction: 0x4628b1b0
    3b0c:	stc2l	0, cr15, [sl], #-40	; 0xffffffd8
    3b10:			; <UNDEFINED> instruction: 0x46234911
    3b14:	pop	{r0, r3, r4, r5, r6, sl, lr}
    3b18:			; <UNDEFINED> instruction: 0x46024070
    3b1c:			; <UNDEFINED> instruction: 0xf7fe2001
    3b20:			; <UNDEFINED> instruction: 0xf00ab901
    3b24:	stmdbmi	sp, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3b28:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    3b2c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3b30:	andcs	r4, r1, r2, lsl #12
    3b34:	ldmlt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b38:			; <UNDEFINED> instruction: 0xf00b4628
    3b3c:	ldrdlt	pc, [r0, -pc]
    3b40:			; <UNDEFINED> instruction: 0x4628bd70
    3b44:	mcrr2	0, 0, pc, sl, cr10	; <UNPREDICTABLE>
    3b48:	pop	{r0, r2, r8, fp, lr}
    3b4c:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    3b50:	andcs	r4, r1, r2, lsl #12
    3b54:	stmialt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b58:	andeq	r1, r1, r0, asr r5
    3b5c:	andeq	r1, r1, lr, lsl r5
    3b60:	andeq	r1, r1, sl, lsl #10
    3b64:	blmi	fe6d65d4 <ASN1_STRING_length@plt+0xfe6d43c0>
    3b68:	push	{r1, r3, r4, r5, r6, sl, lr}
    3b6c:	strdlt	r4, [r7], r0
    3b70:			; <UNDEFINED> instruction: 0x460d58d3
    3b74:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    3b78:			; <UNDEFINED> instruction: 0xf04f9305
    3b7c:			; <UNDEFINED> instruction: 0xf00a0300
    3b80:	blmi	fe582c3c <ASN1_STRING_length@plt+0xfe580a28>
    3b84:	andls	r2, r3, #0, 4
    3b88:	andls	r4, r4, #2063597568	; 0x7b000000
    3b8c:			; <UNDEFINED> instruction: 0x4607681b
    3b90:			; <UNDEFINED> instruction: 0xf0002b00
    3b94:	blmi	fe463e10 <ASN1_STRING_length@plt+0xfe461bfc>
    3b98:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3b9c:			; <UNDEFINED> instruction: 0xf0002b00
    3ba0:			; <UNDEFINED> instruction: 0xf04f8083
    3ba4:	stmdals	r4, {fp}
    3ba8:			; <UNDEFINED> instruction: 0xf0002100
    3bac:	vstrcs.16	s30, [r1, #-130]	; 0xffffff7e	; <UNPREDICTABLE>
    3bb0:	blmi	fe2f7fcc <ASN1_STRING_length@plt+0xfe2f5db8>
    3bb4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3bb8:			; <UNDEFINED> instruction: 0xf0402b00
    3bbc:	blmi	fe263eb0 <ASN1_STRING_length@plt+0xfe261c9c>
    3bc0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3bc4:	cmnle	r5, r0, lsl #22
    3bc8:	svceq	0x0000f1b8
    3bcc:	sbcshi	pc, r7, r0
    3bd0:			; <UNDEFINED> instruction: 0xf00a4630
    3bd4:	strmi	pc, [r7], -r3, lsl #24
    3bd8:	strls	r4, [r1, -r0, asr #12]
    3bdc:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3be0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3be4:	rscshi	pc, r0, r0
    3be8:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bec:	ldrsbls	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    3bf0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3bf4:			; <UNDEFINED> instruction: 0x460544f9
    3bf8:			; <UNDEFINED> instruction: 0xf1a5e01d
    3bfc:	bl	fe903c34 <ASN1_STRING_length@plt+0xfe901a20>
    3c00:			; <UNDEFINED> instruction: 0xf7fe0b06
    3c04:	vstrcc.16	s28, [sp, #-492]	; 0xfffffe14	; <UNPREDICTABLE>
    3c08:	bl	fe950c44 <ASN1_STRING_length@plt+0xfe94ea30>
    3c0c:	strmi	r0, [r2], fp, lsl #14
    3c10:			; <UNDEFINED> instruction: 0xf0002800
    3c14:			; <UNDEFINED> instruction: 0x463180d1
    3c18:			; <UNDEFINED> instruction: 0xf7fe465a
    3c1c:	ldrtmi	lr, [sl], -r0, ror #18
    3c20:	bl	2954ac <ASN1_STRING_length@plt+0x293298>
    3c24:			; <UNDEFINED> instruction: 0xf7fe000b
    3c28:			; <UNDEFINED> instruction: 0x4630e95a
    3c2c:	andhi	pc, r5, sl, lsl #16
    3c30:			; <UNDEFINED> instruction: 0xf7fe4656
    3c34:			; <UNDEFINED> instruction: 0x4649e8f0
    3c38:			; <UNDEFINED> instruction: 0xf7fe4630
    3c3c:	strmi	lr, [r4], -r4, lsr #19
    3c40:	bicsle	r2, sl, r0, lsl #16
    3c44:	ldrdhi	pc, [r4, pc]!	; <UNPREDICTABLE>
    3c48:	stmdami	r9!, {r1, r4, r5, r9, sl, lr}^
    3c4c:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
    3c50:			; <UNDEFINED> instruction: 0xf7ff4641
    3c54:	blmi	1a03140 <ASN1_STRING_length@plt+0x1a00f2c>
    3c58:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c5c:	suble	r2, r6, r0, lsl #22
    3c60:			; <UNDEFINED> instruction: 0xf7fe4630
    3c64:	stmdals	r3, {r3, r4, r6, r7, fp, sp, lr, pc}
    3c68:			; <UNDEFINED> instruction: 0xf0002100
    3c6c:	stmdals	r3, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
    3c70:			; <UNDEFINED> instruction: 0xff66f009
    3c74:			; <UNDEFINED> instruction: 0xf0099804
    3c78:	bmi	1803a0c <ASN1_STRING_length@plt+0x18017f8>
    3c7c:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    3c80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c84:	subsmi	r9, sl, r5, lsl #22
    3c88:	addshi	pc, ip, r0, asr #32
    3c8c:	andlt	r4, r7, r0, lsr #12
    3c90:	svchi	0x00f0e8bd
    3c94:	svceq	0x0000f1b8
    3c98:			; <UNDEFINED> instruction: 0x4630d19a
    3c9c:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    3ca0:	stccs	6, cr4, [r0], {4}
    3ca4:	ldrb	sp, [lr, r3, ror #23]
    3ca8:			; <UNDEFINED> instruction: 0xf00b4630
    3cac:	vmlane.f16	s30, s8, s15	; <UNPREDICTABLE>
    3cb0:			; <UNDEFINED> instruction: 0xf47fdb4a
    3cb4:	stccs	15, cr10, [r1, #-472]	; 0xfffffe28
    3cb8:	blmi	1438424 <ASN1_STRING_length@plt+0x1436210>
    3cbc:	ldmdbmi	r0, {r1, r3, r4, r5, r9, sl, lr}^
    3cc0:	streq	pc, [r1], #-111	; 0xffffff91
    3cc4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3cc8:			; <UNDEFINED> instruction: 0xf0046818
    3ccc:	bfi	pc, r9, (invalid: 27:14)	; <UNPREDICTABLE>
    3cd0:	stmdbge	r3, {r2, r9, fp, sp, pc}
    3cd4:			; <UNDEFINED> instruction: 0xf00a4630
    3cd8:	cdpne	14, 0, cr15, cr4, cr13, {2}
    3cdc:	ldrtmi	sp, [r0], -r4, asr #22
    3ce0:			; <UNDEFINED> instruction: 0xffd4f00a
    3ce4:	stmdacs	r0, {r7, r9, sl, lr}
    3ce8:	svcge	0x005df47f
    3cec:	stclmi	7, cr14, [r5, #-332]	; 0xfffffeb4
    3cf0:	stmdbls	r1, {r0, r9, sp}
    3cf4:			; <UNDEFINED> instruction: 0x4628447d
    3cf8:	b	1441cf8 <ASN1_STRING_length@plt+0x143fae4>
    3cfc:			; <UNDEFINED> instruction: 0xf7fe4630
    3d00:			; <UNDEFINED> instruction: 0x4604e81a
    3d04:			; <UNDEFINED> instruction: 0xf7fd4628
    3d08:	stclne	15, cr14, [r3], #-768	; 0xfffffd00
    3d0c:			; <UNDEFINED> instruction: 0xf414d047
    3d10:			; <UNDEFINED> instruction: 0xf3c44f7f
    3d14:	andle	r2, r9, r7, lsl #10
    3d18:			; <UNDEFINED> instruction: 0x4642483b
    3d1c:	rsbmi	r4, ip, #966656	; 0xec000
    3d20:	blls	54f08 <ASN1_STRING_length@plt+0x52cf4>
    3d24:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3d28:	stc2l	0, cr15, [sl, #-16]!
    3d2c:			; <UNDEFINED> instruction: 0xf7fe4630
    3d30:			; <UNDEFINED> instruction: 0xe7b6e872
    3d34:			; <UNDEFINED> instruction: 0xf00a4630
    3d38:			; <UNDEFINED> instruction: 0x4629faf9
    3d3c:			; <UNDEFINED> instruction: 0xf878f000
    3d40:			; <UNDEFINED> instruction: 0xf6bf1e04
    3d44:			; <UNDEFINED> instruction: 0xe792af3c
    3d48:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    3d4c:	stccs	8, cr6, [r0], {28}
    3d50:	blmi	c37f8c <ASN1_STRING_length@plt+0xc35d78>
    3d54:	ldmdbmi	r0!, {r1, r3, r4, r5, r9, sl, lr}
    3d58:	streq	pc, [r1], #-111	; 0xffffff91
    3d5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3d60:			; <UNDEFINED> instruction: 0xf0046818
    3d64:	str	pc, [r2, sp, asr #26]
    3d68:			; <UNDEFINED> instruction: 0xf7fd4260
    3d6c:	stmdbmi	fp!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3d70:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3d74:	andcs	r4, r4, r3, lsl #12
    3d78:	stc2l	0, cr15, [r2, #-16]
    3d7c:			; <UNDEFINED> instruction: 0x4630e77d
    3d80:	ldc2	0, cr15, [r0, #-44]	; 0xffffffd4
    3d84:	stcle	8, cr2, [r8]
    3d88:	ldrtmi	r4, [sl], -r5, lsr #22
    3d8c:			; <UNDEFINED> instruction: 0xf06f4925
    3d90:	ldrbtmi	r0, [fp], #-1039	; 0xfffffbf1
    3d94:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    3d98:	ldc2	0, cr15, [r2, #-16]!
    3d9c:	stmdami	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    3da0:	stmdbmi	r2!, {r1, r6, r9, sl, lr}
    3da4:	blls	54f8c <ASN1_STRING_length@plt+0x52d78>
    3da8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3dac:	stc2	0, cr15, [r8, #-16]!
    3db0:			; <UNDEFINED> instruction: 0xf7fe4630
    3db4:	smmlar	sl, r0, r8, lr
    3db8:			; <UNDEFINED> instruction: 0xf06f4630
    3dbc:			; <UNDEFINED> instruction: 0xf7fe040b
    3dc0:	ldrb	lr, [r4, -sl, lsr #16]
    3dc4:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dc8:	streq	pc, [fp], #-111	; 0xffffff91
    3dcc:	svclt	0x0000e74f
    3dd0:	andeq	r6, r2, r0, ror #4
    3dd4:	andeq	r0, r0, r4, lsl r2
    3dd8:	strdeq	r6, [r2], -ip
    3ddc:	strdeq	r6, [r2], -r0
    3de0:	ldrdeq	r6, [r2], -ip
    3de4:	andeq	r6, r2, r8, asr #9
    3de8:			; <UNDEFINED> instruction: 0x000114bc
    3dec:	andeq	r1, r1, r8, asr #2
    3df0:	andeq	r2, r1, lr, lsr r3
    3df4:	andeq	r6, r2, r0, lsr #8
    3df8:	andeq	r6, r2, sl, asr #2
    3dfc:	andeq	r6, r2, r4, ror r3
    3e00:			; <UNDEFINED> instruction: 0x000109b6
    3e04:	andeq	r1, r1, ip, asr #7
    3e08:	andeq	r6, r2, r8, lsl r3
    3e0c:	andeq	r1, r1, ip, lsr #7
    3e10:	andeq	r6, r2, r2, lsr r3
    3e14:	ldrdeq	r6, [r2], -ip
    3e18:	strdeq	r1, [r1], -r2
    3e1c:	andeq	r1, r1, r2, lsl #6
    3e20:	andeq	r6, r2, r6, lsr #5
    3e24:	andeq	r1, r1, r4, lsl #6
    3e28:	muleq	r2, r4, r2
    3e2c:	andeq	r1, r1, r8, lsr #6
    3e30:	mvnsmi	lr, sp, lsr #18
    3e34:	strmi	r4, [r7], -r8, lsl #13
    3e38:			; <UNDEFINED> instruction: 0xfffef006
    3e3c:	strmi	fp, [r4], -r0, asr #3
    3e40:			; <UNDEFINED> instruction: 0xf006e003
    3e44:			; <UNDEFINED> instruction: 0x4604ffb9
    3e48:			; <UNDEFINED> instruction: 0x4620b190
    3e4c:	blx	ff03fe7c <ASN1_STRING_length@plt+0xff03dc68>
    3e50:	strmi	r2, [r6], -r2, lsl #2
    3e54:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3e58:	ldrtmi	r4, [r0], -r5, lsl #12
    3e5c:			; <UNDEFINED> instruction: 0xfff2f009
    3e60:	bicsvc	lr, r5, #24, 20	; 0x18000
    3e64:	ldrtmi	r4, [r8], -r1, lsr #12
    3e68:	strtmi	sp, [r8], -fp, ror #1
    3e6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3e70:	strtmi	r2, [r8], -r0, lsl #10
    3e74:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3e78:	svcmi	0x00f0e92d
    3e7c:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
    3e80:	strmi	r8, [r2], r2, lsl #22
    3e84:	bne	442208 <ASN1_STRING_length@plt+0x43fff4>
    3e88:	bcs	44220c <ASN1_STRING_length@plt+0x43fff8>
    3e8c:			; <UNDEFINED> instruction: 0xf8df4479
    3e90:			; <UNDEFINED> instruction: 0xf5ad0a10
    3e94:	addlt	r5, r5, lr, lsl #27
    3e98:			; <UNDEFINED> instruction: 0xf50d588a
    3e9c:	ldrbtmi	r5, [r8], #-910	; 0xfffffc72
    3ea0:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    3ea4:			; <UNDEFINED> instruction: 0xf04f601a
    3ea8:			; <UNDEFINED> instruction: 0xf7fd0200
    3eac:			; <UNDEFINED> instruction: 0xf8dfef36
    3eb0:	ldrbtmi	r3, [fp], #-2548	; 0xfffff60c
    3eb4:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    3eb8:	subhi	pc, r0, #0
    3ebc:	strmi	r7, [r0], r3, lsl #16
    3ec0:			; <UNDEFINED> instruction: 0xf0002b00
    3ec4:	strmi	r8, [r7], -r2, ror #5
    3ec8:	blcs	80c6d0 <ASN1_STRING_length@plt+0x80a4bc>
    3ecc:	svccc	0x0001f817
    3ed0:	andcc	fp, r1, #8, 30
    3ed4:	mvnsle	r2, r0, lsl #22
    3ed8:	streq	lr, [r8, -r7, lsr #23]
    3edc:	stmdbeq	r3, {r1, r3, r8, ip, sp, lr, pc}
    3ee0:	bl	25512c <ASN1_STRING_length@plt+0x252f18>
    3ee4:	addeq	r0, r0, r7
    3ee8:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3eec:	stmdacs	r0, {r2, r9, sl, lr}
    3ef0:	eorhi	pc, r8, #0
    3ef4:	ldrdpl	pc, [r0], -fp
    3ef8:	streq	lr, [r9], r0, lsl #22
    3efc:			; <UNDEFINED> instruction: 0x46411c7a
    3f00:	ldrtmi	r4, [r7], #-1584	; 0xfffff9d0
    3f04:	strcs	r6, [r1, #-37]	; 0xffffffdb
    3f08:	svc	0x00e8f7fd
    3f0c:	eorcs	pc, r9, r4, lsl r8	; <UNPREDICTABLE>
    3f10:	cmplt	r2, #32, 26	; 0x800
    3f14:	ldrtmi	r2, [r4], r0, lsl #6
    3f18:	strcs	r4, [r1, #-1694]	; 0xfffff962
    3f1c:			; <UNDEFINED> instruction: 0xf893e009
    3f20:	ldrmi	r8, [r0]
    3f24:	sbcshi	pc, r0, r0
    3f28:			; <UNDEFINED> instruction: 0xf10c4662
    3f2c:	ldmdavc	r2, {r0, sl, fp}^
    3f30:	adceq	fp, r9, sl, lsr #3
    3f34:	blcs	a0bc <ASN1_STRING_length@plt+0x7ea8>
    3f38:	bcs	838704 <ASN1_STRING_length@plt+0x8364f0>
    3f3c:	stmdaeq	r1, {r2, r3, r8, ip, sp, lr, pc}
    3f40:	tsthi	r9, r0	; <UNPREDICTABLE>
    3f44:	svclt	0x00182a27
    3f48:	svclt	0x001c2a22
    3f4c:	strbmi	r4, [r4], r2, ror #12
    3f50:	strbtmi	sp, [r2], -sp, ror #3
    3f54:	ldmdavc	r2, {r0, r1, r5, r6, r9, sl, lr}^
    3f58:	bcs	15a70 <ASN1_STRING_length@plt+0x1385c>
    3f5c:	strbmi	sp, [r6, #-489]!	; 0xfffffe17
    3f60:	andvs	fp, r6, lr, lsr pc
    3f64:	bl	111370 <ASN1_STRING_length@plt+0x10f15c>
    3f68:	cpsie	i,#5
    3f6c:	ldrbmi	r3, [r5], #-767	; 0xfffffd01
    3f70:	bcc	38c <OPENSSL_sk_value@plt-0x18a4>
    3f74:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
    3f78:			; <UNDEFINED> instruction: 0xf7fd0092
    3f7c:	movwcs	lr, #4016	; 0xfb0
    3f80:	eorcc	pc, r5, r4, asr #16
    3f84:			; <UNDEFINED> instruction: 0xf8dfab14
    3f88:	movwls	r9, #51488	; 0xc920
    3f8c:			; <UNDEFINED> instruction: 0xf8df2700
    3f90:			; <UNDEFINED> instruction: 0xee08391c
    3f94:			; <UNDEFINED> instruction: 0xf8df7a10
    3f98:			; <UNDEFINED> instruction: 0xae102918
    3f9c:	ldrbtmi	r4, [r9], #1147	; 0x47b
    3fa0:			; <UNDEFINED> instruction: 0x463d46b8
    3fa4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3fa8:	stmib	sp, {r0, r3, r8, r9, sl, ip, sp, lr}^
    3fac:	strls	r7, [r6, -r7, lsl #14]
    3fb0:			; <UNDEFINED> instruction: 0xf04f920b
    3fb4:	strls	r0, [r0], -r0, lsl #24
    3fb8:	strtmi	r4, [r1], -sl, asr #12
    3fbc:			; <UNDEFINED> instruction: 0xf8c64650
    3fc0:	movwls	ip, #16384	; 0x4000
    3fc4:	svc	0x0038f7fd
    3fc8:			; <UNDEFINED> instruction: 0xf0001c43
    3fcc:	sqtnedm	f0, f3
    3fd0:	ldmdbcs	r5!, {r2, r8, r9, fp, ip, pc}^
    3fd4:	rschi	pc, r5, r0, lsl #4
    3fd8:			; <UNDEFINED> instruction: 0xf011e8df
    3fdc:	rscseq	r0, r2, ip, ror #1
    3fe0:	strdeq	r0, [lr], r8	; <UNPREDICTABLE>
    3fe4:	strdeq	r0, [r4, -lr]
    3fe8:	rsceq	r0, r3, r3, ror #1
    3fec:	rsceq	r0, r3, r3, ror #1
    3ff0:	rsceq	r0, r3, r3, ror #1
    3ff4:	rsceq	r0, r3, r3, ror #1
    3ff8:	rsceq	r0, r3, r3, ror #1
    3ffc:	rsceq	r0, r3, r3, ror #1
    4000:	rsceq	r0, r3, r3, ror #1
    4004:	rsceq	r0, r3, r3, ror #1
    4008:	rsceq	r0, r3, r3, ror #1
    400c:	rsceq	r0, r3, r3, ror #1
    4010:	rsceq	r0, r3, r3, ror #1
    4014:	rsceq	r0, r3, r3, ror #1
    4018:	rsceq	r0, r3, r3, ror #1
    401c:	rsceq	r0, r3, r3, ror #1
    4020:	rsceq	r0, r3, r3, ror #1
    4024:	rsceq	r0, r3, r3, ror #1
    4028:	rsceq	r0, r3, r3, ror #1
    402c:	rsceq	r0, r3, r3, ror #1
    4030:	rsceq	r0, r3, r3, ror #1
    4034:	rsceq	r0, r3, r3, ror #1
    4038:	rsceq	r0, r3, r3, ror #1
    403c:	rsceq	r0, r3, r3, ror #1
    4040:	rsceq	r0, r3, r3, ror #1
    4044:	rsceq	r0, r3, r3, ror #1
    4048:	rsceq	r0, r3, r3, ror #1
    404c:	rsceq	r0, r3, r3, ror #1
    4050:	rsceq	r0, r3, r3, ror #1
    4054:	rsceq	r0, r3, r3, ror #1
    4058:	rsceq	r0, r3, ip, lsl #1
    405c:	rsceq	r0, r3, r3, ror #1
    4060:	teqeq	r2, r6, lsl #2
    4064:	rsceq	r0, r3, r3, ror #1
    4068:	rsceq	r0, r3, r3, ror #1
    406c:	rsceq	r0, r3, r3, ror #1
    4070:	rsceq	r0, r3, r3, ror #1
    4074:	rsceq	r0, r3, r3, ror #1
    4078:	rsceq	r0, r3, r3, ror #1
    407c:	smlaltteq	r0, r1, r3, r0
    4080:	rsceq	r0, r3, r7, asr #2
    4084:	smlaltteq	r0, lr, r3, r0
    4088:	rsceq	r0, r3, r3, ror #1
    408c:	rsceq	r0, r3, r3, ror #1
    4090:	rsceq	r0, r3, r3, ror #1
    4094:	rsceq	r0, r3, r3, ror #1
    4098:	rsceq	r0, r3, r3, ror #1
    409c:	cmneq	r2, sl, asr r1
    40a0:	smulbbeq	r8, r4, r0
    40a4:	smultteq	pc, r3, r0	; <UNPREDICTABLE>
    40a8:	cmneq	r5, r3, ror #1
    40ac:	rsceq	r0, r3, r7, lsl #3
    40b0:	rsceq	r0, r3, r3, ror #1
    40b4:	orreq	r0, sp, r3, ror #1
    40b8:	rsceq	r0, r3, r3, ror #1
    40bc:	lsleq	r0, r3	; <illegal shifter operand>
    40c0:	rsceq	r0, r3, r3, lsr #3
    40c4:	sbcseq	r0, r7, r3, ror #1
    40c8:	teqle	r8, lr	; <illegal shifter operand>
    40cc:	tstcc	r4, r3, ror ip
    40d0:	andvs	r4, r3, r6, ror #12
    40d4:			; <UNDEFINED> instruction: 0xf8064662
    40d8:	strcc	lr, [r1, #-2817]	; 0xfffff4ff
    40dc:	movwcs	r1, #2144	; 0x860
    40e0:			; <UNDEFINED> instruction: 0xe72446b4
    40e4:	strb	r2, [r4, -r1, lsl #10]!
    40e8:			; <UNDEFINED> instruction: 0x17c8f8df
    40ec:	ldrbtmi	r2, [r9], #-3
    40f0:	blx	fe1c010a <ASN1_STRING_length@plt+0xfe1bdef6>
    40f4:			; <UNDEFINED> instruction: 0xf0042501
    40f8:	strmi	pc, [r3, #2937]!	; 0xb79
    40fc:	strtmi	sp, [r0], -r2
    4100:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4104:	beq	43f96c <ASN1_STRING_length@plt+0x43d758>
    4108:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    410c:	sbfxne	pc, pc, #17, #9
    4110:	orrpl	pc, lr, #54525952	; 0x3400000
    4114:			; <UNDEFINED> instruction: 0x2784f8df
    4118:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    411c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4120:	subsmi	r6, r1, sl, lsl r8
    4124:			; <UNDEFINED> instruction: 0x83aff040
    4128:			; <UNDEFINED> instruction: 0xf50d4628
    412c:	andlt	r5, r5, lr, lsl #27
    4130:	blhi	bf42c <ASN1_STRING_length@plt+0xbd218>
    4134:	svchi	0x00f0e8bd
    4138:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    413c:			; <UNDEFINED> instruction: 0xf10ce739
    4140:	addsmi	r3, r9, #-1073741761	; 0xc000003f
    4144:	ldmdavc	sl, {r2, r8, fp, ip, lr, pc}^
    4148:	blcs	8215c <ASN1_STRING_length@plt+0x7ff48>
    414c:			; <UNDEFINED> instruction: 0xd1fa4299
    4150:	stmdaeq	r2, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    4154:	svclt	0x00384541
    4158:	andle	r4, r4, #11534336	; 0xb00000
    415c:			; <UNDEFINED> instruction: 0xf803789a
    4160:	strbmi	r2, [r3, #-2817]	; 0xfffff4ff
    4164:			; <UNDEFINED> instruction: 0xf1acd1fa
    4168:			; <UNDEFINED> instruction: 0xf8070202
    416c:	strmi	lr, [ip], r2, lsl #24
    4170:	movwcs	r4, #1607	; 0x647
    4174:	ldrdcc	lr, [r4, -fp]
    4178:	strbtmi	r6, [r2], -r6
    417c:	andcc	pc, r0, ip, lsl #17
    4180:	strcc	r1, [r1, #-2144]	; 0xfffff7a0
    4184:	strbmi	r4, [r6], -r4, asr #13
    4188:	stmdals	fp, {r0, r4, r6, r7, r9, sl, sp, lr, pc}
    418c:			; <UNDEFINED> instruction: 0xf7ff9304
    4190:			; <UNDEFINED> instruction: 0xf8dffa49
    4194:	blls	109e3c <ASN1_STRING_length@plt+0x107c28>
    4198:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    419c:	andvs	r3, sl, r1, lsl #4
    41a0:			; <UNDEFINED> instruction: 0xf8dfe707
    41a4:			; <UNDEFINED> instruction: 0x4602171c
    41a8:	strcs	r2, [r1, #-3]
    41ac:			; <UNDEFINED> instruction: 0xf0044479
    41b0:	str	pc, [r0, r7, lsr #22]!
    41b4:			; <UNDEFINED> instruction: 0x270cf8df
    41b8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    41bc:	usat	r6, #24, r1
    41c0:			; <UNDEFINED> instruction: 0x2704f8df
    41c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    41c8:	usat	r6, #18, r1
    41cc:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    41d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    41d4:	usat	r6, #12, r1
    41d8:	usatcs	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    41dc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    41e0:	usat	r6, #6, r1
    41e4:	strbt	r2, [r4], r1, lsl #14
    41e8:	blls	1a8e24 <ASN1_STRING_length@plt+0x1a6c10>
    41ec:	beq	43fa54 <ASN1_STRING_length@plt+0x43d840>
    41f0:	umulleq	r1, r9, r9, ip
    41f4:			; <UNDEFINED> instruction: 0xf7fd9104
    41f8:	stmdbls	r4, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    41fc:	stmdacs	r0, {r0, r2, r3, r8, r9, fp, ip, pc}
    4200:	movthi	pc, #12288	; 0x3000	; <UNPREDICTABLE>
    4204:	bl	28e40 <ASN1_STRING_length@plt+0x26c2c>
    4208:	blls	187214 <ASN1_STRING_length@plt+0x185000>
    420c:			; <UNDEFINED> instruction: 0xf8df2100
    4210:	cfmadd32	mvax6, mvfx2, mvfx8, mvfx4
    4214:	movwcc	r0, #6672	; 0x1a10
    4218:	blls	168e38 <ASN1_STRING_length@plt+0x166c24>
    421c:	ssateq	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    4220:	ldrbtmi	r5, [r8], #-2202	; 0xfffff766
    4224:	stcne	8, cr15, [r4], {76}	; 0x4c
    4228:	andls	r6, r4, #1114112	; 0x110000
    422c:	stcne	8, cr15, [r8], {76}	; 0x4c
    4230:			; <UNDEFINED> instruction: 0xf9f8f7ff
    4234:	ldmdavs	r0, {r2, r9, fp, ip, pc}
    4238:			; <UNDEFINED> instruction: 0xf9f4f7ff
    423c:	ldrt	r9, [r8], sp, lsl #22
    4240:			; <UNDEFINED> instruction: 0xc698f8df
    4244:			; <UNDEFINED> instruction: 0xf8df2101
    4248:			; <UNDEFINED> instruction: 0xf8df0698
    424c:	ldrbtmi	r2, [ip], #1688	; 0x698
    4250:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    4254:	andne	pc, r0, ip, asr #17
    4258:	andsvs	r6, r1, r1
    425c:			; <UNDEFINED> instruction: 0xf8dfe6a9
    4260:	smlabbcs	r1, r8, r6, r2
    4264:	andsvs	r4, r1, sl, ror r4
    4268:			; <UNDEFINED> instruction: 0xf8dfe6a3
    426c:	stmdbls	r5, {r3, r5, r6, r9, sl, sp}
    4270:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4274:	ldr	r9, [ip], r7, lsl #4
    4278:			; <UNDEFINED> instruction: 0x0670f8df
    427c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    4280:	svc	0x000af7fd
    4284:			; <UNDEFINED> instruction: 0x0668f8df
    4288:			; <UNDEFINED> instruction: 0xf7fd4478
    428c:	ldr	lr, [r2, -r6, lsl #30]!
    4290:			; <UNDEFINED> instruction: 0x2660f8df
    4294:	andcs	r2, r1, r4, lsl #2
    4298:	ldrbtmi	r9, [sl], #-10
    429c:	pkhbt	r6, r8, r1
    42a0:			; <UNDEFINED> instruction: 0x2654f8df
    42a4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    42a8:	pkhbt	r6, r2, r1
    42ac:			; <UNDEFINED> instruction: 0x2624f8df
    42b0:	stmpl	sl, {r0, r2, r8, fp, ip, pc}
    42b4:	andls	r6, r8, #1179648	; 0x120000
    42b8:			; <UNDEFINED> instruction: 0xf8dfe67b
    42bc:	tstcs	r1, r0, asr #12
    42c0:	andsvs	r4, r1, sl, ror r4
    42c4:	bls	17dca0 <ASN1_STRING_length@plt+0x17ba8c>
    42c8:			; <UNDEFINED> instruction: 0xf8df2001
    42cc:	strcs	r3, [r0, #-1588]	; 0xfffff9cc
    42d0:			; <UNDEFINED> instruction: 0x1630f8df
    42d4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    42d8:			; <UNDEFINED> instruction: 0x461a681b
    42dc:	movwcc	lr, #10701	; 0x29cd
    42e0:	movwcc	lr, #2509	; 0x9cd
    42e4:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    42e8:			; <UNDEFINED> instruction: 0xf8dfe705
    42ec:	tstcs	r1, ip, lsl r6
    42f0:	andsvs	r4, r1, sl, ror r4
    42f4:			; <UNDEFINED> instruction: 0xf8dfe65d
    42f8:	tstcs	r1, r4, lsl r6
    42fc:	andsvs	r4, r1, sl, ror r4
    4300:			; <UNDEFINED> instruction: 0xf8dfe657
    4304:	movwls	r0, #17932	; 0x460c
    4308:			; <UNDEFINED> instruction: 0xf7ff4478
    430c:			; <UNDEFINED> instruction: 0xf8dff98b
    4310:	tstcs	r0, r4, lsl #12
    4314:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    4318:			; <UNDEFINED> instruction: 0xe64a6011
    431c:	andls	r2, r9, #268435456	; 0x10000000
    4320:			; <UNDEFINED> instruction: 0xf8dfe647
    4324:	movwls	r0, #17908	; 0x45f4
    4328:			; <UNDEFINED> instruction: 0xf7ff4478
    432c:			; <UNDEFINED> instruction: 0xf8dff97b
    4330:	smlattcs	r1, ip, r5, r2
    4334:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    4338:			; <UNDEFINED> instruction: 0xe63a6011
    433c:	svceq	0x0000f1bb
    4340:	adchi	pc, r6, r0, asr #32
    4344:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4348:	strcs	r2, [r1, #-3]
    434c:			; <UNDEFINED> instruction: 0xf0044479
    4350:			; <UNDEFINED> instruction: 0xe6dbfa57
    4354:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    4358:			; <UNDEFINED> instruction: 0xf8df9905
    435c:	ldrbtmi	r2, [fp], #-1484	; 0xfffffa34
    4360:	stmpl	sl, {r3, r4, fp, sp, lr}
    4364:			; <UNDEFINED> instruction: 0xf8d23800
    4368:	svclt	0x00189000
    436c:	bl	fea8c378 <ASN1_STRING_length@plt+0xfea8a164>
    4370:	movwls	r0, #17161	; 0x4309
    4374:	blx	84038c <ASN1_STRING_length@plt+0x83e178>
    4378:			; <UNDEFINED> instruction: 0x432b9b04
    437c:	mrcge	4, 5, APSR_nzcv, cr4, cr15, {1}
    4380:	stmdbls	r7, {r3, r8, r9, fp, ip, pc}
    4384:	andeq	lr, r1, r3, asr sl
    4388:	blcs	383f0 <ASN1_STRING_length@plt+0x361dc>
    438c:	rschi	pc, ip, r0
    4390:	blcs	2afb4 <ASN1_STRING_length@plt+0x28da0>
    4394:	sbcshi	pc, ip, r0
    4398:			; <UNDEFINED> instruction: 0xf50d9907
    439c:			; <UNDEFINED> instruction: 0xf8df7ae6
    43a0:	vst3.32	{d18,d20,d22}, [pc], ip
    43a4:	ldrbmi	r5, [r0], -r0, lsl #7
    43a8:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    43ac:	andls	r9, r0, #8, 18	; 0x20000
    43b0:	tstls	r1, r1, lsl #4
    43b4:			; <UNDEFINED> instruction: 0xf7fd4619
    43b8:	ldrbmi	lr, [r0], -lr, asr #27
    43bc:	bne	43fc24 <ASN1_STRING_length@plt+0x43da10>
    43c0:	cdp2	0, 6, cr15, cr12, cr5, {0}
    43c4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    43c8:	sbcshi	pc, sl, r0
    43cc:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    43d0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    43d4:	blx	fe0403ec <ASN1_STRING_length@plt+0xfe03e1d8>
    43d8:			; <UNDEFINED> instruction: 0xf0064650
    43dc:	vstrcs	d15, [r0, #-372]	; 0xfffffe8c
    43e0:	bl	138948 <ASN1_STRING_length@plt+0x136734>
    43e4:	movwls	r0, #25481	; 0x6389
    43e8:	svceq	0x0000f1b8
    43ec:	sbchi	pc, pc, r0, asr #32
    43f0:			; <UNDEFINED> instruction: 0xf0402f00
    43f4:	blls	264a28 <ASN1_STRING_length@plt+0x262814>
    43f8:			; <UNDEFINED> instruction: 0xf0002b00
    43fc:	blls	124868 <ASN1_STRING_length@plt+0x122654>
    4400:	vldmdble	lr!, {d2-d1}
    4404:	strcs	pc, [ip, #-2271]!	; 0xfffff721
    4408:	ldrbtmi	r9, [sl], #-3334	; 0xfffff2fa
    440c:	bl	169428 <ASN1_STRING_length@plt+0x167214>
    4410:			; <UNDEFINED> instruction: 0xf8cd0383
    4414:	mcr	0, 0, fp, cr8, cr8, {0}
    4418:			; <UNDEFINED> instruction: 0xf8df2a90
    441c:			; <UNDEFINED> instruction: 0x4698251c
    4420:	andls	r4, r4, #2046820352	; 0x7a000000
    4424:	blls	142580 <ASN1_STRING_length@plt+0x14036c>
    4428:			; <UNDEFINED> instruction: 0x46504632
    442c:	eorsvs	r2, r3, r0, lsl #6
    4430:			; <UNDEFINED> instruction: 0xf0094649
    4434:	stmdacs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    4438:			; <UNDEFINED> instruction: 0x4607bfb8
    443c:	ldmdavs	r4!, {r2, r3, r4, r8, r9, fp, ip, lr, pc}
    4440:	rsc	fp, r4, r4, asr #18
    4444:	ldmdavs	r0!, {r0, r5, r9, sl, lr}
    4448:	stc2l	0, cr15, [r6], {6}
    444c:	stmdacs	r0, {r2, r9, sl, lr}
    4450:	addshi	pc, r2, r0
    4454:			; <UNDEFINED> instruction: 0xf0094620
    4458:			; <UNDEFINED> instruction: 0x2101ffbb
    445c:			; <UNDEFINED> instruction: 0xf7ff4683
    4460:	strmi	pc, [r1], r1, lsl #23
    4464:			; <UNDEFINED> instruction: 0xf0094658
    4468:			; <UNDEFINED> instruction: 0xf1b9fced
    446c:	ble	ffa48074 <ASN1_STRING_length@plt+0xffa45e60>
    4470:			; <UNDEFINED> instruction: 0x464f6830
    4474:	blx	19404a2 <ASN1_STRING_length@plt+0x193e28e>
    4478:	bicsle	r4, r3, r8, lsr #11
    447c:	blmi	17ebf8 <ASN1_STRING_length@plt+0x17c9e4>
    4480:	usub8mi	r0, r0, sp
    4484:	blx	ff3c04a4 <ASN1_STRING_length@plt+0xff3be290>
    4488:			; <UNDEFINED> instruction: 0x461fe635
    448c:	str	r4, [r5, #-1562]!	; 0xfffff9e6
    4490:	ldrb	r4, [r7, #-1628]!	; 0xfffff9a4
    4494:	strtvc	pc, [r4], #2271	; 0x8df
    4498:	ldrbtmi	r9, [pc], #-2828	; 44a0 <ASN1_STRING_length@plt+0x228c>
    449c:	strthi	pc, [r0], #2271	; 0x8df
    44a0:	streq	pc, [ip, #-419]	; 0xfffffe5d
    44a4:	streq	pc, [r8], -r3, lsr #3
    44a8:	movwls	r3, #17192	; 0x4328
    44ac:	ldrbtmi	ip, [r8], #3855	; 0xf0f
    44b0:	ldrgt	pc, [r0], #2271	; 0x8df
    44b4:			; <UNDEFINED> instruction: 0x9010f8dd
    44b8:	svcgt	0x000fc50f
    44bc:	ldm	r7, {r0, r1, r2, r3, r8, sl, lr, pc}
    44c0:	stm	r5, {r0, r1, r2, r3}
    44c4:	bls	144508 <ASN1_STRING_length@plt+0x1422f4>
    44c8:	andvc	pc, ip, r2, asr r8	; <UNPREDICTABLE>
    44cc:	ldmdavs	r3!, {r0, r2, sl, ip, pc}
    44d0:			; <UNDEFINED> instruction: 0x47984650
    44d4:	tstlt	r8, #5242880	; 0x500000
    44d8:			; <UNDEFINED> instruction: 0xf0074628
    44dc:	mvnlt	pc, pc, ror #29
    44e0:	stccs	8, cr15, [r4], {86}	; 0x56
    44e4:	andls	r4, r4, #40, 12	; 0x2800000
    44e8:	cdp2	0, 12, cr15, cr10, cr7, {0}
    44ec:	bls	115df8 <ASN1_STRING_length@plt+0x113be4>
    44f0:	andcs	r4, r1, r3, lsl #12
    44f4:	ldc	7, cr15, [r8], {253}	; 0xfd
    44f8:			; <UNDEFINED> instruction: 0xf0074628
    44fc:	ldmdavs	r9!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4500:			; <UNDEFINED> instruction: 0xb3a84604
    4504:			; <UNDEFINED> instruction: 0xf7fd2020
    4508:			; <UNDEFINED> instruction: 0x4620edfc
    450c:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    4510:			; <UNDEFINED> instruction: 0xf0074628
    4514:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4518:	strtmi	sp, [r8], -r2, ror #3
    451c:	cdp2	0, 13, cr15, cr12, cr7, {0}
    4520:	ldrmi	r3, [r1, #1544]!	; 0x608
    4524:			; <UNDEFINED> instruction: 0xf8dfd1d3
    4528:	strcs	r0, [r0, #-1056]	; 0xfffffbe0
    452c:	ldrbtmi	r9, [r8], #-3077	; 0xfffff3fb
    4530:	ldc	7, cr15, [r2, #1012]!	; 0x3f4
    4534:			; <UNDEFINED> instruction: 0xf7fd6838
    4538:	andcs	lr, r1, #48640	; 0xbe00
    453c:			; <UNDEFINED> instruction: 0x46504611
    4540:	blx	ac0562 <ASN1_STRING_length@plt+0xabe34e>
    4544:	tstcs	r2, r1, lsl #4
    4548:			; <UNDEFINED> instruction: 0xf0064650
    454c:	ldr	pc, [r8, r5, lsr #22]
    4550:			; <UNDEFINED> instruction: 0xf1a39b0c
    4554:			; <UNDEFINED> instruction: 0xf7fd000c
    4558:	stmdacs	r0, {r1, r3, r4, sl, fp, sp, lr, pc}
    455c:	msrhi	(UNDEF: 101), r0
    4560:	cmncc	r6, #12, 22	; 0x3000
    4564:	ldr	r9, [r7, -r7, lsl #6]
    4568:	ldrbtmi	r4, [fp], #-3064	; 0xfffff408
    456c:	str	r9, [pc, -r8, lsl #6]
    4570:			; <UNDEFINED> instruction: 0xf7fd200a
    4574:	str	lr, [pc, r6, asr #27]!
    4578:			; <UNDEFINED> instruction: 0xf0096830
    457c:	ldrb	pc, [fp, -r1, ror #21]!	; <UNPREDICTABLE>
    4580:	strdcs	r4, [r3], -r3
    4584:	ldrbtmi	r2, [r9], #-1281	; 0xfffffaff
    4588:			; <UNDEFINED> instruction: 0xf93af004
    458c:			; <UNDEFINED> instruction: 0xf854e5b3
    4590:	ldrtmi	r7, [r2], -r9, lsr #32
    4594:	ldrbmi	r9, [r0], -ip, lsl #22
    4598:			; <UNDEFINED> instruction: 0xf1a34639
    459c:			; <UNDEFINED> instruction: 0xf8430914
    45a0:			; <UNDEFINED> instruction: 0xf0095c14
    45a4:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    45a8:	tsthi	r4, r0, asr #5	; <UNPREDICTABLE>
    45ac:	strbmi	r9, [r9], -ip, lsl #22
    45b0:	ldceq	8, cr15, [r0], {83}	; 0x53
    45b4:	blx	fe8405ea <ASN1_STRING_length@plt+0xfe83e3d6>
    45b8:	vmlal.s8	q9, d0, d0
    45bc:			; <UNDEFINED> instruction: 0xf8d9813d
    45c0:	bicslt	r6, lr, r0
    45c4:	strtmi	r4, [r0], r3, ror #31
    45c8:			; <UNDEFINED> instruction: 0x4630447f
    45cc:	blx	fe0c0602 <ASN1_STRING_length@plt+0xfe0be3ee>
    45d0:	ldrtmi	r4, [r0], -r4, lsl #12
    45d4:	blx	fe14060a <ASN1_STRING_length@plt+0xfe13e3f6>
    45d8:	strmi	r9, [r2], -r0, lsl #8
    45dc:	andcs	r4, r1, fp, lsl #12
    45e0:			; <UNDEFINED> instruction: 0xf7fd4639
    45e4:	ldrtmi	lr, [r1], -r2, lsr #23
    45e8:	ldrdeq	pc, [r0], -r9
    45ec:	blx	ffd4060e <ASN1_STRING_length@plt+0xffd3e3fa>
    45f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    45f4:			; <UNDEFINED> instruction: 0xf8d9d1e9
    45f8:	strbmi	r6, [r4], -r0
    45fc:			; <UNDEFINED> instruction: 0xf00b4630
    4600:	blls	3433ec <ASN1_STRING_length@plt+0x3411d8>
    4604:	ldceq	8, cr15, [r0], {83}	; 0x53
    4608:	ldc2	0, cr15, [ip], {9}
    460c:	blls	13e2f8 <ASN1_STRING_length@plt+0x13c0e4>
    4610:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    4614:	ldmdavs	r8, {r4, r7, r9, fp, ip}
    4618:			; <UNDEFINED> instruction: 0xf8f2f004
    461c:	stccs	8, cr6, [r0], {52}	; 0x34
    4620:	svcge	0x0018f47f
    4624:			; <UNDEFINED> instruction: 0xf06f4620
    4628:			; <UNDEFINED> instruction: 0xf0090701
    462c:	str	pc, [r3, -r9, lsl #21]!
    4630:	blcs	2b260 <ASN1_STRING_length@plt+0x2904c>
    4634:	adchi	pc, r8, r0, asr #32
    4638:	blcs	6b250 <ASN1_STRING_length@plt+0x6903c>
    463c:	msrhi	SP_irq, r0
    4640:	vmla.f64	d9, d8, d10
    4644:	bls	1af08c <ASN1_STRING_length@plt+0x1ace78>
    4648:	ldrmi	r9, [r9], -r7, lsl #8
    464c:	movwcs	r4, #5661	; 0x161d
    4650:			; <UNDEFINED> instruction: 0x46984691
    4654:			; <UNDEFINED> instruction: 0xf8cd468a
    4658:			; <UNDEFINED> instruction: 0xf859b020
    465c:	ldrbmi	fp, [r8], -r4, lsl #30
    4660:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    4664:			; <UNDEFINED> instruction: 0x4604213d
    4668:			; <UNDEFINED> instruction: 0xf7fd4658
    466c:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    4670:	stmdavc	r2, {r0, r3, r6, ip, lr, pc}^
    4674:	bcs	88b794 <ASN1_STRING_length@plt+0x889580>
    4678:	bcs	9f42e0 <ASN1_STRING_length@plt+0x9f20cc>
    467c:	andcs	fp, r1, #20, 30	; 0x50
    4680:	andle	r2, r7, r0, lsl #4
    4684:	ldrtmi	r2, [r0], -r0, lsr #2
    4688:	bl	16c2684 <ASN1_STRING_length@plt+0x16c0470>
    468c:	svclt	0x000c2800
    4690:	andcs	r2, r2, #0, 4
    4694:	ldrbmi	r1, [r0], -r1, ror #18
    4698:	andls	r3, r5, #-2147483648	; 0x80000000
    469c:			; <UNDEFINED> instruction: 0xf7fd4411
    46a0:	bls	17fc28 <ASN1_STRING_length@plt+0x17da14>
    46a4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    46a8:	addshi	pc, lr, r0
    46ac:			; <UNDEFINED> instruction: 0x2120b11d
    46b0:	strcc	r5, [r1, #-1345]	; 0xfffffabf
    46b4:	ldmdblt	sl, {r3, r5, sl, lr}^
    46b8:	ldrbmi	r1, [r9], -r2, ror #24
    46bc:			; <UNDEFINED> instruction: 0xf7fd4425
    46c0:	blls	13f700 <ASN1_STRING_length@plt+0x13d4ec>
    46c4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    46c8:	rsbsle	r4, r3, r3, asr #10
    46cc:			; <UNDEFINED> instruction: 0xe7c446ba
    46d0:	andeq	lr, fp, #169984	; 0x29800
    46d4:	bne	fe916040 <ASN1_STRING_length@plt+0xfe913e2c>
    46d8:			; <UNDEFINED> instruction: 0xf7fd9205
    46dc:	bls	17f6e4 <ASN1_STRING_length@plt+0x17d4d0>
    46e0:	beq	8c0824 <ASN1_STRING_length@plt+0x8be610>
    46e4:	strtmi	r4, [sl], #-1585	; 0xfffff9cf
    46e8:			; <UNDEFINED> instruction: 0xf8071c55
    46ec:	strtmi	sl, [r2], -r2
    46f0:	ldmdbne	r8!, {r2, r3, r5, sl, lr}^
    46f4:			; <UNDEFINED> instruction: 0xf7fd1c65
    46f8:			; <UNDEFINED> instruction: 0xf04febf2
    46fc:			; <UNDEFINED> instruction: 0xf8070300
    4700:	ldrbpl	sl, [fp, #-4]!
    4704:			; <UNDEFINED> instruction: 0x4606e7dd
    4708:	strb	r4, [r3, r2, lsl #12]
    470c:	ldrtmi	r9, [r2], -r6, lsl #22
    4710:			; <UNDEFINED> instruction: 0xf8d34650
    4714:	blls	32471c <ASN1_STRING_length@plt+0x322508>
    4718:			; <UNDEFINED> instruction: 0xf1a34641
    471c:			; <UNDEFINED> instruction: 0xf8430914
    4720:			; <UNDEFINED> instruction: 0xf0095c14
    4724:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    4728:	blls	33b504 <ASN1_STRING_length@plt+0x3392f0>
    472c:			; <UNDEFINED> instruction: 0xf8534649
    4730:			; <UNDEFINED> instruction: 0xf00b0c10
    4734:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    4738:	addshi	pc, r1, r0, asr #5
    473c:	ldrdpl	pc, [r0], -r9
    4740:	mcrmi	1, 4, fp, cr5, cr13, {5}
    4744:			; <UNDEFINED> instruction: 0x4628447e
    4748:	blx	174077e <ASN1_STRING_length@plt+0x173e56a>
    474c:	strtmi	r4, [r8], -r7, lsl #12
    4750:	blx	17c0786 <ASN1_STRING_length@plt+0x17be572>
    4754:	strmi	r9, [r2], -r0, lsl #14
    4758:	andcs	r4, r1, fp, lsl #12
    475c:			; <UNDEFINED> instruction: 0xf7fd4631
    4760:	strtmi	lr, [r9], -r4, ror #21
    4764:	ldrdeq	pc, [r0], -r9
    4768:	blx	dc078a <ASN1_STRING_length@plt+0xdbe576>
    476c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4770:	mvfls<illegal precision>z	f5, #1.0
    4774:			; <UNDEFINED> instruction: 0xf8562500
    4778:			; <UNDEFINED> instruction: 0xf00b0c14
    477c:			; <UNDEFINED> instruction: 0xf856fb53
    4780:			; <UNDEFINED> instruction: 0xf0090c10
    4784:			; <UNDEFINED> instruction: 0xe67cfb5f
    4788:	blcs	2b3a0 <ASN1_STRING_length@plt+0x2918c>
    478c:	mrcge	7, 3, APSR_nzcv, cr9, cr15, {3}
    4790:	cdpls	13, 0, cr9, cr9, cr6, {0}
    4794:	stmeq	r3, {r0, r2, r8, r9, fp, sp, lr, pc}
    4798:	blne	1428f4 <ASN1_STRING_length@plt+0x1406e0>
    479c:	ldrbmi	r2, [r0], -r0, lsl #4
    47a0:			; <UNDEFINED> instruction: 0xf834f7ff
    47a4:			; <UNDEFINED> instruction: 0x0620ea36
    47a8:	strmi	fp, [r6], -r8, lsr #30
    47ac:	mvnsle	r4, r8, lsr #11
    47b0:	uqsub8	r0, r6, r5
    47b4:	bge	fe44001c <ASN1_STRING_length@plt+0xfe43de08>
    47b8:	blmi	1fef34 <ASN1_STRING_length@plt+0x1fcd20>
    47bc:	ldrtmi	r9, [sl], -r6, lsl #22
    47c0:	ldmdavs	r9, {r4, r6, r9, sl, lr}
    47c4:			; <UNDEFINED> instruction: 0xf822f7ff
    47c8:	ldrtmi	r4, [r8], -r5, lsl #12
    47cc:	bl	8c27c8 <ASN1_STRING_length@plt+0x8c05b4>
    47d0:	ldrb	r0, [r6], -sp, ror #31
    47d4:	ldrtmi	r4, [sl], -r1, ror #22
    47d8:	strbmi	r4, [r5], -r1, ror #18
    47dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    47e0:			; <UNDEFINED> instruction: 0xf0046818
    47e4:	strb	pc, [ip], -sp, lsl #16	; <UNPREDICTABLE>
    47e8:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    47ec:	stcls	6, cr4, [r7], {86}	; 0x56
    47f0:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
    47f4:	bge	fe44005c <ASN1_STRING_length@plt+0xfe43de48>
    47f8:	ldrtmi	r6, [r0], -r5, lsl #16
    47fc:	bl	2c27f8 <ASN1_STRING_length@plt+0x2c05e4>
    4800:	andcs	r4, r3, r8, asr r9
    4804:			; <UNDEFINED> instruction: 0xf0034479
    4808:	stccs	15, cr15, [r0, #-1004]	; 0xfffffc14
    480c:	svclt	0x00ccd039
    4810:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    4814:	blmi	153e0f0 <ASN1_STRING_length@plt+0x153bedc>
    4818:	ldmdbmi	r4, {r1, r6, r9, sl, lr}^
    481c:	ldrbtmi	r4, [fp], #-1597	; 0xfffff9c3
    4820:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    4824:			; <UNDEFINED> instruction: 0xffecf003
    4828:	ldmdbmi	r1, {r0, r1, r3, r5, r9, sl, sp, lr, pc}^
    482c:	strcs	r2, [r1, #-3]
    4830:			; <UNDEFINED> instruction: 0xf0034479
    4834:	ldrb	pc, [lr], #-4069	; 0xfffff01b	; <UNPREDICTABLE>
    4838:	submi	r4, r0, #79872	; 0x13800
    483c:	ldrbtmi	r4, [fp], #-1605	; 0xfffff9bb
    4840:	ldrdhi	pc, [r0], -r3
    4844:	b	242840 <ASN1_STRING_length@plt+0x24062c>
    4848:	ldrtmi	r4, [sl], -fp, asr #18
    484c:			; <UNDEFINED> instruction: 0x46034479
    4850:			; <UNDEFINED> instruction: 0xf0034640
    4854:	ldmdavs	r0!, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4858:	blx	ffd40884 <ASN1_STRING_length@plt+0xffd3e670>
    485c:	blmi	11fe0a8 <ASN1_STRING_length@plt+0x11fbe94>
    4860:	ldrtmi	r4, [sp], -r0, asr #4
    4864:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    4868:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    486c:	strbmi	r4, [r2], -r4, asr #18
    4870:			; <UNDEFINED> instruction: 0x46034479
    4874:			; <UNDEFINED> instruction: 0xf0034638
    4878:	ldmdavs	r0!, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    487c:	blx	ff8c08a8 <ASN1_STRING_length@plt+0xff8be694>
    4880:			; <UNDEFINED> instruction: 0x2700e5ff
    4884:			; <UNDEFINED> instruction: 0xf7fde79a
    4888:	ldmdbmi	lr!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    488c:	strcs	r2, [r1, #-3]
    4890:			; <UNDEFINED> instruction: 0xf0034479
    4894:	strt	pc, [lr], #-4021	; 0xfffff04b
    4898:	andeq	r5, r2, ip, lsr pc
    489c:	andeq	r0, r0, r4, lsl r2
    48a0:	andeq	r1, r1, lr, lsr #32
    48a4:	andeq	r5, r2, r6, lsl pc
    48a8:	andeq	r1, r1, r2, ror #21
    48ac:	andeq	r5, r2, r0, lsl #17
    48b0:	muleq	r1, ip, r1
    48b4:	andeq	r1, r1, lr, lsr #17
    48b8:	andeq	r5, r2, lr, lsr #25
    48bc:	andeq	r5, r2, r4, lsr #29
    48c0:	andeq	r0, r1, ip, asr r4
    48c4:	ldrdeq	r5, [r2], -lr
    48c8:	andeq	r5, r2, lr, asr #29
    48cc:	andeq	r5, r2, sl, lsr #29
    48d0:			; <UNDEFINED> instruction: 0x00025eb2
    48d4:	andeq	r0, r0, r4, lsr #4
    48d8:	andeq	r0, r1, r2, lsl pc
    48dc:	andeq	r5, r2, sl, lsr lr
    48e0:	andeq	r5, r2, r8, lsr #28
    48e4:	andeq	r5, r2, r2, lsr #28
    48e8:	andeq	r5, r2, r8, lsr #28
    48ec:	muleq	r1, lr, r0
    48f0:	andeq	r0, r1, r4, lsr #1
    48f4:	muleq	r2, lr, sp
    48f8:	strdeq	r5, [r2], -r6
    48fc:	andeq	r5, r2, r0, asr #27
    4900:	andeq	r0, r0, r8, lsl r2
    4904:	andeq	r0, r1, lr, ror #28
    4908:	muleq	r2, r4, sp
    490c:	andeq	r5, r2, ip, ror sp
    4910:	andeq	r0, r1, r4, lsr lr
    4914:	andeq	r5, r2, r6, lsr #26
    4918:	andeq	r0, r1, r0, lsl lr
    491c:	andeq	r5, r2, sl, ror #26
    4920:	andeq	r0, r1, r8, lsr #27
    4924:	andeq	r5, r2, r2, asr #26
    4928:	andeq	r0, r0, r8, lsl #4
    492c:	andeq	r0, r1, r2, lsr r9
    4930:	andeq	r5, r2, ip, ror #24
    4934:	andeq	r0, r1, lr, lsl r9
    4938:	andeq	r5, r2, r8, lsl ip
    493c:	andeq	r5, r2, lr, ror #22
    4940:	andeq	r0, r1, r2, lsr sl
    4944:	andeq	r0, r0, ip, lsl r2
    4948:	andeq	r1, r1, lr, lsl #9
    494c:	andeq	r2, r1, r6, lsl #10
    4950:	andeq	r0, r1, r2, asr #1
    4954:	andeq	r1, r1, r4, asr r4
    4958:	ldrdeq	r1, [r1], -r8
    495c:	andeq	r5, r2, ip, asr r8
    4960:	andeq	r0, r1, sl, asr #10
    4964:	andeq	r1, r1, ip, asr #4
    4968:	andeq	r5, r2, sl, lsl r8
    496c:	andeq	r0, r1, r8, lsl #10
    4970:	muleq	r1, r8, r4
    4974:	strdeq	r5, [r2], -sl
    4978:	andeq	r1, r1, r8, lsr #3
    497c:	ldrdeq	r5, [r2], -r4
    4980:			; <UNDEFINED> instruction: 0x000111bc
    4984:	muleq	r1, r4, r8
    4988:	stmdavs	fp, {r1, fp, sp, lr}
    498c:	blvs	6df5d4 <ASN1_STRING_length@plt+0x6dd3c0>
    4990:	ldrbmi	r1, [r0, -r0, asr #21]!
    4994:	stmdavs	fp, {r1, fp, sp, lr}
    4998:	blvs	16df6e0 <ASN1_STRING_length@plt+0x16dd4cc>
    499c:	ldrbmi	r1, [r0, -r0, asr #21]!
    49a0:	stmibvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}^
    49a4:	stmibvs	r4, {r0, r2, r5, r6, r8, ip, sp, pc}
    49a8:	streq	lr, [r5], r4, lsl #22
    49ac:			; <UNDEFINED> instruction: 0xf8542500
    49b0:			; <UNDEFINED> instruction: 0xf7ff0b04
    49b4:	adcmi	pc, r6, #980	; 0x3d4
    49b8:	andeq	pc, r1, r0, lsl #2
    49bc:	mvnsle	r4, r5, lsl #8
    49c0:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    49c4:			; <UNDEFINED> instruction: 0xc01cf8d0
    49c8:	svceq	0x0000f1bc
    49cc:	push	{r0, r2, r3, r4, r5, ip, lr, pc}
    49d0:			; <UNDEFINED> instruction: 0x46994ff0
    49d4:	movwcs	fp, #131	; 0x83
    49d8:	strmi	r4, [sl], r3, lsl #13
    49dc:			; <UNDEFINED> instruction: 0xf8db4698
    49e0:			; <UNDEFINED> instruction: 0xf8d91018
    49e4:			; <UNDEFINED> instruction: 0xf8517000
    49e8:	orrslt	r0, r7, r8, lsr #32
    49ec:	streq	pc, [r4, #-426]	; 0xfffffe56
    49f0:	and	r2, r1, r0, lsl #8
    49f4:	andle	r4, ip, r7, lsr #5
    49f8:	svcvs	0x0004f855
    49fc:	addmi	r3, r6, #16777216	; 0x1000000
    4a00:			; <UNDEFINED> instruction: 0xf108d1f8
    4a04:	strbmi	r0, [r4, #2049]	; 0x801
    4a08:	ldrmi	sp, [r8], -r9, ror #17
    4a0c:	pop	{r0, r1, ip, sp, pc}
    4a10:	adcsmi	r8, sl, #240, 30	; 0x3c0
    4a14:			; <UNDEFINED> instruction: 0xf84ad913
    4a18:	strbmi	r0, [fp], -r7, lsr #32
    4a1c:	ldrbmi	r3, [r1], -r1, lsl #14
    4a20:	andvc	pc, r0, r9, asr #17
    4a24:			; <UNDEFINED> instruction: 0xf7ff9201
    4a28:	cdpne	15, 0, cr15, cr3, cr13, {6}
    4a2c:			; <UNDEFINED> instruction: 0xf8dbdbed
    4a30:			; <UNDEFINED> instruction: 0xf108c01c
    4a34:	bls	46a40 <ASN1_STRING_length@plt+0x4482c>
    4a38:	ldmle	r0, {r2, r6, r7, r8, sl, lr}^
    4a3c:			; <UNDEFINED> instruction: 0xf06fe7e5
    4a40:			; <UNDEFINED> instruction: 0x4618031b
    4a44:	pop	{r0, r1, ip, sp, pc}
    4a48:	uqsub8mi	r8, r0, r0
    4a4c:	svclt	0x00004770
    4a50:			; <UNDEFINED> instruction: 0x4605b570
    4a54:	bvc	10e326c <ASN1_STRING_length@plt+0x10e1058>
    4a58:	sfmle	f4, 4, [fp], {156}	; 0x9c
    4a5c:	bl	bdfc <ASN1_STRING_length@plt+0x9be8>
    4a60:			; <UNDEFINED> instruction: 0xf8560686
    4a64:	strcc	r0, [r1], #-2820	; 0xfffff4fc
    4a68:			; <UNDEFINED> instruction: 0xf7ffb110
    4a6c:	bvc	1b04a38 <ASN1_STRING_length@plt+0x1b02824>
    4a70:	ble	ffd95504 <ASN1_STRING_length@plt+0xffd932f0>
    4a74:			; <UNDEFINED> instruction: 0xb12c686c
    4a78:	stmdavs	r4!, {r5, r9, sl, lr}
    4a7c:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a80:	mvnsle	r2, r0, lsl #24
    4a84:			; <UNDEFINED> instruction: 0xf7fd6828
    4a88:	strtmi	lr, [r8], -r6, asr #19
    4a8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4a90:	ldmiblt	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a94:	vqrshl.s8	d27, d24, d1
    4a98:	strmi	r0, [r4], -ip, lsl #6
    4a9c:	smlalbtlt	r5, r8, r0, r8
    4aa0:	strpl	pc, [r0, #1284]	; 0x504
    4aa4:	stmdavs	r3, {r2, r3, r8, sl, ip, sp}
    4aa8:			; <UNDEFINED> instruction: 0xf7fd602b
    4aac:	stmdavs	r8!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    4ab0:	mvnsle	r2, r0, lsl #16
    4ab4:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    4ab8:	smlalttlt	r5, r8, r0, r8
    4abc:	strpl	pc, [r0, #1284]	; 0x504
    4ac0:	stmdavs	r3, {r4, r8, sl, ip, sp}
    4ac4:			; <UNDEFINED> instruction: 0xf7fd602b
    4ac8:	stmdavs	r8!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    4acc:	mvnsle	r2, r0, lsl #16
    4ad0:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    4ad4:	smlalttlt	r5, r8, r0, r8
    4ad8:	strpl	pc, [r0], #1284	; 0x504
    4adc:	stmdavs	r3, {r2, r4, sl, ip, sp}
    4ae0:			; <UNDEFINED> instruction: 0xf7fd6023
    4ae4:	stmdavs	r0!, {r3, r4, r7, r8, fp, sp, lr, pc}
    4ae8:	mvnsle	r2, r0, lsl #16
    4aec:	svclt	0x0000bd38
    4af0:			; <UNDEFINED> instruction: 0xf8534603
    4af4:	ldrlt	r2, [r0, #-2832]	; 0xfffff4f0
    4af8:	addlt	r4, r2, r4, lsl #12
    4afc:	ldmdavs	r1, {r1, r4, r5, r6, r8, ip, sp, pc}^
    4b00:	smlabtcs	r0, sp, r9, lr
    4b04:	stmdbmi	r7, {r0, r1, r2, sp}
    4b08:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4b0c:	cdp2	0, 7, cr15, cr8, cr3, {0}
    4b10:	andlt	r4, r2, r0, lsr #12
    4b14:			; <UNDEFINED> instruction: 0x4010e8bd
    4b18:	ldmdblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b1c:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
    4b20:	svclt	0x0000e7ee
    4b24:	andeq	r0, r1, lr, lsl #31
    4b28:	andeq	r1, r1, r2, asr pc
    4b2c:			; <UNDEFINED> instruction: 0xb1bb7803
    4b30:			; <UNDEFINED> instruction: 0x4605b570
    4b34:	addlt	r4, r2, fp, lsl #28
    4b38:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    4b3c:			; <UNDEFINED> instruction: 0xf814e002
    4b40:	cmplt	fp, r1, lsl #30
    4b44:			; <UNDEFINED> instruction: 0xddfa2b7f
    4b48:			; <UNDEFINED> instruction: 0x4631461a
    4b4c:	strls	r2, [r0, #-2]
    4b50:	cdp2	0, 5, cr15, cr6, cr3, {0}
    4b54:	svccc	0x0001f814
    4b58:	mvnsle	r2, r0, lsl #22
    4b5c:	ldcllt	0, cr11, [r0, #-8]!
    4b60:	svclt	0x00004770
    4b64:	andeq	r0, r1, lr, ror pc
    4b68:	svcmi	0x00f0e92d
    4b6c:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    4b70:	ldrmi	r8, [r8], r2, lsl #22
    4b74:	strmi	r4, [r6], -r2, lsl #21
    4b78:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    4b7c:	adclt	r4, r5, r2, lsl #31
    4b80:	andge	pc, r8, #14614528	; 0xdf0000
    4b84:	tstls	r7, pc, ror r4
    4b88:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, sl, lr}^
    4b8c:			; <UNDEFINED> instruction: 0x9323681b
    4b90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b94:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b98:	movwls	r2, #21249	; 0x5301
    4b9c:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    4ba0:	cdp	3, 0, cr9, cr8, cr6, {0}
    4ba4:			; <UNDEFINED> instruction: 0x46300a10
    4ba8:	b	fe942ba4 <ASN1_STRING_length@plt+0xfe940990>
    4bac:	suble	r2, r8, r0, lsl #16
    4bb0:			; <UNDEFINED> instruction: 0xf1007cc3
    4bb4:	blcs	b85c08 <ASN1_STRING_length@plt+0xb839f4>
    4bb8:			; <UNDEFINED> instruction: 0x4639d052
    4bbc:			; <UNDEFINED> instruction: 0xf7fd4620
    4bc0:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    4bc4:	ldrbmi	sp, [r1], -pc, ror #1
    4bc8:			; <UNDEFINED> instruction: 0xf7fd4620
    4bcc:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    4bd0:	strtmi	sp, [r0], -r9, ror #1
    4bd4:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bd8:	stmdbeq	fp, {r8, r9, fp, sp, lr, pc}
    4bdc:			; <UNDEFINED> instruction: 0xf1094605
    4be0:			; <UNDEFINED> instruction: 0xf5b30302
    4be4:	suble	r5, r4, #128, 30	; 0x200
    4be8:	cdp	2, 1, cr2, cr8, cr0, {0}
    4bec:	andls	r1, r0, #16, 20	; 0x10000
    4bf0:	strtmi	sl, [r2], -r8, lsl #22
    4bf4:			; <UNDEFINED> instruction: 0xf7fd2003
    4bf8:	stmdacs	r0, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    4bfc:	addhi	pc, sl, r0, asr #5
    4c00:			; <UNDEFINED> instruction: 0xf4039b0c
    4c04:			; <UNDEFINED> instruction: 0xf5b34370
    4c08:	suble	r4, r3, r0, lsl #31
    4c0c:	svcmi	0x0000f5b3
    4c10:			; <UNDEFINED> instruction: 0x4629d13a
    4c14:			; <UNDEFINED> instruction: 0xf0044620
    4c18:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
    4c1c:	strtmi	sp, [r1], -r3, asr #1
    4c20:	bl	20bdd0 <ASN1_STRING_length@plt+0x209bbc>
    4c24:			; <UNDEFINED> instruction: 0xf7fd000b
    4c28:			; <UNDEFINED> instruction: 0x9c1ce95a
    4c2c:	addsmi	r9, ip, #7168	; 0x1c00
    4c30:	addhi	pc, r2, r0, lsl #6
    4c34:	movwcs	r4, #5680	; 0x1630
    4c38:			; <UNDEFINED> instruction: 0xf7fd9305
    4c3c:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    4c40:	bmi	1539320 <ASN1_STRING_length@plt+0x153710c>
    4c44:	ldrbtmi	r4, [sl], #-2895	; 0xfffff4b1
    4c48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c4c:	subsmi	r9, sl, r3, lsr #22
    4c50:	addshi	pc, r3, r0, asr #32
    4c54:	eorlt	r9, r5, r5, lsl #16
    4c58:	blhi	bff54 <ASN1_STRING_length@plt+0xbdd40>
    4c5c:	svchi	0x00f0e8bd
    4c60:	blcs	24074 <ASN1_STRING_length@plt+0x21e60>
    4c64:	blcs	bb8ee8 <ASN1_STRING_length@plt+0xbb6cd4>
    4c68:	stfvcp	f5, [r3, #-668]	; 0xfffffd64
    4c6c:			; <UNDEFINED> instruction: 0xd1a42b00
    4c70:			; <UNDEFINED> instruction: 0x2100e799
    4c74:	andne	pc, fp, r8, lsl #16
    4c78:	strtmi	r4, [r3], -r7, asr #18
    4c7c:	andcs	r4, r3, r2, asr #12
    4c80:			; <UNDEFINED> instruction: 0xf0034479
    4c84:			; <UNDEFINED> instruction: 0xe78efdbd
    4c88:	strbmi	r9, [r2], -r6, lsl #18
    4c8c:			; <UNDEFINED> instruction: 0xf0032003
    4c90:			; <UNDEFINED> instruction: 0xe788fdb7
    4c94:	bl	20be44 <ASN1_STRING_length@plt+0x209c30>
    4c98:	strtmi	r0, [r1], -fp
    4c9c:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ca0:	movwne	pc, #4617	; 0x1209	; <UNPREDICTABLE>
    4ca4:	svcpl	0x0080f5b3
    4ca8:	mrc	2, 0, sp, cr8, cr6, {2}
    4cac:	andcs	r0, r0, #16, 20	; 0x10000
    4cb0:			; <UNDEFINED> instruction: 0xf7fd4621
    4cb4:	mcrne	8, 0, lr, cr5, cr12, {6}
    4cb8:			; <UNDEFINED> instruction: 0xf7fddb35
    4cbc:	strmi	lr, [r4], -r0, lsr #21
    4cc0:	subsle	r2, r0, r0, lsl #16
    4cc4:	andeq	pc, r1, #1073741826	; 0x40000002
    4cc8:			; <UNDEFINED> instruction: 0xf04f232f
    4ccc:			; <UNDEFINED> instruction: 0xf8080100
    4cd0:			; <UNDEFINED> instruction: 0xf8083009
    4cd4:	strbmi	r1, [r3], -r2
    4cd8:			; <UNDEFINED> instruction: 0xf7ff9907
    4cdc:	strmi	pc, [r3], -r5, asr #30
    4ce0:	movwls	r4, #22048	; 0x5620
    4ce4:			; <UNDEFINED> instruction: 0xf7fd461c
    4ce8:			; <UNDEFINED> instruction: 0x2c00e966
    4cec:			; <UNDEFINED> instruction: 0xf6bfd031
    4cf0:	blls	170a60 <ASN1_STRING_length@plt+0x16e84c>
    4cf4:	movwcs	r4, #600	; 0x258
    4cf8:	andcc	pc, r9, r8, lsl #16
    4cfc:	movwls	r2, #21249	; 0x5301
    4d00:	svc	0x00aaf7fc
    4d04:	strbmi	r4, [r2], -r5, lsr #18
    4d08:			; <UNDEFINED> instruction: 0x46034479
    4d0c:			; <UNDEFINED> instruction: 0xf0032003
    4d10:	smlsldx	pc, r8, r7, sp	; <UNPREDICTABLE>
    4d14:	strtmi	r4, [r3], -r2, lsr #18
    4d18:	bcs	440580 <ASN1_STRING_length@plt+0x43e36c>
    4d1c:	ldrbtmi	r2, [r9], #-3
    4d20:	stc2l	0, cr15, [lr, #-12]!
    4d24:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4d28:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
    4d2c:	andcs	r2, r3, r0, lsl sl
    4d30:			; <UNDEFINED> instruction: 0xf0034479
    4d34:	ldr	pc, [r6, -r5, ror #26]!
    4d38:			; <UNDEFINED> instruction: 0x461817d9
    4d3c:	smlabteq	r2, sp, r9, lr
    4d40:	ldmdbmi	r9, {r0, r2, r5, r6, r7, r8, r9, sl, ip}
    4d44:	andcs	r4, r7, r2, asr #12
    4d48:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4d4c:			; <UNDEFINED> instruction: 0xf0034479
    4d50:	movwcs	pc, #3415	; 0xd57	; <UNPREDICTABLE>
    4d54:	ldrb	r9, [r4, -r5, lsl #6]!
    4d58:			; <UNDEFINED> instruction: 0x46424914
    4d5c:	ldrbtmi	r2, [r9], #-3
    4d60:	stc2l	0, cr15, [lr, #-12]
    4d64:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    4d68:	andcs	r4, r3, sl, lsr #12
    4d6c:			; <UNDEFINED> instruction: 0xf0034479
    4d70:	strtmi	pc, [r8], -r7, asr #26
    4d74:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d78:			; <UNDEFINED> instruction: 0xf7fde715
    4d7c:	svclt	0x0000e94c
    4d80:	andeq	r5, r2, lr, asr #4
    4d84:	andeq	r0, r0, r4, lsl r2
    4d88:	andeq	r0, r1, r0, lsl #31
    4d8c:	andeq	r0, r1, r4, lsl #31
    4d90:	andeq	r1, r1, r6, lsl r0
    4d94:	andeq	r5, r2, r2, lsl #3
    4d98:	muleq	r1, r4, lr
    4d9c:	andeq	r0, r1, ip, asr #29
    4da0:	andeq	r0, r1, lr, lsl #28
    4da4:	andeq	r0, r1, r4, lsr lr
    4da8:	andeq	r0, r1, ip, asr #28
    4dac:	andeq	r0, r1, r6, ror #27
    4db0:	andeq	r0, r1, r8, lsl lr
    4db4:	svcmi	0x00f0e92d
    4db8:	strmi	fp, [r3], r7, lsl #1
    4dbc:			; <UNDEFINED> instruction: 0x46914610
    4dc0:	stmib	sp, {r2, r3, r4, r9, sl, lr}^
    4dc4:			; <UNDEFINED> instruction: 0xf7fdb102
    4dc8:	strmi	lr, [r6], -r2, lsl #17
    4dcc:	rsble	r2, pc, r0, lsl #24
    4dd0:			; <UNDEFINED> instruction: 0xf7fd4620
    4dd4:	sxtab16mi	lr, r0, ip, ror #16
    4dd8:	ldmdavs	sp, {r0, r1, r8, r9, fp, ip, pc}
    4ddc:			; <UNDEFINED> instruction: 0xf8d39b02
    4de0:	mvnslt	sl, r0
    4de4:	streq	pc, [r4, -sl, lsr #3]
    4de8:	bleq	40f2c <ASN1_STRING_length@plt+0x3ed18>
    4dec:	blle	67ce04 <ASN1_STRING_length@plt+0x67abf0>
    4df0:	bleq	81224 <ASN1_STRING_length@plt+0x7f010>
    4df4:	andsle	r4, r4, sp, asr r5
    4df8:	svccc	0x0004f857
    4dfc:	ldmvs	r9, {r5, r9, sl, lr}
    4e00:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e04:	mvnsle	r2, r0, lsl #16
    4e08:			; <UNDEFINED> instruction: 0x464b4938
    4e0c:	andcs	r4, r7, r2, lsr r6
    4e10:	strls	r4, [r0], #-1145	; 0xfffffb87
    4e14:	ldc2l	0, cr15, [r4], #12
    4e18:	andseq	pc, r0, pc, rrx
    4e1c:	pop	{r0, r1, r2, ip, sp, pc}
    4e20:			; <UNDEFINED> instruction: 0x46ab8ff0
    4e24:	movweq	lr, #27400	; 0x6b08
    4e28:			; <UNDEFINED> instruction: 0xf1039304
    4e2c:			; <UNDEFINED> instruction: 0xf7fd000e
    4e30:	strmi	lr, [r7], -r0, ror #17
    4e34:	suble	r2, r5, r0, lsl #16
    4e38:	ldrbmi	r1, [r0], -fp, ror #24
    4e3c:	addseq	r9, r9, r5, lsl #6
    4e40:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e44:	stmdacs	r0, {r1, r7, r9, sl, lr}
    4e48:	bls	b8f60 <ASN1_STRING_length@plt+0xb6d4c>
    4e4c:	b	13d63c8 <ASN1_STRING_length@plt+0x13d41b4>
    4e50:	bl	5c84 <ASN1_STRING_length@plt+0x3a70>
    4e54:	andsvs	r0, r0, r3, lsl #2
    4e58:			; <UNDEFINED> instruction: 0xf107d820
    4e5c:	ldclne	0, cr0, [r5], #-48	; 0xffffffd0
    4e60:	andvc	pc, r3, sl, asr #16
    4e64:	ldrtmi	r4, [r2], -r5, lsl #8
    4e68:	ldrtmi	r6, [lr], #-62	; 0xffffffc2
    4e6c:	stmib	r7, {r0, r3, r6, r9, sl, lr}^
    4e70:			; <UNDEFINED> instruction: 0xf7fd8501
    4e74:			; <UNDEFINED> instruction: 0x232fe834
    4e78:	strtmi	r4, [r1], -r2, asr #12
    4e7c:			; <UNDEFINED> instruction: 0x46287333
    4e80:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e84:	blls	12b698 <ASN1_STRING_length@plt+0x129484>
    4e88:	bls	1566d4 <ASN1_STRING_length@plt+0x1544c0>
    4e8c:	movwcs	r4, #1055	; 0x41f
    4e90:	andvs	r4, sl, r8, lsl r6
    4e94:	andlt	r7, r7, fp, ror r3
    4e98:	svchi	0x00f0e8bd
    4e9c:	andeq	lr, fp, #168960	; 0x29400
    4ea0:	ldrbmi	r1, [r0], #-3352	; 0xfffff2e8
    4ea4:	addseq	r9, r2, r2, lsl #6
    4ea8:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4eac:	ldrb	r9, [r4, r2, lsl #22]
    4eb0:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx8
    4eb4:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4eb8:			; <UNDEFINED> instruction: 0xf7fd4604
    4ebc:	bne	dbeee4 <ASN1_STRING_length@plt+0xdbccd0>
    4ec0:	str	r4, [r9, r0, lsl #13]
    4ec4:	andcs	r4, r3, sl, lsl #18
    4ec8:			; <UNDEFINED> instruction: 0xf0034479
    4ecc:			; <UNDEFINED> instruction: 0xf06ffc99
    4ed0:	strb	r0, [r0, fp]!
    4ed4:	andcs	r4, r3, r7, lsl #18
    4ed8:			; <UNDEFINED> instruction: 0xf0034479
    4edc:			; <UNDEFINED> instruction: 0x4638fc91
    4ee0:	svc	0x0098f7fc
    4ee4:	andeq	pc, fp, pc, rrx
    4ee8:	svclt	0x0000e7d5
    4eec:	ldrdeq	r0, [r1], -r4
    4ef0:	andeq	r0, r1, r8, asr #26
    4ef4:	andeq	r0, r1, r8, lsr sp
    4ef8:			; <UNDEFINED> instruction: 0x4604b530
    4efc:	addlt	r6, r3, r5, ror #16
    4f00:			; <UNDEFINED> instruction: 0x46224910
    4f04:	andcs	r6, r7, r3, lsr #16
    4f08:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4f0c:	ldc2l	0, cr15, [r8], #-12
    4f10:	andseq	pc, r8, r4, lsl #2
    4f14:			; <UNDEFINED> instruction: 0xff78f003
    4f18:			; <UNDEFINED> instruction: 0xf0086820
    4f1c:	stmdbvs	r0!, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4f20:	ldc2l	0, cr15, [r0, #40]	; 0x28
    4f24:			; <UNDEFINED> instruction: 0xf00b6960
    4f28:	stmiavs	r0!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}^
    4f2c:	svc	0x0072f7fc
    4f30:			; <UNDEFINED> instruction: 0xf7fc6860
    4f34:	qsub16mi	lr, r0, r0
    4f38:	pop	{r0, r1, ip, sp, pc}
    4f3c:			; <UNDEFINED> instruction: 0xf7fc4030
    4f40:	svclt	0x0000bf67
    4f44:	andeq	r0, r1, ip, lsr #26
    4f48:			; <UNDEFINED> instruction: 0x4605b538
    4f4c:			; <UNDEFINED> instruction: 0xf0036a00
    4f50:	stmibvs	r8!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4f54:			; <UNDEFINED> instruction: 0xff86f003
    4f58:			; <UNDEFINED> instruction: 0xf00369e8
    4f5c:	stmiavs	fp!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4f60:	strcs	fp, [r0], #-331	; 0xfffffeb5
    4f64:			; <UNDEFINED> instruction: 0xf85368ab
    4f68:	strcc	r0, [r1], #-36	; 0xffffffdc
    4f6c:			; <UNDEFINED> instruction: 0xffc4f7ff
    4f70:	adcmi	r6, r3, #15400960	; 0xeb0000
    4f74:			; <UNDEFINED> instruction: 0xf105d8f6
    4f78:			; <UNDEFINED> instruction: 0xf0030008
    4f7c:	stmdavs	r8!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    4f80:	ldrhtmi	lr, [r8], -sp
    4f84:	stcllt	0, cr15, [lr, #-20]	; 0xffffffec
    4f88:	mvnsmi	lr, #737280	; 0xb4000
    4f8c:	stmdavs	r4, {r0, r1, r2, r9, sl, lr}
    4f90:	ldrmi	r4, [r1], r8, lsl #13
    4f94:	strtmi	fp, [r5], -ip, asr #6
    4f98:			; <UNDEFINED> instruction: 0xf1052600
    4f9c:	strbmi	r0, [r1], -r8
    4fa0:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4fa4:	stmdacs	r0, {r0, r2, r3, r5, fp, sp, lr}
    4fa8:	strcs	fp, [r1], -r8, lsl #30
    4fac:	mvnsle	r2, r0, lsl #26
    4fb0:	strbmi	r6, [fp, #-2147]	; 0xfffff79d
    4fb4:	strtmi	sp, [r7], -r5, lsl #4
    4fb8:	tstlt	r4, r4, lsr #16
    4fbc:	strbmi	r6, [fp, #-2147]	; 0xfffff79d
    4fc0:			; <UNDEFINED> instruction: 0x4640d3f9
    4fc4:	svc	0x0082f7fc
    4fc8:	strmi	r2, [r5], -r1, lsl #2
    4fcc:			; <UNDEFINED> instruction: 0xf7fc3009
    4fd0:	stclne	14, cr14, [sl], #-784	; 0xfffffcf0
    4fd4:	strmi	r4, [r5], -r1, asr #12
    4fd8:	stmib	r5, {r3, ip, sp}^
    4fdc:			; <UNDEFINED> instruction: 0xf7fc4900
    4fe0:	shsub16mi	lr, r0, lr
    4fe4:	pop	{r0, r2, r3, r4, r5, sp, lr}
    4fe8:			; <UNDEFINED> instruction: 0x462683f8
    4fec:	svclt	0x0000e7e9
    4ff0:	tstcs	r1, r0, lsl r5
    4ff4:	andvc	pc, r3, pc, asr #8
    4ff8:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4ffc:	stmdami	r4, {r2, r9, sl, lr}
    5000:			; <UNDEFINED> instruction: 0xf7fc4478
    5004:	orrcs	lr, r0, #936	; 0x3a8
    5008:	eorvs	r7, r0, r3, lsr #4
    500c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5010:	andeq	r1, r1, r0, ror sl
    5014:	svcmi	0x00f0e92d
    5018:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    501c:	strmi	r8, [r2], r2, lsl #22
    5020:	strmi	r4, [fp], r8, lsl #12
    5024:	bcs	44084c <ASN1_STRING_length@plt+0x43e638>
    5028:	movwls	fp, #12421	; 0x3085
    502c:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    5030:			; <UNDEFINED> instruction: 0xf7ff4620
    5034:			; <UNDEFINED> instruction: 0xf8cdfd7b
    5038:			; <UNDEFINED> instruction: 0xf8dab004
    503c:	andcs	fp, r0, r0
    5040:	mulmi	r0, fp, r8
    5044:	suble	r2, r7, r0, lsl #24
    5048:	strmi	r9, [r5], -r1, lsl #22
    504c:			; <UNDEFINED> instruction: 0x260046d8
    5050:	and	r1, r5, sl, lsl r8
    5054:	svcmi	0x0001f818
    5058:	strcc	r3, [r1, #-1537]	; 0xfffff9ff
    505c:	suble	r2, lr, r0, lsl #24
    5060:			; <UNDEFINED> instruction: 0xf8124617
    5064:	strtmi	r3, [r9], r1, lsl #22
    5068:	rscsle	r4, r3, r3, lsr #5
    506c:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    5070:			; <UNDEFINED> instruction: 0xf7fc7003
    5074:			; <UNDEFINED> instruction: 0xf44fee72
    5078:	ldrbmi	r7, [r1], -r3, lsl #4
    507c:			; <UNDEFINED> instruction: 0xf7fc9002
    5080:	ldclne	15, cr14, [r0], #-184	; 0xffffff48
    5084:			; <UNDEFINED> instruction: 0xf7fc4458
    5088:	blls	c0f30 <ASN1_STRING_length@plt+0xbed1c>
    508c:	andvc	pc, r3, #1325400064	; 0x4f000000
    5090:	strmi	r2, [r6], -r0, lsl #2
    5094:	andsvs	r4, lr, r0, asr r6
    5098:	mrc	7, 3, APSR_nzcv, cr2, cr12, {7}
    509c:	bl	2abcac <ASN1_STRING_length@plt+0x2a9a98>
    50a0:			; <UNDEFINED> instruction: 0xf04f0284
    50a4:			; <UNDEFINED> instruction: 0xf8880100
    50a8:			; <UNDEFINED> instruction: 0xf8ca1000
    50ac:			; <UNDEFINED> instruction: 0xf88ab000
    50b0:			; <UNDEFINED> instruction: 0xf88a4008
    50b4:	sbcsvs	r4, r3, r9
    50b8:			; <UNDEFINED> instruction: 0xb1a3783b
    50bc:	bl	28c334 <ASN1_STRING_length@plt+0x28a120>
    50c0:	ldmdavs	r2, {r2, r7, r9}^
    50c4:	ldrmi	fp, [r2], r2, lsl #6
    50c8:	andeq	pc, r1, r9, lsl #2
    50cc:	ldrdlt	pc, [r0], -sl
    50d0:	mulmi	r0, fp, r8
    50d4:			; <UNDEFINED> instruction: 0xd1b72c00
    50d8:	strmi	r9, [r5], -r1, lsl #22
    50dc:	ldmdane	pc, {r0, r7, r9, sl, lr}	; <UNPREDICTABLE>
    50e0:	blcs	231d4 <ASN1_STRING_length@plt+0x20fc0>
    50e4:	mnf<illegal precision>z	f5, #2.0
    50e8:			; <UNDEFINED> instruction: 0xf10a1a10
    50ec:	bls	c5104 <ASN1_STRING_length@plt+0xc2ef0>
    50f0:	ldc	0, cr11, [sp], #20
    50f4:	pop	{r1, r8, r9, fp, pc}
    50f8:			; <UNDEFINED> instruction: 0xf7ff4ff0
    50fc:	stmibne	r5, {r0, r2, r6, r8, r9, sl, fp, ip, sp, pc}
    5100:	strtmi	r9, [r9], r1, lsl #22
    5104:			; <UNDEFINED> instruction: 0xe7d7195f
    5108:	mulcs	r8, sl, r8
    510c:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    5110:			; <UNDEFINED> instruction: 0xf8dd7003
    5114:	addsmi	fp, sl, #4
    5118:	mulcs	r9, sl, r8
    511c:			; <UNDEFINED> instruction: 0xf88abf88
    5120:	strcc	r3, [r1, #-8]
    5124:	svclt	0x0038429a
    5128:	andcc	pc, r9, sl, lsl #17
    512c:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    5130:	beq	fe13fd60 <ASN1_STRING_length@plt+0xfe13db4c>
    5134:	bl	2d694c <ASN1_STRING_length@plt+0x2d4738>
    5138:			; <UNDEFINED> instruction: 0xf8ca0005
    513c:			; <UNDEFINED> instruction: 0xf7fc4004
    5140:	cdp	15, 1, cr14, cr8, cr12, {2}
    5144:	bls	cb98c <ASN1_STRING_length@plt+0xc9778>
    5148:	stcne	6, cr4, [r0, #-12]!
    514c:	orrcs	r6, r0, #35	; 0x23
    5150:			; <UNDEFINED> instruction: 0xf7ff7223
    5154:	andcs	pc, r0, r9, lsl pc	; <UNPREDICTABLE>
    5158:	ldc	0, cr11, [sp], #20
    515c:	pop	{r1, r8, r9, fp, pc}
    5160:	svclt	0x00008ff0
    5164:	svcmi	0x00f0e92d
    5168:	addlt	r4, r5, r7, lsl #12
    516c:	strmi	r4, [r9], r8, lsl #12
    5170:	ldrdlt	pc, [r0], -r7
    5174:			; <UNDEFINED> instruction: 0xf932f009
    5178:			; <UNDEFINED> instruction: 0xf7fc4606
    517c:	strmi	lr, [r5], -r8, lsr #29
    5180:			; <UNDEFINED> instruction: 0xf1052001
    5184:	bl	1456a0 <ASN1_STRING_length@plt+0x14348c>
    5188:			; <UNDEFINED> instruction: 0xf7fc0a00
    518c:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5190:	addhi	pc, r4, r0
    5194:			; <UNDEFINED> instruction: 0xf10068fb
    5198:	strmi	r0, [r4], -r4, asr #16
    519c:			; <UNDEFINED> instruction: 0xf8c04652
    51a0:	ldrtmi	r9, [r1], -r0
    51a4:	strbmi	r3, [r0], -r1, lsl #6
    51a8:			; <UNDEFINED> instruction: 0xf06f6323
    51ac:	cmnvs	r3, #0, 6
    51b0:	mrc	7, 4, APSR_nzcv, cr4, cr12, {7}
    51b4:			; <UNDEFINED> instruction: 0xf1042104
    51b8:			; <UNDEFINED> instruction: 0xf8c40018
    51bc:			; <UNDEFINED> instruction: 0xf003a02c
    51c0:			; <UNDEFINED> instruction: 0x4648fdd5
    51c4:			; <UNDEFINED> instruction: 0xf90ef009
    51c8:	svc	0x0006f7fc
    51cc:	rsbvs	r2, r0, pc, lsr #2
    51d0:			; <UNDEFINED> instruction: 0xf7fc4606
    51d4:	vadd.f32	q15, <illegal reg q8.5>, q12
    51d8:			; <UNDEFINED> instruction: 0xf85b0304
    51dc:			; <UNDEFINED> instruction: 0xf10b2003
    51e0:	andls	r0, r3, #4, 2
    51e4:	strmi	r1, [r5], -r3, lsl #23
    51e8:	ldrtmi	r6, [r0], -r3, lsr #5
    51ec:	svc	0x00acf7fc
    51f0:	andcs	fp, r0, r0, asr #6
    51f4:	strtmi	r6, [r2], -r0, lsr #1
    51f8:			; <UNDEFINED> instruction: 0x464169f8
    51fc:			; <UNDEFINED> instruction: 0xff1ef003
    5200:	blle	98ca20 <ASN1_STRING_length@plt+0x98a80c>
    5204:	cmnlt	r8, r0, lsr #17
    5208:	ldrbmi	r1, [r5], #-2605	; 0xfffff5d3
    520c:			; <UNDEFINED> instruction: 0xf0041d29
    5210:	movwcs	pc, #2395	; 0x95b	; <UNPREDICTABLE>
    5214:	strmi	r4, [r5], #-1570	; 0xfffff9de
    5218:	rscvc	r6, fp, r0, ror #1
    521c:	stmiavs	r1!, {r3, r4, r5, r7, r8, fp, sp, lr}^
    5220:			; <UNDEFINED> instruction: 0xff0cf003
    5224:	blle	a0ca44 <ASN1_STRING_length@plt+0xa0a830>
    5228:	strbmi	r6, [fp], -r5, ror #16
    522c:			; <UNDEFINED> instruction: 0x4622491d
    5230:	strcs	r2, [r0], -r7
    5234:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5238:	blx	ff8c124c <ASN1_STRING_length@plt+0xff8bf038>
    523c:	andlt	r4, r5, r0, lsr r6
    5240:	svchi	0x00f0e8bd
    5244:	vldmiapl	r3!, {s18-s20}
    5248:	svclt	0x00042b2f
    524c:	stmibne	r0, {r4, r6, sl, fp, ip}
    5250:	rsbsmi	lr, r0, #208, 14	; 0x3400000
    5254:	stc	7, cr15, [r0, #-1008]	; 0xfffffc10
    5258:			; <UNDEFINED> instruction: 0x46424913
    525c:			; <UNDEFINED> instruction: 0x46034479
    5260:			; <UNDEFINED> instruction: 0xf0032003
    5264:	stmiavs	r0!, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    5268:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    526c:			; <UNDEFINED> instruction: 0xf7fc4620
    5270:			; <UNDEFINED> instruction: 0x4630edd2
    5274:	pop	{r0, r2, ip, sp, pc}
    5278:	stmiavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    527c:	andls	r4, r3, #112, 4
    5280:	stcl	7, cr15, [sl], #1008	; 0x3f0
    5284:	bls	d76b0 <ASN1_STRING_length@plt+0xd549c>
    5288:			; <UNDEFINED> instruction: 0x46034479
    528c:			; <UNDEFINED> instruction: 0xf0032003
    5290:	ldmibvs	r8!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    5294:			; <UNDEFINED> instruction: 0xf0034641
    5298:	strb	pc, [r4, pc, ror #31]!	; <UNPREDICTABLE>
    529c:	streq	pc, [fp], -pc, rrx
    52a0:	svclt	0x0000e7cc
    52a4:	andeq	r0, r1, r4, lsr sl
    52a8:	strdeq	r0, [r1], -r4
    52ac:	andeq	r0, r1, r8, asr #19
    52b0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    52b4:	ldrblt	r4, [r0, #1547]!	; 0x60b
    52b8:	svcmi	0x001f44fc
    52bc:	strmi	fp, [r5], -r9, lsl #1
    52c0:	stcge	8, cr4, [r4], {30}
    52c4:			; <UNDEFINED> instruction: 0xf85c2231
    52c8:	ldrbtmi	r7, [r8], #-7
    52cc:	tstcs	r1, lr, lsl #12
    52d0:	smladxls	r7, pc, r8, r6	; <UNPREDICTABLE>
    52d4:	streq	pc, [r0, -pc, asr #32]
    52d8:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    52dc:	strtmi	r6, [r1], -r8, lsr #20
    52e0:			; <UNDEFINED> instruction: 0xf88cf004
    52e4:	stcge	15, cr4, [r3, #-88]	; 0xffffffa8
    52e8:			; <UNDEFINED> instruction: 0x462a447f
    52ec:	strtmi	r2, [r0], -r0, lsl #2
    52f0:			; <UNDEFINED> instruction: 0xf88cf004
    52f4:	blls	f193c <ASN1_STRING_length@plt+0xef728>
    52f8:	bcs	1f368 <ASN1_STRING_length@plt+0x1d154>
    52fc:	subcc	sp, r4, #245	; 0xf5
    5300:	andls	r2, r0, #1073741824	; 0x40000000
    5304:			; <UNDEFINED> instruction: 0x463a3310
    5308:			; <UNDEFINED> instruction: 0xf7fc4630
    530c:	strtmi	lr, [sl], -sl, lsl #29
    5310:	strtmi	r2, [r0], -r0, lsl #2
    5314:			; <UNDEFINED> instruction: 0xf87af004
    5318:	mvnle	r2, r0, lsl #16
    531c:	blmi	197b48 <ASN1_STRING_length@plt+0x195934>
    5320:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5324:	blls	1df394 <ASN1_STRING_length@plt+0x1dd180>
    5328:	qaddle	r4, sl, r1
    532c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    5330:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    5334:	andeq	r4, r2, r0, lsl fp
    5338:	andeq	r0, r0, r4, lsl r2
    533c:			; <UNDEFINED> instruction: 0x000109ba
    5340:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    5344:	andeq	r4, r2, r8, lsr #21
    5348:	svcmi	0x00f0e92d
    534c:	blhi	c0808 <ASN1_STRING_length@plt+0xbe5f4>
    5350:	stmiavs	r3, {r0, r2, r3, r4, r6, r9, fp, lr}^
    5354:	bne	fe440b7c <ASN1_STRING_length@plt+0xfe43e968>
    5358:	addlt	r4, pc, ip, asr r9	; <UNPREDICTABLE>
    535c:	andls	r4, r8, r9, ror r4
    5360:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5364:			; <UNDEFINED> instruction: 0xf04f920d
    5368:	blcs	5b70 <ASN1_STRING_length@plt+0x395c>
    536c:	movwcs	sp, #4177	; 0x1051
    5370:	movwcs	r9, #777	; 0x309
    5374:	blmi	15a9f94 <ASN1_STRING_length@plt+0x15a7d80>
    5378:	ldrsbhi	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    537c:	ldrsblt	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5380:	ldrbtmi	r4, [r8], #1147	; 0x47b
    5384:	mcr	4, 0, r4, cr8, cr11, {7}
    5388:	blls	213bd0 <ASN1_STRING_length@plt+0x2119bc>
    538c:	beq	414d0 <ASN1_STRING_length@plt+0x3f2bc>
    5390:	ldrbmi	r9, [r1], r6, lsl #20
    5394:			; <UNDEFINED> instruction: 0xf8cd4657
    5398:	ldmvs	fp, {r2, r3, r4, sp, pc}
    539c:	eorvs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    53a0:	tstlt	ip, #52, 18	; 0xd0000
    53a4:			; <UNDEFINED> instruction: 0xf00a4620
    53a8:	strmi	pc, [r5], -r5, lsl #23
    53ac:			; <UNDEFINED> instruction: 0xf00a4620
    53b0:	strbmi	pc, [r1], -r5, lsl #23	; <UNPREDICTABLE>
    53b4:	strtmi	r4, [r8], -r3, lsl #12
    53b8:			; <UNDEFINED> instruction: 0xf7fc461d
    53bc:	stmiblt	r8, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    53c0:	ldrbmi	r2, [r9], -r8, lsl #4
    53c4:			; <UNDEFINED> instruction: 0xf7fc4628
    53c8:	stmdacs	r0, {r6, r7, r9, sl, fp, sp, lr, pc}
    53cc:			; <UNDEFINED> instruction: 0xf1b9d12f
    53d0:			; <UNDEFINED> instruction: 0xf1050300
    53d4:	svclt	0x00180708
    53d8:	svccs	0x00002301
    53dc:	movwcs	fp, #3848	; 0xf08
    53e0:	teqle	sp, r0, lsl #22
    53e4:	ldmdbvs	r3!, {r2, r5, fp, sp, lr}
    53e8:			; <UNDEFINED> instruction: 0xd1da429c
    53ec:			; <UNDEFINED> instruction: 0x3644b157
    53f0:	svceq	0x0000f1b9
    53f4:	ldmdbmi	r9!, {r0, r2, r4, r5, r8, ip, lr, pc}
    53f8:			; <UNDEFINED> instruction: 0x4632463b
    53fc:	ldrbtmi	r2, [r9], #-3
    5400:			; <UNDEFINED> instruction: 0xf9fef003
    5404:	bls	1ac02c <ASN1_STRING_length@plt+0x1a9e18>
    5408:	andcc	r6, r1, #14352384	; 0xdb0000
    540c:	addsmi	r9, r3, #1610612736	; 0x60000000
    5410:	bmi	cfb704 <ASN1_STRING_length@plt+0xcf94f0>
    5414:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    5418:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    541c:	subsmi	r9, sl, sp, lsl #22
    5420:	andcs	sp, r0, r0, asr r1
    5424:	ldc	0, cr11, [sp], #60	; 0x3c
    5428:	pop	{r1, r8, r9, fp, pc}
    542c:	blge	3293f4 <ASN1_STRING_length@plt+0x3271e0>
    5430:	vnmls.f32	s20, s16, s22
    5434:			; <UNDEFINED> instruction: 0x46281a10
    5438:	movwcs	lr, #18893	; 0x49cd
    543c:	mcrr	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    5440:	movwcs	lr, #18909	; 0x49dd
    5444:			; <UNDEFINED> instruction: 0xd1202802
    5448:			; <UNDEFINED> instruction: 0xf04f9b0b
    544c:			; <UNDEFINED> instruction: 0xf8dd0963
    5450:	movwls	sl, #28720	; 0x7030
    5454:	svccs	0x00002301
    5458:	movwcs	fp, #3848	; 0xf08
    545c:	sbcle	r2, r1, r0, lsl #22
    5460:	blls	252d78 <ASN1_STRING_length@plt+0x250b64>
    5464:	bls	1f4118 <ASN1_STRING_length@plt+0x1f1f04>
    5468:	mrc	6, 0, r4, cr8, cr3, {1}
    546c:			; <UNDEFINED> instruction: 0x21010a90
    5470:	andge	pc, ip, sp, asr #17
    5474:	andcs	r9, r0, #536870912	; 0x20000000
    5478:	bmi	6a9ca4 <ASN1_STRING_length@plt+0x6a7a90>
    547c:	andls	pc, r4, sp, asr #17
    5480:	smlsdxls	r0, sl, r4, r4
    5484:	stcl	7, cr15, [ip, #1008]	; 0x3f0
    5488:	ldmdbmi	r7, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    548c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5490:	ldc	7, cr15, [lr], {252}	; 0xfc
    5494:	andle	r2, r4, r2, lsl #16
    5498:	movweq	pc, #441	; 0x1b9	; <UNPREDICTABLE>
    549c:	movwcs	fp, #7960	; 0x1f18
    54a0:	blls	2ff314 <ASN1_STRING_length@plt+0x2fd100>
    54a4:	stmdbeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    54a8:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    54ac:	movwcs	r9, #4871	; 0x1307
    54b0:	stmdami	lr, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
    54b4:	mrc	2, 0, r2, cr8, cr4, {1}
    54b8:			; <UNDEFINED> instruction: 0x21013a90
    54bc:			; <UNDEFINED> instruction: 0xf7fc4478
    54c0:	ldrb	lr, [r0, lr, ror #26]
    54c4:	stc	7, cr15, [r6, #1008]!	; 0x3f0
    54c8:	andeq	r0, r0, r4, lsl r2
    54cc:	andeq	r4, r2, ip, ror #20
    54d0:	andeq	r0, r1, r8, asr r9
    54d4:	andeq	pc, r0, r2, ror #20
    54d8:	andeq	r0, r1, r8, asr #18
    54dc:	andeq	r0, r1, sl, asr #18
    54e0:			; <UNDEFINED> instruction: 0x000249b2
    54e4:			; <UNDEFINED> instruction: 0x000108b8
    54e8:	andeq	r0, r1, lr, asr r8
    54ec:	andeq	r0, r1, r4, asr #16
    54f0:	svcmi	0x00f0e92d
    54f4:	stmdami	r3!, {r0, r1, r7, r9, sl, lr}
    54f8:	addlt	r4, r5, fp, lsl #12
    54fc:	ldrbtmi	r4, [r8], #-1672	; 0xfffff978
    5500:	tstcs	r1, r7, lsr r2
    5504:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    5508:	ldrdcc	pc, [ip], -fp
    550c:	eorsle	r2, r5, r0, lsl #22
    5510:	ldrsbtge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5514:			; <UNDEFINED> instruction: 0xf8df2300
    5518:	ldrbtmi	r9, [sl], #116	; 0x74
    551c:	ldrbtmi	r9, [r9], #771	; 0x303
    5520:	ldrdcc	pc, [r8], -fp
    5524:			; <UNDEFINED> instruction: 0xf8539a03
    5528:			; <UNDEFINED> instruction: 0xf1066022
    552c:	ldmdbvs	r4!, {r2, r6, r8, r9, sl}
    5530:			; <UNDEFINED> instruction: 0xf00ae01a
    5534:			; <UNDEFINED> instruction: 0x4605fabf
    5538:			; <UNDEFINED> instruction: 0xf00a4620
    553c:			; <UNDEFINED> instruction: 0x4651fabf
    5540:	strtmi	r4, [r8], -r3, lsl #12
    5544:			; <UNDEFINED> instruction: 0xf7fc461d
    5548:			; <UNDEFINED> instruction: 0x463bee30
    554c:	tstcs	r1, sl, asr #12
    5550:	strbmi	r4, [r0], -r4, lsl #13
    5554:	svceq	0x0000f1bc
    5558:	strls	sp, [r0, #-258]	; 0xfffffefe
    555c:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5560:	ldmdbvs	r3!, {r2, r5, fp, sp, lr}
    5564:	mulle	r2, ip, r2
    5568:	stccs	6, cr4, [r0], {32}
    556c:	bls	f9cf8 <ASN1_STRING_length@plt+0xf7ae4>
    5570:	ldrdcc	pc, [ip], -fp
    5574:	andls	r3, r3, #268435456	; 0x10000000
    5578:	ldmle	r1, {r0, r1, r4, r7, r9, lr}^
    557c:	andlt	r2, r5, r0
    5580:	svchi	0x00f0e8bd
    5584:	muleq	r1, sl, r8
    5588:	muleq	r1, lr, r9
    558c:			; <UNDEFINED> instruction: 0x000108b2
    5590:	svcmi	0x00f0e92d
    5594:	stmdami	r3!, {r0, r1, r7, r9, sl, lr}
    5598:	addlt	r4, r5, fp, lsl #12
    559c:	ldrbtmi	r4, [r8], #-1550	; 0xfffff9f2
    55a0:	tstcs	r1, sp, lsr #4
    55a4:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    55a8:	ldrdcc	pc, [ip], -fp
    55ac:	eorsle	r2, r5, r0, lsl #22
    55b0:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    55b4:	svcmi	0x001d2300
    55b8:	movwls	r4, #13560	; 0x34f8
    55bc:			; <UNDEFINED> instruction: 0xf8db447f
    55c0:	bls	d15e8 <ASN1_STRING_length@plt+0xcf3d4>
    55c4:	eorpl	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    55c8:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}^
    55cc:	ands	r6, fp, ip, lsr #18
    55d0:	blx	1c41600 <ASN1_STRING_length@plt+0x1c3f3ec>
    55d4:	strtmi	r4, [r0], -r2, lsl #13
    55d8:	blx	1c41608 <ASN1_STRING_length@plt+0x1c3f3f4>
    55dc:	strmi	r4, [r3], -r1, asr #12
    55e0:	movwls	r4, #9808	; 0x2650
    55e4:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    55e8:	ldrtmi	r9, [sl], -r2, lsl #22
    55ec:	strmi	r2, [r4], r1, lsl #2
    55f0:			; <UNDEFINED> instruction: 0xf1bc4630
    55f4:	tstle	r3, r0, lsl #30
    55f8:	andls	pc, r0, sp, asr #17
    55fc:	ldc	7, cr15, [r0, #-1008]	; 0xfffffc10
    5600:	stmdbvs	fp!, {r2, r5, fp, sp, lr}
    5604:	mulle	r2, ip, r2
    5608:	stccs	6, cr4, [r0], {32}
    560c:	bls	f9d94 <ASN1_STRING_length@plt+0xf7b80>
    5610:	ldrdcc	pc, [ip], -fp
    5614:	andls	r3, r3, #268435456	; 0x10000000
    5618:	ldmle	r0, {r0, r1, r4, r7, r9, lr}^
    561c:	andlt	r2, r5, r0
    5620:	svchi	0x00f0e8bd
    5624:	andeq	r0, r1, r2, asr #16
    5628:	andeq	pc, r0, ip, lsr #16
    562c:	andeq	r0, r1, r4, asr r8
    5630:	blmi	1597f8c <ASN1_STRING_length@plt+0x1595d78>
    5634:	push	{r1, r3, r4, r5, r6, sl, lr}
    5638:	strdlt	r4, [r2], r0
    563c:			; <UNDEFINED> instruction: 0x460658d3
    5640:	movwls	r6, #6171	; 0x181b
    5644:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5648:	eorsle	r2, r9, r0, lsl #16
    564c:	strmi	r7, [sp], -r4, lsl #20
    5650:	strble	r0, [r0, #-1571]	; 0xfffff9dd
    5654:			; <UNDEFINED> instruction: 0xf7fc4608
    5658:	ldmdavs	r3!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    565c:	ldmdavc	r8, {r0, r1, r2, r9, sl, lr}
    5660:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5664:	strbmi	sp, [r8], -pc, ror #2
    5668:	bl	ff543660 <ASN1_STRING_length@plt+0xff54144c>
    566c:	teqlt	r3, #7536640	; 0x730000
    5670:	ldmdavs	fp, {sl, sp}
    5674:	blcs	12680 <ASN1_STRING_length@plt+0x1046c>
    5678:			; <UNDEFINED> instruction: 0x46e8d1fb
    567c:	andcs	r4, r1, #45088768	; 0x2b00000
    5680:	strbmi	r2, [r0], -r4, lsl #2
    5684:	strls	fp, [r0], #-2596	; 0xfffff5dc
    5688:	stc	7, cr15, [r8], {252}	; 0xfc
    568c:			; <UNDEFINED> instruction: 0xb1a46874
    5690:	strtmi	r6, [fp], -r6, ror #16
    5694:	tstcs	r4, r1, lsl #4
    5698:	blt	d96fa0 <ASN1_STRING_length@plt+0xd94d8c>
    569c:			; <UNDEFINED> instruction: 0xf7fc9600
    56a0:			; <UNDEFINED> instruction: 0xf104ec7e
    56a4:	strtmi	r0, [r9], -r8
    56a8:	stc	7, cr15, [lr, #1008]!	; 0x3f0
    56ac:	andcs	r4, r0, r9, lsr #12
    56b0:	stcl	7, cr15, [r8], {252}	; 0xfc
    56b4:	stccs	8, cr6, [r0], {36}	; 0x24
    56b8:			; <UNDEFINED> instruction: 0xf047d1ea
    56bc:	ldrtmi	r4, [r8], -r0, lsl #15
    56c0:	blmi	c97f94 <ASN1_STRING_length@plt+0xc95d80>
    56c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    56c8:	blls	5f738 <ASN1_STRING_length@plt+0x5d524>
    56cc:	cmple	r9, sl, asr r0
    56d0:	pop	{r1, ip, sp, pc}
    56d4:			; <UNDEFINED> instruction: 0xf89087f0
    56d8:	bl	fea25704 <ASN1_STRING_length@plt+0xfea234f0>
    56dc:			; <UNDEFINED> instruction: 0xf1080804
    56e0:	b	13c76ec <ASN1_STRING_length@plt+0x13c54d8>
    56e4:			; <UNDEFINED> instruction: 0xf7fc0088
    56e8:			; <UNDEFINED> instruction: 0xf1b8ec84
    56ec:	strmi	r0, [r1], r0, lsl #30
    56f0:			; <UNDEFINED> instruction: 0xf1a0dd3b
    56f4:	strcs	r0, [r0, -r4, lsl #20]
    56f8:			; <UNDEFINED> instruction: 0x4629443c
    56fc:	bl	193308 <ASN1_STRING_length@plt+0x1910f4>
    5700:	stmiavs	r0!, {r2, r7, sl}^
    5704:			; <UNDEFINED> instruction: 0xff94f7ff
    5708:	blt	16c2c <ASN1_STRING_length@plt+0x14a18>
    570c:	svceq	0x0004f84a
    5710:	bvc	d3971c <ASN1_STRING_length@plt+0xd37508>
    5714:			; <UNDEFINED> instruction: 0x4628e7f0
    5718:	bl	ffe43710 <ASN1_STRING_length@plt+0xffe414fc>
    571c:	ldmdavc	sl, {r0, r1, r4, r5, fp, sp, lr}
    5720:	ldmiblt	sl, {r0, r1, r2, r9, sl, lr}
    5724:	bvc	c16fd0 <ASN1_STRING_length@plt+0xc14dbc>
    5728:	stc	7, cr15, [ip], {252}	; 0xfc
    572c:	bvc	1c16fd8 <ASN1_STRING_length@plt+0x1c14dc4>
    5730:	strpl	pc, [r0, -r7, asr #32]
    5734:	stc	7, cr15, [r6], {252}	; 0xfc
    5738:	strbmi	r4, [r2], -fp, lsr #12
    573c:	strbmi	r2, [r8], -r4, lsl #2
    5740:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    5744:			; <UNDEFINED> instruction: 0xf04fe78f
    5748:	strbmi	r0, [r1], r0, lsl #16
    574c:	ldrmi	r4, [r8], -r9, lsr #12
    5750:	ldcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    5754:	andcs	r4, r0, r9, lsr #12
    5758:	strmi	pc, [r0, -r7, asr #32]
    575c:	ldcl	7, cr15, [r2], #-1008	; 0xfffffc10
    5760:	svceq	0x0000f1b8
    5764:	svcge	0x007ff43f
    5768:			; <UNDEFINED> instruction: 0x4628e7dc
    576c:	bl	ff3c3764 <ASN1_STRING_length@plt+0xff3c1550>
    5770:	ldmdavc	sl, {r0, r1, r4, r5, fp, sp, lr}
    5774:	bcs	16f98 <ASN1_STRING_length@plt+0x14d84>
    5778:			; <UNDEFINED> instruction: 0xf1b8d1e8
    577c:			; <UNDEFINED> instruction: 0xf43f0f00
    5780:			; <UNDEFINED> instruction: 0xe7cfaf72
    5784:	mcrr	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    5788:	muleq	r2, r4, r7
    578c:	andeq	r0, r0, r4, lsl r2
    5790:	andeq	r4, r2, r4, lsl #14
    5794:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    5798:	push	{r0, r1, r3, r9, sl, lr}
    579c:	ldrbtmi	r4, [ip], #496	; 0x1f0
    57a0:	addlt	r4, r2, r6, lsr sp
    57a4:	andcs	r4, r1, #12, 12	; 0xc00000
    57a8:	tstcs	r4, lr, ror #12
    57ac:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    57b0:	ldrtmi	r4, [r0], -r7, lsl #12
    57b4:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    57b8:	streq	pc, [r0, #-79]	; 0xffffffb1
    57bc:	ldrbvs	pc, [r6, #1103]!	; 0x44f	; <UNPREDICTABLE>
    57c0:	ldrbvc	pc, [r4, #709]!	; 0x2c5	; <UNPREDICTABLE>
    57c4:			; <UNDEFINED> instruction: 0xf7fc9500
    57c8:	strtmi	lr, [r3], -sl, ror #23
    57cc:	tstcs	r4, r1, lsl #4
    57d0:	vst1.8	{d20-d22}, [pc :256], r0
    57d4:	vabal.s8	<illegal reg q11.5>, d0, d0
    57d8:	strls	r1, [r0, #-1280]	; 0xfffffb00
    57dc:	bl	ff7c37d4 <ASN1_STRING_length@plt+0xff7c15c0>
    57e0:			; <UNDEFINED> instruction: 0xf7fc4620
    57e4:	vmovne.32	d21[0], lr
    57e8:			; <UNDEFINED> instruction: 0x4623db30
    57ec:	tstcs	r4, r1, lsl #4
    57f0:			; <UNDEFINED> instruction: 0xf04f4630
    57f4:			; <UNDEFINED> instruction: 0xf8cd0800
    57f8:			; <UNDEFINED> instruction: 0xf7fc8000
    57fc:			; <UNDEFINED> instruction: 0x4621ebd0
    5800:			; <UNDEFINED> instruction: 0xf7ff4638
    5804:			; <UNDEFINED> instruction: 0x4603ff15
    5808:	blt	6d7090 <ASN1_STRING_length@plt+0x6d4e7c>
    580c:			; <UNDEFINED> instruction: 0xf7fc9300
    5810:	vmovne.16	d7[1], lr
    5814:	strtmi	sp, [r9], -r6, lsr #22
    5818:	strtmi	r4, [r0], -r2, asr #12
    581c:	bl	cc3814 <ASN1_STRING_length@plt+0xcc1600>
    5820:	andcs	r4, r1, #36700160	; 0x2300000
    5824:	ldrtmi	r2, [r0], -r4, lsl #2
    5828:	bl	fee43820 <ASN1_STRING_length@plt+0xfee4160c>
    582c:	ldrtmi	r4, [r9], -r2, asr #12
    5830:			; <UNDEFINED> instruction: 0xf7fc4620
    5834:	bmi	4c04dc <ASN1_STRING_length@plt+0x4be2c8>
    5838:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    583c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5840:	subsmi	r9, sl, r1, lsl #22
    5844:	andlt	sp, r2, ip, lsl #2
    5848:	ldrhhi	lr, [r0, #141]!	; 0x8d
    584c:			; <UNDEFINED> instruction: 0xf44f4b0d
    5850:	stmdbmi	sp, {r4, r6, r7, r9, ip, sp, lr}
    5854:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    5858:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    585c:	b	feec3854 <ASN1_STRING_length@plt+0xfeec1640>
    5860:	bl	ff643858 <ASN1_STRING_length@plt+0xff641644>
    5864:	vqdmulh.s<illegal width 8>	d20, d0, d10
    5868:	stmdbmi	sl, {r0, r3, r5, r7, r9, ip}
    586c:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    5870:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5874:	b	febc386c <ASN1_STRING_length@plt+0xfebc1658>
    5878:	andeq	r4, r2, sl, lsr #12
    587c:	andeq	r0, r0, r4, lsl r2
    5880:	andeq	r4, r2, lr, lsl #11
    5884:	andeq	r1, r1, r2, lsl #15
    5888:	andeq	r0, r1, r8, asr #11
    588c:	ldrdeq	r0, [r1], -sl
    5890:	andeq	r1, r1, sl, ror #14
    5894:			; <UNDEFINED> instruction: 0x000105b0
    5898:	ldrdeq	r0, [r1], -r6
    589c:	svcmi	0x00f0e92d
    58a0:	stc	6, cr4, [sp, #-16]!
    58a4:	strcs	r8, [r0, #-2818]	; 0xfffff4fe
    58a8:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    58ac:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    58b0:	blge	2b1ac4 <ASN1_STRING_length@plt+0x2af8b0>
    58b4:	addpl	pc, r1, #54525952	; 0x3400000
    58b8:	andcc	r9, r4, #1073741825	; 0x40000001
    58bc:			; <UNDEFINED> instruction: 0x461e4958
    58c0:	stmdapl	r1, {r0, r1, r8, r9, ip, pc}^
    58c4:	andsvs	r6, r1, r9, lsl #16
    58c8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    58cc:			; <UNDEFINED> instruction: 0xf7ff9507
    58d0:			; <UNDEFINED> instruction: 0xf1a6fb8f
    58d4:	tstls	r4, ip, lsl #2
    58d8:			; <UNDEFINED> instruction: 0xf0002800
    58dc:	pkhbtmi	r8, r2, r8, lsl #1
    58e0:			; <UNDEFINED> instruction: 0xf00a6860
    58e4:	vmlsne.f64	d15, d19, d15
    58e8:	vsubw.s8	<illegal reg q12.5>, q0, d2
    58ec:	blls	125b00 <ASN1_STRING_length@plt+0x1238ec>
    58f0:	teqhi	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    58f4:	ldmdavs	fp, {r0, r8, sl, ip, pc}
    58f8:	movwls	r4, #1272	; 0x4f8
    58fc:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    5900:	bcc	441128 <ASN1_STRING_length@plt+0x43ef14>
    5904:	blcs	2c50c <ASN1_STRING_length@plt+0x2a2f8>
    5908:	blls	39af8 <ASN1_STRING_length@plt+0x378e4>
    590c:	ldmvs	ip, {r0, r1, r8, sl, fp, ip, pc}
    5910:			; <UNDEFINED> instruction: 0xf8452300
    5914:			; <UNDEFINED> instruction: 0xf1a53c08
    5918:	strtmi	r0, [r0], -r8, lsl #14
    591c:	ldc2l	0, cr15, [lr, #-32]	; 0xffffffe0
    5920:			; <UNDEFINED> instruction: 0x46814639
    5924:			; <UNDEFINED> instruction: 0xf00a4620
    5928:	cdpne	8, 0, cr15, cr3, cr15, {6}
    592c:	blle	fea53c <ASN1_STRING_length@plt+0xfe8328>
    5930:	stcmi	8, cr15, [r8], {85}	; 0x55
    5934:	stccs	15, cr1, [r0], {46}	; 0x2e
    5938:			; <UNDEFINED> instruction: 0x4620d05a
    593c:			; <UNDEFINED> instruction: 0xf8baf00a
    5940:	strtmi	r4, [r0], -r5, lsl #12
    5944:			; <UNDEFINED> instruction: 0xf8baf00a
    5948:	strmi	r4, [r3], -r1, asr #12
    594c:	ldrmi	r4, [sp], -r8, lsr #12
    5950:	stc	7, cr15, [sl], #-1008	; 0xfffffc10
    5954:	ldmdblt	r0!, {r0, r1, r7, r9, sl, lr}^
    5958:	ldrtmi	r4, [r1], -r2, lsl #12
    595c:			; <UNDEFINED> instruction: 0xf8864628
    5960:			; <UNDEFINED> instruction: 0xf003b000
    5964:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5968:			; <UNDEFINED> instruction: 0x465bdb3b
    596c:	ldrtmi	r4, [r1], -sl, asr #12
    5970:			; <UNDEFINED> instruction: 0xf7ff4650
    5974:	stmdavs	r4!, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    5978:	addmi	r6, r4, #56, 16	; 0x380000
    597c:	blls	7a0f0 <ASN1_STRING_length@plt+0x77edc>
    5980:	movwls	r3, #4865	; 0x1301
    5984:			; <UNDEFINED> instruction: 0xf89ef00a
    5988:	strbmi	r2, [sl], -r0, lsl #6
    598c:	ldrbmi	r4, [r0], -r9, asr #12
    5990:	blx	1043996 <ASN1_STRING_length@plt+0x1041782>
    5994:	ldmdavs	sl, {r8, r9, fp, ip, pc}
    5998:	andls	r9, r0, #4, 22	; 0x1000
    599c:	addsmi	r6, sl, #1769472	; 0x1b0000
    59a0:			; <UNDEFINED> instruction: 0x4650d1b0
    59a4:			; <UNDEFINED> instruction: 0xf7ff9905
    59a8:			; <UNDEFINED> instruction: 0x4650fef5
    59ac:			; <UNDEFINED> instruction: 0xf850f7ff
    59b0:			; <UNDEFINED> instruction: 0xf8539b03
    59b4:	tstlt	r8, ip, lsl #24
    59b8:			; <UNDEFINED> instruction: 0xf8c2f008
    59bc:			; <UNDEFINED> instruction: 0xf50d491b
    59c0:	bmi	5da7cc <ASN1_STRING_length@plt+0x5d85b8>
    59c4:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    59c8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    59cc:	subsmi	r6, r1, sl, lsl r8
    59d0:	stmdals	r2, {r0, r5, r8, ip, lr, pc}
    59d4:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    59d8:	ldc	0, cr11, [sp], #12
    59dc:	pop	{r1, r8, r9, fp, pc}
    59e0:	mrc	15, 0, r8, cr8, cr0, {7}
    59e4:			; <UNDEFINED> instruction: 0x462a1a10
    59e8:			; <UNDEFINED> instruction: 0xf0022004
    59ec:	strb	pc, [r2, r9, lsl #30]	; <UNPREDICTABLE>
    59f0:			; <UNDEFINED> instruction: 0xe7c46838
    59f4:	andcc	r4, r2, #27262976	; 0x1a00000
    59f8:	strtmi	fp, [fp], -r8, lsl #30
    59fc:	ldrb	r9, [r7, r2, lsl #6]
    5a00:	blcs	2c60c <ASN1_STRING_length@plt+0x2a3f8>
    5a04:	ldrbmi	sp, [r0], -sp, asr #3
    5a08:			; <UNDEFINED> instruction: 0xf822f7ff
    5a0c:			; <UNDEFINED> instruction: 0xf06fe7d0
    5a10:	movwls	r0, #8971	; 0x230b
    5a14:			; <UNDEFINED> instruction: 0xf7fce7cc
    5a18:	svclt	0x0000eafe
    5a1c:	andeq	r4, r2, lr, lsl r5
    5a20:	andeq	r0, r0, r4, lsl r2
    5a24:	andeq	pc, r0, ip, ror #9
    5a28:	andeq	r0, r1, lr, asr r5
    5a2c:	andeq	r4, r2, r2, lsl #8
    5a30:	blmi	8582b8 <ASN1_STRING_length@plt+0x8560a4>
    5a34:	push	{r1, r3, r4, r5, r6, sl, lr}
    5a38:	strdlt	r4, [r2], r0
    5a3c:			; <UNDEFINED> instruction: 0x460e58d3
    5a40:			; <UNDEFINED> instruction: 0xf04f4607
    5a44:	ldmdavs	fp, {fp}
    5a48:			; <UNDEFINED> instruction: 0xf04f9301
    5a4c:			; <UNDEFINED> instruction: 0xf8cd0300
    5a50:			; <UNDEFINED> instruction: 0xf7fe8000
    5a54:	andvs	pc, r8, r5, lsr #31
    5a58:			; <UNDEFINED> instruction: 0x4604b310
    5a5c:			; <UNDEFINED> instruction: 0xf7fc0080
    5a60:	strmi	lr, [r5], -r8, asr #21
    5a64:	strtmi	fp, [r2], -r0, ror #3
    5a68:			; <UNDEFINED> instruction: 0x466b4638
    5a6c:			; <UNDEFINED> instruction: 0xf7fe4629
    5a70:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5a74:	blmi	47c6d4 <ASN1_STRING_length@plt+0x47a4c0>
    5a78:	stmdbls	r0, {r2, r9, sp}
    5a7c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    5a80:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a84:	eorsvs	r9, r3, r0, lsl #22
    5a88:	blmi	2d82c4 <ASN1_STRING_length@plt+0x2d60b0>
    5a8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a90:	blls	5fb00 <ASN1_STRING_length@plt+0x5d8ec>
    5a94:	qaddle	r4, sl, sl
    5a98:	andlt	r4, r2, r8, lsr #12
    5a9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5aa0:	ldrb	r2, [r1, r0, lsl #10]!
    5aa4:	strbmi	r4, [r5], -r8, lsr #12
    5aa8:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aac:			; <UNDEFINED> instruction: 0xf7fce7ec
    5ab0:	svclt	0x0000eab2
    5ab4:	muleq	r2, r4, r3
    5ab8:	andeq	r0, r0, r4, lsl r2
    5abc:			; <UNDEFINED> instruction: 0xffffef13
    5ac0:	andeq	r4, r2, ip, lsr r3
    5ac4:	svcmi	0x00f0e92d
    5ac8:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    5acc:	ldmdbmi	r1!, {r1, r8, r9, fp, pc}
    5ad0:	ldrbtmi	r4, [r9], #-2609	; 0xfffff5cf
    5ad4:	addlt	r6, r3, r3, asr #17
    5ad8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5adc:			; <UNDEFINED> instruction: 0xf04f9201
    5ae0:	blcs	62e8 <ASN1_STRING_length@plt+0x40d4>
    5ae4:	blmi	b79be4 <ASN1_STRING_length@plt+0xb779d0>
    5ae8:			; <UNDEFINED> instruction: 0xf8df4682
    5aec:			; <UNDEFINED> instruction: 0x2700b0b4
    5af0:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
    5af4:	ldrbtmi	r4, [fp], #1147	; 0x47b
    5af8:	bcc	441320 <ASN1_STRING_length@plt+0x43f10c>
    5afc:			; <UNDEFINED> instruction: 0xf8da44f8
    5b00:			; <UNDEFINED> instruction: 0xf8533008
    5b04:	stmiavs	r5!, {r0, r1, r2, r5, lr}
    5b08:	stmdavs	r5!, {r0, r2, r8, fp, ip, sp, pc}^
    5b0c:	ldrbmi	r4, [sl], -fp, lsr #12
    5b10:	ldrtmi	r2, [r0], -r1, lsl #2
    5b14:	b	fe143b0c <ASN1_STRING_length@plt+0xfe1418f8>
    5b18:	bicslt	r6, r3, r3, ror #19
    5b1c:	strbtmi	r4, [r9], -r0, lsr #12
    5b20:			; <UNDEFINED> instruction: 0xff86f7ff
    5b24:	cmplt	r8, #135266304	; 0x8100000
    5b28:	svcne	0x00059b00
    5b2c:	cmnlt	fp, r0, lsl #8
    5b30:	svcne	0x0004f855
    5b34:	stmdblt	r3, {r0, r1, r3, r7, fp, sp, lr}
    5b38:	strbmi	r6, [r2], -fp, asr #16
    5b3c:	ldrtmi	r2, [r0], -r1, lsl #2
    5b40:			; <UNDEFINED> instruction: 0xf7fc3401
    5b44:	blls	40504 <ASN1_STRING_length@plt+0x3e2f0>
    5b48:	ldmle	r1!, {r0, r1, r5, r7, r9, lr}^
    5b4c:			; <UNDEFINED> instruction: 0xf7fc4648
    5b50:	ldrtmi	lr, [r1], -r2, ror #18
    5b54:			; <UNDEFINED> instruction: 0xf7fc200a
    5b58:			; <UNDEFINED> instruction: 0xf8daead4
    5b5c:	strcc	r3, [r1, -ip]
    5b60:	stmiale	ip, {r0, r1, r3, r4, r5, r7, r9, lr}^
    5b64:	blmi	3183ac <ASN1_STRING_length@plt+0x316198>
    5b68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b6c:	blls	5fbdc <ASN1_STRING_length@plt+0x5d9c8>
    5b70:	qaddle	r4, sl, ip
    5b74:	andlt	r2, r3, r0
    5b78:	blhi	c0e74 <ASN1_STRING_length@plt+0xbec60>
    5b7c:	svchi	0x00f0e8bd
    5b80:	bne	4413e8 <ASN1_STRING_length@plt+0x43f1d4>
    5b84:	andcs	r4, r3, sl, lsr #12
    5b88:	cdp2	0, 3, cr15, cr10, cr2, {0}
    5b8c:			; <UNDEFINED> instruction: 0xf7fce7e1
    5b90:	svclt	0x0000ea42
    5b94:	strdeq	r4, [r2], -r6
    5b98:	andeq	r0, r0, r4, lsl r2
    5b9c:	andeq	r0, r1, r8, lsl #7
    5ba0:	andeq	r0, r1, r2, lsl #7
    5ba4:	ldrdeq	lr, [r0], -r4
    5ba8:	andeq	r4, r2, r0, ror #4
    5bac:			; <UNDEFINED> instruction: 0x460db5f8
    5bb0:			; <UNDEFINED> instruction: 0x4606491f
    5bb4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5bb8:	b	ffdc3bb0 <ASN1_STRING_length@plt+0xffdc199c>
    5bbc:	ldmdbmi	sp, {r3, r4, r8, r9, ip, sp, pc}
    5bc0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5bc4:	b	ffc43bbc <ASN1_STRING_length@plt+0xffc419a8>
    5bc8:			; <UNDEFINED> instruction: 0x4628b378
    5bcc:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bd0:	andcc	r4, sp, r7, lsl #12
    5bd4:	b	343bcc <ASN1_STRING_length@plt+0x3419b8>
    5bd8:	mvnslt	r4, r4, lsl #12
    5bdc:	ldclne	0, cr6, [sl], #-540	; 0xfffffde4
    5be0:	strcs	r3, [r0, -ip]
    5be4:			; <UNDEFINED> instruction: 0xf8404629
    5be8:			; <UNDEFINED> instruction: 0xf7fc7c08
    5bec:	ldmdbmi	r2, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    5bf0:			; <UNDEFINED> instruction: 0x462a463b
    5bf4:	ldrbtmi	r2, [r9], #-7
    5bf8:	cdp2	0, 0, cr15, cr2, cr2, {0}
    5bfc:	andcs	r6, r0, r3, lsr r8
    5c00:	eorvs	r6, r3, r4, lsr r0
    5c04:			; <UNDEFINED> instruction: 0x2701bdf8
    5c08:			; <UNDEFINED> instruction: 0xf7fc200c
    5c0c:			; <UNDEFINED> instruction: 0x4604e9f2
    5c10:	movwcs	fp, #280	; 0x118
    5c14:	adcvs	r6, r3, r7, rrx
    5c18:	stmdbmi	r8, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5c1c:	ldrbtmi	r2, [r9], #-3
    5c20:	stc2l	0, cr15, [lr, #8]!
    5c24:	andeq	pc, fp, pc, rrx
    5c28:			; <UNDEFINED> instruction: 0x2702bdf8
    5c2c:	svclt	0x0000e7ec
    5c30:	andeq	r1, r1, sl, lsl #8
    5c34:	andeq	r1, r1, sl, lsl #8
    5c38:	ldrdeq	r0, [r1], -r2
    5c3c:	andeq	r0, r1, lr, lsl #5
    5c40:	mvnsmi	lr, sp, lsr #18
    5c44:	strmi	fp, [pc], -r4, lsl #1
    5c48:	mcrls	6, 0, r4, cr12, cr1, {0}
    5c4c:	stmdavs	r0, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
    5c50:	movweq	pc, #33345	; 0x8241	; <UNPREDICTABLE>
    5c54:	stclpl	8, cr7, [r3], {18}
    5c58:	svclt	0x0008429a
    5c5c:	strmi	r3, [r8], -r1, lsl #2
    5c60:			; <UNDEFINED> instruction: 0xf7fc9103
    5c64:			; <UNDEFINED> instruction: 0x4603e934
    5c68:	mrrcne	0, 1, r3, sp, cr1
    5c6c:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c70:	cmnlt	r0, #4, 12	; 0x400000
    5c74:	movwcs	lr, #43485	; 0xa9dd
    5c78:	ldmdaeq	r0, {r8, ip, sp, lr, pc}
    5c7c:	andvs	r9, r6, r3, lsl #18
    5c80:	movwcs	lr, #10688	; 0x29c0
    5c84:	strbmi	r4, [r0], -sl, lsr #12
    5c88:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c8c:			; <UNDEFINED> instruction: 0x46226838
    5c90:			; <UNDEFINED> instruction: 0xf0034641
    5c94:	vmlane.f16	s30, s10, s3	; <UNPREDICTABLE>
    5c98:	cmnlt	r6, r2, lsl fp
    5c9c:	stmdbmi	sp, {r0, r1, r4, r5, r6, fp, sp, lr}
    5ca0:	movwls	r4, #5666	; 0x1622
    5ca4:	ldrbtmi	r2, [r9], #-7
    5ca8:	strls	r4, [r0], -r3, asr #12
    5cac:			; <UNDEFINED> instruction: 0xf0022500
    5cb0:	strtmi	pc, [r8], -r7, lsr #27
    5cb4:	pop	{r2, ip, sp, pc}
    5cb8:	blmi	1e6480 <ASN1_STRING_length@plt+0x1e426c>
    5cbc:			; <UNDEFINED> instruction: 0xe7ee447b
    5cc0:			; <UNDEFINED> instruction: 0xf7fc4620
    5cc4:	strtmi	lr, [r8], -r8, lsr #17
    5cc8:	pop	{r2, ip, sp, pc}
    5ccc:			; <UNDEFINED> instruction: 0xf06f81f0
    5cd0:	strb	r0, [lr, fp, lsl #10]!
    5cd4:	andeq	r0, r1, r6, asr #4
    5cd8:			; <UNDEFINED> instruction: 0x00010db4
    5cdc:	mvnsmi	lr, sp, lsr #18
    5ce0:	streq	pc, [r0, #-256]!	; 0xffffff00
    5ce4:	bmi	7f1efc <ASN1_STRING_length@plt+0x7efce8>
    5ce8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5cec:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
    5cf0:	strtmi	r2, [r9], -r0, lsl #14
    5cf4:			; <UNDEFINED> instruction: 0xf8cd2301
    5cf8:	strmi	r8, [r4], -r8
    5cfc:	strvs	lr, [r0, -sp, asr #19]
    5d00:			; <UNDEFINED> instruction: 0xff9ef7ff
    5d04:	movwcs	r4, #6680	; 0x1a18
    5d08:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    5d0c:			; <UNDEFINED> instruction: 0xf8cd4620
    5d10:	stmib	sp, {r3, pc}^
    5d14:			; <UNDEFINED> instruction: 0xf7ff6700
    5d18:	stmdavs	r2!, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5d1c:	movweq	pc, #33345	; 0x8241	; <UNPREDICTABLE>
    5d20:	vldmiapl	r3, {s13-s44}
    5d24:	andle	r2, r7, r4, asr fp
    5d28:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    5d2c:	blx	bc1d40 <ASN1_STRING_length@plt+0xbbfb2c>
    5d30:	andlt	fp, r4, r8, asr #2
    5d34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d38:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    5d3c:			; <UNDEFINED> instruction: 0xf0033101
    5d40:	stmdacs	r0, {r0, r2, r5, r9, fp, ip, sp, lr, pc}
    5d44:	bmi	2fa520 <ASN1_STRING_length@plt+0x2f830c>
    5d48:	andls	r4, r2, r9, lsr #12
    5d4c:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
    5d50:	movwcs	r4, #5664	; 0x1620
    5d54:	stmib	sp, {sl, sp}^
    5d58:			; <UNDEFINED> instruction: 0xf7ff4500
    5d5c:	andlt	pc, r4, r1, ror pc	; <UNPREDICTABLE>
    5d60:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d64:	andeq	r0, r1, r2, lsr #4
    5d68:	andeq	r0, r1, r6, lsl r2
    5d6c:	ldrdeq	r0, [r1], -lr
    5d70:	andeq	r0, r1, lr, asr #3
    5d74:			; <UNDEFINED> instruction: 0x000101ba
    5d78:			; <UNDEFINED> instruction: 0x4604b530
    5d7c:	addlt	r4, sp, r8, lsl r8
    5d80:	ldrbtmi	r4, [r8], #-2584	; 0xfffff5e8
    5d84:	stmpl	r2, {r0, r1, r3, fp, ip, sp, lr}
    5d88:	ldmdavs	r2, {r1, r3, r5, r8, r9, fp, sp}
    5d8c:			; <UNDEFINED> instruction: 0xf04f920b
    5d90:	mrsle	r0, R12_fiq
    5d94:	andcs	r7, r1, fp, asr #16
    5d98:	bmi	4f42cc <ASN1_STRING_length@plt+0x4f20b8>
    5d9c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    5da0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5da4:	subsmi	r9, sl, fp, lsl #22
    5da8:	andlt	sp, sp, r8, lsl r1
    5dac:	stcge	13, cr11, [r3, #-192]	; 0xffffff40
    5db0:	strtmi	r2, [r8], -r9, lsl #4
    5db4:	stm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5db8:			; <UNDEFINED> instruction: 0x4603b970
    5dbc:	andls	r4, r0, r2, lsl #12
    5dc0:	stmdavs	r1!, {r3, r5, r9, sl, lr}
    5dc4:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5dc8:	strtmi	r4, [r8], -r4, lsl #12
    5dcc:	svc	0x004af7fb
    5dd0:			; <UNDEFINED> instruction: 0xf084fab4
    5dd4:	strb	r0, [r0, r0, asr #18]!
    5dd8:	ldrb	r2, [lr, r0]
    5ddc:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5de0:	andeq	r4, r2, r6, asr #32
    5de4:	andeq	r0, r0, r4, lsl r2
    5de8:	andeq	r4, r2, sl, lsr #32
    5dec:	svcmi	0x00f0e92d
    5df0:	stc	13, cr4, [sp, #-336]!	; 0xfffffeb0
    5df4:	mrrcmi	11, 0, r8, r4, cr2
    5df8:	blmi	1516ff4 <ASN1_STRING_length@plt+0x1514de0>
    5dfc:	stmdbpl	ip!, {r2, r4, r6, r9, fp, lr}
    5e00:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
    5e04:	mcrge	4, 0, r4, cr3, cr11, {3}
    5e08:			; <UNDEFINED> instruction: 0xf8cd6824
    5e0c:			; <UNDEFINED> instruction: 0xf04f4424
    5e10:			; <UNDEFINED> instruction: 0xf10d0400
    5e14:	vst2.8	{d16,d18}, [pc :128], r4
    5e18:			; <UNDEFINED> instruction: 0xf8c66480
    5e1c:	rsbsvs	r9, r4, r0
    5e20:	eorsvc	r2, r4, #0, 8
    5e24:	stmib	sp, {r1, r3, r4, r7, fp, ip, lr}^
    5e28:	ldmdavs	r3, {r8}
    5e2c:	rsble	r4, r2, fp, lsl #5
    5e30:			; <UNDEFINED> instruction: 0xf7ff4682
    5e34:	pkhtbmi	pc, r0, sp, asr #17	; <UNPREDICTABLE>
    5e38:	rsbsle	r2, lr, r0, lsl #16
    5e3c:	svcge	0x00064b45
    5e40:	ldrbtmi	sl, [fp], #-3330	; 0xfffff2fe
    5e44:	muleq	r3, r3, r8
    5e48:	andeq	pc, r0, r9, asr #17
    5e4c:	eorne	pc, r8, sp, lsr #17
    5e50:			; <UNDEFINED> instruction: 0xf8da0c09
    5e54:			; <UNDEFINED> instruction: 0xf88d0020
    5e58:	ldrtmi	r1, [r9], -sl, lsr #32
    5e5c:	blx	ff3c1e70 <ASN1_STRING_length@plt+0xff3bfc5c>
    5e60:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    5e64:	bcc	44168c <ASN1_STRING_length@plt+0x43f478>
    5e68:	tstcs	r0, sl, lsr #12
    5e6c:			; <UNDEFINED> instruction: 0xf0034638
    5e70:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    5e74:	stmdavs	ip!, {r0, r1, r2, r4, r5, ip, lr, pc}
    5e78:	blcs	1ff0c <ASN1_STRING_length@plt+0x1dcf8>
    5e7c:			; <UNDEFINED> instruction: 0xf104d0f4
    5e80:			; <UNDEFINED> instruction: 0x46580b10
    5e84:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e88:	ldrtmi	r4, [r0], -r2, lsl #13
    5e8c:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    5e90:	blx	ffcc1ea4 <ASN1_STRING_length@plt+0xffcbfc90>
    5e94:	blle	104fe9c <ASN1_STRING_length@plt+0x104dc88>
    5e98:			; <UNDEFINED> instruction: 0xf10a6830
    5e9c:	ldrbmi	r0, [r9], -r1, lsl #4
    5ea0:			; <UNDEFINED> instruction: 0xf7fc3007
    5ea4:	stmdavs	r3!, {r2, r3, r4, fp, sp, lr, pc}
    5ea8:	strbmi	r4, [r0], -r9, asr #12
    5eac:	subeq	pc, r4, #-1073741824	; 0xc0000000
    5eb0:			; <UNDEFINED> instruction: 0xf7ff8f1b
    5eb4:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    5eb8:	blls	3a218 <ASN1_STRING_length@plt+0x38004>
    5ebc:	andeq	pc, fp, #268435460	; 0x10000004
    5ec0:	ldcpl	8, cr6, [fp], {27}
    5ec4:	sbcle	r2, pc, r0, lsl #22
    5ec8:	strbmi	r6, [sl], -r3, lsr #16
    5ecc:	bne	441734 <ASN1_STRING_length@plt+0x43f520>
    5ed0:	movtcc	r2, #16388	; 0x4004
    5ed4:	ldc2	0, cr15, [r4], {2}
    5ed8:	tstcs	r0, sl, lsr #12
    5edc:			; <UNDEFINED> instruction: 0xf0034638
    5ee0:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    5ee4:	stmdbls	r1, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
    5ee8:	strbmi	r4, [r0], -r4, lsl #12
    5eec:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    5ef0:			; <UNDEFINED> instruction: 0xf7fe4640
    5ef4:	ldrtmi	pc, [r0], -sp, lsr #27	; <UNPREDICTABLE>
    5ef8:	blx	ff841f0c <ASN1_STRING_length@plt+0xff83fcf8>
    5efc:	blmi	498760 <ASN1_STRING_length@plt+0x49654c>
    5f00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5f04:			; <UNDEFINED> instruction: 0xf8dd681a
    5f08:	subsmi	r3, sl, r4, lsr #8
    5f0c:			; <UNDEFINED> instruction: 0x4620d118
    5f10:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
    5f14:	blhi	c1210 <ASN1_STRING_length@plt+0xbeffc>
    5f18:	svchi	0x00f0e8bd
    5f1c:			; <UNDEFINED> instruction: 0xf06f4640
    5f20:			; <UNDEFINED> instruction: 0xf7fe040b
    5f24:	mulcs	ip, r5, sp
    5f28:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    5f2c:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    5f30:	andcs	r4, r3, r2, lsl #12
    5f34:	stc2l	0, cr15, [r4], #-8
    5f38:			; <UNDEFINED> instruction: 0xf06fe7dd
    5f3c:	ldrb	r0, [sl, fp, lsl #8]
    5f40:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f44:	ldrdeq	r3, [r2], -r0
    5f48:	andeq	r0, r0, r4, lsl r2
    5f4c:	andeq	r3, r2, r4, asr #31
    5f50:	andeq	r0, r0, ip, lsl r2
    5f54:	strdeq	r0, [r1], -r6
    5f58:	ldrdeq	r0, [r1], -lr
    5f5c:	andeq	r3, r2, r8, asr #29
    5f60:	andeq	r0, r1, r2, lsr r0
    5f64:	svcmi	0x00f0e92d
    5f68:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    5f6c:	bmi	10e8b7c <ASN1_STRING_length@plt+0x10e6968>
    5f70:	bne	fe441798 <ASN1_STRING_length@plt+0xfe43f584>
    5f74:			; <UNDEFINED> instruction: 0xf5ad4942
    5f78:	ldrbtmi	r5, [r9], #-3456	; 0xfffff280
    5f7c:			; <UNDEFINED> instruction: 0xf50db083
    5f80:	stmpl	sl, {r7, r8, r9, ip, lr}
    5f84:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    5f88:			; <UNDEFINED> instruction: 0xf04f601a
    5f8c:			; <UNDEFINED> instruction: 0xf7ff0200
    5f90:	stmdacs	r0, {r0, r1, r2, r3, r5, fp, ip, sp, lr, pc}
    5f94:			; <UNDEFINED> instruction: 0xf8d9d06c
    5f98:	strmi	r3, [r3], ip
    5f9c:	eorsle	r2, sp, r0, lsl #22
    5fa0:			; <UNDEFINED> instruction: 0xf04f4b38
    5fa4:			; <UNDEFINED> instruction: 0xf8df0a00
    5fa8:	ldrbtmi	r8, [fp], #-224	; 0xffffff20
    5fac:	mcr	4, 0, r4, cr8, cr8, {7}
    5fb0:			; <UNDEFINED> instruction: 0xf8d93a10
    5fb4:	svcge	0x00013008
    5fb8:	eorvs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    5fbc:	teqlt	ip, #52, 18	; 0xd0000
    5fc0:			; <UNDEFINED> instruction: 0xf0094620
    5fc4:			; <UNDEFINED> instruction: 0x4605fd77
    5fc8:			; <UNDEFINED> instruction: 0xf0094620
    5fcc:			; <UNDEFINED> instruction: 0x4641fd77
    5fd0:	strtmi	r4, [r8], -r3, lsl #12
    5fd4:			; <UNDEFINED> instruction: 0xf7fc461d
    5fd8:	stmiblt	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}
    5fdc:	ldrtmi	r4, [r9], -r2, lsl #12
    5fe0:			; <UNDEFINED> instruction: 0xf0034628
    5fe4:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    5fe8:			; <UNDEFINED> instruction: 0xf106db33
    5fec:	svchi	0x00330544
    5ff0:			; <UNDEFINED> instruction: 0x46584639
    5ff4:			; <UNDEFINED> instruction: 0xf7ff462a
    5ff8:	msrlt	CPSR_f, sp, lsl #16
    5ffc:	ldrdcs	pc, [r0], -r9
    6000:	movweq	pc, #45633	; 0xb241	; <UNPREDICTABLE>
    6004:	bllt	16dd358 <ASN1_STRING_length@plt+0x16db144>
    6008:	ldmdbvs	r3!, {r2, r5, fp, sp, lr}
    600c:			; <UNDEFINED> instruction: 0xd1d6429c
    6010:	ldrdcc	pc, [ip], -r9
    6014:	beq	82444 <ASN1_STRING_length@plt+0x80230>
    6018:	bicle	r4, sl, #645922816	; 0x26800000
    601c:	bne	fe441884 <ASN1_STRING_length@plt+0xfe43f670>
    6020:			; <UNDEFINED> instruction: 0xf7ff4658
    6024:			; <UNDEFINED> instruction: 0x4658fbb7
    6028:	ldc2	7, cr15, [r2, #-1016]	; 0xfffffc08
    602c:	ldmdbmi	r7, {sp}
    6030:	orrpl	pc, r0, #54525952	; 0x3400000
    6034:	movwcc	r4, #18961	; 0x4a11
    6038:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    603c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6040:	tstle	r8, r1, asr r0
    6044:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    6048:	ldc	0, cr11, [sp], #12
    604c:	pop	{r1, r8, r9, fp, pc}
    6050:	stmdbmi	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    6054:	andcs	r4, r4, sl, lsr #12
    6058:			; <UNDEFINED> instruction: 0xf0024479
    605c:			; <UNDEFINED> instruction: 0xe7d3fbd1
    6060:	bne	4418c8 <ASN1_STRING_length@plt+0x43f6b4>
    6064:	ldrtmi	r4, [sl], -fp, lsr #12
    6068:			; <UNDEFINED> instruction: 0xf0022004
    606c:	strb	pc, [fp, r9, asr #23]	; <UNPREDICTABLE>
    6070:	andeq	pc, fp, pc, rrx
    6074:			; <UNDEFINED> instruction: 0xf7fbe7db
    6078:	svclt	0x0000efce
    607c:	andeq	r0, r0, r4, lsl r2
    6080:	andeq	r3, r2, lr, asr #28
    6084:	andeq	pc, r0, sl, asr #31
    6088:	andeq	lr, r0, r8, lsr lr
    608c:	muleq	r2, r0, sp
    6090:	andeq	pc, r0, r4, lsl #28
    6094:	bmi	198cb0 <ASN1_STRING_length@plt+0x196a9c>
    6098:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    609c:	addmi	r6, fp, #1769472	; 0x1b0000
    60a0:			; <UNDEFINED> instruction: 0xf7ffd001
    60a4:	andcs	fp, r0, pc, asr pc
    60a8:	svclt	0x00004770
    60ac:	andeq	r3, r2, r0, lsr sp
    60b0:	andeq	r0, r0, ip, lsl r2
    60b4:	svcmi	0x00f0e92d
    60b8:	stc	12, cr4, [sp, #-492]!	; 0xfffffe14
    60bc:	bmi	1ee8cd4 <ASN1_STRING_length@plt+0x1ee6ac0>
    60c0:	blmi	1ed72b8 <ASN1_STRING_length@plt+0x1ed50a4>
    60c4:	addlt	r5, r9, r2, lsr #17
    60c8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    60cc:			; <UNDEFINED> instruction: 0xf04f9207
    60d0:	bmi	1e068d8 <ASN1_STRING_length@plt+0x1e046c4>
    60d4:	tstls	r4, r2
    60d8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    60dc:	svclt	0x0008428b
    60e0:	rsbsle	r2, r3, r0
    60e4:			; <UNDEFINED> instruction: 0xf7fe4604
    60e8:	cdp	15, 0, cr15, cr8, cr3, {4}
    60ec:	stmdacs	r0, {r4, r7, r9, fp}
    60f0:	sbchi	pc, ip, r0
    60f4:	blcs	20488 <ASN1_STRING_length@plt+0x1e274>
    60f8:	blmi	1bfa278 <ASN1_STRING_length@plt+0x1bf8064>
    60fc:	mcr	4, 0, r4, cr9, cr11, {3}
    6100:	blge	194b48 <ASN1_STRING_length@plt+0x192934>
    6104:	bcc	44192c <ASN1_STRING_length@plt+0x43f718>
    6108:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
    610c:	movwcs	r9, #773	; 0x305
    6110:	blmi	1aead1c <ASN1_STRING_length@plt+0x1ae8b08>
    6114:	mcr	4, 0, r4, cr9, cr11, {3}
    6118:	blls	94960 <ASN1_STRING_length@plt+0x9274c>
    611c:	ldmvs	fp, {r0, r9, fp, ip, pc}
    6120:	eorls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    6124:	ldrdvc	pc, [r8], -r9
    6128:			; <UNDEFINED> instruction: 0xf8d9b90f
    612c:	cdp	0, 1, cr7, cr8, cr4, {0}
    6130:			; <UNDEFINED> instruction: 0x46481a10
    6134:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    6138:	stmdacs	r0, {r7, r9, sl, lr}
    613c:	blls	1ba690 <ASN1_STRING_length@plt+0x1b847c>
    6140:			; <UNDEFINED> instruction: 0xf0402b00
    6144:			; <UNDEFINED> instruction: 0x46388095
    6148:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    614c:	beq	82554 <ASN1_STRING_length@plt+0x80340>
    6150:	andeq	pc, r1, sl, lsl #2
    6154:	svc	0x004cf7fb
    6158:	stmdacs	r0, {r0, r2, r9, sl, lr}
    615c:	addshi	pc, fp, r0
    6160:			; <UNDEFINED> instruction: 0xf7fb4638
    6164:			; <UNDEFINED> instruction: 0x4639eeb4
    6168:	strmi	r4, [r2], -r4, lsl #12
    616c:			; <UNDEFINED> instruction: 0xf7fb4628
    6170:	stclne	14, cr14, [r0], #-728	; 0xfffffd28
    6174:	strpl	r2, [fp, #-826]!	; 0xfffffcc6
    6178:			; <UNDEFINED> instruction: 0xf1092300
    617c:	strtpl	r0, [fp], #-324	; 0xfffffebc
    6180:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx10
    6184:			; <UNDEFINED> instruction: 0xf8b90a90
    6188:			; <UNDEFINED> instruction: 0xf7fe3038
    618c:	teqlt	r0, r3, asr #30	; <UNPREDICTABLE>
    6190:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
    6194:	movweq	pc, #45633	; 0xb241	; <UNPREDICTABLE>
    6198:	blcs	1d4ec <ASN1_STRING_length@plt+0x1b2d8>
    619c:	strtmi	sp, [r8], -pc, ror #2
    61a0:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    61a4:			; <UNDEFINED> instruction: 0xf7fb4640
    61a8:	blls	c1a88 <ASN1_STRING_length@plt+0xbf874>
    61ac:	ldmvs	fp, {r0, r9, fp, ip, pc}^
    61b0:	andls	r3, r1, #268435456	; 0x10000000
    61b4:	movsle	r4, #-1610612727	; 0xa0000009
    61b8:	beq	fe441a20 <ASN1_STRING_length@plt+0xfe43f80c>
    61bc:			; <UNDEFINED> instruction: 0xf7ff9904
    61c0:	vnmla.f32	s30, s17, s19
    61c4:			; <UNDEFINED> instruction: 0xf7fe0a90
    61c8:	andcs	pc, r0, r3, asr #24
    61cc:	blmi	dd8ac8 <ASN1_STRING_length@plt+0xdd68b4>
    61d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    61d4:	blls	1e0244 <ASN1_STRING_length@plt+0x1de030>
    61d8:	cmple	sl, sl, asr r0
    61dc:	ldc	0, cr11, [sp], #36	; 0x24
    61e0:	pop	{r2, r8, r9, fp, pc}
    61e4:	shsub8mi	r8, r8, r0
    61e8:	mrc	7, 3, APSR_nzcv, cr0, cr11, {7}
    61ec:	mcrrne	14, 0, r9, r3, cr6
    61f0:	movwls	r4, #13955	; 0x3683
    61f4:	mcrcs	6, 0, r4, cr0, cr10, {4}
    61f8:	bl	23a4a8 <ASN1_STRING_length@plt+0x238294>
    61fc:	strbmi	r0, [r4], -r6, lsl #13
    6200:			; <UNDEFINED> instruction: 0xf8554645
    6204:	ldmvs	r8, {r2, r8, r9, fp, ip, sp}
    6208:	ldmdavs	r8, {r8, fp, ip, sp, pc}^
    620c:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    6210:			; <UNDEFINED> instruction: 0xf10042ae
    6214:	strmi	r0, [r2], #1
    6218:			; <UNDEFINED> instruction: 0xf10ad1f3
    621c:			; <UNDEFINED> instruction: 0xf7fb0001
    6220:	strmi	lr, [r5], -r8, ror #29
    6224:			; <UNDEFINED> instruction: 0x4639b3b8
    6228:			; <UNDEFINED> instruction: 0xf7fb465a
    622c:	stmdals	r3, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    6230:			; <UNDEFINED> instruction: 0xf805233a
    6234:			; <UNDEFINED> instruction: 0xf854300b
    6238:			; <UNDEFINED> instruction: 0xf04f3b04
    623c:	strtpl	r0, [sl], #-544	; 0xfffffde0
    6240:	beq	82648 <ASN1_STRING_length@plt+0x80434>
    6244:	ldrdlt	pc, [r8], -r3
    6248:	svceq	0x0000f1bb
    624c:			; <UNDEFINED> instruction: 0xf8d3d101
    6250:	ldrbmi	fp, [r8], -r4
    6254:	mrc	7, 1, APSR_nzcv, cr10, cr11, {7}
    6258:			; <UNDEFINED> instruction: 0x46074659
    625c:	bl	157a6c <ASN1_STRING_length@plt+0x155858>
    6260:			; <UNDEFINED> instruction: 0xf7fb000a
    6264:	adcmi	lr, r6, #60, 28	; 0x3c0
    6268:	andeq	lr, r7, sl, lsl #22
    626c:	str	sp, [r3, r3, ror #3]
    6270:	bne	441adc <ASN1_STRING_length@plt+0x43f8c8>
    6274:	andcs	r4, r3, sl, lsr r6
    6278:	blx	ff0c2288 <ASN1_STRING_length@plt+0xff0c0074>
    627c:	mrc	7, 0, lr, cr9, cr5, {4}
    6280:			; <UNDEFINED> instruction: 0x462a1a90
    6284:			; <UNDEFINED> instruction: 0xf0022004
    6288:			; <UNDEFINED> instruction: 0xe788fabb
    628c:	andeq	pc, fp, pc, rrx
    6290:			; <UNDEFINED> instruction: 0xf7fbe79c
    6294:	strbmi	lr, [r0], -r0, asr #29
    6298:	ldc	7, cr15, [ip, #1004]!	; 0x3ec
    629c:	andcs	r9, r3, r5, lsl #18
    62a0:	blx	febc22b0 <ASN1_STRING_length@plt+0xfebc009c>
    62a4:	svclt	0x0000e781
    62a8:	andeq	r3, r2, r8, lsl #26
    62ac:	andeq	r0, r0, r4, lsl r2
    62b0:	andeq	r3, r2, r0, lsl #26
    62b4:	andeq	r0, r0, ip, lsl r2
    62b8:			; <UNDEFINED> instruction: 0x0000febc
    62bc:	andeq	pc, r0, sl, lsl #29
    62c0:	andeq	pc, r0, r8, ror #26
    62c4:	strdeq	r3, [r2], -r8
    62c8:			; <UNDEFINED> instruction: 0x460db5f8
    62cc:	strmi	r2, [r7], -r0, lsl #2
    62d0:	mcr	7, 1, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    62d4:	blle	8cdaec <ASN1_STRING_length@plt+0x8cb8d8>
    62d8:	strtmi	r2, [r9], -r0, lsl #4
    62dc:	stcl	7, cr15, [r6, #1004]	; 0x3ec
    62e0:	blle	28db00 <ASN1_STRING_length@plt+0x28b8ec>
    62e4:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
    62e8:	mcr	7, 2, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    62ec:	cmnlt	r8, r7, lsl #12
    62f0:			; <UNDEFINED> instruction: 0xf7fb4620
    62f4:	ldrtmi	lr, [r8], -lr, asr #28
    62f8:	stmdbmi	lr, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    62fc:			; <UNDEFINED> instruction: 0x462a463b
    6300:	ldrbtmi	r2, [r9], #-4
    6304:			; <UNDEFINED> instruction: 0xf0022700
    6308:			; <UNDEFINED> instruction: 0xe7f1fa7b
    630c:	strtmi	r4, [sl], -sl, lsl #18
    6310:	ldrbtmi	r2, [r9], #-4
    6314:	blx	1d42324 <ASN1_STRING_length@plt+0x1d40110>
    6318:			; <UNDEFINED> instruction: 0xf7fb4630
    631c:			; <UNDEFINED> instruction: 0xe7e7ee3a
    6320:	ldrtmi	r4, [sl], -r6, lsl #18
    6324:	strcs	r2, [r0, -r4]
    6328:			; <UNDEFINED> instruction: 0xf0024479
    632c:	strb	pc, [r2, r9, ror #20]!	; <UNPREDICTABLE>
    6330:	andeq	r0, r1, r2, ror #14
    6334:	strdeq	pc, [r0], -r6
    6338:	andeq	pc, r0, r6, lsl #26
    633c:	andeq	pc, r0, ip, lsr #25
    6340:	ldrbmi	lr, [r0, sp, lsr #18]!
    6344:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    6348:	addlt	r4, r2, r7, lsr ip
    634c:			; <UNDEFINED> instruction: 0x468a4a37
    6350:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
    6354:			; <UNDEFINED> instruction: 0xf50d4936
    6358:	stmiapl	r2!, {r8, r9, ip, lr}
    635c:	ldrbtmi	r3, [r9], #-4
    6360:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    6364:			; <UNDEFINED> instruction: 0xf04f601a
    6368:			; <UNDEFINED> instruction: 0xf7ff0200
    636c:	strmi	pc, [r6], -sp, lsr #31
    6370:	eorsle	r2, sl, r0, lsl #16
    6374:	mrc2	7, 1, pc, cr12, cr14, {7}
    6378:	stmdacs	r0, {r7, r9, sl, lr}
    637c:			; <UNDEFINED> instruction: 0xf8dfd04c
    6380:			; <UNDEFINED> instruction: 0xf50d90b4
    6384:	stcge	7, cr5, [r1, #-512]	; 0xfffffe00
    6388:	ldrbtmi	r3, [r9], #1796	; 0x704
    638c:	vst1.8	{d20-d22}, [pc :256], r2
    6390:	strtmi	r5, [r8], -r0, lsl #3
    6394:	ldc	7, cr15, [sl], #1004	; 0x3ec
    6398:	bicslt	r4, r8, r4, lsl #12
    639c:	mrc	7, 0, APSR_nzcv, cr0, cr11, {7}
    63a0:	stmdavs	r3, {r1, r3, r5, fp, ip, sp, lr}
    63a4:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    63a8:	strle	r0, [lr, #-1371]!	; 0xfffffaa5
    63ac:	ldrtmi	r2, [r9], -r0, lsl #4
    63b0:			; <UNDEFINED> instruction: 0xf0034628
    63b4:	movwcs	pc, #2349	; 0x92d	; <UNPREDICTABLE>
    63b8:	ldrtmi	r4, [r9], -sl, asr #12
    63bc:			; <UNDEFINED> instruction: 0xf7fe4640
    63c0:	ldrtmi	pc, [r2], -r9, lsr #28	; <UNPREDICTABLE>
    63c4:	orrpl	pc, r0, pc, asr #8
    63c8:			; <UNDEFINED> instruction: 0xf7fb4628
    63cc:	strmi	lr, [r4], -r0, lsr #25
    63d0:	mvnle	r2, r0, lsl #16
    63d4:			; <UNDEFINED> instruction: 0x46404651
    63d8:			; <UNDEFINED> instruction: 0xf9dcf7ff
    63dc:			; <UNDEFINED> instruction: 0xf7fe4640
    63e0:			; <UNDEFINED> instruction: 0x4630fb37
    63e4:	stc	7, cr15, [ip], {251}	; 0xfb
    63e8:	ldmdbmi	r3, {r5, r9, sl, lr}
    63ec:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    63f0:	movwcc	r4, #18958	; 0x4a0e
    63f4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    63f8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    63fc:	tstle	r1, r1, asr r0
    6400:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    6404:	pop	{r1, ip, sp, pc}
    6408:	stmdbmi	ip, {r4, r5, r6, r7, r8, r9, sl, pc}
    640c:	andcs	r4, r3, sl, lsr #12
    6410:			; <UNDEFINED> instruction: 0xf0024479
    6414:			; <UNDEFINED> instruction: 0xe7b9f9f5
    6418:			; <UNDEFINED> instruction: 0xf7fb4630
    641c:			; <UNDEFINED> instruction: 0xf06fec72
    6420:	strb	r0, [r2, fp]!
    6424:	ldcl	7, cr15, [r6, #1004]!	; 0x3ec
    6428:	andeq	r3, r2, r8, ror sl
    642c:	andeq	r0, r0, r4, lsl r2
    6430:	andeq	pc, r0, r2, ror #25
    6434:	andeq	r0, r1, r6, ror #13
    6438:	ldrdeq	r3, [r2], -r4
    643c:	andeq	pc, r0, r0, asr #24
    6440:	bmi	19905c <ASN1_STRING_length@plt+0x196e48>
    6444:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6448:	addmi	r6, fp, #1769472	; 0x1b0000
    644c:			; <UNDEFINED> instruction: 0xf7ffd001
    6450:	andcs	fp, r0, r7, ror pc
    6454:	svclt	0x00004770
    6458:	andeq	r3, r2, r4, lsl #19
    645c:	andeq	r0, r0, ip, lsl r2
    6460:	blmi	5b34a4 <ASN1_STRING_length@plt+0x5b1290>
    6464:	ldrbtmi	r4, [fp], #-2326	; 0xfffff6ea
    6468:	ldrbtmi	r4, [r9], #-2582	; 0xfffff5ea
    646c:	ldmdavs	fp, {r1, r2, r4, fp, lr}
    6470:	blcs	1338b8 <ASN1_STRING_length@plt+0x1316a4>
    6474:	addlt	r5, r2, sl, lsl #17
    6478:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    647c:			; <UNDEFINED> instruction: 0xf04f9201
    6480:	sfmle	f0, 4, [ip, #-0]
    6484:	blge	1594d0 <ASN1_STRING_length@plt+0x1572bc>
    6488:	mrscs	r9, SP_irq
    648c:	stmdbpl	r4, {r4, r9, fp, lr}
    6490:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    6494:	ldcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    6498:			; <UNDEFINED> instruction: 0xf7fb6820
    649c:	bmi	3818d4 <ASN1_STRING_length@plt+0x37f6c0>
    64a0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    64a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64a8:	subsmi	r9, sl, r1, lsl #22
    64ac:	andlt	sp, r2, r4, lsl #2
    64b0:			; <UNDEFINED> instruction: 0x4010e8bd
    64b4:	ldrbmi	fp, [r0, -r4]!
    64b8:	stc	7, cr15, [ip, #1004]!	; 0x3ec
    64bc:	andeq	r3, r2, sl, ror #23
    64c0:	andeq	r3, r2, lr, asr r9
    64c4:	andeq	r0, r0, r4, lsl r2
    64c8:	andeq	r3, r2, r0, asr r9
    64cc:	andeq	r0, r0, ip, lsl r2
    64d0:	andeq	pc, r0, r4, ror #23
    64d4:	andeq	r3, r2, r6, lsr #18
    64d8:	svcmi	0x00f0e92d
    64dc:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    64e0:	ldrmi	r8, [r1], -r4, lsl #22
    64e4:			; <UNDEFINED> instruction: 0x461c4dfa
    64e8:			; <UNDEFINED> instruction: 0x46064afa
    64ec:	bl	d76e8 <ASN1_STRING_length@plt+0xd54d4>
    64f0:			; <UNDEFINED> instruction: 0xf5ad0008
    64f4:	addlt	r5, r7, r2, lsl #27
    64f8:			; <UNDEFINED> instruction: 0xf50d58aa
    64fc:	tstcc	r4, #134217730	; 0x8000002
    6500:	andsvs	r6, sl, r2, lsl r8
    6504:	andeq	pc, r0, #79	; 0x4f
    6508:			; <UNDEFINED> instruction: 0xf892f003
    650c:	strcs	fp, [r0, #-2464]	; 0xfffff660
    6510:			; <UNDEFINED> instruction: 0xf50d49f1
    6514:	bmi	ffbdb324 <ASN1_STRING_length@plt+0xffbd9110>
    6518:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    651c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6520:	subsmi	r6, r1, sl, lsl r8
    6524:	bicshi	pc, r1, r0, asr #32
    6528:			; <UNDEFINED> instruction: 0xf50d4628
    652c:	andlt	r5, r7, r2, lsl #27
    6530:	blhi	14182c <ASN1_STRING_length@plt+0x13f618>
    6534:	svchi	0x00f0e8bd
    6538:	svcge	0x0015ab16
    653c:	streq	pc, [r8, #-419]	; 0xfffffe5d
    6540:	ldrtmi	r4, [r9], -r0, lsr #12
    6544:	strtmi	r9, [sl], -r6, lsl #6
    6548:			; <UNDEFINED> instruction: 0xf862f003
    654c:			; <UNDEFINED> instruction: 0xf0002800
    6550:	ldmdavs	r2!, {r0, r1, r4, r5, r7, r8, pc}
    6554:	beq	142e60 <ASN1_STRING_length@plt+0x140c4c>
    6558:	ldrtmi	r4, [fp], -r0, ror #19
    655c:			; <UNDEFINED> instruction: 0xf8522007
    6560:	ldrbtmi	r2, [r9], #-10
    6564:	stmiane	r2!, {r0, r9, ip, sp}
    6568:			; <UNDEFINED> instruction: 0xf002920b
    656c:	ldmibvs	r0!, {r0, r3, r6, r8, fp, ip, sp, lr, pc}^
    6570:			; <UNDEFINED> instruction: 0xf0024639
    6574:	strmi	pc, [r2], -fp, lsl #28
    6578:	stmdacs	r0, {r0, r1, r2, ip, pc}
    657c:	ldmdavs	r1!, {r1, r3, r4, r5, r6, ip, lr, pc}
    6580:			; <UNDEFINED> instruction: 0xf8d04623
    6584:	andcs	r9, r7, r4
    6588:			; <UNDEFINED> instruction: 0x91046a97
    658c:	ldrmi	r6, [r5], -r9, lsr #16
    6590:	strbmi	r6, [sl], -sp, ror #21
    6594:	tstls	ip, r1, asr #8
    6598:	ldmdbne	sp!, {r0, r4, r6, r7, r8, fp, lr}^
    659c:	ldrbtmi	r9, [r9], #-1293	; 0xfffffaf3
    65a0:			; <UNDEFINED> instruction: 0xf92ef002
    65a4:	strtmi	r9, [r0], -r4, lsl #22
    65a8:	tstls	r3, r9, lsl sp
    65ac:	andvc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    65b0:			; <UNDEFINED> instruction: 0xf7fb463a
    65b4:	stmdbls	r3, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    65b8:	rsbsle	r2, sp, r0, lsl #16
    65bc:	ldrtmi	r2, [sl], -r0, lsl #6
    65c0:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx8
    65c4:			; <UNDEFINED> instruction: 0x469a3a10
    65c8:	ldc	7, cr15, [lr, #1004]!	; 0x3ec
    65cc:			; <UNDEFINED> instruction: 0xf0402800
    65d0:	ldclne	0, cr8, [fp], #-520	; 0xfffffdf8
    65d4:	strbmi	r4, [fp], #-1023	; 0xfffffc01
    65d8:	bcc	fe441e00 <ASN1_STRING_length@plt+0xfe43fbec>
    65dc:	ldrmi	r9, [pc], #-2829	; 65e4 <ASN1_STRING_length@plt+0x43d0>
    65e0:	vpmax.s8	d25, d1, d4
    65e4:	ldmpl	r5, {r2, r3, r8, r9}^
    65e8:			; <UNDEFINED> instruction: 0xf0002d00
    65ec:			; <UNDEFINED> instruction: 0xf8df808e
    65f0:			; <UNDEFINED> instruction: 0xf8cdb2f4
    65f4:	strls	r9, [r5], -r0, lsr #32
    65f8:	mrc	4, 0, r4, cr8, cr11, {7}
    65fc:	vmov	r9, s16
    6600:	strls	r6, [r3], #-2704	; 0xfffff570
    6604:	adcsmi	lr, ip, #4
    6608:	stmdavs	sp!, {r1, r3, r5, r6, ip, lr, pc}
    660c:	rsbsle	r2, r8, r0, lsl #26
    6610:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    6614:	andcs	r4, r7, r9, asr r6
    6618:			; <UNDEFINED> instruction: 0xf0024642
    661c:	stmdavs	ip!, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    6620:	mvnsle	r4, r4, asr r5
    6624:			; <UNDEFINED> instruction: 0x46494652
    6628:			; <UNDEFINED> instruction: 0xf7fb4640
    662c:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    6630:	mvflsdz	f5, #1.0
    6634:	svcls	0x00079c03
    6638:	stmibmi	fp!, {r0, r1, r2, sp}
    663c:	ldmvs	sl!, {r0, r1, r3, r8, r9, fp, ip, pc}
    6640:			; <UNDEFINED> instruction: 0xf0024479
    6644:	ldmdavs	sp!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6648:	ldrtmi	r4, [sl], -r8, lsr #19
    664c:	andcs	r6, r7, fp, lsr r8
    6650:	strls	r4, [r0, #-1145]	; 0xfffffb87
    6654:			; <UNDEFINED> instruction: 0xf8d4f002
    6658:			; <UNDEFINED> instruction: 0xb11168f9
    665c:			; <UNDEFINED> instruction: 0xf00269b0
    6660:	stcls	14, cr15, [r7, #-44]	; 0xffffffd4
    6664:			; <UNDEFINED> instruction: 0xf10569f0
    6668:			; <UNDEFINED> instruction: 0xf0020144
    666c:	strtmi	pc, [r8], -r5, lsl #28
    6670:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    6674:	strtmi	r9, [r1], -r6, lsl #22
    6678:			; <UNDEFINED> instruction: 0xf1a36870
    667c:	ldrtmi	r0, [sl], -ip, lsl #14
    6680:			; <UNDEFINED> instruction: 0xf940f007
    6684:	vmull.p8	<illegal reg q8.5>, d0, d5
    6688:	blls	1a6a64 <ASN1_STRING_length@plt+0x1a4850>
    668c:			; <UNDEFINED> instruction: 0xf8534630
    6690:			; <UNDEFINED> instruction: 0xf7fe1c0c
    6694:	cdpne	13, 0, cr15, cr5, cr7, {3}
    6698:	svcge	0x0039f6bf
    669c:			; <UNDEFINED> instruction: 0xf7fb4268
    66a0:	ldmibmi	r3, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    66a4:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    66a8:	andcs	r4, r3, r3, lsl #12
    66ac:			; <UNDEFINED> instruction: 0xf8a8f002
    66b0:			; <UNDEFINED> instruction: 0xf0076838
    66b4:	str	pc, [fp, -r7, asr #23]!
    66b8:			; <UNDEFINED> instruction: 0x46481c7b
    66bc:	blls	30ca4c <ASN1_STRING_length@plt+0x30a838>
    66c0:	beq	201084 <ASN1_STRING_length@plt+0x1fee70>
    66c4:	bcs	441eec <ASN1_STRING_length@plt+0x43fcd8>
    66c8:	ldrmi	r4, [sl], #1594	; 0x63a
    66cc:	ldc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    66d0:			; <UNDEFINED> instruction: 0xf43f2800
    66d4:	movwcs	sl, #3966	; 0xf7e
    66d8:	bcc	fe441f00 <ASN1_STRING_length@plt+0xfe43fcec>
    66dc:			; <UNDEFINED> instruction: 0xe77f461f
    66e0:	ldrtmi	r4, [sl], -r0, asr #12
    66e4:			; <UNDEFINED> instruction: 0xf7fb4631
    66e8:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    66ec:	stflsd	f5, [r3], {141}	; 0x8d
    66f0:	strtmi	r9, [r2], -r7, lsl #22
    66f4:	andcs	r4, r7, pc, ror r9
    66f8:	ldrbtmi	r6, [r9], #-2139	; 0xfffff7a5
    66fc:			; <UNDEFINED> instruction: 0xf880f002
    6700:			; <UNDEFINED> instruction: 0xf8dde705
    6704:	cdpls	0, 0, cr9, cr5, cr0, {1}
    6708:	bls	12d71c <ASN1_STRING_length@plt+0x12b508>
    670c:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    6710:	stccs	8, cr5, [r0, #-852]	; 0xfffffcac
    6714:	sbchi	pc, r6, r0
    6718:			; <UNDEFINED> instruction: 0xf04f4b77
    671c:	bmi	1dc8724 <ASN1_STRING_length@plt+0x1dc6510>
    6720:	movwls	r4, #42107	; 0xa47b
    6724:			; <UNDEFINED> instruction: 0xf04f447a
    6728:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    672c:	bmi	1d0f354 <ASN1_STRING_length@plt+0x1d0d140>
    6730:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
    6734:	strls	r9, [lr], -r3, lsl #6
    6738:	mla	pc, r3, r6, r4	; <UNPREDICTABLE>
    673c:	svclt	0x00182b02
    6740:	andeq	pc, ip, #1073741825	; 0x40000001
    6744:	bls	23ab4c <ASN1_STRING_length@plt+0x238938>
    6748:	andcs	r4, r7, r9, asr r6
    674c:			; <UNDEFINED> instruction: 0xf858f002
    6750:	blcs	60904 <ASN1_STRING_length@plt+0x5e6f0>
    6754:			; <UNDEFINED> instruction: 0xf8cdbf08
    6758:	andsle	r8, fp, r4, lsl r0
    675c:	eorsle	r2, ip, r2, lsl #22
    6760:	ldrmi	r6, [r2, #2218]	; 0x8aa
    6764:	vnmls.f16	s26, s16, s8
    6768:	vldmiapl	fp, {s6-s21}
    676c:	rsbsle	r2, r4, pc, lsr #22
    6770:	stmdble	pc, {r0, r1, r2, r4, r7, r9, lr}	; <UNPREDICTABLE>
    6774:	bcc	fe441fdc <ASN1_STRING_length@plt+0xfe43fdc8>
    6778:	blcs	bdd9ec <ASN1_STRING_length@plt+0xbdb7d8>
    677c:	mnfe	f5, #2.0
    6780:			; <UNDEFINED> instruction: 0xf1051a90
    6784:			; <UNDEFINED> instruction: 0xf7fb000c
    6788:	blls	1011d8 <ASN1_STRING_length@plt+0xfefc4>
    678c:	svclt	0x00082800
    6790:	movwls	r4, #13891	; 0x3643
    6794:			; <UNDEFINED> instruction: 0xf108682d
    6798:			; <UNDEFINED> instruction: 0xb1250801
    679c:	blcs	60950 <ASN1_STRING_length@plt+0x5e73c>
    67a0:	bls	2baed8 <ASN1_STRING_length@plt+0x2b8cc4>
    67a4:	blls	2806ec <ASN1_STRING_length@plt+0x27e4d8>
    67a8:	movwcc	r9, #7694	; 0x1e0e
    67ac:	rsble	r9, ip, r3, lsl #22
    67b0:	ldrmi	r9, [sl], -r5, lsl #18
    67b4:	svccc	0x00fff1b3
    67b8:	strmi	fp, [sl], -r8, lsl #30
    67bc:	sfmls	f1, 1, [r9, #-12]
    67c0:	svcls	0x00032007
    67c4:	bls	158d08 <ASN1_STRING_length@plt+0x156af4>
    67c8:			; <UNDEFINED> instruction: 0x463b4479
    67cc:			; <UNDEFINED> instruction: 0xf0029500
    67d0:	adcmi	pc, pc, #1507328	; 0x170000
    67d4:	svcge	0x002ff6ff
    67d8:	bls	140608 <ASN1_STRING_length@plt+0x13e3f4>
    67dc:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    67e0:	mcrcs	8, 0, r5, cr0, cr6, {6}
    67e4:	mcr	0, 0, sp, cr9, cr6, {6}
    67e8:	strls	fp, [pc, #-2576]	; 5de0 <ASN1_STRING_length@plt+0x3bcc>
    67ec:	stmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    67f0:	stcls	7, cr10, [sp, #-64]	; 0xffffffc0
    67f4:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    67f8:	ldmdavs	r2!, {r2, r3, sl, fp, ip, pc}^
    67fc:	streq	pc, [r8, -r6, lsl #2]
    6800:	stmdble	ip, {r2, r4, r7, r9, lr}
    6804:	andcc	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
    6808:	tstle	r8, pc, lsr #22
    680c:			; <UNDEFINED> instruction: 0x46584639
    6810:			; <UNDEFINED> instruction: 0xf7fb9209
    6814:	bls	28114c <ASN1_STRING_length@plt+0x27ef38>
    6818:	svclt	0x00082800
    681c:	addsmi	r4, r5, #203423744	; 0xc200000
    6820:			; <UNDEFINED> instruction: 0xf819d90c
    6824:	blcs	bd2834 <ASN1_STRING_length@plt+0xbd0620>
    6828:	ldrtmi	sp, [r9], -r8, lsl #2
    682c:			; <UNDEFINED> instruction: 0xf7fb4648
    6830:	blls	101130 <ASN1_STRING_length@plt+0xfef1c>
    6834:	svclt	0x00082800
    6838:	movwls	r4, #13891	; 0x3643
    683c:			; <UNDEFINED> instruction: 0xf1086836
    6840:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    6844:			; <UNDEFINED> instruction: 0x465cd1d9
    6848:	eorge	pc, r4, sp, asr #17
    684c:	blt	4420b8 <ASN1_STRING_length@plt+0x43fea4>
    6850:	svcls	0x00119d0f
    6854:	ldrdge	pc, [r0], #-141	; 0xffffff73
    6858:	mrc	7, 0, lr, cr8, cr12, {4}
    685c:			; <UNDEFINED> instruction: 0xf1051a10
    6860:	andls	r0, pc, #12
    6864:	b	8c4858 <ASN1_STRING_length@plt+0x8c2644>
    6868:	stmdacs	r0, {r0, r1, r2, r3, r9, fp, ip, pc}
    686c:			; <UNDEFINED> instruction: 0xf8cdd180
    6870:	str	r8, [pc, r4, lsr #32]
    6874:			; <UNDEFINED> instruction: 0xf7fb4268
    6878:	stmdbmi	r3!, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    687c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    6880:	andcs	r4, r3, r3, lsl #12
    6884:			; <UNDEFINED> instruction: 0xffbcf001
    6888:	movwcc	lr, #5698	; 0x1642
    688c:	svclt	0x00189b05
    6890:	orrsle	r9, r4, r9, lsl #6
    6894:			; <UNDEFINED> instruction: 0x461a491d
    6898:	movwls	r2, #7
    689c:			; <UNDEFINED> instruction: 0xf0014479
    68a0:	str	pc, [r5, -pc, lsr #31]!
    68a4:			; <UNDEFINED> instruction: 0xf04f491a
    68a8:			; <UNDEFINED> instruction: 0x461a33ff
    68ac:	ldrbtmi	r2, [r9], #-7
    68b0:			; <UNDEFINED> instruction: 0xf0019300
    68b4:	ldr	pc, [fp, -r5, lsr #31]
    68b8:			; <UNDEFINED> instruction: 0x46224916
    68bc:			; <UNDEFINED> instruction: 0xf06f2003
    68c0:	ldrbtmi	r0, [r9], #-1301	; 0xfffffaeb
    68c4:			; <UNDEFINED> instruction: 0xff9cf001
    68c8:			; <UNDEFINED> instruction: 0xf7fbe622
    68cc:	svclt	0x0000eba4
    68d0:	ldrdeq	r3, [r2], -ip
    68d4:	andeq	r0, r0, r4, lsl r2
    68d8:	andeq	r3, r2, lr, lsr #17
    68dc:	andeq	pc, r0, r2, ror #22
    68e0:	andeq	pc, r0, r6, lsr fp	; <UNPREDICTABLE>
    68e4:	andeq	pc, r0, r0, lsl #22
    68e8:	andeq	pc, r0, r8, lsr #22
    68ec:	andeq	pc, r0, r8, asr #22
    68f0:	andeq	pc, r0, lr, lsr #22
    68f4:	andeq	pc, r0, r6, asr #20
    68f8:	andeq	pc, r0, r8, ror #18
    68fc:	andeq	pc, r0, r0, ror r9	; <UNPREDICTABLE>
    6900:	ldrdeq	pc, [r0], -r6
    6904:	andeq	pc, r0, ip, asr #18
    6908:	andeq	pc, r0, r6, lsr r9	; <UNPREDICTABLE>
    690c:	andeq	pc, r0, r8, ror r8	; <UNPREDICTABLE>
    6910:	andeq	pc, r0, r6, ror #16
    6914:	ldrdeq	pc, [r0], -lr
    6918:	svcmi	0x00f0e92d
    691c:	ldrmi	fp, [sl], r5, lsr #1
    6920:	andls	r4, r2, #111616	; 0x1b400
    6924:	bmi	1b5813c <ASN1_STRING_length@plt+0x1b55f28>
    6928:	strls	r4, [r4], #-1544	; 0xfffff9f8
    692c:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    6930:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
    6934:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    6938:	ldmpl	r3, {r8, r9, sl, sp}^
    693c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    6940:			; <UNDEFINED> instruction: 0x9323681b
    6944:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6948:	bl	2c493c <ASN1_STRING_length@plt+0x2c2728>
    694c:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
    6950:	andls	r9, r3, r7, lsl #6
    6954:			; <UNDEFINED> instruction: 0xf7fb4628
    6958:	strmi	lr, [r4], -lr, asr #23
    695c:	rsbsle	r2, r0, r0, lsl #16
    6960:			; <UNDEFINED> instruction: 0xf1047ce3
    6964:	blcs	b881b8 <ASN1_STRING_length@plt+0xb85fa4>
    6968:			; <UNDEFINED> instruction: 0x4641d077
    696c:			; <UNDEFINED> instruction: 0xf7fb4630
    6970:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    6974:	strbmi	sp, [r9], -lr, ror #1
    6978:			; <UNDEFINED> instruction: 0xf7fb4630
    697c:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    6980:	ldrtmi	sp, [r0], -r8, ror #1
    6984:	b	fe8c4978 <ASN1_STRING_length@plt+0xfe8c2764>
    6988:	stmiane	r3, {r1, r8, r9, fp, ip, pc}^
    698c:	ldcne	6, cr4, [r9], {131}	; 0x83
    6990:	movwls	r4, #26192	; 0x6650
    6994:	ldc2l	0, cr15, [r0, #-8]!
    6998:	blle	1c509a0 <ASN1_STRING_length@plt+0x1c4e78c>
    699c:	ldrdcc	pc, [r0], -sl
    69a0:	andeq	pc, r1, #-1073741822	; 0xc0000002
    69a4:	ldrtmi	r9, [r1], -r2, lsl #16
    69a8:	movwls	r1, #22552	; 0x5818
    69ac:	b	fe5c49a0 <ASN1_STRING_length@plt+0xfe5c278c>
    69b0:	blcs	225c44 <ASN1_STRING_length@plt+0x223a30>
    69b4:	blcs	13ab2c <ASN1_STRING_length@plt+0x138918>
    69b8:	andcs	sp, r0, #18
    69bc:	andls	r9, r0, #49152	; 0xc000
    69c0:	ldrtmi	sl, [r2], -r8, lsl #22
    69c4:			; <UNDEFINED> instruction: 0xf7fb2003
    69c8:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    69cc:	blls	33d790 <ASN1_STRING_length@plt+0x33b57c>
    69d0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    69d4:	svcmi	0x0000f5b3
    69d8:			; <UNDEFINED> instruction: 0xf5b3d04a
    69dc:	cmple	r7, r0, lsl #31
    69e0:	andcs	r9, r0, #196608	; 0x30000
    69e4:			; <UNDEFINED> instruction: 0xf7fb4631
    69e8:	vmlsne.f32	s28, s8, s4
    69ec:			; <UNDEFINED> instruction: 0xf7fbdb57
    69f0:	strmi	lr, [r6], -r6, lsl #24
    69f4:	rsble	r2, r2, r0, lsl #16
    69f8:			; <UNDEFINED> instruction: 0x212f9806
    69fc:	movwcs	r9, #3077	; 0xc05
    6a00:	strtpl	r1, [r1], #-3138	; 0xfffff3be
    6a04:	strtpl	r4, [r3], #1585	; 0x631
    6a08:	stmdals	r4, {r0, r1, r4, r6, r9, sl, lr}
    6a0c:			; <UNDEFINED> instruction: 0xff84f7ff
    6a10:	ldrtmi	r4, [r0], -r7, lsl #12
    6a14:	b	ff3c4a08 <ASN1_STRING_length@plt+0xff3c27f4>
    6a18:	ble	fe6d2620 <ASN1_STRING_length@plt+0xfe6d040c>
    6a1c:	rsbsmi	r9, r8, #1280	; 0x500
    6a20:	strcs	r9, [r0, -r6, lsl #20]
    6a24:			; <UNDEFINED> instruction: 0xf7fb54a7
    6a28:			; <UNDEFINED> instruction: 0x4622e918
    6a2c:	strmi	r9, [r3], -r7, lsl #18
    6a30:			; <UNDEFINED> instruction: 0xf0012003
    6a34:	strtmi	pc, [r8], -r5, ror #29
    6a38:	bl	1744a2c <ASN1_STRING_length@plt+0x1742818>
    6a3c:	stmdacs	r0, {r2, r9, sl, lr}
    6a40:	bmi	abb080 <ASN1_STRING_length@plt+0xab8e6c>
    6a44:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    6a48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a4c:	subsmi	r9, sl, r3, lsr #22
    6a50:			; <UNDEFINED> instruction: 0x4638d13f
    6a54:	pop	{r0, r2, r5, ip, sp, pc}
    6a58:	stcvc	15, cr8, [r3, #-960]!	; 0xfffffc40
    6a5c:			; <UNDEFINED> instruction: 0xf43f2b00
    6a60:	blcs	bb284c <ASN1_STRING_length@plt+0xbb0638>
    6a64:	stfvcp	f5, [r3, #-516]!	; 0xfffffdfc
    6a68:			; <UNDEFINED> instruction: 0xf47f2b00
    6a6c:			; <UNDEFINED> instruction: 0xe771af7e
    6a70:	ldrbmi	r9, [sl], -r5, lsl #22
    6a74:	stmdals	r4, {r1, r8, fp, ip, pc}
    6a78:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    6a7c:	strb	r4, [fp, r7, lsl #12]
    6a80:	andcs	r4, r3, fp, lsl r9
    6a84:	streq	pc, [fp, -pc, rrx]
    6a88:			; <UNDEFINED> instruction: 0xf0014479
    6a8c:			; <UNDEFINED> instruction: 0xe761feb9
    6a90:	andcs	r4, r3, r8, lsl r9
    6a94:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    6a98:	cdp2	0, 11, cr15, cr2, cr1, {0}
    6a9c:	ldmdbmi	r6, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    6aa0:	bls	d8374 <ASN1_STRING_length@plt+0xd6160>
    6aa4:	ldrbtmi	r2, [r9], #-3
    6aa8:	cdp2	0, 10, cr15, cr10, cr1, {0}
    6aac:	ldmdbmi	r3, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
    6ab0:	bls	d8384 <ASN1_STRING_length@plt+0xd6170>
    6ab4:	ldrbtmi	r2, [r9], #-3
    6ab8:	cdp2	0, 10, cr15, cr2, cr1, {0}
    6abc:	ldmdbmi	r0, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    6ac0:	andcs	r4, r3, r2, lsr #12
    6ac4:			; <UNDEFINED> instruction: 0xf0014479
    6ac8:			; <UNDEFINED> instruction: 0x4620fe9b
    6acc:	b	1844ac0 <ASN1_STRING_length@plt+0x18428ac>
    6ad0:			; <UNDEFINED> instruction: 0xf7fbe740
    6ad4:	svclt	0x0000eaa0
    6ad8:	andeq	r0, r0, r4, lsl r2
    6adc:	muleq	r2, sl, r4
    6ae0:	andeq	pc, r0, r8, asr #3
    6ae4:	andeq	pc, r0, lr, asr #3
    6ae8:	andeq	pc, r0, r6, lsl #5
    6aec:	andeq	r3, r2, r2, lsl #7
    6af0:	andeq	pc, r0, ip, ror #14
    6af4:	andeq	pc, r0, lr, lsl r1	; <UNPREDICTABLE>
    6af8:	strheq	pc, [r0], -lr	; <UNPREDICTABLE>
    6afc:	andeq	pc, r0, r6, ror r0	; <UNPREDICTABLE>
    6b00:	andeq	pc, r0, r0, asr #1
    6b04:	blmi	b993c0 <ASN1_STRING_length@plt+0xb971ac>
    6b08:	push	{r1, r3, r4, r5, r6, sl, lr}
    6b0c:	strdlt	r4, [r4], #112	; 0x70
    6b10:	pkhtbmi	r5, r1, r3, asr #17
    6b14:	strmi	r4, [r8], -ip, ror #12
    6b18:	movtls	r6, #14363	; 0x381b
    6b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b20:	addvc	pc, r0, #1325400064	; 0x4f000000
    6b24:			; <UNDEFINED> instruction: 0xf04fab03
    6b28:	strmi	r0, [sp], -r0, lsl #16
    6b2c:	andcc	lr, r0, #196, 18	; 0x310000
    6b30:	andhi	pc, r8, r4, lsl #17
    6b34:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b38:			; <UNDEFINED> instruction: 0x4606b390
    6b3c:			; <UNDEFINED> instruction: 0xf7fb4628
    6b40:	strmi	lr, [r7], -r6, asr #19
    6b44:	ldcne	6, cr4, [r9], #128	; 0x80
    6b48:	ldc2	0, cr15, [r6], {2}
    6b4c:	svclt	0x00b82800
    6b50:	streq	pc, [fp, #-111]	; 0xffffff91
    6b54:			; <UNDEFINED> instruction: 0xf8d4db12
    6b58:	strtmi	sl, [r9], -r0
    6b5c:			; <UNDEFINED> instruction: 0x4650463a
    6b60:	ldmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b64:			; <UNDEFINED> instruction: 0x232f1c7a
    6b68:			; <UNDEFINED> instruction: 0xf80a4648
    6b6c:	ldrtmi	r3, [r1], -r7
    6b70:			; <UNDEFINED> instruction: 0xf80a4623
    6b74:			; <UNDEFINED> instruction: 0xf7ff8002
    6b78:	strmi	pc, [r5], -pc, asr #29
    6b7c:			; <UNDEFINED> instruction: 0xf7fb4630
    6b80:			; <UNDEFINED> instruction: 0x4620ea1a
    6b84:	ldc2	0, cr15, [sl], {2}
    6b88:	blmi	3593c8 <ASN1_STRING_length@plt+0x3571b4>
    6b8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b90:	blls	10e0c00 <ASN1_STRING_length@plt+0x10de9ec>
    6b94:	qaddle	r4, sl, lr
    6b98:	sublt	r4, r4, r8, lsr #12
    6b9c:			; <UNDEFINED> instruction: 0x87f0e8bd
    6ba0:	bl	544b94 <ASN1_STRING_length@plt+0x542980>
    6ba4:	strtmi	r4, [sl], -r8, lsl #18
    6ba8:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    6bac:	subsmi	r2, sp, #3
    6bb0:	cdp2	0, 2, cr15, cr6, cr1, {0}
    6bb4:			; <UNDEFINED> instruction: 0xf7fbe7e5
    6bb8:	svclt	0x0000ea2e
    6bbc:	andeq	r3, r2, r0, asr #5
    6bc0:	andeq	r0, r0, r4, lsl r2
    6bc4:	andeq	r3, r2, ip, lsr r2
    6bc8:	andeq	pc, r0, ip, lsr #8
    6bcc:	svcmi	0x00f0e92d
    6bd0:	stc	6, cr2, [sp, #-0]
    6bd4:	strmi	r8, [r5], -r6, lsl #22
    6bd8:	bl	fee44f5c <ASN1_STRING_length@plt+0xfee42d48>
    6bdc:			; <UNDEFINED> instruction: 0xf8df460c
    6be0:			; <UNDEFINED> instruction: 0x4631cbb8
    6be4:			; <UNDEFINED> instruction: 0x46b244fe
    6be8:	cfstr64pl	mvdx15, [ip, #-692]!	; 0xfffffd4c
    6bec:			; <UNDEFINED> instruction: 0xb08346b3
    6bf0:	blge	8b2ad8 <ASN1_STRING_length@plt+0x8b08c4>
    6bf4:	tstls	r0, #794624	; 0xc2000
    6bf8:	ldrtmi	r9, [r8], -sl, lsl #4
    6bfc:	eoreq	pc, r4, #-1073741784	; 0xc0000028
    6c00:	bvc	442428 <ASN1_STRING_length@plt+0x440214>
    6c04:			; <UNDEFINED> instruction: 0xf50d9209
    6c08:			; <UNDEFINED> instruction: 0xf85e576c
    6c0c:	vhadd.s8	d28, d1, d12
    6c10:	smladcc	r4, r8, r2, r0
    6c14:	ldmeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6c18:	ldrdgt	pc, [r0], -ip
    6c1c:	andgt	pc, r0, r7, asr #17
    6c20:	stceq	0, cr15, [r0], {79}	; 0x4f
    6c24:			; <UNDEFINED> instruction: 0xf7fb9616
    6c28:	eorcs	lr, r4, #172, 16	; 0xac0000
    6c2c:	ldrtmi	r9, [r1], -r9, lsl #16
    6c30:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c34:	blcc	1944fb8 <ASN1_STRING_length@plt+0x1942da4>
    6c38:	blvc	1944fbc <ASN1_STRING_length@plt+0x1942da8>
    6c3c:	blcs	1944fc0 <ASN1_STRING_length@plt+0x1942dac>
    6c40:	ldrbtmi	r4, [pc], #-1147	; 6c48 <ASN1_STRING_length@plt+0x4a34>
    6c44:	ldrbtmi	r9, [sl], #-1544	; 0xfffff9f8
    6c48:			; <UNDEFINED> instruction: 0xf8df9211
    6c4c:			; <UNDEFINED> instruction: 0x46992b5c
    6c50:	strvs	lr, [lr], -sp, asr #19
    6c54:			; <UNDEFINED> instruction: 0x960c447a
    6c58:	andls	r9, r7, #13631488	; 0xd00000
    6c5c:			; <UNDEFINED> instruction: 0xf04f4621
    6c60:			; <UNDEFINED> instruction: 0xf8cd0c00
    6c64:	strbmi	r8, [fp], -r0
    6c68:			; <UNDEFINED> instruction: 0x4628463a
    6c6c:	andgt	pc, r0, r8, asr #17
    6c70:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c74:			; <UNDEFINED> instruction: 0xf0001c41
    6c78:			; <UNDEFINED> instruction: 0xf1a08112
    6c7c:	bcs	e07580 <ASN1_STRING_length@plt+0xe0536c>
    6c80:	sbcshi	pc, pc, r0, lsl #4
    6c84:			; <UNDEFINED> instruction: 0xf012e8df
    6c88:	sbcseq	r0, sp, r2, asr r0
    6c8c:	sbcseq	r0, sp, fp, lsr r0
    6c90:	sbcseq	r0, sp, r2, asr #1
    6c94:	rsceq	r0, r5, ip, ror #1
    6c98:	ldrsbeq	r0, [sp], #13
    6c9c:	ldrsbeq	r0, [sp], #13
    6ca0:	ldrsbeq	r0, [sp], #13
    6ca4:	ldrsbeq	r0, [sp], #13
    6ca8:	ldrsbteq	r0, [r7], #13
    6cac:	ldrsbeq	r0, [sp], #13
    6cb0:	ldrsbeq	r0, [sp], #13
    6cb4:	ldrsbteq	r0, [r7], sp
    6cb8:	ldrsbeq	r0, [sp], #13
    6cbc:	ldrsbeq	r0, [sp], #13
    6cc0:	ldrsbeq	r0, [sp], #13
    6cc4:	ldrsbeq	r0, [sp], #13
    6cc8:	ldrsbeq	r0, [sp], #13
    6ccc:	adceq	r0, r9, r9, lsr r0
    6cd0:	ldrsbeq	r0, [sp], #13
    6cd4:	sbcseq	r0, sp, r4, lsr #1
    6cd8:	ldrsbeq	r0, [r7], sp
    6cdc:	ldrsbeq	r0, [sp], #13
    6ce0:	ldrsbeq	r0, [sp], #13
    6ce4:	rsbseq	r0, pc, r6, lsl #1
    6ce8:	ldrsbeq	r0, [sp], #13
    6cec:	addeq	r0, r6, r6, lsl #1
    6cf0:	ldrsbeq	r0, [sp], #13
    6cf4:	rsbseq	r0, r8, r6, lsl #1
    6cf8:			; <UNDEFINED> instruction: 0x26010073
    6cfc:			; <UNDEFINED> instruction: 0xf04fe7ae
    6d00:	str	r0, [fp, r1, lsl #22]!
    6d04:	b	18c4cf8 <ASN1_STRING_length@plt+0x18c2ae4>
    6d08:	rsbsmi	r6, pc, #458752	; 0x70000
    6d0c:			; <UNDEFINED> instruction: 0xf2802f00
    6d10:	rsbsmi	r8, r8, #-2147483617	; 0x8000001f
    6d14:	svc	0x00a0f7fa
    6d18:	bne	fe44509c <ASN1_STRING_length@plt+0xfe442e88>
    6d1c:			; <UNDEFINED> instruction: 0x46024479
    6d20:			; <UNDEFINED> instruction: 0xf0012002
    6d24:	ldrtmi	pc, [r0], -sp, ror #26	; <UNPREDICTABLE>
    6d28:	cdp2	0, 7, cr15, cr12, cr3, {0}
    6d2c:	beq	442594 <ASN1_STRING_length@plt+0x440380>
    6d30:			; <UNDEFINED> instruction: 0xf7fd2401
    6d34:	ldrbmi	pc, [r0], -pc, lsr #29	; <UNPREDICTABLE>
    6d38:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d3c:			; <UNDEFINED> instruction: 0xf7fb9808
    6d40:			; <UNDEFINED> instruction: 0xf8dfe86a
    6d44:			; <UNDEFINED> instruction: 0xf8df1a6c
    6d48:			; <UNDEFINED> instruction: 0xf50d2a50
    6d4c:	ldrbtmi	r5, [r9], #-876	; 0xfffffc94
    6d50:	stmpl	sl, {r2, r8, r9, ip, sp}
    6d54:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6d58:			; <UNDEFINED> instruction: 0xf0414051
    6d5c:	strtmi	r8, [r0], -fp, lsl #6
    6d60:	cfstr64pl	mvdx15, [ip, #-52]!	; 0xffffffcc
    6d64:	ldc	0, cr11, [sp], #12
    6d68:	pop	{r1, r2, r8, r9, fp, pc}
    6d6c:	blls	2aad34 <ASN1_STRING_length@plt+0x2a8b20>
    6d70:			; <UNDEFINED> instruction: 0xf8832201
    6d74:	ldrb	r2, [r1, -r3, ror #31]!
    6d78:	bne	e450fc <ASN1_STRING_length@plt+0xe42ee8>
    6d7c:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    6d80:	andvs	r3, sl, r1, lsl #4
    6d84:	blls	200b34 <ASN1_STRING_length@plt+0x1fe920>
    6d88:	bcs	b4510c <ASN1_STRING_length@plt+0xb42ef8>
    6d8c:	ldmdavs	r3, {r1, r3, r4, r7, fp, ip, lr}
    6d90:	strb	r9, [r3, -sp, lsl #6]!
    6d94:	ldrdcs	pc, [r0], -r8
    6d98:	vldmdble	sl!, {s5-s4}
    6d9c:	bgt	745120 <ASN1_STRING_length@plt+0x742f0c>
    6da0:			; <UNDEFINED> instruction: 0xf8df0112
    6da4:	andcs	r1, r4, ip, lsl sl
    6da8:	ldrbtmi	r4, [r9], #-1276	; 0xfffffb04
    6dac:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    6db0:	stc2	0, cr15, [r6, #-4]!
    6db4:	bls	200b04 <ASN1_STRING_length@plt+0x1fe8f0>
    6db8:			; <UNDEFINED> instruction: 0xf8df2001
    6dbc:			; <UNDEFINED> instruction: 0xf8df3a08
    6dc0:	ldmpl	r3, {r3, r9, fp, ip}^
    6dc4:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    6dc8:	svc	0x00aef7fa
    6dcc:	ldr	r2, [r2, r0, lsl #8]!
    6dd0:	andcs	r9, r1, #10240	; 0x2800
    6dd4:	svccs	0x00e2f883
    6dd8:	blls	240ae0 <ASN1_STRING_length@plt+0x23e8cc>
    6ddc:			; <UNDEFINED> instruction: 0x4618b113
    6de0:	ldmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6de4:			; <UNDEFINED> instruction: 0xf8df9b07
    6de8:	ldmpl	sl, {r2, r5, r6, r7, r8, fp, sp}
    6dec:			; <UNDEFINED> instruction: 0xf0026810
    6df0:	andls	pc, r8, r9, lsr #26
    6df4:			; <UNDEFINED> instruction: 0xf8dfe732
    6df8:	ldrbtmi	r0, [r8], #-2520	; 0xfffff628
    6dfc:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e00:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6e04:			; <UNDEFINED> instruction: 0xf7fb4478
    6e08:	ldrb	lr, [pc, r8, asr #18]
    6e0c:	ldrbmi	r9, [r0], -ip, lsl #22
    6e10:	addseq	r3, r9, r2, lsl #6
    6e14:			; <UNDEFINED> instruction: 0xf7fb9112
    6e18:	ldmdbls	r2, {r2, r5, r7, r8, fp, sp, lr, pc}
    6e1c:			; <UNDEFINED> instruction: 0xf0012800
    6e20:	stmdane	r3, {r0, r2, r4, r6, r8, r9, pc}^
    6e24:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6e28:	stmdals	r7, {r1, r7, r9, sl, lr}
    6e2c:	tstcc	r1, ip, lsl #18
    6e30:	stmpl	r2, {r2, r3, r8, ip, pc}
    6e34:			; <UNDEFINED> instruction: 0xf8432100
    6e38:	ldmdavs	r2, {r2, sl, fp, ip}
    6e3c:	stccs	8, cr15, [r8], {67}	; 0x43
    6e40:			; <UNDEFINED> instruction: 0xf8dfe70c
    6e44:			; <UNDEFINED> instruction: 0x46021994
    6e48:	ldrbtmi	r2, [r9], #-3
    6e4c:	ldc2l	0, cr15, [r8], {1}
    6e50:	blls	200c08 <ASN1_STRING_length@plt+0x1fe9f4>
    6e54:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6e58:	ldmdavs	r3, {r1, r3, r4, r7, fp, ip, lr}
    6e5c:	ldrbt	r9, [sp], pc, lsl #6
    6e60:	tstcs	r1, r7, lsl #22
    6e64:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6e68:	blls	29d0d8 <ASN1_STRING_length@plt+0x29aec4>
    6e6c:	svcne	0x00e1f883
    6e70:	movwls	r6, #59411	; 0xe813
    6e74:			; <UNDEFINED> instruction: 0xf8dfe6f2
    6e78:	blls	1d13d0 <ASN1_STRING_length@plt+0x1cf1bc>
    6e7c:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    6e80:	stmdbcs	r0, {r0, r4, r6, fp, ip, sp, lr}
    6e84:	subshi	pc, r8, r1, asr #32
    6e88:	blls	2a4ed8 <ASN1_STRING_length@plt+0x2a2cc4>
    6e8c:	svccs	0x00e0f883
    6e90:	strmi	lr, [r2], -r4, ror #13
    6e94:	andcs	r9, r4, r1, lsl r9
    6e98:	ldc2	0, cr15, [r2], #4
    6e9c:			; <UNDEFINED> instruction: 0xf8dfe6de
    6ea0:			; <UNDEFINED> instruction: 0x4681393c
    6ea4:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    6ea8:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    6eac:	vsubl.s8	q10, d16, d27
    6eb0:	svcge	0x00628169
    6eb4:	eorseq	pc, r0, r7, lsr #3
    6eb8:	svc	0x0068f7fa
    6ebc:	vmlal.s8	q9, d1, d0
    6ec0:	blls	2a6f14 <ASN1_STRING_length@plt+0x2a4d00>
    6ec4:	subseq	pc, r2, #-1073741823	; 0xc0000001
    6ec8:	stccs	8, cr15, [r8], #-268	; 0xfffffef4
    6ecc:	stmdals	r8, {r3, r8, r9, fp, ip, pc}
    6ed0:			; <UNDEFINED> instruction: 0xf0002b00
    6ed4:	blls	2a74bc <ASN1_STRING_length@plt+0x2a52a8>
    6ed8:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6edc:	streq	pc, [r4, -r3, lsr #3]!
    6ee0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    6ee4:	andeq	lr, r1, #3358720	; 0x334000
    6ee8:	andcs	r4, r1, #2030043136	; 0x79000000
    6eec:	ldrtmi	r9, [r8], -r0, lsl #2
    6ef0:			; <UNDEFINED> instruction: 0xf7fb4619
    6ef4:	stmdbls	ip, {r4, r5, fp, sp, lr, pc}
    6ef8:	stmdavs	fp, {r1, r3, r9, fp, ip, pc}
    6efc:	svclt	0x000842ab
    6f00:			; <UNDEFINED> instruction: 0xf8c22601
    6f04:			; <UNDEFINED> instruction: 0xf1bb0fdc
    6f08:			; <UNDEFINED> instruction: 0xf0000f00
    6f0c:	bls	1e7458 <ASN1_STRING_length@plt+0x1e5244>
    6f10:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f14:	bls	35d268 <ASN1_STRING_length@plt+0x35b054>
    6f18:	addsmi	r6, r3, #1769472	; 0x1b0000
    6f1c:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    6f20:			; <UNDEFINED> instruction: 0xf7fa4638
    6f24:			; <UNDEFINED> instruction: 0x9007eebe
    6f28:			; <UNDEFINED> instruction: 0xf0002800
    6f2c:			; <UNDEFINED> instruction: 0xf7fb87f8
    6f30:	andcs	lr, r0, #24, 16	; 0x180000
    6f34:	strbmi	r9, [r3], -r0, lsl #4
    6f38:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6f3c:			; <UNDEFINED> instruction: 0x4601447a
    6f40:			; <UNDEFINED> instruction: 0xf7fb2003
    6f44:	andsls	lr, r2, r0, lsr #18
    6f48:			; <UNDEFINED> instruction: 0xf0402800
    6f4c:			; <UNDEFINED> instruction: 0x463883f8
    6f50:	orrspl	pc, r8, #54525952	; 0x3400000
    6f54:	tstls	r1, #4, 6	; 0x10000000
    6f58:	svc	0x00b8f7fa
    6f5c:	svcls	0x00114639
    6f60:	orrpl	pc, r0, #1325400064	; 0x4f000000
    6f64:	strmi	r4, [r2], -r6, lsl #12
    6f68:			; <UNDEFINED> instruction: 0xf7fa4638
    6f6c:	ldclne	15, cr14, [r2], #-608	; 0xfffffda0
    6f70:	stceq	0, cr15, [pc], #-316	; 6e3c <ASN1_STRING_length@plt+0x4c28>
    6f74:	andgt	pc, r6, r7, lsl #16
    6f78:			; <UNDEFINED> instruction: 0x463b9e12
    6f7c:	ldrsbne	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    6f80:	ldrtpl	r9, [lr], #2055	; 0x807
    6f84:	ldc2l	7, cr15, [r0, #1012]!	; 0x3f4
    6f88:	stmdals	r7, {r1, r2, r9, sl, lr}
    6f8c:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f90:			; <UNDEFINED> instruction: 0xf0002e01
    6f94:	blls	2a73d8 <ASN1_STRING_length@plt+0x2a51c4>
    6f98:	streq	pc, [r4, -r3, lsr #3]!
    6f9c:			; <UNDEFINED> instruction: 0x46389b10
    6fa0:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
    6fa4:			; <UNDEFINED> instruction: 0xf87af003
    6fa8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6fac:	ldrhi	pc, [sl, #-0]
    6fb0:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6fb4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6fb8:	stc2	0, cr15, [lr], {1}
    6fbc:	svcls	0x00099b10
    6fc0:			; <UNDEFINED> instruction: 0xf1a32180
    6fc4:	stc	0, cr0, [r3, #-112]	; 0xffffff90
    6fc8:	rsbsvs	r8, lr, r9, lsl #20
    6fcc:	cdp2	0, 12, cr15, cr14, cr1, {0}
    6fd0:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    6fd4:			; <UNDEFINED> instruction: 0xf0017000
    6fd8:			; <UNDEFINED> instruction: 0x61b8ff27
    6fdc:			; <UNDEFINED> instruction: 0xf43f2800
    6fe0:			; <UNDEFINED> instruction: 0x2100ae91
    6fe4:	andvc	pc, r0, pc, asr #8
    6fe8:			; <UNDEFINED> instruction: 0xff1ef001
    6fec:	bicsvs	r9, r8, r9, lsl #22
    6ff0:			; <UNDEFINED> instruction: 0xf0002800
    6ff4:			; <UNDEFINED> instruction: 0xf8df8500
    6ff8:	vst1.64	{d17}, [pc :256], r4
    6ffc:	ldrbtmi	r6, [r9], #-0
    7000:			; <UNDEFINED> instruction: 0xff12f001
    7004:	andsvs	r9, r8, #9216	; 0x2400
    7008:			; <UNDEFINED> instruction: 0xf0012800
    700c:	blls	3a70d4 <ASN1_STRING_length@plt+0x3a4ec0>
    7010:			; <UNDEFINED> instruction: 0xf0002b00
    7014:			; <UNDEFINED> instruction: 0xf8df80dc
    7018:			; <UNDEFINED> instruction: 0x461817d8
    701c:			; <UNDEFINED> instruction: 0xf7fa4479
    7020:	cdp	15, 0, cr14, cr8, cr4, {3}
    7024:	stmdacs	r0, {r4, r7, r9, fp}
    7028:	ldrbhi	pc, [r3, r0]!	; <UNPREDICTABLE>
    702c:			; <UNDEFINED> instruction: 0x17c4f8df
    7030:	bls	38f054 <ASN1_STRING_length@plt+0x38ce40>
    7034:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    7038:			; <UNDEFINED> instruction: 0xf0019307
    703c:			; <UNDEFINED> instruction: 0xf8dffbe1
    7040:			; <UNDEFINED> instruction: 0xf8df27b8
    7044:			; <UNDEFINED> instruction: 0xf50d77b8
    7048:	ldrbtmi	r5, [sl], #-920	; 0xfffffc68
    704c:	ldrbtmi	r3, [pc], #-772	; 7054 <ASN1_STRING_length@plt+0x4e40>
    7050:	eorsls	pc, ip, sp, asr #17
    7054:	bcs	442880 <ASN1_STRING_length@plt+0x44066c>
    7058:	sbfxcs	pc, pc, #17, #5
    705c:	subge	pc, r4, sp, asr #17
    7060:			; <UNDEFINED> instruction: 0x46c24699
    7064:	andsls	r4, r2, #2046820352	; 0x7a000000
    7068:	bcs	fe4428d0 <ASN1_STRING_length@plt+0xfe4406bc>
    706c:	msrpl	CPSR_, pc, asr #8
    7070:			; <UNDEFINED> instruction: 0xf7fa4648
    7074:	stmdacs	r0, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    7078:			; <UNDEFINED> instruction: 0x4639d03e
    707c:			; <UNDEFINED> instruction: 0xf7fa4648
    7080:	ldrtmi	lr, [r9], -r8, ror #31
    7084:	andcs	r4, r0, r6, lsl #12
    7088:	svc	0x00e2f7fa
    708c:			; <UNDEFINED> instruction: 0x46804639
    7090:			; <UNDEFINED> instruction: 0xf7fa2000
    7094:	blx	fee43014 <ASN1_STRING_length@plt+0xfee40e00>
    7098:	bls	203ec0 <ASN1_STRING_length@plt+0x201cac>
    709c:			; <UNDEFINED> instruction: 0x2e00095b
    70a0:	movwcs	fp, #7944	; 0x1f08
    70a4:	andls	r3, r7, #268435456	; 0x10000000
    70a8:	svclt	0x00082800
    70ac:	blcs	fcb8 <ASN1_STRING_length@plt+0xdaa4>
    70b0:	mrc	1, 0, sp, cr9, cr10, {6}
    70b4:			; <UNDEFINED> instruction: 0xf7fb1a10
    70b8:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
    70bc:	andscs	sp, r0, #212, 2	; 0x35
    70c0:			; <UNDEFINED> instruction: 0x46304651
    70c4:	mrc	7, 4, APSR_nzcv, cr14, cr10, {7}
    70c8:	ldrdcc	pc, [r0], -sl
    70cc:	blcs	25140 <ASN1_STRING_length@plt+0x22f2c>
    70d0:	addshi	pc, r2, #64	; 0x40
    70d4:	strbmi	r9, [r2], -r1, lsl #2
    70d8:	andls	r9, r0, r0, lsl r9
    70dc:	stmdals	r9, {r2, r8, fp, ip, sp}
    70e0:			; <UNDEFINED> instruction: 0xf7fe9302
    70e4:	cdp	13, 1, cr15, cr8, cr13, {5}
    70e8:	vst1.32	{d18-d19}, [pc :64], r0
    70ec:	strbmi	r5, [r8], -r0, lsr #2
    70f0:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    70f4:	bicle	r2, r0, r0, lsl #16
    70f8:	ldrbmi	r9, [r0], r9, lsl #16
    70fc:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    7100:	ldrdge	pc, [r4], #-141	; 0xffffff73
    7104:	stc2l	7, cr15, [sl, #1016]!	; 0x3f8
    7108:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    710c:	bls	38f130 <ASN1_STRING_length@plt+0x38cf1c>
    7110:			; <UNDEFINED> instruction: 0xf0014479
    7114:	vmov.s16	pc, d8[1]
    7118:			; <UNDEFINED> instruction: 0xf7fa0a90
    711c:			; <UNDEFINED> instruction: 0xf1bbedf2
    7120:			; <UNDEFINED> instruction: 0xf0400f00
    7124:	blls	327af0 <ASN1_STRING_length@plt+0x3258dc>
    7128:	adcsmi	r6, r5, #1966080	; 0x1e0000
    712c:			; <UNDEFINED> instruction: 0x81aff340
    7130:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    7134:	streq	lr, [r6], #2820	; 0xb04
    7138:			; <UNDEFINED> instruction: 0xf8dbe014
    713c:	strbmi	r0, [r2], -r4
    7140:			; <UNDEFINED> instruction: 0xf0064639
    7144:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7148:	ldrbthi	pc, [lr], r0, asr #5	; <UNPREDICTABLE>
    714c:	ldrdne	pc, [r0], -r8
    7150:			; <UNDEFINED> instruction: 0xf7fe4658
    7154:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
    7158:	strhi	pc, [r3, -r0, asr #5]
    715c:	adcsmi	r3, r5, #1048576	; 0x100000
    7160:	orrshi	pc, r5, r0
    7164:	blvc	1452bc <ASN1_STRING_length@plt+0x1430a8>
    7168:	blcs	be525c <ASN1_STRING_length@plt+0xbe3048>
    716c:			; <UNDEFINED> instruction: 0xf8dfd0e5
    7170:			; <UNDEFINED> instruction: 0x463a1698
    7174:	ldrbtmi	r2, [r9], #-2
    7178:	blx	10c3186 <ASN1_STRING_length@plt+0x10c0f72>
    717c:			; <UNDEFINED> instruction: 0xf7fd9809
    7180:	ldrb	pc, [r3, #3811]	; 0xee3	; <UNPREDICTABLE>
    7184:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    7188:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    718c:	bls	418aa0 <ASN1_STRING_length@plt+0x41688c>
    7190:			; <UNDEFINED> instruction: 0xf7fa4479
    7194:	stmdacs	r2, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    7198:	adcshi	pc, r3, r0, asr #32
    719c:	stmdavs	r3, {r2, r3, fp, ip, pc}
    71a0:			; <UNDEFINED> instruction: 0xf8541c59
    71a4:	blls	28f238 <ASN1_STRING_length@plt+0x28d024>
    71a8:			; <UNDEFINED> instruction: 0xf8436001
    71ac:	str	r2, [sp], r8, lsr #24
    71b0:			; <UNDEFINED> instruction: 0xe6f046b3
    71b4:	stmdals	r9, {sl, sp}
    71b8:	mcr2	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    71bc:	beq	442a24 <ASN1_STRING_length@plt+0x440810>
    71c0:	stc2l	7, cr15, [r8], #-1012	; 0xfffffc0c
    71c4:			; <UNDEFINED> instruction: 0xf8dfe5b7
    71c8:	ldrbtmi	r0, [r8], #-1608	; 0xfffff9b8
    71cc:	cfmadd32ls	mvax4, mvfx14, mvfx15, mvfx3
    71d0:			; <UNDEFINED> instruction: 0xf0002e00
    71d4:			; <UNDEFINED> instruction: 0xf8df8670
    71d8:			; <UNDEFINED> instruction: 0xf50d263c
    71dc:	tstcc	r8, #1543503874	; 0x5c000002
    71e0:	mcr	4, 0, r4, cr8, cr10, {3}
    71e4:	bgt	1d5c2c <ASN1_STRING_length@plt+0x1d3a18>
    71e8:	ldrtmi	ip, [r0], -r3, lsl #6
    71ec:			; <UNDEFINED> instruction: 0x1628f8df
    71f0:			; <UNDEFINED> instruction: 0xf8230c16
    71f4:	ldrbtmi	r2, [r9], #-2818	; 0xfffff4fe
    71f8:			; <UNDEFINED> instruction: 0xf7fa701e
    71fc:			; <UNDEFINED> instruction: 0x4607ee76
    7200:			; <UNDEFINED> instruction: 0xf0002800
    7204:			; <UNDEFINED> instruction: 0xf8df8744
    7208:	andcs	r1, r7, r4, lsl r6
    720c:	vmla.f32	s18, s18, s30
    7210:	ldrbtmi	r4, [r9], #-2704	; 0xfffff570
    7214:			; <UNDEFINED> instruction: 0xf0019e0e
    7218:			; <UNDEFINED> instruction: 0xf8dffaf3
    721c:			; <UNDEFINED> instruction: 0xf50d2604
    7220:			; <UNDEFINED> instruction: 0xf8cd5398
    7224:	ldrbtmi	r8, [sl], #-56	; 0xffffffc8
    7228:	ldrtmi	r3, [r0], r4, lsl #6
    722c:	bcs	442a58 <ASN1_STRING_length@plt+0x440844>
    7230:			; <UNDEFINED> instruction: 0x461e4652
    7234:	ldrmi	r4, [r1], sl, asr #13
    7238:	vst1.8	{d20-d22}, [pc :256], sl
    723c:	ldrtmi	r5, [r0], -r0, lsr #2
    7240:	stcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    7244:	eorsle	r2, lr, r0, lsl #16
    7248:	ldrtmi	r2, [r0], -r0, lsr #2
    724c:	ldcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    7250:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7254:	suble	r2, fp, r0, lsl #16
    7258:			; <UNDEFINED> instruction: 0x21203001
    725c:	ldcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    7260:	suble	r2, r5, r0, lsl #16
    7264:	stmdavc	r2, {r0, r3, r8, r9, fp, ip, pc}^
    7268:	vtst.8	d22, d1, d9
    726c:	stclpl	3, cr0, [fp], {8}
    7270:	bne	fe442ad8 <ASN1_STRING_length@plt+0xfe4408c4>
    7274:			; <UNDEFINED> instruction: 0xf04f429a
    7278:	svclt	0x0014020a
    727c:	stcne	12, cr1, [r4], {68}	; 0x44
    7280:			; <UNDEFINED> instruction: 0xf7fa4620
    7284:	andls	lr, r7, r2, ror #30
    7288:	bicsle	r2, r5, r0, lsl #16
    728c:	strtmi	r2, [r0], -sl, lsl #2
    7290:	ldcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    7294:	blls	1f36bc <ASN1_STRING_length@plt+0x1f14a8>
    7298:	tstcs	r0, r3
    729c:	ldmdbls	r0, {r1, r8, ip, pc}
    72a0:	movwcs	r2, #512	; 0x200
    72a4:	stmib	sp, {r0, r3, fp, ip, pc}^
    72a8:	stmdbcc	r4, {r8, r9, sp}
    72ac:	andeq	pc, sl, #4, 2
    72b0:			; <UNDEFINED> instruction: 0xf7fe2301
    72b4:	ldrtmi	pc, [sl], -r5, asr #25	; <UNPREDICTABLE>
    72b8:	msrpl	CPSR_, pc, asr #8
    72bc:			; <UNDEFINED> instruction: 0xf7fa4630
    72c0:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    72c4:	strbmi	sp, [fp], -r0, asr #3
    72c8:			; <UNDEFINED> instruction: 0xf8dd9809
    72cc:			; <UNDEFINED> instruction: 0x46d18038
    72d0:			; <UNDEFINED> instruction: 0xf7fe469a
    72d4:			; <UNDEFINED> instruction: 0xf8dffd03
    72d8:	andcs	r1, r7, ip, asr #10
    72dc:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
    72e0:	bmi	fe442b4c <ASN1_STRING_length@plt+0xfe440938>
    72e4:	blx	fe3432f0 <ASN1_STRING_length@plt+0xfe3410dc>
    72e8:			; <UNDEFINED> instruction: 0xf7fa4638
    72ec:	ldr	lr, [r6, -sl, lsl #26]
    72f0:	bne	442b5c <ASN1_STRING_length@plt+0x440948>
    72f4:	bls	3d8c08 <ASN1_STRING_length@plt+0x3d69f4>
    72f8:	strls	r2, [r0], -r3
    72fc:	blx	fe043308 <ASN1_STRING_length@plt+0xfe0410f4>
    7300:	blls	341170 <ASN1_STRING_length@plt+0x33ef5c>
    7304:			; <UNDEFINED> instruction: 0xf8df2003
    7308:	ldmdavs	fp, {r5, r8, sl, ip}
    730c:			; <UNDEFINED> instruction: 0xf8544479
    7310:			; <UNDEFINED> instruction: 0xf0012023
    7314:	str	pc, [r9, #-2677]	; 0xfffff58b
    7318:			; <UNDEFINED> instruction: 0xf8dd9a10
    731c:			; <UNDEFINED> instruction: 0xf8dd9030
    7320:			; <UNDEFINED> instruction: 0xf852a038
    7324:	blcs	163dc <ASN1_STRING_length@plt+0x141c8>
    7328:	addhi	pc, fp, r0
    732c:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7330:			; <UNDEFINED> instruction: 0xf8df4693
    7334:	ldrbtmi	r7, [fp], #-1276	; 0xfffffb04
    7338:	bls	541a74 <ASN1_STRING_length@plt+0x53f860>
    733c:	strls	r4, [r7], #-1151	; 0xfffffb81
    7340:	bcc	442b70 <ASN1_STRING_length@plt+0x44095c>
    7344:	movwls	sl, #64279	; 0xfb17
    7348:	tstls	r1, #24, 22	; 0x6000
    734c:			; <UNDEFINED> instruction: 0xf8df46ba
    7350:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    7354:	bcc	fe442b7c <ASN1_STRING_length@plt+0xfe440968>
    7358:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    735c:	mcr	4, 0, r4, cr9, cr11, {3}
    7360:	blls	455da8 <ASN1_STRING_length@plt+0x453b94>
    7364:	cdp	8, 1, cr9, cr10, cr7, {0}
    7368:	ldmdavs	sl, {r4, r9, fp, ip}
    736c:			; <UNDEFINED> instruction: 0xf8522300
    7370:			; <UNDEFINED> instruction: 0xf8cb2020
    7374:			; <UNDEFINED> instruction: 0xf1023000
    7378:	andls	r0, ip, #12, 6	; 0x30000000
    737c:	mcr	6, 0, r4, cr9, cr8, {0}
    7380:			; <UNDEFINED> instruction: 0xf7fa3a10
    7384:			; <UNDEFINED> instruction: 0x4605edb2
    7388:	cmple	r4, r0, lsl #16
    738c:	stclt	0, cr15, [r9]
    7390:	blcs	8e5424 <ASN1_STRING_length@plt+0x8e3210>
    7394:	blcs	36ffc <ASN1_STRING_length@plt+0x34de8>
    7398:			; <UNDEFINED> instruction: 0x4642d03a
    739c:			; <UNDEFINED> instruction: 0xf7fa4651
    73a0:			; <UNDEFINED> instruction: 0x4607ee5e
    73a4:	cdp	3, 1, cr11, cr8, cr0, {5}
    73a8:			; <UNDEFINED> instruction: 0xf7fa1a90
    73ac:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    73b0:	bicshi	pc, lr, r0
    73b4:	bne	fe442c20 <ASN1_STRING_length@plt+0xfe440a0c>
    73b8:			; <UNDEFINED> instruction: 0xf7fa4638
    73bc:			; <UNDEFINED> instruction: 0x4681eef6
    73c0:			; <UNDEFINED> instruction: 0xf0002800
    73c4:			; <UNDEFINED> instruction: 0xf8df825f
    73c8:			; <UNDEFINED> instruction: 0x46381474
    73cc:			; <UNDEFINED> instruction: 0xf7fa4479
    73d0:	strmi	lr, [r6], -ip, ror #29
    73d4:			; <UNDEFINED> instruction: 0xf0002800
    73d8:			; <UNDEFINED> instruction: 0xf8df82bf
    73dc:	ldrtmi	r1, [r8], -r4, ror #8
    73e0:			; <UNDEFINED> instruction: 0xf7fa4479
    73e4:	smlalttlt	lr, r0, r2, lr
    73e8:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    73ec:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    73f0:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    73f4:			; <UNDEFINED> instruction: 0xf0402800
    73f8:			; <UNDEFINED> instruction: 0xf8df81b0
    73fc:	andcs	r1, r6, ip, asr #8
    7400:	cdp	7, 1, cr9, cr9, cr0, {0}
    7404:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    7408:	ldrdcc	pc, [r0], -fp
    740c:			; <UNDEFINED> instruction: 0xf9f8f001
    7410:			; <UNDEFINED> instruction: 0xf7fa4620
    7414:	ldrbmi	lr, [r9], -r0, lsl #26
    7418:			; <UNDEFINED> instruction: 0xf0024628
    741c:	strmi	pc, [r4], -pc, lsr #19
    7420:			; <UNDEFINED> instruction: 0xd1b52800
    7424:			; <UNDEFINED> instruction: 0xf7fa4628
    7428:	stcls	12, cr14, [r7], {108}	; 0x6c
    742c:	strcc	r9, [r1], #-2060	; 0xfffff7f4
    7430:			; <UNDEFINED> instruction: 0xf7fa9407
    7434:	blls	4027fc <ASN1_STRING_length@plt+0x4005e8>
    7438:	addsmi	r6, ip, #1769472	; 0x1b0000
    743c:	ldmib	sp, {r0, r4, r7, r8, r9, ip, lr, pc}^
    7440:	blls	42dc98 <ASN1_STRING_length@plt+0x42ba84>
    7444:	stceq	8, cr15, [r8], #-332	; 0xfffffeb4
    7448:	stcl	7, cr15, [r4], #1000	; 0x3e8
    744c:			; <UNDEFINED> instruction: 0xf6029a0a
    7450:			; <UNDEFINED> instruction: 0xf8d270e8
    7454:	blcs	173fc <ASN1_STRING_length@plt+0x151e8>
    7458:	ldrhi	pc, [r2], -r0
    745c:	stcls	12, cr9, [r9, #-64]	; 0xffffffc0
    7460:	stcne	8, cr15, [r4], #-336	; 0xfffffeb0
    7464:	tstcc	r4, r8, lsr #12
    7468:	blx	134546e <ASN1_STRING_length@plt+0x134325a>
    746c:	vmlal.s8	q9, d0, d0
    7470:			; <UNDEFINED> instruction: 0xf8548746
    7474:			; <UNDEFINED> instruction: 0xf2412c24
    7478:	ldmpl	r4, {r2, r4, r8, r9}^
    747c:			; <UNDEFINED> instruction: 0xf104b13c
    7480:	strtmi	r0, [r8], -r8, lsl #2
    7484:	blx	fc548a <ASN1_STRING_length@plt+0xfc3276>
    7488:	stccs	8, cr6, [r0], {36}	; 0x24
    748c:	mcrls	1, 0, sp, cr9, cr7, {7}
    7490:	ldmibvs	r0!, {r0, r6, r9, sl, lr}^
    7494:			; <UNDEFINED> instruction: 0xffb2f001
    7498:			; <UNDEFINED> instruction: 0xf1a49c10
    749c:	and	r0, r8, ip, lsl r5
    74a0:	strtmi	r6, [r8], -r1, lsr #16
    74a4:			; <UNDEFINED> instruction: 0x870b68f3
    74a8:	ldc2l	0, cr15, [r8], #-4
    74ac:	vmlal.s8	q9, d0, d0
    74b0:	strtmi	r8, [r2], -r4, lsr #11
    74b4:	strbmi	r2, [r0], -r0, lsl #2
    74b8:			; <UNDEFINED> instruction: 0xffa8f001
    74bc:	mvnle	r2, r0, lsl #16
    74c0:			; <UNDEFINED> instruction: 0x46049b10
    74c4:			; <UNDEFINED> instruction: 0xf85349e1
    74c8:	ldrbtmi	r0, [r9], #-3108	; 0xfffff3dc
    74cc:			; <UNDEFINED> instruction: 0xf7fe3004
    74d0:			; <UNDEFINED> instruction: 0x4605fefb
    74d4:			; <UNDEFINED> instruction: 0xf50db330
    74d8:			; <UNDEFINED> instruction: 0x36045698
    74dc:			; <UNDEFINED> instruction: 0x462a9611
    74e0:	orrpl	pc, r0, pc, asr #8
    74e4:			; <UNDEFINED> instruction: 0xf7fa4630
    74e8:	stmdacs	r0, {r1, r4, sl, fp, sp, lr, pc}
    74ec:	strbhi	pc, [sl, #-0]	; <UNPREDICTABLE>
    74f0:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    74f4:	stcl	7, cr15, [sl], #1000	; 0x3e8
    74f8:	rscsle	r2, r0, r0, lsl #16
    74fc:			; <UNDEFINED> instruction: 0xf8104430
    7500:	blcs	29650c <ASN1_STRING_length@plt+0x2942f8>
    7504:	blls	43b8b8 <ASN1_STRING_length@plt+0x4396a4>
    7508:	ldmibmi	r1, {r0, r1, sp}^
    750c:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
    7510:	blmi	ff4186fc <ASN1_STRING_length@plt+0xff4164e8>
    7514:	strls	r3, [r0], #-516	; 0xfffffdfc
    7518:			; <UNDEFINED> instruction: 0xf001447b
    751c:			; <UNDEFINED> instruction: 0x4628f971
    7520:	bl	ffbc5510 <ASN1_STRING_length@plt+0xffbc32fc>
    7524:	andcs	r9, r7, r9, lsl #24
    7528:	stmiavs	r2!, {r0, r1, r3, r6, r7, r8, fp, lr}^
    752c:			; <UNDEFINED> instruction: 0xf0014479
    7530:	stmiavs	r3!, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}^
    7534:	bl	1e17d8 <ASN1_STRING_length@plt+0x1df5c4>
    7538:	addsmi	r0, pc, #201326594	; 0xc000002
    753c:			; <UNDEFINED> instruction: 0xf080461a
    7540:	blls	427ee8 <ASN1_STRING_length@plt+0x425cd4>
    7544:	bleq	43688 <ASN1_STRING_length@plt+0x41474>
    7548:	eorls	pc, r8, sp, asr #17
    754c:	eorsge	pc, r0, sp, asr #17
    7550:			; <UNDEFINED> instruction: 0xf8dd1f1e
    7554:	ldrmi	r9, [r2], r4, lsr #32
    7558:	stcne	0, cr14, [r2], {30}
    755c:	suble	r6, r4, ip, ror #16
    7560:			; <UNDEFINED> instruction: 0xf7fa4240
    7564:	ldmibmi	sp!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    7568:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    756c:	andcs	r4, r3, r3, lsl #12
    7570:			; <UNDEFINED> instruction: 0xf946f001
    7574:			; <UNDEFINED> instruction: 0xf8514629
    7578:			; <UNDEFINED> instruction: 0xf0080b10
    757c:	strtmi	pc, [r9], -r5, lsr #21
    7580:	bleq	5456cc <ASN1_STRING_length@plt+0x5434b8>
    7584:	stc2l	0, cr15, [lr], #32
    7588:			; <UNDEFINED> instruction: 0xf0066828
    758c:	ldrmi	pc, [sl, #3163]!	; 0xc5b
    7590:	andlt	pc, r0, r5, asr #17
    7594:	eorshi	pc, r9, #64, 4
    7598:	blpl	1456fc <ASN1_STRING_length@plt+0x1434e8>
    759c:			; <UNDEFINED> instruction: 0xf8c84641
    75a0:	stmdavs	r8!, {ip, sp, pc}
    75a4:	mcrr2	0, 0, pc, r0, cr8	; <UNPREDICTABLE>
    75a8:	svclt	0x00a82800
    75ac:	ldrdmi	pc, [r0], -r8
    75b0:			; <UNDEFINED> instruction: 0xb1bcdbd3
    75b4:			; <UNDEFINED> instruction: 0xf0084620
    75b8:	andls	pc, r7, r5, lsr #24
    75bc:			; <UNDEFINED> instruction: 0xf0084620
    75c0:	bls	206664 <ASN1_STRING_length@plt+0x204450>
    75c4:	strls	r2, [r2, #-768]	; 0xfffffd00
    75c8:	smlabteq	r0, sp, r9, lr
    75cc:			; <UNDEFINED> instruction: 0x46484631
    75d0:	blx	dc55d2 <ASN1_STRING_length@plt+0xdc33be>
    75d4:			; <UNDEFINED> instruction: 0xf8d86824
    75d8:	addmi	r0, r4, #0
    75dc:			; <UNDEFINED> instruction: 0xf008d1e9
    75e0:	strb	pc, [r7, r1, lsr #24]	; <UNPREDICTABLE>
    75e4:	ldrdeq	pc, [r0], -r8
    75e8:	ldmibmi	sp, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    75ec:	andcs	r4, r7, r2, lsr #12
    75f0:			; <UNDEFINED> instruction: 0xf0014479
    75f4:	ldr	pc, [sp, r5, lsl #18]!
    75f8:	andcs	r9, r3, r7, lsl #22
    75fc:	ldmdbls	r2, {r1, r2, r3, r9, fp, ip, pc}
    7600:			; <UNDEFINED> instruction: 0xf0019600
    7604:	str	pc, [pc, #-2301]!	; 6d0f <ASN1_STRING_length@plt+0x4afb>
    7608:	movwcs	r9, #2576	; 0xa10
    760c:	stccc	8, cr15, [ip], #-264	; 0xfffffef8
    7610:	stccc	8, cr15, [r8], #-264	; 0xfffffef8
    7614:			; <UNDEFINED> instruction: 0xf1ba4653
    7618:			; <UNDEFINED> instruction: 0xf0000f00
    761c:	ldmdavs	ip, {r2, r4, r8, sl, pc}
    7620:			; <UNDEFINED> instruction: 0xf43f2c00
    7624:	bmi	fe3f3264 <ASN1_STRING_length@plt+0xfe3f1050>
    7628:	ldrbtmi	r4, [sl], #-3983	; 0xfffff071
    762c:			; <UNDEFINED> instruction: 0xf8cd4e8f
    7630:	ldrbtmi	r9, [pc], #-48	; 7638 <ASN1_STRING_length@plt+0x5424>
    7634:	bcs	442e60 <ASN1_STRING_length@plt+0x440c4c>
    7638:			; <UNDEFINED> instruction: 0xf8cd4a8d
    763c:	ldrbtmi	sl, [lr], #-56	; 0xffffffc8
    7640:			; <UNDEFINED> instruction: 0xf8dd447a
    7644:	ldrmi	r9, [sl], r0, asr #32
    7648:	bcs	fe442e70 <ASN1_STRING_length@plt+0xfe440c5c>
    764c:	strmi	lr, [r3], -ip
    7650:	msreq	CPSR_fs, r9, lsr #3
    7654:	eoreq	pc, r8, r9, lsr #3
    7658:			; <UNDEFINED> instruction: 0xf7fd4622
    765c:			; <UNDEFINED> instruction: 0xf85afbab
    7660:	stccs	15, cr4, [r0], {4}
    7664:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {1}
    7668:	strtmi	r4, [r1], -sl, asr #12
    766c:			; <UNDEFINED> instruction: 0xf7fa2003
    7670:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    7674:			; <UNDEFINED> instruction: 0xf8d9d156
    7678:	vst4.8	{d3-d6}, [r3 :64], r0
    767c:			; <UNDEFINED> instruction: 0xf5b34370
    7680:	mvnle	r4, r0, lsl #31
    7684:			; <UNDEFINED> instruction: 0xf7fa4620
    7688:	strmi	lr, [r5], -ip, lsl #22
    768c:			; <UNDEFINED> instruction: 0xf0002800
    7690:			; <UNDEFINED> instruction: 0xf7fa8749
    7694:	bicslt	lr, r8, #48, 26	; 0xc00
    7698:	andsge	pc, ip, sp, asr #17
    769c:			; <UNDEFINED> instruction: 0x4628e01d
    76a0:	mrrc	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    76a4:	ldrbmi	r4, [sl], -r3, asr #12
    76a8:	andge	pc, r0, sp, asr #17
    76ac:	andcs	r4, r3, r1, lsl #12
    76b0:	stcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    76b4:			; <UNDEFINED> instruction: 0x3010f8d8
    76b8:	vst1.8	{d4-d6}, [r3 :128], r2
    76bc:			; <UNDEFINED> instruction: 0xf5b34370
    76c0:	ldrbmi	r4, [fp], -r0, lsl #31
    76c4:			; <UNDEFINED> instruction: 0xf1a9d035
    76c8:			; <UNDEFINED> instruction: 0xf1a9012c
    76cc:			; <UNDEFINED> instruction: 0xf7fd0028
    76d0:			; <UNDEFINED> instruction: 0x4628fb71
    76d4:	stc	7, cr15, [lr, #-1000]	; 0xfffffc18
    76d8:	stfvcp	f3, [r3], {192}	; 0xc0
    76dc:	bleq	503ae4 <ASN1_STRING_length@plt+0x5018d0>
    76e0:	rscsle	r2, r6, lr, lsr #22
    76e4:			; <UNDEFINED> instruction: 0xf7fa4658
    76e8:	stmdacs	r5, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    76ec:	stmdacc	r5, {r0, r1, r2, r8, fp, ip, lr, pc}
    76f0:	ldrbmi	r4, [r8], #-1585	; 0xfffff9cf
    76f4:	ldcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    76f8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    76fc:	ldrbmi	sp, [fp], -pc, asr #1
    7700:	ldrtmi	r4, [r9], -r2, lsr #12
    7704:			; <UNDEFINED> instruction: 0xf0012006
    7708:			; <UNDEFINED> instruction: 0xe7e2f87b
    770c:			; <UNDEFINED> instruction: 0xa01cf8dd
    7710:			; <UNDEFINED> instruction: 0xf7fa4628
    7714:	mrc	12, 0, lr, cr8, cr0, {2}
    7718:			; <UNDEFINED> instruction: 0x46221a90
    771c:			; <UNDEFINED> instruction: 0xf0012007
    7720:	ldr	pc, [ip, pc, ror #16]
    7724:			; <UNDEFINED> instruction: 0x46224953
    7728:	ldrbtmi	r2, [r9], #-7
    772c:			; <UNDEFINED> instruction: 0xf868f001
    7730:	mrc	7, 0, lr, cr9, cr5, {4}
    7734:	andcs	r1, r3, r0, lsl sl
    7738:			; <UNDEFINED> instruction: 0xf862f001
    773c:			; <UNDEFINED> instruction: 0xf7fae7c9
    7740:	stmdbmi	sp, {r1, r2, r6, r8, sl, fp, sp, lr, pc}^
    7744:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    7748:	andcs	r6, r3, r6, lsl #16
    774c:			; <UNDEFINED> instruction: 0xf858f001
    7750:	rsbsmi	r9, r6, #458752	; 0x70000
    7754:	stc	7, cr15, [lr], #-1000	; 0xfffffc18
    7758:	stmdbmi	r8, {r1, r3, r4, sl, sp, lr, pc}^
    775c:	strls	r2, [r0, -r3]
    7760:	bcs	442fcc <ASN1_STRING_length@plt+0x440db8>
    7764:			; <UNDEFINED> instruction: 0xf8db4479
    7768:			; <UNDEFINED> instruction: 0xf0013000
    776c:	strb	pc, [pc], -r9, asr #16	; <UNPREDICTABLE>
    7770:	blls	29b084 <ASN1_STRING_length@plt+0x298e70>
    7774:			; <UNDEFINED> instruction: 0xf603447e
    7778:	and	r7, r2, r8, ror #15
    777c:			; <UNDEFINED> instruction: 0xf7fe4638
    7780:			; <UNDEFINED> instruction: 0x4631fa15
    7784:	andcs	r4, r0, r2, asr #12
    7788:	stcl	7, cr15, [r8], #-1000	; 0xfffffc18
    778c:	stmdacs	r0, {r0, r9, sl, lr}
    7790:			; <UNDEFINED> instruction: 0xe63dd1f4
    7794:	andeq	r3, r2, r4, ror #3
    7798:	andeq	r0, r0, r4, lsl r2
    779c:	andeq	r2, r2, r8, lsr #27
    77a0:	andeq	r0, r1, r2, ror #7
    77a4:	andeq	pc, r0, lr, lsl r6	; <UNPREDICTABLE>
    77a8:	andeq	r3, r2, r4, ror r1
    77ac:	andeq	pc, r0, ip, asr #19
    77b0:	andeq	r3, r2, sl, ror r0
    77b4:	ldrdeq	r3, [r2], -r4
    77b8:	andeq	r0, r0, ip, lsl r2
    77bc:	andeq	r2, r2, r0, asr #24
    77c0:	muleq	r0, sl, r4
    77c4:	andeq	r0, r0, r8, lsl r2
    77c8:	andeq	pc, r0, r0, asr #9
    77cc:	andeq	r0, r0, r4, lsr #4
    77d0:	andeq	sp, r0, r2, lsr #10
    77d4:	andeq	sp, r0, r8, lsr #10
    77d8:			; <UNDEFINED> instruction: 0x0000d7be
    77dc:	andeq	r0, r0, r8, lsl #4
    77e0:	strdeq	sp, [r0], -r4
    77e4:	andeq	pc, r0, r4, asr r7	; <UNPREDICTABLE>
    77e8:	muleq	r2, ip, r0
    77ec:			; <UNDEFINED> instruction: 0xffffdaef
    77f0:	andeq	pc, r0, ip, lsr #20
    77f4:	ldrdeq	pc, [r0], -lr
    77f8:	andeq	pc, r0, r2, ror #13
    77fc:	ldrdeq	pc, [r0], -sl
    7800:	ldrdeq	pc, [r0], -r0
    7804:	andeq	pc, r0, ip, asr #12
    7808:	andeq	pc, r0, lr, lsr #17
    780c:	andeq	pc, r0, ip, asr #9
    7810:	andeq	pc, r0, r6, lsr #17
    7814:	andeq	pc, r0, r8, lsl #25
    7818:	andeq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    781c:	muleq	r0, r2, r5
    7820:	muleq	r0, r6, r5
    7824:	strdeq	pc, [r0], -sl
    7828:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
    782c:	andeq	pc, r0, r2, lsl r7	; <UNPREDICTABLE>
    7830:	muleq	r0, r8, r5
    7834:	andeq	pc, r0, r6, lsl #11
    7838:	andeq	pc, r0, r4, lsl #11
    783c:	andeq	lr, r0, r8, asr #25
    7840:	andeq	pc, r0, ip, asr #11
    7844:	andeq	pc, r0, r6, asr #11
    7848:			; <UNDEFINED> instruction: 0x0000f5be
    784c:	andeq	pc, r0, r2, ror r5	; <UNPREDICTABLE>
    7850:	andeq	pc, r0, ip, lsr r5	; <UNPREDICTABLE>
    7854:	andeq	pc, r0, r4, lsr #10
    7858:	andeq	pc, r0, r8, asr #10
    785c:	muleq	r0, lr, r5
    7860:	strdeq	pc, [r0], -ip
    7864:	andeq	pc, r0, sl, asr r2	; <UNPREDICTABLE>
    7868:	andeq	pc, r0, lr, lsr #4
    786c:	andeq	pc, r0, sl, lsl r2	; <UNPREDICTABLE>
    7870:	strdeq	pc, [r0], -r4
    7874:	ldrdeq	pc, [r0], -sl
    7878:	andeq	lr, r0, r6, asr pc
    787c:	andeq	pc, r0, r8, lsl #5
    7880:	andeq	pc, r0, r0, ror #2
    7884:	ldrbmi	r4, [r1], -r2, asr #12
    7888:	bl	ffa45878 <ASN1_STRING_length@plt+0xffa43664>
    788c:	ldrbmi	r4, [r1], -r2, asr #12
    7890:	strbmi	r4, [r8], -r6, lsl #12
    7894:	bl	ff8c5884 <ASN1_STRING_length@plt+0xff8c3670>
    7898:	ldrbmi	r4, [r1], -r2, asr #12
    789c:	strbmi	r4, [r8], -r3, lsl #12
    78a0:			; <UNDEFINED> instruction: 0xf7fa930e
    78a4:	blls	3c281c <ASN1_STRING_length@plt+0x3c0608>
    78a8:			; <UNDEFINED> instruction: 0xf283fab3
    78ac:			; <UNDEFINED> instruction: 0x2e000952
    78b0:	andcs	fp, r1, #8, 30
    78b4:	svclt	0x00082800
    78b8:	strmi	r2, [r1], r1, lsl #4
    78bc:	bcs	2c0fc <ASN1_STRING_length@plt+0x29ee8>
    78c0:	svcge	0x004bf47f
    78c4:	mrc	6, 0, r4, cr8, cr9, {0}
    78c8:	tstls	r2, #16, 20	; 0x10000
    78cc:	blx	15458cc <ASN1_STRING_length@plt+0x15436b8>
    78d0:	stmdacs	r0, {r1, r4, r8, r9, fp, ip, pc}
    78d4:			; <UNDEFINED> instruction: 0x4630d07a
    78d8:	b	ffe458c8 <ASN1_STRING_length@plt+0xffe436b4>
    78dc:	strbmi	r4, [r8], -r3, lsl #12
    78e0:	tstls	r2, #32505856	; 0x1f00000
    78e4:	b	ffcc58d4 <ASN1_STRING_length@plt+0xffcc36c0>
    78e8:	ldmdane	r8!, {r1, r9, sl, lr}
    78ec:	andsls	r3, r3, #10
    78f0:	bl	1fc58e0 <ASN1_STRING_length@plt+0x1fc36cc>
    78f4:			; <UNDEFINED> instruction: 0x46079a13
    78f8:			; <UNDEFINED> instruction: 0xf0002800
    78fc:			; <UNDEFINED> instruction: 0xf10085c1
    7900:	strbmi	r0, [r9], -r8, lsl #6
    7904:			; <UNDEFINED> instruction: 0xf1029213
    7908:	ldrmi	r0, [r8], -r1, lsl #18
    790c:	b	ff9c58fc <ASN1_STRING_length@plt+0xff9c36e8>
    7910:			; <UNDEFINED> instruction: 0x46319a13
    7914:	ldrtmi	r2, [sl], #-1583	; 0xfffff9d1
    7918:	mrcls	2, 0, r7, cr2, cr6, {0}
    791c:			; <UNDEFINED> instruction: 0x46034632
    7920:	tstls	r3, #72, 8	; 0x48000000
    7924:	b	ff6c5914 <ASN1_STRING_length@plt+0xff6c3700>
    7928:	strbmi	r4, [fp], #-1587	; 0xfffff9cd
    792c:			; <UNDEFINED> instruction: 0x0c03eb07
    7930:	ldcne	8, cr15, [r0], {223}	; 0xdf
    7934:	blls	4d91b4 <ASN1_STRING_length@plt+0x4d6fa0>
    7938:	andcs	r4, r7, r9, ror r4
    793c:	blls	3991ac <ASN1_STRING_length@plt+0x396f98>
    7940:	andcc	pc, r8, ip, lsl #17
    7944:			; <UNDEFINED> instruction: 0xf000607e
    7948:	bls	2c76bc <ASN1_STRING_length@plt+0x2c54a8>
    794c:	svccc	0x00e4f8d2
    7950:	svcvc	0x00e4f8c2
    7954:	ldrb	r6, [fp, #-59]	; 0xffffffc5
    7958:	ldrbmi	r4, [r1], -r2, asr #12
    795c:	bl	1fc594c <ASN1_STRING_length@plt+0x1fc3738>
    7960:	ldrbmi	r4, [r1], -r2, asr #12
    7964:	ldrtmi	r4, [r0], -r3, lsl #12
    7968:			; <UNDEFINED> instruction: 0xf7fa461e
    796c:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    7970:	mcrcs	15, 0, fp, cr0, cr8, {0}
    7974:			; <UNDEFINED> instruction: 0xf43f4681
    7978:	mrc	14, 0, sl, cr8, cr0, {7}
    797c:			; <UNDEFINED> instruction: 0x46310a10
    7980:			; <UNDEFINED> instruction: 0xf9faf7fe
    7984:			; <UNDEFINED> instruction: 0xf0002800
    7988:			; <UNDEFINED> instruction: 0x464882bd
    798c:	b	fe7c597c <ASN1_STRING_length@plt+0xfe7c3768>
    7990:	andcc	r4, r9, r7, lsl #12
    7994:	bl	b45984 <ASN1_STRING_length@plt+0xb43770>
    7998:	stmdacs	r0, {r1, r2, r9, sl, lr}
    799c:	ldrbhi	pc, [r7, #-0]!	; <UNPREDICTABLE>
    79a0:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    79a4:			; <UNDEFINED> instruction: 0x46491c7a
    79a8:			; <UNDEFINED> instruction: 0xf7fa4618
    79ac:			; <UNDEFINED> instruction: 0xf8dfea98
    79b0:			; <UNDEFINED> instruction: 0x60771b98
    79b4:			; <UNDEFINED> instruction: 0x46024479
    79b8:			; <UNDEFINED> instruction: 0xf0002007
    79bc:	bls	2c7648 <ASN1_STRING_length@plt+0x2c5434>
    79c0:	svccc	0x00ecf8d2
    79c4:	svcvs	0x00ecf8c2
    79c8:	str	r6, [r1, #-51]!	; 0xffffffcd
    79cc:	blne	1f45d50 <ASN1_STRING_length@plt+0x1f43b3c>
    79d0:	movwls	r2, #6
    79d4:	bcs	443240 <ASN1_STRING_length@plt+0x44102c>
    79d8:			; <UNDEFINED> instruction: 0xf8db4479
    79dc:			; <UNDEFINED> instruction: 0xf0003000
    79e0:	ldr	pc, [r5, #-3855]	; 0xfffff0f1
    79e4:	blne	1a45d68 <ASN1_STRING_length@plt+0x1a43b54>
    79e8:	andcs	r4, r2, sl, lsr r6
    79ec:			; <UNDEFINED> instruction: 0xf0004479
    79f0:			; <UNDEFINED> instruction: 0xf7ffff07
    79f4:			; <UNDEFINED> instruction: 0xf7fab99b
    79f8:	stmdavs	r7, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    79fc:	blls	258400 <ASN1_STRING_length@plt+0x2561ec>
    7a00:			; <UNDEFINED> instruction: 0xf0016998
    7a04:			; <UNDEFINED> instruction: 0xf7fffa2f
    7a08:			; <UNDEFINED> instruction: 0xf8ddb981
    7a0c:			; <UNDEFINED> instruction: 0xf8dd9028
    7a10:	blls	26fad8 <ASN1_STRING_length@plt+0x26d8c4>
    7a14:			; <UNDEFINED> instruction: 0x461c68da
    7a18:	andls	r6, r7, #24, 20	; 0x18000
    7a1c:	stc2l	0, cr15, [ip], #4
    7a20:	blne	c45da4 <ASN1_STRING_length@plt+0xc43b90>
    7a24:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    7a28:	andcs	r4, r7, r3, lsl #12
    7a2c:	cdp2	0, 14, cr15, cr8, cr0, {0}
    7a30:	bvs	821dc0 <ASN1_STRING_length@plt+0x81fbac>
    7a34:			; <UNDEFINED> instruction: 0xf0019207
    7a38:			; <UNDEFINED> instruction: 0xf8dffcdf
    7a3c:	bls	1ce6b4 <ASN1_STRING_length@plt+0x1cc4a0>
    7a40:			; <UNDEFINED> instruction: 0x46034479
    7a44:			; <UNDEFINED> instruction: 0xf0002007
    7a48:	stmiavs	r2!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    7a4c:	bl	e1ce0 <ASN1_STRING_length@plt+0xdfacc>
    7a50:	andls	r0, pc, #536870920	; 0x20000008
    7a54:			; <UNDEFINED> instruction: 0xf0804293
    7a58:			; <UNDEFINED> instruction: 0xf8df8099
    7a5c:	movwls	r2, #51968	; 0xcb00
    7a60:	bcc	fff45de4 <ASN1_STRING_length@plt+0xfff43bd0>
    7a64:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7a68:	ldrbtmi	r9, [fp], #-2577	; 0xfffff5ef
    7a6c:	bcs	443298 <ASN1_STRING_length@plt+0x441084>
    7a70:	subhi	pc, ip, sp, asr #17
    7a74:	bcc	fe44329c <ASN1_STRING_length@plt+0xfe441088>
    7a78:			; <UNDEFINED> instruction: 0xf8539b0c
    7a7c:	movwls	sl, #51972	; 0xcb04
    7a80:			; <UNDEFINED> instruction: 0x3014f8da
    7a84:	ldrdcs	pc, [r4], -sl
    7a88:			; <UNDEFINED> instruction: 0xf0002b00
    7a8c:	blls	26832c <ASN1_STRING_length@plt+0x266118>
    7a90:	cdp	0, 1, cr2, cr9, cr7, {0}
    7a94:	ldmdavs	fp, {r4, r9, fp, ip}
    7a98:			; <UNDEFINED> instruction: 0xf503930e
    7a9c:	ldrmi	r5, [ip], -r0, lsl #7
    7aa0:	cdp2	0, 10, cr15, cr14, cr0, {0}
    7aa4:			; <UNDEFINED> instruction: 0x5014f8da
    7aa8:	movwcc	r4, #38435	; 0x9623
    7aac:	stccs	3, cr9, [r0, #-28]	; 0xffffffe4
    7ab0:	strtmi	sp, [r8], -r3, rrx
    7ab4:	blx	fc3adc <ASN1_STRING_length@plt+0xfc18c8>
    7ab8:	strtmi	r4, [r8], -r6, lsl #12
    7abc:	blx	1043ae4 <ASN1_STRING_length@plt+0x10418d0>
    7ac0:	strtmi	r4, [r8], -r3, lsl #12
    7ac4:	pkhbtmi	r4, r9, r8, lsl #13
    7ac8:	blx	1143af0 <ASN1_STRING_length@plt+0x11418dc>
    7acc:	ldmdavc	r3!, {r0, r3, r9, fp, ip, pc}
    7ad0:	blcs	ba1b28 <ASN1_STRING_length@plt+0xb9f914>
    7ad4:	svclt	0x00064611
    7ad8:	ldmdavc	r3!, {r0, r4, r5, r6, sl, fp, ip}^
    7adc:			; <UNDEFINED> instruction: 0x46074631
    7ae0:	vpmin.s8	d22, d1, d0
    7ae4:	sfmpl	f0, 4, [r2], #32
    7ae8:	svclt	0x0008429a
    7aec:			; <UNDEFINED> instruction: 0xf0013101
    7af0:	strmi	pc, [r4], -sp, asr #22
    7af4:			; <UNDEFINED> instruction: 0xf0002800
    7af8:	blls	1e81b4 <ASN1_STRING_length@plt+0x1e5fa0>
    7afc:	bleq	443f04 <ASN1_STRING_length@plt+0x441cf0>
    7b00:	ldrdne	pc, [r4], -sl
    7b04:	orrlt	r7, fp, fp, lsl r8
    7b08:	movwcs	lr, #10704	; 0x29d0
    7b0c:	svclt	0x00084599
    7b10:	stmib	sp, {r4, r7, r8, sl, lr}^
    7b14:	svclt	0x0014230a
    7b18:	movwcs	r2, #769	; 0x301
    7b1c:	svclt	0x000c2f57
    7b20:			; <UNDEFINED> instruction: 0xf0032700
    7b24:	svccs	0x00000701
    7b28:	cmnhi	lr, r0, asr #32	; <UNPREDICTABLE>
    7b2c:	blcs	21bc0 <ASN1_STRING_length@plt+0x1f9ac>
    7b30:	cmnhi	r6, r0	; <UNPREDICTABLE>
    7b34:			; <UNDEFINED> instruction: 0x460a685b
    7b38:	cdp	3, 1, cr9, cr8, cr0, {0}
    7b3c:			; <UNDEFINED> instruction: 0x465b1a90
    7b40:			; <UNDEFINED> instruction: 0xf0002007
    7b44:	stmdavs	r1!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    7b48:			; <UNDEFINED> instruction: 0xf10ab191
    7b4c:			; <UNDEFINED> instruction: 0xf0010018
    7b50:	stmdacs	r0, {r0, r1, r6, r8, fp, ip, sp, lr, pc}
    7b54:	stmdavs	r4!, {r2, r3, r8, r9, fp, ip, lr, pc}
    7b58:			; <UNDEFINED> instruction: 0xf8df465a
    7b5c:			; <UNDEFINED> instruction: 0xf8da0a08
    7b60:	svchi	0x00661004
    7b64:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}^
    7b68:	strbhi	r3, [r6, -r1, lsl #12]!
    7b6c:	ldc2l	7, cr15, [r8], #-1016	; 0xfffffc08
    7b70:			; <UNDEFINED> instruction: 0xf8da682d
    7b74:	addsmi	r3, sp, #20
    7b78:	blls	3fc1e4 <ASN1_STRING_length@plt+0x3f9fd0>
    7b7c:	addsmi	r9, r3, #12, 20	; 0xc000
    7b80:	svcge	0x007af63f
    7b84:	bls	482300 <ASN1_STRING_length@plt+0x4800ec>
    7b88:	ldrdhi	pc, [ip], #-141	; 0xffffff73
    7b8c:	ldmvs	sl, {r0, r3, r8, r9, fp, ip, pc}^
    7b90:	bvs	619408 <ASN1_STRING_length@plt+0x6171f4>
    7b94:			; <UNDEFINED> instruction: 0xf0019207
    7b98:			; <UNDEFINED> instruction: 0xf8dffc2f
    7b9c:	bls	1ce2d4 <ASN1_STRING_length@plt+0x1cc0c0>
    7ba0:			; <UNDEFINED> instruction: 0x46034479
    7ba4:			; <UNDEFINED> instruction: 0xf0002007
    7ba8:	stmiavs	r5!, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
    7bac:	adclt	r2, fp, #6
    7bb0:	blx	2c7e2 <ASN1_STRING_length@plt+0x2a5ce>
    7bb4:			; <UNDEFINED> instruction: 0xf7faf003
    7bb8:	pkhbtmi	lr, r3, ip, lsl #20
    7bbc:			; <UNDEFINED> instruction: 0xf43f2800
    7bc0:	blls	2b273c <ASN1_STRING_length@plt+0x2b0528>
    7bc4:			; <UNDEFINED> instruction: 0xf8df2007
    7bc8:	ldrmi	r1, [sl], -r4, lsr #19
    7bcc:	subseq	r4, ip, r9, ror r4
    7bd0:			; <UNDEFINED> instruction: 0xf0009407
    7bd4:	blls	287430 <ASN1_STRING_length@plt+0x28521c>
    7bd8:	rscsvc	pc, lr, #82837504	; 0x4f00000
    7bdc:	streq	lr, [r4], -fp, lsl #22
    7be0:	addsmi	r6, r3, #14352384	; 0xdb0000
    7be4:	vcgt.s8	d9, d0, d12
    7be8:	blls	268cf4 <ASN1_STRING_length@plt+0x266ae0>
    7bec:	ldmvs	fp, {r0, r2, r3, r5, r7, r9, ip, sp, pc}
    7bf0:	suble	r2, r7, r0, lsl #26
    7bf4:	andeq	pc, r2, #-1073741782	; 0xc000002a
    7bf8:	svcne	0x00182400
    7bfc:	ldrmi	r4, [r1], -r6, lsr #13
    7c00:			; <UNDEFINED> instruction: 0xf850920e
    7c04:	svchi	0x00522f04
    7c08:	svccs	0x0002f821
    7c0c:			; <UNDEFINED> instruction: 0x1c62b91a
    7c10:	ands	pc, r4, r6, lsr #16
    7c14:			; <UNDEFINED> instruction: 0xf10eb294
    7c18:	blx	7cb424 <ASN1_STRING_length@plt+0x7c9210>
    7c1c:	ldrbmi	pc, [r5, #-3726]!	; 0xfffff172	; <UNPREDICTABLE>
    7c20:			; <UNDEFINED> instruction: 0xf8ddd1ef
    7c24:	strcs	ip, [r0, -r8, lsr #32]
    7c28:			; <UNDEFINED> instruction: 0xf0002c00
    7c2c:	sfmcc	f0, 1, [r1], {95}	; 0x5f
    7c30:	andeq	lr, ip, r7, lsl #22
    7c34:	adclt	r1, r4, #32000	; 0x7d00
    7c38:	andsne	pc, r4, r6, lsr r8	; <UNPREDICTABLE>
    7c3c:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    7c40:	andsne	pc, r0, r6, lsr #16
    7c44:	ldrdeq	lr, [r6, -r2]
    7c48:	adclt	r6, pc, #1543503873	; 0x5c000001
    7c4c:	streq	lr, [r1, #2816]	; 0xb00
    7c50:	andsle	r4, r2, #168, 4	; 0x8000000a
    7c54:	blcs	145d9c <ASN1_STRING_length@plt+0x143b88>
    7c58:			; <UNDEFINED> instruction: 0xf83b8f11
    7c5c:	bcs	fca8 <ASN1_STRING_length@plt+0xda94>
    7c60:	orrhi	pc, sl, #0
    7c64:	addslt	r3, r2, #4096	; 0x1000
    7c68:	andscs	pc, r1, fp, lsr #16
    7c6c:			; <UNDEFINED> instruction: 0x1c62b91a
    7c70:	andsne	pc, r4, r6, lsr #16
    7c74:	addmi	fp, r5, #148, 4	; 0x40000009
    7c78:	stccs	8, cr13, [r0], {236}	; 0xec
    7c7c:	ldrmi	sp, [lr, #471]!	; 0x1d7
    7c80:	eorshi	pc, r4, #0, 4
    7c84:	bl	ee4bc <ASN1_STRING_length@plt+0xec2a8>
    7c88:	adcmi	r0, fp, #545259520	; 0x20800000
    7c8c:			; <UNDEFINED> instruction: 0xf8dfd20e
    7c90:	ldrmi	r6, [ip], -r0, ror #17
    7c94:			; <UNDEFINED> instruction: 0xf854447e
    7c98:	stmibvs	r3, {r2, r8, r9, fp}^
    7c9c:	stmdble	r3, {r0, r8, r9, fp, sp}
    7ca0:			; <UNDEFINED> instruction: 0x46313018
    7ca4:			; <UNDEFINED> instruction: 0xf8baf001
    7ca8:	ldmle	r4!, {r0, r2, r5, r7, r9, lr}^
    7cac:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7cb0:	bls	28fcd4 <ASN1_STRING_length@plt+0x28dac0>
    7cb4:			; <UNDEFINED> instruction: 0xf0004479
    7cb8:	ldrbmi	pc, [r8], -r3, lsr #27	; <UNPREDICTABLE>
    7cbc:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cc0:	tstcs	r0, r0, lsl fp
    7cc4:			; <UNDEFINED> instruction: 0xf8534640
    7cc8:	ldcne	12, cr7, [fp, #-144]!	; 0xffffff70
    7ccc:	bcc	fe4434f4 <ASN1_STRING_length@plt+0xfe4412e0>
    7cd0:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cd4:	blcs	2e910 <ASN1_STRING_length@plt+0x2c6fc>
    7cd8:	mvnshi	pc, r0
    7cdc:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ce0:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ce4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7ce8:			; <UNDEFINED> instruction: 0xf8df601a
    7cec:			; <UNDEFINED> instruction: 0xf50d3894
    7cf0:			; <UNDEFINED> instruction: 0xf8df5698
    7cf4:			; <UNDEFINED> instruction: 0x36084890
    7cf8:	movwls	r4, #50299	; 0xc47b
    7cfc:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7d00:	ldrpl	pc, [r8, sp, lsl #10]
    7d04:			; <UNDEFINED> instruction: 0xf8cd3704
    7d08:	ldrbtmi	sl, [fp], #-40	; 0xffffffd8
    7d0c:			; <UNDEFINED> instruction: 0xf8df9307
    7d10:	ldrbtmi	r3, [ip], #-2172	; 0xfffff784
    7d14:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    7d18:	ldrbtmi	r4, [fp], #-1714	; 0xfffff94e
    7d1c:	movwls	r9, #59153	; 0xe711
    7d20:	eorshi	pc, ip, sp, asr #17
    7d24:	blls	33fd70 <ASN1_STRING_length@plt+0x33db5c>
    7d28:	stmdbls	sp, {r3, r4, r6, r9, sl, lr}
    7d2c:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    7d30:	blls	1d9b98 <ASN1_STRING_length@plt+0x1d7984>
    7d34:			; <UNDEFINED> instruction: 0xf8df681d
    7d38:			; <UNDEFINED> instruction: 0xf1052858
    7d3c:	stmiavs	fp!, {r3, sl}
    7d40:	andsvs	r4, r4, sl, ror r4
    7d44:			; <UNDEFINED> instruction: 0xf0002b00
    7d48:			; <UNDEFINED> instruction: 0x210081bc
    7d4c:			; <UNDEFINED> instruction: 0x465022fb
    7d50:			; <UNDEFINED> instruction: 0xf7fa6039
    7d54:	blls	381db4 <ASN1_STRING_length@plt+0x37fba0>
    7d58:	mvnle	r2, r0, lsl #22
    7d5c:			; <UNDEFINED> instruction: 0xf7fa6824
    7d60:	blls	4023f0 <ASN1_STRING_length@plt+0x4001dc>
    7d64:	ldmdavs	sp, {r0, r9, sp}
    7d68:	mvnscs	r6, #6160384	; 0x5e0000
    7d6c:	strls	r4, [r1], #-1561	; 0xfffff9e7
    7d70:	strls	r9, [r3], -r4, lsl #10
    7d74:	stmdals	lr, {r1, ip, pc}
    7d78:	ldrtmi	r9, [r8], -r0
    7d7c:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d80:	bicsvc	pc, r2, #1325400064	; 0x4f000000
    7d84:	ldrtmi	r2, [r9], -r1, asr #5
    7d88:			; <UNDEFINED> instruction: 0xf7fa4648
    7d8c:	mcrne	8, 0, lr, cr4, cr0, {3}
    7d90:	cmphi	lr, r0, asr #5	; <UNPREDICTABLE>
    7d94:	ubfxne	pc, pc, #17, #29
    7d98:			; <UNDEFINED> instruction: 0xf7fa4479
    7d9c:	strmi	lr, [r6], -r8, ror #17
    7da0:			; <UNDEFINED> instruction: 0xf0002800
    7da4:			; <UNDEFINED> instruction: 0xf8df8356
    7da8:			; <UNDEFINED> instruction: 0x460157f0
    7dac:	ldrbtmi	r4, [sp], #-1624	; 0xfffff9a8
    7db0:	ldmdavs	fp, {r0, r1, r3, r5, fp, sp, lr}^
    7db4:	pkhbtmi	r4, r0, r8, lsl #15
    7db8:			; <UNDEFINED> instruction: 0xf7fa4630
    7dbc:	strmi	lr, [r4], -ip, asr #19
    7dc0:			; <UNDEFINED> instruction: 0xf7f94630
    7dc4:			; <UNDEFINED> instruction: 0xf1b8ef9e
    7dc8:	b	110b9d0 <ASN1_STRING_length@plt+0x11097bc>
    7dcc:	vaddhn.i16	d16, q0, q0
    7dd0:	stmdavs	sp!, {r2, r4, r5, r7, r9, pc}
    7dd4:	ldrtmi	r4, [r9], -sl, asr #12
    7dd8:	stmdavs	fp!, {r3, r6, r9, sl, lr}
    7ddc:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7de0:			; <UNDEFINED> instruction: 0xf0402800
    7de4:	sfmcs	f0, 1, [r0], {151}	; 0x97
    7de8:	stmdavs	sl!, {r0, r2, r5, r7, ip, lr, pc}
    7dec:			; <UNDEFINED> instruction: 0xf8dd201c
    7df0:			; <UNDEFINED> instruction: 0xf06fa028
    7df4:	andls	r0, r7, #452984832	; 0x1b000000
    7df8:	svc	0x002ef7f9
    7dfc:			; <UNDEFINED> instruction: 0x179cf8df
    7e00:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    7e04:	andcs	r4, r3, r3, lsl #12
    7e08:	ldc2l	0, cr15, [sl]
    7e0c:			; <UNDEFINED> instruction: 0xf1b90fe4
    7e10:			; <UNDEFINED> instruction: 0xf43f3fff
    7e14:			; <UNDEFINED> instruction: 0x4648a9d0
    7e18:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e1c:	stmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e20:			; <UNDEFINED> instruction: 0x377cf8df
    7e24:	sxtab16	r4, r6, fp, ror #8
    7e28:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7e2c:	ldmib	sp, {r1, r3, r4, r6, r9, sl, lr}^
    7e30:	andcs	r7, r7, sl, lsl #16
    7e34:			; <UNDEFINED> instruction: 0xf8df9102
    7e38:	stmib	sp, {r2, r3, r5, r6, r8, r9, sl, ip}^
    7e3c:	ldrbtmi	r7, [r9], #-2048	; 0xfffff800
    7e40:	ldc2l	0, cr15, [lr], {0}
    7e44:	vpmax.s8	d25, d1, d14
    7e48:	ldclpl	3, cr0, [r3], {10}
    7e4c:			; <UNDEFINED> instruction: 0xf8dab9fb
    7e50:	strbt	r1, [fp], -r4
    7e54:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    7e58:			; <UNDEFINED> instruction: 0xf8da463b
    7e5c:	andcs	r2, r7, r4
    7e60:			; <UNDEFINED> instruction: 0x96004479
    7e64:	stc2l	0, cr15, [ip], {0}
    7e68:	vpmax.s8	d25, d1, d14
    7e6c:	ldclpl	3, cr0, [r3], {10}
    7e70:	svclt	0x00182b00
    7e74:			; <UNDEFINED> instruction: 0xf43f2f57
    7e78:			; <UNDEFINED> instruction: 0xf8dfae7b
    7e7c:			; <UNDEFINED> instruction: 0x46331730
    7e80:	ldrdcs	pc, [r4], -sl
    7e84:	ldrbtmi	r2, [r9], #-4
    7e88:	ldc2	0, cr15, [sl]
    7e8c:			; <UNDEFINED> instruction: 0xf8dfe670
    7e90:	ldrtmi	r1, [r3], -r0, lsr #14
    7e94:	ldrdcs	pc, [r4], -sl
    7e98:	ldrbtmi	r2, [r9], #-4
    7e9c:	ldc2	0, cr15, [r0]
    7ea0:			; <UNDEFINED> instruction: 0xf8dfe7d5
    7ea4:	andcs	r1, r3, r0, lsl r7
    7ea8:	bcs	443714 <ASN1_STRING_length@plt+0x441500>
    7eac:			; <UNDEFINED> instruction: 0xf0004479
    7eb0:			; <UNDEFINED> instruction: 0xf7fffca7
    7eb4:	blls	2b69a4 <ASN1_STRING_length@plt+0x2b4790>
    7eb8:	svccc	0x00e2f893
    7ebc:			; <UNDEFINED> instruction: 0xf43f2b00
    7ec0:			; <UNDEFINED> instruction: 0xf8dfa92e
    7ec4:	strdcs	r1, [r4], -r4
    7ec8:			; <UNDEFINED> instruction: 0xf0004479
    7ecc:	blls	2c7138 <ASN1_STRING_length@plt+0x2c4f24>
    7ed0:			; <UNDEFINED> instruction: 0xf8839a0f
    7ed4:			; <UNDEFINED> instruction: 0xf7ff2fe2
    7ed8:			; <UNDEFINED> instruction: 0xf8dfb922
    7edc:	andcs	r1, r7, r0, ror #13
    7ee0:			; <UNDEFINED> instruction: 0xf0004479
    7ee4:	strb	pc, [r8], -sp, lsl #25	; <UNPREDICTABLE>
    7ee8:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7eec:			; <UNDEFINED> instruction: 0xf7f96800
    7ef0:			; <UNDEFINED> instruction: 0xf8dfeeb4
    7ef4:	ldrbtmi	r1, [r9], #-1740	; 0xfffff934
    7ef8:	andcs	r4, r2, r2, lsl #12
    7efc:	stc2	0, cr15, [r0], {0}
    7f00:	svclt	0x0014f7fe
    7f04:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    7f08:	strls	r2, [r0], -r6
    7f0c:	bcs	443778 <ASN1_STRING_length@plt+0x441564>
    7f10:			; <UNDEFINED> instruction: 0xf8db4479
    7f14:			; <UNDEFINED> instruction: 0xf0003000
    7f18:			; <UNDEFINED> instruction: 0xf7fffc73
    7f1c:			; <UNDEFINED> instruction: 0xf7faba79
    7f20:			; <UNDEFINED> instruction: 0xf8dfe956
    7f24:	ldrtmi	r1, [sl], -r4, lsr #13
    7f28:	stmdavs	r6, {r0, r3, r4, r5, r6, sl, lr}
    7f2c:	rsbsmi	r2, r6, #3
    7f30:	stc2l	0, cr15, [r6], #-0
    7f34:	stmdalt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f38:			; <UNDEFINED> instruction: 0x1690f8df
    7f3c:	ldrbtmi	r2, [r9], #-2
    7f40:	mrrc2	0, 0, pc, lr, cr0	; <UNPREDICTABLE>
    7f44:	mrclt	7, 7, APSR_nzcv, cr2, cr14, {7}
    7f48:			; <UNDEFINED> instruction: 0xf7f94240
    7f4c:			; <UNDEFINED> instruction: 0xf8dfee86
    7f50:	ldrtmi	r1, [sl], -r0, lsl #13
    7f54:			; <UNDEFINED> instruction: 0x46034479
    7f58:			; <UNDEFINED> instruction: 0xf0002002
    7f5c:			; <UNDEFINED> instruction: 0xf7fffc51
    7f60:	submi	fp, r0, #212992	; 0x34000
    7f64:	mrc	7, 3, APSR_nzcv, cr8, cr9, {7}
    7f68:			; <UNDEFINED> instruction: 0x1668f8df
    7f6c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    7f70:	andcs	r4, r2, r3, lsl #12
    7f74:	mcrr2	0, 0, pc, r4, cr0	; <UNPREDICTABLE>
    7f78:	ldrdeq	pc, [r0], -r8
    7f7c:			; <UNDEFINED> instruction: 0xff62f005
    7f80:	ldmlt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f84:	strmi	r4, [r1], -r2, lsl #12
    7f88:	ldrmi	r4, [r6], -r8, lsr #12
    7f8c:			; <UNDEFINED> instruction: 0xf7f94264
    7f90:	svcls	0x0009ef7a
    7f94:	ldrdlt	pc, [r4], #-141	; 0xffffff73
    7f98:	ldrbmi	lr, [r8], -lr
    7f9c:	svc	0x0096f7f9
    7fa0:	bl	2f44c8 <ASN1_STRING_length@plt+0x2f22b4>
    7fa4:	ldrbmi	r0, [r9], -r0, lsl #6
    7fa8:			; <UNDEFINED> instruction: 0xf80369b8
    7fac:			; <UNDEFINED> instruction: 0xf0016c01
    7fb0:	smlattlt	r0, sp, r8, pc	; <UNPREDICTABLE>
    7fb4:	strcc	r6, [r1], #-772	; 0xfffffcfc
    7fb8:	vst1.8	{d20-d22}, [pc :128], sl
    7fbc:	ldrbmi	r5, [r8], -r0, lsl #3
    7fc0:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7fc4:	mvnle	r2, r0, lsl #16
    7fc8:			; <UNDEFINED> instruction: 0x46079b10
    7fcc:			; <UNDEFINED> instruction: 0x1608f8df
    7fd0:	andseq	pc, ip, r3, lsr #3
    7fd4:			; <UNDEFINED> instruction: 0xf0004479
    7fd8:	blls	287c64 <ASN1_STRING_length@plt+0x285a50>
    7fdc:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr}
    7fe0:	bge	fe7850e4 <ASN1_STRING_length@plt+0xfe782ed0>
    7fe4:			; <UNDEFINED> instruction: 0x463b689a
    7fe8:			; <UNDEFINED> instruction: 0xf8523a04
    7fec:	strhi	r1, [fp, -r4, lsl #30]
    7ff0:	addmi	r3, r3, #67108864	; 0x4000000
    7ff4:			; <UNDEFINED> instruction: 0xf7ffd1f9
    7ff8:	submi	fp, r0, #598016	; 0x92000
    7ffc:	mcr	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8000:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8004:			; <UNDEFINED> instruction: 0x46024479
    8008:			; <UNDEFINED> instruction: 0xf0002002
    800c:			; <UNDEFINED> instruction: 0xf7fffbf9
    8010:			; <UNDEFINED> instruction: 0xf7fab8b5
    8014:			; <UNDEFINED> instruction: 0xf8dfe8dc
    8018:	bls	38d740 <ASN1_STRING_length@plt+0x38b52c>
    801c:	stmdavs	r6, {r0, r3, r4, r5, r6, sl, lr}
    8020:			; <UNDEFINED> instruction: 0xf0002007
    8024:	vmlscs.f64	d15, d16, d29
    8028:	ldmdage	r9!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    802c:			; <UNDEFINED> instruction: 0xf7f94630
    8030:			; <UNDEFINED> instruction: 0xf8dfee14
    8034:	bls	38d6fc <ASN1_STRING_length@plt+0x38b4e8>
    8038:			; <UNDEFINED> instruction: 0x46034479
    803c:			; <UNDEFINED> instruction: 0xf0002002
    8040:			; <UNDEFINED> instruction: 0xf7fefbdf
    8044:			; <UNDEFINED> instruction: 0xf8dfbe73
    8048:	ldrbtmi	r3, [fp], #-1440	; 0xfffffa60
    804c:	blt	ffa06050 <ASN1_STRING_length@plt+0xffa03e3c>
    8050:	ldrne	pc, [r8, #2271]	; 0x8df
    8054:	bicsvc	pc, r2, #1325400064	; 0x4f000000
    8058:	movwls	r2, #4801	; 0x12c1
    805c:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    8060:	bcs	fe4438c8 <ASN1_STRING_length@plt+0xfe4416b4>
    8064:	andcs	r4, r3, fp, lsr r6
    8068:	blx	ff2c4072 <ASN1_STRING_length@plt+0xff2c1e5e>
    806c:			; <UNDEFINED> instruction: 0xf7fae661
    8070:	blls	282330 <ASN1_STRING_length@plt+0x28011c>
    8074:	ldmibvs	r8, {r0, r1, r2, fp, sp, lr}^
    8078:			; <UNDEFINED> instruction: 0xf000427f
    807c:	ldrt	pc, [lr], #3827	; 0xef3	; <UNPREDICTABLE>
    8080:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    8084:			; <UNDEFINED> instruction: 0xf7fd4479
    8088:			; <UNDEFINED> instruction: 0xf7fffd91
    808c:			; <UNDEFINED> instruction: 0xf7fab9e7
    8090:			; <UNDEFINED> instruction: 0xf8dfe89e
    8094:	bls	3cd61c <ASN1_STRING_length@plt+0x3cb408>
    8098:	stmdavs	r6, {r0, r3, r4, r5, r6, sl, lr}
    809c:			; <UNDEFINED> instruction: 0xf0002007
    80a0:	vmlacs.f64	d15, d16, d31
    80a4:	ldmdage	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    80a8:			; <UNDEFINED> instruction: 0xf7f94630
    80ac:			; <UNDEFINED> instruction: 0xf8dfedd6
    80b0:	bls	3cd5d8 <ASN1_STRING_length@plt+0x3cb3c4>
    80b4:			; <UNDEFINED> instruction: 0x46034479
    80b8:			; <UNDEFINED> instruction: 0xf0002002
    80bc:			; <UNDEFINED> instruction: 0xf7fefba1
    80c0:			; <UNDEFINED> instruction: 0xf8ddbe35
    80c4:	ldrmi	sl, [ip], -r8, lsr #32
    80c8:	cfmsub32	mvax5, mvfx14, mvfx8, mvfx1
    80cc:	stmdbls	sp, {r4, r7, r9, fp}
    80d0:	svc	0x002ef7f9
    80d4:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    80d8:	andhi	pc, r4, #192, 4
    80dc:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    80e0:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
    80e4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    80e8:	ldrb	r6, [lr, #26]!
    80ec:	blcs	2ed1c <ASN1_STRING_length@plt+0x2cb08>
    80f0:	bicshi	pc, sl, r0
    80f4:			; <UNDEFINED> instruction: 0xf06f9b07
    80f8:	cfsh32ls	mvfx0, mvfx14, #1
    80fc:	movwcs	r1, #2396	; 0x95c
    8100:			; <UNDEFINED> instruction: 0xf50bfb05
    8104:			; <UNDEFINED> instruction: 0x461f445c
    8108:			; <UNDEFINED> instruction: 0xf8364699
    810c:	cmnlt	fp, r2, lsl #30
    8110:	ldrtmi	r9, [r8], -r9, lsl #22
    8114:	bl	e2388 <ASN1_STRING_length@plt+0xe0174>
    8118:	ldmdbpl	r9, {r1, r2, r6, r8, r9}^
    811c:	stc2l	0, cr15, [ip, #8]!
    8120:			; <UNDEFINED> instruction: 0xf0002800
    8124:			; <UNDEFINED> instruction: 0xf109818e
    8128:	strmi	r0, [r7], -r1, lsl #18
    812c:	strhle	r4, [ip, #36]!	; 0x24
    8130:			; <UNDEFINED> instruction: 0xf8cd9707
    8134:	blls	2ac1dc <ASN1_STRING_length@plt+0x2a9fc8>
    8138:			; <UNDEFINED> instruction: 0xf7f90098
    813c:	andls	lr, ip, sl, asr pc
    8140:			; <UNDEFINED> instruction: 0xf0002800
    8144:			; <UNDEFINED> instruction: 0x210081bd
    8148:			; <UNDEFINED> instruction: 0xf0002010
    814c:	cdp	14, 0, cr15, cr8, cr13, {3}
    8150:	stmdacs	r0, {r4, r7, r9, fp}
    8154:			; <UNDEFINED> instruction: 0x81a2f000
    8158:	orrspl	pc, r8, #54525952	; 0x3400000
    815c:	blge	382898 <ASN1_STRING_length@plt+0x380684>
    8160:	tstls	r2, #8, 6	; 0x20000000
    8164:	tstls	r1, #4, 22	; 0x1000
    8168:	ldrcc	pc, [r8], #2271	; 0x8df
    816c:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    8170:			; <UNDEFINED> instruction: 0xf8df447b
    8174:			; <UNDEFINED> instruction: 0xf8cd2494
    8178:	mcr	0, 0, r8, cr9, cr12, {1}
    817c:	ldrbtmi	r3, [sl], #-2576	; 0xfffff5f0
    8180:	blls	1ec9d4 <ASN1_STRING_length@plt+0x1ea7c0>
    8184:			; <UNDEFINED> instruction: 0xf0002b00
    8188:	blls	1e86cc <ASN1_STRING_length@plt+0x1e64b8>
    818c:	ldmvs	sp, {r3, r4, r9, sl, lr}
    8190:	ldc2l	0, cr15, [sl, #8]!
    8194:	andcs	r4, r8, r3, lsl #12
    8198:			; <UNDEFINED> instruction: 0xf7f99307
    819c:	andsls	lr, r0, sl, lsr #30
    81a0:			; <UNDEFINED> instruction: 0xf0002800
    81a4:	blls	428888 <ASN1_STRING_length@plt+0x426674>
    81a8:	strtmi	r2, [r0], -r0, lsl #8
    81ac:			; <UNDEFINED> instruction: 0x4619605d
    81b0:			; <UNDEFINED> instruction: 0xf002601c
    81b4:	strmi	pc, [r5], -r1, lsr #27
    81b8:			; <UNDEFINED> instruction: 0xf0002800
    81bc:	blls	428850 <ASN1_STRING_length@plt+0x42663c>
    81c0:	strls	r9, [sl], #-2572	; 0xfffff5f4
    81c4:	ldrmi	r2, [r9], r1, lsl #8
    81c8:			; <UNDEFINED> instruction: 0xf8d96013
    81cc:			; <UNDEFINED> instruction: 0xf8911004
    81d0:	tstlt	fp, ip, lsr r0
    81d4:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}^
    81d8:	mlsle	r2, r9, r2, r4
    81dc:	andcs	r6, r1, #3325952	; 0x32c000
    81e0:	eorscs	pc, ip, r1, lsl #17
    81e4:	subsle	r2, r6, r0, lsl #22
    81e8:	bl	1a2828 <ASN1_STRING_length@plt+0x1a0614>
    81ec:	strbmi	r0, [r6, #-2179]	; 0xfffff77d
    81f0:			; <UNDEFINED> instruction: 0xf104d248
    81f4:	blls	319ffc <ASN1_STRING_length@plt+0x317de8>
    81f8:	stcls	15, cr3, [sl], {2}
    81fc:	streq	lr, [r7, r3, lsl #22]
    8200:	ldrmi	lr, [r0, #2]!
    8204:	ldmdble	lr!, {r0, r2, r9, sl, lr}
    8208:			; <UNDEFINED> instruction: 0xf8562008
    820c:			; <UNDEFINED> instruction: 0xf7f9ab04
    8210:			; <UNDEFINED> instruction: 0x4601eef0
    8214:			; <UNDEFINED> instruction: 0xf0002800
    8218:	ldrbmi	r8, [ip, #-397]	; 0xfffffe73
    821c:	bls	42924 <ASN1_STRING_length@plt+0x40710>
    8220:	smlalbbhi	pc, r4, r0, r0	; <UNPREDICTABLE>
    8224:	svceq	0x0004f847
    8228:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    822c:	stc2l	0, cr15, [r4, #-8]!
    8230:	mvnle	r2, r0, lsl #16
    8234:	bne	443aa0 <ASN1_STRING_length@plt+0x44188c>
    8238:			; <UNDEFINED> instruction: 0xf0002003
    823c:			; <UNDEFINED> instruction: 0xf06ffae1
    8240:	strtmi	r0, [r8], -fp, lsl #8
    8244:			; <UNDEFINED> instruction: 0xf00268ae
    8248:			; <UNDEFINED> instruction: 0x4605fd9f
    824c:			; <UNDEFINED> instruction: 0xf7f94630
    8250:	stccs	13, cr14, [r0, #-904]	; 0xfffffc78
    8254:	stfcsd	f5, [r0], {245}	; 0xf5
    8258:	ldmib	sp, {r0, r1, r4, r7, r9, fp, ip, lr, pc}^
    825c:	vnmls.f64	d10, d8, d13
    8260:			; <UNDEFINED> instruction: 0xf0000a90
    8264:	blls	207a68 <ASN1_STRING_length@plt+0x205854>
    8268:	tstlt	fp, r7, lsl #16
    826c:	stc2	0, cr15, [ip, #8]
    8270:	mvnsle	r2, r0, lsl #16
    8274:			; <UNDEFINED> instruction: 0xf7f9980c
    8278:	ldrbmi	lr, [r8], -lr, asr #27
    827c:	stcl	7, cr15, [sl, #996]	; 0x3e4
    8280:	svclt	0x007cf7fe
    8284:	stccs	12, cr9, [r0], {10}
    8288:	bls	33c5fc <ASN1_STRING_length@plt+0x33a3e8>
    828c:	movwls	r1, #44643	; 0xae63
    8290:	eorls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8294:	stmdals	r7, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    8298:	stc2	0, cr15, [sl, #8]!
    829c:	andls	r9, r7, sl, lsl #24
    82a0:	blls	50226c <ASN1_STRING_length@plt+0x500058>
    82a4:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    82a8:	muleq	r3, r3, r8
    82ac:	andsvs	r9, r8, r1, lsl fp
    82b0:	blls	499bf8 <ASN1_STRING_length@plt+0x4979e4>
    82b4:	tstcs	r3, r9, lsl r0
    82b8:	ldc2l	0, cr15, [r8, #-0]
    82bc:	ldrdvs	pc, [r0], -r9
    82c0:	rsble	r2, ip, r0, lsl #28
    82c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    82c8:	bmi	fe443b30 <ASN1_STRING_length@plt+0xfe44191c>
    82cc:	and	r4, r4, r7, asr #12
    82d0:			; <UNDEFINED> instruction: 0xf1086836
    82d4:	cdpcs	8, 0, cr0, cr0, cr1, {0}
    82d8:	ldmdavs	r3!, {r0, r1, r5, r6, ip, lr, pc}^
    82dc:			; <UNDEFINED> instruction: 0x46504631
    82e0:	blcc	62e54 <ASN1_STRING_length@plt+0x60c40>
    82e4:			; <UNDEFINED> instruction: 0xf000441f
    82e8:	ldmdavs	r1!, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    82ec:	strtmi	r2, [r0], -r0, lsl #4
    82f0:			; <UNDEFINED> instruction: 0xf0003144
    82f4:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    82f8:	strmi	sp, [r4], -sl, ror #1
    82fc:	submi	lr, r0, #42205184	; 0x2840000
    8300:	stc	7, cr15, [sl], #996	; 0x3e4
    8304:	ldrbtmi	r4, [r9], #-2497	; 0xfffff63f
    8308:	andcs	r4, r2, r2, lsl #12
    830c:	blx	1e44314 <ASN1_STRING_length@plt+0x1e42100>
    8310:	svclt	0x0034f7fe
    8314:	svc	0x005af7f9
    8318:	cdp	8, 1, cr6, cr8, cr9, {1}
    831c:	blls	452d64 <ASN1_STRING_length@plt+0x450b50>
    8320:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    8324:	andcs	r6, r2, r4, lsl #16
    8328:	ldmibmi	r9!, {r0, r8, ip, pc}
    832c:	sfm	f4, 2, [sp, #400]	; 0x190
    8330:	ldrbtmi	r8, [r9], #-2560	; 0xfffff600
    8334:	blx	194433c <ASN1_STRING_length@plt+0x1942128>
    8338:	bls	3818e0 <ASN1_STRING_length@plt+0x37f6cc>
    833c:	ldmdbls	r1, {r3, r6, r9, sl, lr}
    8340:			; <UNDEFINED> instruction: 0xf8dd4645
    8344:			; <UNDEFINED> instruction: 0xf7f9a028
    8348:	ldmiblt	r8!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    834c:	rsbmi	r4, r8, #181248	; 0x2c400
    8350:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8354:	andls	r6, r7, #1703936	; 0x1a0000
    8358:	ldcl	7, cr15, [lr], #-996	; 0xfffffc1c
    835c:	bls	1daa1c <ASN1_STRING_length@plt+0x1d8808>
    8360:			; <UNDEFINED> instruction: 0x46034479
    8364:			; <UNDEFINED> instruction: 0xf0002003
    8368:			; <UNDEFINED> instruction: 0xf7f9fa4b
    836c:	stmdavs	r4, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
    8370:	strb	r4, [fp, #-612]	; 0xfffffd9c
    8374:	mcr	7, 2, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8378:	vqdmulh.s<illegal width 8>	d20, d16, d24
    837c:	stmibmi	r8!, {r2, r7, r9, ip, sp, lr}
    8380:	ldrbtmi	r4, [fp], #-2216	; 0xfffff758
    8384:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8388:	stc	7, cr15, [r4, #-996]!	; 0xfffffc1c
    838c:	andcs	r4, r3, r6, lsr #19
    8390:	bcs	fe443bf8 <ASN1_STRING_length@plt+0xfe4419e4>
    8394:	ldrbtmi	r9, [r9], #-2833	; 0xfffff4ef
    8398:	blx	cc43a0 <ASN1_STRING_length@plt+0xcc218c>
    839c:	ssatmi	lr, #17, r6, asr #15
    83a0:			; <UNDEFINED> instruction: 0xf8d94637
    83a4:	bvs	ff6143bc <ASN1_STRING_length@plt+0xff6121a8>
    83a8:	smladxcs	r0, r8, r4, r4
    83ac:	addeq	lr, r8, r0, lsl #22
    83b0:	mrc	7, 0, APSR_nzcv, cr14, cr9, {7}
    83b4:	ldmdavs	ip, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
    83b8:	strmi	r3, [r6], -r1, lsl #24
    83bc:	blls	3fd444 <ASN1_STRING_length@plt+0x3fb230>
    83c0:	ldmdavs	fp, {r4, r5, r6, r7, r8, fp, ip}
    83c4:	eorge	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    83c8:			; <UNDEFINED> instruction: 0xf8da3c01
    83cc:			; <UNDEFINED> instruction: 0xf1033004
    83d0:	bvs	ff6c88e8 <ASN1_STRING_length@plt+0xff6c66d4>
    83d4:	ldmcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    83d8:			; <UNDEFINED> instruction: 0xf7f94642
    83dc:	ldmdbls	r1, {r7, r8, sl, fp, sp, lr, pc}
    83e0:	movweq	lr, #31496	; 0x7b08
    83e4:	ldcne	8, cr1, [pc, #-968]	; 8024 <ASN1_STRING_length@plt+0x5e10>
    83e8:	stmdbvc	r9, {r3, fp, sp, lr}
    83ec:	ldrshvc	r5, [r1, -r0]
    83f0:			; <UNDEFINED> instruction: 0xf8da9807
    83f4:			; <UNDEFINED> instruction: 0xf0021004
    83f8:	stclne	12, cr15, [r3], #-1004	; 0xfffffc14
    83fc:	bicsle	r9, lr, r7
    8400:	ldrdne	pc, [r4], -r9
    8404:			; <UNDEFINED> instruction: 0x9c0a19f0
    8408:			; <UNDEFINED> instruction: 0xf7f93144
    840c:	stmibmi	r7, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    8410:	andcs	r4, r3, r2, lsr r6
    8414:			; <UNDEFINED> instruction: 0xf0004479
    8418:			; <UNDEFINED> instruction: 0x4630f9f3
    841c:	ldcl	7, cr15, [sl], #996	; 0x3e4
    8420:			; <UNDEFINED> instruction: 0xf000980f
    8424:			; <UNDEFINED> instruction: 0xe72efcf1
    8428:	beq	fe443c90 <ASN1_STRING_length@plt+0xfe441a7c>
    842c:	blge	382ba8 <ASN1_STRING_length@plt+0x380994>
    8430:			; <UNDEFINED> instruction: 0xffe2f000
    8434:	ldrbtmi	r4, [r9], #-2430	; 0xfffff682
    8438:	andcs	r4, r3, r2, lsl #12
    843c:			; <UNDEFINED> instruction: 0xf9e0f000
    8440:	ldmdbmi	ip!, {r0, r2, r3, r8, r9, sl, sp, lr, pc}^
    8444:	andcs	r9, r3, ip
    8448:	smlsdxls	r7, r9, r4, r4
    844c:			; <UNDEFINED> instruction: 0xf9d8f000
    8450:	ldmdbmi	r9!, {r0, r3, r8, r9, sl, sp, lr, pc}^
    8454:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    8458:	mulcs	r3, r0, sl
    845c:	smlsdxls	r0, r9, r4, r4
    8460:			; <UNDEFINED> instruction: 0xf9cef000
    8464:			; <UNDEFINED> instruction: 0xf7f94620
    8468:	strbt	lr, [r2], #-3476	; 0xfffff26c
    846c:	vpadd.i8	q10, q0, <illegal reg q9.5>
    8470:	ldmdbmi	r3!, {r0, r1, r2, r5, r6, r9, ip, sp, lr}^
    8474:	ldrbtmi	r4, [fp], #-2163	; 0xfffff78d
    8478:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    847c:	stc	7, cr15, [sl], #996	; 0x3e4
    8480:	andcs	r4, r3, r1, ror r9
    8484:			; <UNDEFINED> instruction: 0xf0004479
    8488:			; <UNDEFINED> instruction: 0xf7fef9bb
    848c:	stmdbmi	pc!, {r0, r6, r7, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    8490:	ldrbtmi	r2, [r9], #-3
    8494:			; <UNDEFINED> instruction: 0xf9b4f000
    8498:	svclt	0x00baf7fe
    849c:	andcs	r4, r3, ip, ror #18
    84a0:			; <UNDEFINED> instruction: 0xf0004479
    84a4:	ldrb	pc, [lr], sp, lsr #19	; <UNPREDICTABLE>
    84a8:	strb	r9, [r4], -r7, lsl #6
    84ac:			; <UNDEFINED> instruction: 0xf44f4b69
    84b0:	stmdbmi	r9!, {r5, r6, r7, r9, sp, lr}^
    84b4:	ldrbtmi	r4, [fp], #-2153	; 0xfffff797
    84b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    84bc:	stc	7, cr15, [sl], {249}	; 0xf9
    84c0:	andcs	r4, r3, r7, ror #18
    84c4:			; <UNDEFINED> instruction: 0xf0004479
    84c8:			; <UNDEFINED> instruction: 0xe6ccf99b
    84cc:	andscs	r9, r5, #1792	; 0x700
    84d0:	tstcs	r1, r4, ror #22
    84d4:	stmiapl	r3!, {r2, r5, r6, fp, lr}^
    84d8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    84dc:	ldcl	7, cr15, [lr, #-996]	; 0xfffffc1c
    84e0:	stclt	7, cr15, [r4], #-1016	; 0xfffffc08
    84e4:	mrc	7, 3, APSR_nzcv, cr2, cr9, {7}
    84e8:	vnmla.f16	s8, s16, s1
    84ec:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    84f0:	andcs	r6, r2, r4, lsl #16
    84f4:	svclt	0x00d42c00
    84f8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    84fc:			; <UNDEFINED> instruction: 0xf980f000
    8500:	mrclt	7, 2, APSR_nzcv, cr9, cr14, {7}
    8504:	andcs	r4, r3, sl, asr r9
    8508:	blge	382c84 <ASN1_STRING_length@plt+0x380a70>
    850c:			; <UNDEFINED> instruction: 0xf0004479
    8510:			; <UNDEFINED> instruction: 0xe6a4f977
    8514:	andcs	r4, r3, r7, asr r9
    8518:	blge	382c94 <ASN1_STRING_length@plt+0x380a80>
    851c:			; <UNDEFINED> instruction: 0xf0004479
    8520:	ldr	pc, [ip], pc, ror #18
    8524:			; <UNDEFINED> instruction: 0x46224954
    8528:	ldrbtmi	r2, [r9], #-3
    852c:			; <UNDEFINED> instruction: 0xf968f000
    8530:	ldmlt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8534:	andcs	r4, r3, r1, asr r9
    8538:	streq	pc, [fp], #-111	; 0xffffff91
    853c:			; <UNDEFINED> instruction: 0xf0004479
    8540:			; <UNDEFINED> instruction: 0xe67ef95f
    8544:	andeq	pc, r0, r0
    8548:	andeq	lr, r0, r4, ror #31
    854c:	andeq	lr, r0, r4, lsl pc
    8550:	ldrdeq	lr, [r0], -r8
    8554:	andeq	pc, r0, sl, rrx
    8558:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
    855c:	andeq	pc, r0, ip, lsl r1	; <UNPREDICTABLE>
    8560:	andeq	pc, r0, r2, asr #3
    8564:	andeq	lr, r0, r0, lsl r5
    8568:	andeq	lr, r0, ip, lsl #31
    856c:	andeq	pc, r0, r8, ror r0	; <UNPREDICTABLE>
    8570:			; <UNDEFINED> instruction: 0xffffccfd
    8574:	andeq	pc, r0, r4, rrx
    8578:	andeq	r2, r2, r0, asr #7
    857c:	andeq	r1, r2, r2, lsr lr
    8580:	andeq	r2, r2, ip, lsr #7
    8584:	andeq	r1, r2, r6, lsl #28
    8588:	muleq	r2, sl, r3
    858c:	andeq	pc, r0, r2, lsr r0	; <UNPREDICTABLE>
    8590:	andeq	r2, r2, r4, ror #6
    8594:	andeq	lr, r0, r0, ror #31
    8598:	strdeq	r2, [r2], -r6
    859c:	andeq	lr, r0, sl, ror #31
    85a0:	ldrdeq	lr, [r0], -ip
    85a4:	muleq	r0, sl, sp
    85a8:	andeq	lr, r0, r8, lsr sp
    85ac:	andeq	lr, r0, r6, lsr sp
    85b0:	andeq	lr, r0, r6, ror #26
    85b4:	andeq	lr, r0, r4, lsl sl
    85b8:	andeq	lr, r0, r8, lsr #18
    85bc:	andeq	lr, r0, ip, ror ip
    85c0:	andeq	lr, r0, r6, lsl #15
    85c4:	andeq	lr, r0, ip, lsr sl
    85c8:	andeq	lr, r0, ip, lsr #1
    85cc:	andeq	lr, r0, r6, ror #5
    85d0:	andeq	lr, r0, r0, ror #4
    85d4:	andeq	lr, r0, r6, ror #4
    85d8:			; <UNDEFINED> instruction: 0xffffc9b1
    85dc:	andeq	lr, r0, r0, lsr #28
    85e0:	andeq	lr, r0, r0, ror #13
    85e4:	andeq	lr, r0, r8, lsr r7
    85e8:	strdeq	r1, [r2], -r6
    85ec:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    85f0:	muleq	r0, r8, r9
    85f4:	strdeq	lr, [r0], -r0
    85f8:			; <UNDEFINED> instruction: 0x0000e6bc
    85fc:	andeq	r1, r2, r0, asr #31
    8600:	andeq	r1, r2, r2, lsr sl
    8604:	andeq	lr, r0, r0, asr #22
    8608:	strdeq	lr, [r0], -r6
    860c:	andeq	lr, r0, r2, asr #22
    8610:	muleq	r0, sl, sl
    8614:	andeq	r1, r2, r4, asr sp
    8618:	andeq	lr, r0, ip, asr #20
    861c:	andeq	lr, r0, r2, lsl #25
    8620:	muleq	r0, ip, sl
    8624:	andeq	lr, r0, r6, lsl r9
    8628:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    862c:			; <UNDEFINED> instruction: 0x0000e8b8
    8630:			; <UNDEFINED> instruction: 0x0000e8ba
    8634:	andeq	lr, r0, r8, ror #16
    8638:	andeq	lr, r0, r0, lsr #18
    863c:	andeq	lr, r0, lr, lsl #23
    8640:	andeq	sp, r0, r8, lsr #19
    8644:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    8648:	muleq	r0, r4, r4
    864c:	andeq	lr, r0, r6, ror #9
    8650:	andeq	lr, r0, r0, lsl r8
    8654:	andeq	lr, r0, lr, lsr #22
    8658:	andeq	sp, r0, r8, ror #18
    865c:	andeq	lr, r0, r6, lsr #16
    8660:	andeq	lr, r0, ip, ror #15
    8664:	andeq	r0, r0, r0, lsr #4
    8668:	andeq	sp, r0, r4, lsr sp
    866c:	andeq	sp, r0, r6, ror #21
    8670:	andeq	lr, r0, r4, lsr #15
    8674:	muleq	r0, r4, r7
    8678:	strdeq	lr, [r0], -r6
    867c:	andeq	lr, r0, r4, ror r7
    8680:	blcs	1500b4 <ASN1_STRING_length@plt+0x14dea0>
    8684:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8688:	movweq	pc, #24579	; 0x6003	; <UNPREDICTABLE>
    868c:	ldmdbeq	r2, {r2, r3, r8, r9, sl, fp}
    8690:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    8694:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    8698:			; <UNDEFINED> instruction: 0x47704478
    869c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    86a0:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    86a4:			; <UNDEFINED> instruction: 0x47704478
    86a8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    86ac:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    86b0:			; <UNDEFINED> instruction: 0x47704478
    86b4:	addlt	fp, r3, r0, lsr r5
    86b8:			; <UNDEFINED> instruction: 0xf04f4d0c
    86bc:	strdls	r3, [r1, -pc]
    86c0:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    86c4:	strls	r2, [r0, #-288]	; 0xfffffee0
    86c8:			; <UNDEFINED> instruction: 0xf7f94604
    86cc:	strtmi	lr, [r0], -r4, asr #24
    86d0:	ldclt	0, cr11, [r0, #-12]!
    86d4:	ldrdeq	lr, [r0], -r2
    86d8:	andeq	lr, r0, r4, lsr #19
    86dc:			; <UNDEFINED> instruction: 0x0000e9be
    86e0:	andeq	lr, r0, r0, lsr #19
    86e4:	andeq	lr, r0, r2, lsr #19
    86e8:	andeq	lr, r0, r4, lsr #19
    86ec:	andeq	lr, r0, sl, lsr #19
    86f0:	mvnsmi	lr, #737280	; 0xb4000
    86f4:	bmi	9d9f50 <ASN1_STRING_length@plt+0x9d7d3c>
    86f8:	blmi	9d9f78 <ASN1_STRING_length@plt+0x9d7d64>
    86fc:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    8700:			; <UNDEFINED> instruction: 0xf8dda807
    8704:	strmi	r9, [pc], -r4, rrx
    8708:			; <UNDEFINED> instruction: 0xf8dd58d3
    870c:	ldmdavs	fp, {r5, r6, pc}
    8710:			; <UNDEFINED> instruction: 0xf04f930f
    8714:			; <UNDEFINED> instruction: 0xf7ff0300
    8718:			; <UNDEFINED> instruction: 0x464affb3
    871c:	tstcs	r1, sl, lsl fp
    8720:	stmdage	r6, {r2, r9, sl, lr}
    8724:	stcl	7, cr15, [ip, #-996]	; 0xfffffc1c
    8728:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    872c:	blle	5d2734 <ASN1_STRING_length@plt+0x5d0520>
    8730:	stmdals	r6, {r0, r1, r3, r4, r8, r9, fp, lr}
    8734:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8738:	blmi	6b6eec <ASN1_STRING_length@plt+0x6b4cd8>
    873c:	svcmi	0x001a2101
    8740:	ldmibpl	r2, {r0, r1, r4, r6, r7, fp, ip, lr}^
    8744:	ldmdavs	fp, {r2, ip, pc}
    8748:	bmi	622790 <ASN1_STRING_length@plt+0x62057c>
    874c:	stmdavs	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8750:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8754:			; <UNDEFINED> instruction: 0xf7f94500
    8758:	stmdals	r6, {r2, r5, r6, sl, fp, sp, lr, pc}
    875c:	bl	16c6748 <ASN1_STRING_length@plt+0x16c4534>
    8760:	blmi	35afb4 <ASN1_STRING_length@plt+0x358da0>
    8764:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8768:	blls	3e27d8 <ASN1_STRING_length@plt+0x3e05c4>
    876c:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    8770:	pop	{r0, r4, ip, sp, pc}
    8774:	bmi	3e973c <ASN1_STRING_length@plt+0x3e7528>
    8778:	andls	r4, r3, r3, lsr #12
    877c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8780:			; <UNDEFINED> instruction: 0xf8cd4638
    8784:	strls	r8, [r1], -r8
    8788:			; <UNDEFINED> instruction: 0xf7f99500
    878c:			; <UNDEFINED> instruction: 0xe7e4ebf6
    8790:	mcrr	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    8794:	andeq	r1, r2, sl, asr #13
    8798:	andeq	r0, r0, r4, lsl r2
    879c:	muleq	r2, lr, r6
    87a0:	andeq	r1, r2, r4, ror r9
    87a4:	andeq	r0, r0, r8, lsl r2
    87a8:	andeq	r0, r0, r0, lsr #4
    87ac:	andeq	lr, r0, r8, lsr #18
    87b0:	andeq	r1, r2, r4, ror #12
    87b4:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    87b8:	ldrlt	r4, [r0], #-2825	; 0xfffff4f7
    87bc:	cfstrsmi	mvf4, [r9], {123}	; 0x7b
    87c0:	ldrbtmi	r7, [ip], #-24	; 0xffffffe8
    87c4:			; <UNDEFINED> instruction: 0xf85db910
    87c8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    87cc:	andscs	r4, r8, #6144	; 0x1800
    87d0:	stmiapl	r3!, {r1, r8, sp}^
    87d4:	blmi	146950 <ASN1_STRING_length@plt+0x14473c>
    87d8:			; <UNDEFINED> instruction: 0xf7f96818
    87dc:	svclt	0x0000bb3f
    87e0:	andeq	r1, r2, ip, ror #17
    87e4:	andeq	r1, r2, r6, lsl #12
    87e8:	andeq	r0, r0, r8, lsl r2
    87ec:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    87f0:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    87f4:			; <UNDEFINED> instruction: 0xf7f94770
    87f8:	svclt	0x0000bc5b
    87fc:			; <UNDEFINED> instruction: 0x000218ba
    8800:	blmi	af5840 <ASN1_STRING_length@plt+0xaf362c>
    8804:	ldrbtmi	r4, [fp], #-2347	; 0xfffff6d5
    8808:	ldrbtmi	r4, [r9], #-2603	; 0xfffff5d5
    880c:	ldrblt	r6, [r0, #-2075]!	; 0xfffff7e5
    8810:	stmpl	sl, {r0, r1, r7, r9, lr}
    8814:	stcmi	0, cr11, [r9, #-572]!	; 0xfffffdc4
    8818:	andls	r6, sp, #1179648	; 0x120000
    881c:	andeq	pc, r0, #79	; 0x4f
    8820:	ldrbtmi	r9, [sp], #-2579	; 0xfffff5ed
    8824:	bmi	9bf05c <ASN1_STRING_length@plt+0x9bce48>
    8828:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    882c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8830:	subsmi	r9, sl, sp, lsl #22
    8834:	andlt	sp, pc, r9, lsr r1	; <UNPREDICTABLE>
    8838:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    883c:	ldrbmi	fp, [r0, -r3]!
    8840:			; <UNDEFINED> instruction: 0x4604ab14
    8844:	stmdage	r3, {r0, r8, sp}
    8848:			; <UNDEFINED> instruction: 0xf7f99304
    884c:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    8850:	blls	ff7fc <ASN1_STRING_length@plt+0xfd5e8>
    8854:	rscle	r2, r6, r0, lsl #22
    8858:	strtmi	sl, [r1], -r5, lsl #16
    885c:			; <UNDEFINED> instruction: 0xff10f7ff
    8860:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    8864:			; <UNDEFINED> instruction: 0x46067812
    8868:	bmi	5f6f18 <ASN1_STRING_length@plt+0x5f4d04>
    886c:	blmi	5d0c78 <ASN1_STRING_length@plt+0x5cea64>
    8870:	stmiapl	sp!, {r3, r5, r7, fp, ip, lr}^
    8874:	stmdavs	r3, {r0, r1, r9, fp, ip, pc}
    8878:	stmib	sp, {r3, r5, fp, sp, lr}^
    887c:	bmi	521084 <ASN1_STRING_length@plt+0x51ee70>
    8880:			; <UNDEFINED> instruction: 0xf7f9447a
    8884:	stmdals	r3, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    8888:	b	ff146874 <ASN1_STRING_length@plt+0xff144660>
    888c:	stclle	12, cr2, [sl], {2}
    8890:			; <UNDEFINED> instruction: 0xf7f92001
    8894:	stcls	12, cr14, [r3, #-576]	; 0xfffffdc0
    8898:	bmi	39a0ac <ASN1_STRING_length@plt+0x397e98>
    889c:	strtmi	r2, [r0], -r1, lsl #2
    88a0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    88a4:	bl	1a46890 <ASN1_STRING_length@plt+0x1a4467c>
    88a8:			; <UNDEFINED> instruction: 0xf7f9e7ed
    88ac:	svclt	0x0000ebb4
    88b0:	andeq	r1, r2, lr, asr #16
    88b4:			; <UNDEFINED> instruction: 0x000215be
    88b8:	andeq	r0, r0, r4, lsl r2
    88bc:	andeq	r1, r2, r6, lsr #11
    88c0:	muleq	r2, lr, r5
    88c4:	andeq	r1, r2, r6, asr #16
    88c8:	andeq	r0, r0, r8, lsl r2
    88cc:	andeq	r0, r0, r0, lsr #4
    88d0:	andeq	lr, r0, r0, lsl r8
    88d4:	strdeq	lr, [r0], -r4
    88d8:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    88dc:			; <UNDEFINED> instruction: 0x4604447b
    88e0:			; <UNDEFINED> instruction: 0xf0016019
    88e4:	stmdbmi	r5, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    88e8:	andcs	r4, r0, #32, 12	; 0x2000000
    88ec:			; <UNDEFINED> instruction: 0x4010e8bd
    88f0:			; <UNDEFINED> instruction: 0xf0014479
    88f4:	svclt	0x0000b983
    88f8:	andeq	r1, r2, r8, ror r7
    88fc:			; <UNDEFINED> instruction: 0xfffffdfd
    8900:	andcs	r4, r1, r3, lsl fp
    8904:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
    8908:	ldrblt	r4, [r0, #-2323]!	; 0xfffff6ed
    890c:	ldmpl	fp, {r0, r3, r4, r5, r6, sl, lr}
    8910:	ldcmi	14, cr4, [r3], {18}
    8914:	ldrbtmi	r6, [lr], #-2074	; 0xfffff7e6
    8918:	b	1c6904 <ASN1_STRING_length@plt+0x1c46f0>
    891c:	bmi	49b568 <ASN1_STRING_length@plt+0x499354>
    8920:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    8924:	ldrbtmi	r1, [sl], #-3365	; 0xfffff2db
    8928:	ldrtmi	r3, [r1], -ip, lsl #8
    892c:	tstlt	r3, r1
    8930:			; <UNDEFINED> instruction: 0xf7f96812
    8934:	adcmi	lr, r5, #4096000	; 0x3e8000
    8938:			; <UNDEFINED> instruction: 0xf855d008
    893c:	ldrtmi	r2, [r1], -r4, lsl #22
    8940:	ldmvs	r3, {r0, sp}
    8944:	mvnsle	r2, r0, lsl #22
    8948:	mvnsle	r4, r5, lsr #5
    894c:	svclt	0x0000bd70
    8950:	andeq	r1, r2, r2, asr #9
    8954:	andeq	r0, r0, r8, lsl r2
    8958:	andeq	lr, r0, r4, asr #15
    895c:	ldrdeq	lr, [r0], -r6
    8960:	andeq	r1, r2, ip, asr #5
    8964:	andeq	lr, r0, sl, ror r7
    8968:	andeq	r1, r2, lr, lsr #5
    896c:	blcs	18f5f34 <ASN1_STRING_length@plt+0x18f3d20>
    8970:	ldmib	sp, {r2, r7, ip, sp, pc}^
    8974:	andle	r5, lr, r8, lsl #12
    8978:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    897c:	strmi	r9, [fp], -r0, lsl #4
    8980:	tstcs	r1, r7, lsl #20
    8984:	ldrbtmi	r9, [sl], #-1539	; 0xfffff9fd
    8988:	strmi	lr, [r1, #-2509]	; 0xfffff633
    898c:	bl	1246978 <ASN1_STRING_length@plt+0x1244764>
    8990:	andlt	r0, r4, r0, asr #31
    8994:	stcmi	13, cr11, [r3], {112}	; 0x70
    8998:			; <UNDEFINED> instruction: 0xe7ef447c
    899c:	andeq	lr, r0, sl, lsl #17
    89a0:	andeq	lr, r0, r6, lsl #17
    89a4:	andeq	lr, r0, r0, ror #16
    89a8:	addlt	fp, r5, r0, lsr r5
    89ac:	strpl	lr, [r8], #-2525	; 0xfffff623
    89b0:	movwcs	lr, #2509	; 0x9cd
    89b4:	bmi	15a1e8 <ASN1_STRING_length@plt+0x157fd4>
    89b8:	strls	r2, [r2, #-257]	; 0xfffffeff
    89bc:	strls	r4, [r3], #-1146	; 0xfffffb86
    89c0:	bl	bc69ac <ASN1_STRING_length@plt+0xbc4798>
    89c4:	andlt	r0, r5, r0, asr #31
    89c8:	svclt	0x0000bd30
    89cc:	andeq	sp, r0, ip, ror r3
    89d0:			; <UNDEFINED> instruction: 0x212fb570
    89d4:	strmi	fp, [r5], -r4, lsl #1
    89d8:			; <UNDEFINED> instruction: 0x46144610
    89dc:			; <UNDEFINED> instruction: 0xf7f9461e
    89e0:	smlalttlt	lr, r8, r2, r9
    89e4:	blne	db220 <ASN1_STRING_length@plt+0xd900c>
    89e8:	strtmi	r2, [r8], -r1, lsl #2
    89ec:	strls	r4, [r0], #-1146	; 0xfffffb86
    89f0:	bl	5c69dc <ASN1_STRING_length@plt+0x5c47c8>
    89f4:	blle	3929fc <ASN1_STRING_length@plt+0x3907e8>
    89f8:	strtmi	r9, [r8], -r8, lsl #20
    89fc:	tstcs	r1, r9, lsl #22
    8a00:	andls	r9, r1, #0, 8
    8a04:	movwls	r4, #10758	; 0x2a06
    8a08:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    8a0c:	bl	2469f8 <ASN1_STRING_length@plt+0x2447e4>
    8a10:	andlt	r0, r4, r0, asr #31
    8a14:	andcs	fp, r1, r0, ror sp
    8a18:	ldcllt	0, cr11, [r0, #-16]!
    8a1c:	andeq	lr, r0, ip, lsl #17
    8a20:	andeq	lr, r0, lr, asr #16
    8a24:	svcmi	0x00f0e92d
    8a28:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    8a2c:	strmi	r8, [r6], -r2, lsl #22
    8a30:	ldmibmi	r1!, {r4, r5, r7, r8, r9, fp, lr}
    8a34:	ldrbtmi	r4, [fp], #-2737	; 0xfffff54f
    8a38:	cfstr32mi	mvfx15, [r3, #692]	; 0x2b4
    8a3c:	addlt	r4, pc, r9, ror r4	; <UNPREDICTABLE>
    8a40:	adcsls	pc, ip, #14614528	; 0xdf0000
    8a44:	adcsge	pc, ip, #14614528	; 0xdf0000
    8a48:	movwls	sl, #20234	; 0x4f0a
    8a4c:	blmi	feb99e38 <ASN1_STRING_length@plt+0xfeb97c24>
    8a50:			; <UNDEFINED> instruction: 0xf8df44fa
    8a54:	ldrbtmi	fp, [fp], #-696	; 0xfffffd48
    8a58:	adcshi	pc, r4, #14614528	; 0xdf0000
    8a5c:	blge	3ad678 <ASN1_STRING_length@plt+0x3ab464>
    8a60:			; <UNDEFINED> instruction: 0xf50d9306
    8a64:	stmpl	sl, {r0, r1, r7, r8, r9, lr}
    8a68:	ldrbtmi	r3, [fp], #820	; 0x334
    8a6c:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
    8a70:			; <UNDEFINED> instruction: 0xf04f601a
    8a74:	strbmi	r0, [fp], -r0, lsl #4
    8a78:	ldrbmi	r9, [r2], -r0, lsl #14
    8a7c:	ldrtmi	r4, [r0], -r9, lsr #12
    8a80:	eorsvs	r2, ip, r0, lsl #8
    8a84:	ldmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a88:	rsbsle	r1, pc, r3, asr #24
    8a8c:	subsle	r2, ip, r8, ror #16
    8a90:	ldmdacs	pc!, {r0, r1, r5, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
    8a94:	stmdacs	r6!, {r0, r3, r4, r5, ip, lr, pc}^
    8a98:	blmi	fe7bcfd0 <ASN1_STRING_length@plt+0xfe7badbc>
    8a9c:			; <UNDEFINED> instruction: 0xf8584658
    8aa0:	ldmdavs	r9, {r0, r1, ip, sp}
    8aa4:			; <UNDEFINED> instruction: 0xf7f99107
    8aa8:	stmdbls	r7, {r7, r8, r9, fp, sp, lr, pc}
    8aac:	blmi	fe6b6f14 <ASN1_STRING_length@plt+0xfe6b4d00>
    8ab0:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
    8ab4:	ldmmi	r9, {r2, r8, r9, ip, pc}
    8ab8:	ldrbtmi	r9, [r8], #-263	; 0xfffffef9
    8abc:	bl	1d46aa8 <ASN1_STRING_length@plt+0x1d44894>
    8ac0:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
    8ac4:	ldmmi	r6, {r2, r6, r8, ip, lr, pc}
    8ac8:			; <UNDEFINED> instruction: 0xf7f94478
    8acc:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    8ad0:	blmi	fe53d038 <ASN1_STRING_length@plt+0xfe53ae24>
    8ad4:	movwls	r4, #17531	; 0x447b
    8ad8:	stmdacs	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    8adc:	blmi	fe37cf8c <ASN1_STRING_length@plt+0xfe37ad78>
    8ae0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8ae4:	movwls	r6, #22555	; 0x581b
    8ae8:			; <UNDEFINED> instruction: 0xf7f9e7c5
    8aec:	blmi	fe3c38b4 <ASN1_STRING_length@plt+0xfe3c16a0>
    8af0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8af4:	ldmdavs	r8, {r1, fp, sp, lr}
    8af8:	bcs	9a3ac <ASN1_STRING_length@plt+0x98198>
    8afc:	rschi	pc, fp, r0
    8b00:	smlabbcs	r1, sl, sl, r4
    8b04:			; <UNDEFINED> instruction: 0xf7f9447a
    8b08:	strcs	lr, [r1], #-2700	; 0xfffff574
    8b0c:			; <UNDEFINED> instruction: 0xf50d4988
    8b10:	bmi	1e99924 <ASN1_STRING_length@plt+0x1e97710>
    8b14:	ldrbtmi	r3, [r9], #-820	; 0xfffffccc
    8b18:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8b1c:	subsmi	r6, r1, sl, lsl r8
    8b20:	rschi	pc, r5, r0, asr #32
    8b24:			; <UNDEFINED> instruction: 0xf50d4620
    8b28:	andlt	r4, pc, r3, lsl #27
    8b2c:	blhi	c3e28 <ASN1_STRING_length@plt+0xc1c14>
    8b30:	svchi	0x00f0e8bd
    8b34:			; <UNDEFINED> instruction: 0x46034d7c
    8b38:	tstcs	r1, lr, ror sl
    8b3c:			; <UNDEFINED> instruction: 0xf858460c
    8b40:	ldrbtmi	r0, [sl], #-5
    8b44:			; <UNDEFINED> instruction: 0xf7f96800
    8b48:			; <UNDEFINED> instruction: 0xf7ffea6c
    8b4c:			; <UNDEFINED> instruction: 0xe7ddfed9
    8b50:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    8b54:	bl	a46b40 <ASN1_STRING_length@plt+0xa4492c>
    8b58:	stmdbls	r7, {r7, r8, ip, sp, pc}
    8b5c:	orrle	r2, sl, r0, lsl #24
    8b60:			; <UNDEFINED> instruction: 0x460b4871
    8b64:	tstcs	r1, r5, ror sl
    8b68:			; <UNDEFINED> instruction: 0xf858460c
    8b6c:	ldrbtmi	r0, [sl], #-0
    8b70:			; <UNDEFINED> instruction: 0xf7f96800
    8b74:			; <UNDEFINED> instruction: 0xf7ffea56
    8b78:	strb	pc, [r7, r3, asr #29]	; <UNPREDICTABLE>
    8b7c:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    8b80:	ldrb	r9, [r8, -r4, lsl #6]!
    8b84:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
    8b88:	ldrb	r9, [r4, -r4, lsl #6]!
    8b8c:			; <UNDEFINED> instruction: 0xf1a39b06
    8b90:			; <UNDEFINED> instruction: 0xf7f9000c
    8b94:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    8b98:	addhi	pc, r2, r0, asr #5
    8b9c:	vmulge.f16	s19, s26, s12	; <UNPREDICTABLE>
    8ba0:	vst1.16	{d20-d21}, [pc :128], r9
    8ba4:			; <UNDEFINED> instruction: 0xf1015380
    8ba8:			; <UNDEFINED> instruction: 0x46300576
    8bac:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    8bb0:	andls	r9, r0, #4194304	; 0x400000
    8bb4:			; <UNDEFINED> instruction: 0xf7f92201
    8bb8:	stmdbmi	r4!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
    8bbc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8bc0:	ldmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bc4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8bc8:	stmdals	r5, {r0, r1, r2, r3, r7, ip, lr, pc}
    8bcc:	mvnne	pc, r0, asr #4
    8bd0:			; <UNDEFINED> instruction: 0xff0af000
    8bd4:	blle	1bd2bdc <ASN1_STRING_length@plt+0x1bd09c8>
    8bd8:	stmdals	r5, {r0, r2, r3, r4, r6, r8, fp, lr}
    8bdc:			; <UNDEFINED> instruction: 0xf7f94479
    8be0:	vmla.f16	s28, s17, s8
    8be4:	stmdacs	r0, {r4, r7, r9, fp}
    8be8:	blmi	16bcde0 <ASN1_STRING_length@plt+0x16babcc>
    8bec:	bpl	fe386028 <ASN1_STRING_length@plt+0xfe383e14>
    8bf0:	blpl	11c602c <ASN1_STRING_length@plt+0x11c3e18>
    8bf4:	beq	545024 <ASN1_STRING_length@plt+0x542e10>
    8bf8:			; <UNDEFINED> instruction: 0xf10b447b
    8bfc:	vmov.16	d8[0], r0
    8c00:			; <UNDEFINED> instruction: 0x46323a10
    8c04:	orrpl	pc, r0, pc, asr #8
    8c08:			; <UNDEFINED> instruction: 0xf7f94650
    8c0c:	orrslt	lr, r8, #128, 16	; 0x800000
    8c10:	mulcc	r0, sl, r8
    8c14:	rscsle	r2, r4, r3, lsr #22
    8c18:	stmdbpl	r6, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    8c1c:			; <UNDEFINED> instruction: 0xf1099b06
    8c20:			; <UNDEFINED> instruction: 0xee180934
    8c24:			; <UNDEFINED> instruction: 0xf1a31a10
    8c28:			; <UNDEFINED> instruction: 0x46500514
    8c2c:			; <UNDEFINED> instruction: 0x464a3b15
    8c30:	strcc	lr, [r0, #-2509]	; 0xfffff633
    8c34:	smlsdls	r2, fp, r6, r4
    8c38:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c3c:			; <UNDEFINED> instruction: 0xd1232805
    8c40:			; <UNDEFINED> instruction: 0xf8139b06
    8c44:			; <UNDEFINED> instruction: 0xf1a33c15
    8c48:	stmdbcs	r1, {r1, r5, r6, r8}
    8c4c:			; <UNDEFINED> instruction: 0xf8d5d81c
    8c50:	strbmi	ip, [r9], -r0
    8c54:	mrc	6, 0, r4, cr8, cr10, {2}
    8c58:			; <UNDEFINED> instruction: 0xf8cd0a90
    8c5c:	ldmdavs	sp!, {lr, pc}
    8c60:	cfstr32ls	mvfx9, [r4, #-4]
    8c64:	strmi	r6, [r8, sp, ror #16]!
    8c68:	vst1.8	{d20-d22}, [pc :256], r2
    8c6c:	ldrbmi	r5, [r0], -r0, lsl #3
    8c70:	stmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c74:	bicle	r2, fp, r0, lsl #16
    8c78:			; <UNDEFINED> instruction: 0xf7f94630
    8c7c:	cdp	8, 1, cr14, cr8, cr2, {2}
    8c80:			; <UNDEFINED> instruction: 0xf7f90a90
    8c84:	smlaldx	lr, r1, lr, r8
    8c88:	tstcs	r1, r7, lsr #16
    8c8c:			; <UNDEFINED> instruction: 0x46534a32
    8c90:			; <UNDEFINED> instruction: 0xf858460c
    8c94:	ldrbtmi	r0, [sl], #-0
    8c98:			; <UNDEFINED> instruction: 0xf7f96800
    8c9c:	ldr	lr, [r0, r2, asr #19]!
    8ca0:	tstcs	r1, r1, lsr #22
    8ca4:	andscs	r4, r5, #2949120	; 0x2d0000
    8ca8:			; <UNDEFINED> instruction: 0xf858460c
    8cac:	ldrbtmi	r3, [r8], #-3
    8cb0:			; <UNDEFINED> instruction: 0xf7f9681b
    8cb4:			; <UNDEFINED> instruction: 0xe729e974
    8cb8:	ldmdami	fp, {r0, r3, r5, r9, fp, lr}
    8cbc:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    8cc0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    8cc4:	strmi	r2, [ip], -r1, lsl #2
    8cc8:			; <UNDEFINED> instruction: 0xf7f96800
    8ccc:	ldrtmi	lr, [r0], -sl, lsr #19
    8cd0:	ldmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cd4:	bmi	902944 <ASN1_STRING_length@plt+0x900730>
    8cd8:	ldrtmi	r2, [r4], -r1, lsl #2
    8cdc:			; <UNDEFINED> instruction: 0xf7f9447a
    8ce0:	ldr	lr, [r3, -r0, lsr #19]
    8ce4:	ldmdami	r0, {r5, r9, fp, lr}
    8ce8:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    8cec:			; <UNDEFINED> instruction: 0xf7f9e7e8
    8cf0:	svclt	0x0000e992
    8cf4:	muleq	r2, lr, r1
    8cf8:	andeq	r1, r2, ip, lsl #7
    8cfc:	andeq	r0, r0, r4, lsl r2
    8d00:	andeq	r1, r2, r0, lsr r1
    8d04:	andeq	lr, r0, ip, lsr #21
    8d08:	andeq	lr, r0, sl, lsr r8
    8d0c:	andeq	lr, r0, r2, lsr r8
    8d10:	andeq	r1, r2, ip, asr r3
    8d14:	andeq	r0, r0, r4, lsr #4
    8d18:	andeq	r1, r2, r2, lsr #2
    8d1c:	andeq	lr, r0, sl, ror #15
    8d20:	andeq	lr, r0, r8, asr r8
    8d24:	strdeq	r1, [r2], -r4
    8d28:	andeq	r0, r0, r0, lsr #4
    8d2c:	andeq	lr, r0, r8, ror #16
    8d30:			; <UNDEFINED> instruction: 0x000212b2
    8d34:	andeq	lr, r0, r6, lsl #15
    8d38:	andeq	lr, r0, lr, asr #15
    8d3c:	andeq	lr, r0, r2, asr #14
    8d40:	andeq	r1, r2, sl, asr #32
    8d44:	andeq	r1, r2, sl, asr r0
    8d48:	andeq	lr, r0, sl, asr r7
    8d4c:	andeq	lr, r0, sl, ror #14
    8d50:	andeq	lr, r0, r4, lsl #16
    8d54:	andeq	lr, r0, r0, lsl r8
    8d58:	andeq	lr, r0, r2, lsl #15
    8d5c:	andeq	lr, r0, r2, asr #12
    8d60:	andeq	lr, r0, sl, ror #13
    8d64:	andeq	lr, r0, r0, asr r6
    8d68:	strdeq	lr, [r0], -sl
    8d6c:			; <UNDEFINED> instruction: 0xb129b508
    8d70:	sbcvs	r2, r1, r0, lsl #6
    8d74:	movwcc	lr, #2496	; 0x9c0
    8d78:	stclt	0, cr6, [r8, #-524]	; 0xfffffdf4
    8d7c:	eorcs	r4, sl, #4, 22	; 0x1000
    8d80:	stmdami	r5, {r2, r8, fp, lr}
    8d84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8d88:			; <UNDEFINED> instruction: 0xf7f94478
    8d8c:	svclt	0x0000e824
    8d90:	andeq	lr, r0, r0, lsr #15
    8d94:	andeq	lr, r0, lr, ror r7
    8d98:	muleq	r0, r0, r7
    8d9c:			; <UNDEFINED> instruction: 0x4604b570
    8da0:	strmi	r6, [sp], -r0, asr #16
    8da4:	mcrrne	8, 10, r6, r2, cr1
    8da8:	addmi	r6, sl, #2293760	; 0x230000
    8dac:			; <UNDEFINED> instruction: 0xf843d203
    8db0:	rsbvs	r5, r2, r0, lsr #32
    8db4:	stmiavs	r6!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    8db8:	strmi	r4, [lr], #-1560	; 0xfffff9e8
    8dbc:			; <UNDEFINED> instruction: 0xf7f900b1
    8dc0:			; <UNDEFINED> instruction: 0x4603e9d0
    8dc4:	stmdavs	r0!, {r5, r8, ip, sp, pc}^
    8dc8:	mcrrne	0, 2, r6, r2, cr3
    8dcc:	strb	r6, [lr, r6, lsr #1]!
    8dd0:	andeq	pc, fp, pc, rrx
    8dd4:	svclt	0x0000bd70
    8dd8:	ldmib	r0, {r4, sl, ip, sp, pc}^
    8ddc:	bl	d5de4 <ASN1_STRING_length@plt+0xd3bd0>
    8de0:	adcmi	r0, r3, #132, 8	; 0x84000000
    8de4:	and	sp, sl, r2, lsl #6
    8de8:	stmdble	r8, {r2, r3, r4, r7, r9, lr}
    8dec:	blcs	146f40 <ASN1_STRING_length@plt+0x144d2c>
    8df0:	mvnsle	r4, sl, lsl #5
    8df4:	andseq	pc, r0, pc, rrx
    8df8:	blmi	146f74 <ASN1_STRING_length@plt+0x144d60>
    8dfc:			; <UNDEFINED> instruction: 0xf85d4770
    8e00:			; <UNDEFINED> instruction: 0xf7ff4b04
    8e04:	svclt	0x0000bfcb
    8e08:			; <UNDEFINED> instruction: 0x4604b510
    8e0c:			; <UNDEFINED> instruction: 0xf7f96800
    8e10:	movwcs	lr, #2050	; 0x802
    8e14:	movwcc	lr, #6596	; 0x19c4
    8e18:	svclt	0x0000bd10
    8e1c:	andcs	r4, r4, #11534336	; 0xb00000
    8e20:	stmdavs	r0, {r0, r6, fp, sp, lr}
    8e24:	svclt	0x0010f7f8
    8e28:	mcrne	5, 2, fp, cr3, cr8, {1}
    8e2c:			; <UNDEFINED> instruction: 0xf383fab3
    8e30:			; <UNDEFINED> instruction: 0xf1c3220c
    8e34:	andcs	r0, r1, r0, lsr #6
    8e38:			; <UNDEFINED> instruction: 0x460d409a
    8e3c:	tsteq	r0, r2, lsl #2	; <UNPREDICTABLE>
    8e40:	vst1.8	{d15-d16}, [r3], r0
    8e44:	svc	0x0088f7f8
    8e48:	stmib	r0, {r3, r4, r6, r8, ip, sp, pc}^
    8e4c:	stmdbeq	r4!, {r1, r8, sl, lr}^
    8e50:	movwcs	fp, #20228	; 0x4f04
    8e54:	andle	r6, r4, r3, asr #32
    8e58:	svclt	0x00922c40
    8e5c:	movtcs	r6, #68	; 0x44
    8e60:	ldclt	0, cr6, [r8, #-268]!	; 0xfffffef4
    8e64:	stmvs	r2, {r3, r4, r5, r7, r8, r9, ip, sp, pc}
    8e68:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    8e6c:	mvnsmi	lr, sp, lsr #18
    8e70:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8e74:	stmdacc	r2, {r3, r8, r9, fp, ip, sp, lr, pc}
    8e78:	strbmi	r4, [r3, #-1542]	; 0xfffff9fa
    8e7c:			; <UNDEFINED> instruction: 0xf100bf38
    8e80:	movwle	r0, #34588	; 0x871c
    8e84:	strtmi	lr, [r0], -r2, lsr #32
    8e88:	svc	0x00c4f7f8
    8e8c:			; <UNDEFINED> instruction: 0xf10745b8
    8e90:	ldmdble	fp, {r2, r3, r8, r9}
    8e94:	ldmvs	r3!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    8e98:	stcmi	8, cr15, [ip], {87}	; 0x57
    8e9c:	rscsle	r2, r2, r0, lsl #22
    8ea0:	stcpl	8, cr15, [r8], {87}	; 0x57
    8ea4:	strbeq	lr, [r5, #2820]	; 0xb04
    8ea8:	movwle	r4, #4780	; 0x12ac
    8eac:	ldmvs	r3!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8eb0:	strcc	r6, [r8], #-2144	; 0xfffff7a0
    8eb4:	adcmi	r4, r5, #152, 14	; 0x2600000
    8eb8:			; <UNDEFINED> instruction: 0xf857d8f9
    8ebc:	strtmi	r4, [r0], -ip, lsl #24
    8ec0:	svc	0x00a8f7f8
    8ec4:			; <UNDEFINED> instruction: 0xf10745b8
    8ec8:	stmiale	r3!, {r2, r3, r8, r9}^
    8ecc:	pop	{r4, r5, r9, sl, lr}
    8ed0:			; <UNDEFINED> instruction: 0xf7f841f0
    8ed4:			; <UNDEFINED> instruction: 0x4770bf9d
    8ed8:	svcmi	0x00f0e92d
    8edc:	addlt	r4, r3, r4, lsl #12
    8ee0:	strmi	r4, [lr], -r8, lsl #12
    8ee4:			; <UNDEFINED> instruction: 0xf7f84615
    8ee8:	stmeq	r7, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8eec:	stceq	0, cr15, [r3], {-0}
    8ef0:			; <UNDEFINED> instruction: 0xf0004603
    8ef4:	bl	1a915c <ASN1_STRING_length@plt+0x1a6f48>
    8ef8:	ldrtmi	r0, [r2], -r7, lsl #15
    8efc:	andcc	r8, r4, #16, 16	; 0x100000
    8f00:	stcne	8, cr15, [r2], {50}	; 0x32
    8f04:	ldrmi	r4, [r8], #-698	; 0xfffffd46
    8f08:	movwmi	lr, #2639	; 0xa4f
    8f0c:	biccs	lr, r1, #536576	; 0x83000
    8f10:	movweq	lr, #2691	; 0xa83
    8f14:	bicscs	lr, r3, #3072	; 0xc00
    8f18:			; <UNDEFINED> instruction: 0xf1bcd1f0
    8f1c:	rsbsle	r0, fp, r2, lsl #30
    8f20:	svceq	0x0003f1bc
    8f24:			; <UNDEFINED> instruction: 0xf1bcd06e
    8f28:	rsble	r0, r4, r1, lsl #30
    8f2c:	biceq	lr, r3, #536576	; 0x83000
    8f30:			; <UNDEFINED> instruction: 0xf04f68a2
    8f34:			; <UNDEFINED> instruction: 0xf1040b0c
    8f38:	bl	cab80 <ASN1_STRING_length@plt+0xc896c>
    8f3c:	bcc	4dc90 <ASN1_STRING_length@plt+0x4ba7c>
    8f40:	movwne	lr, #14979	; 0x3a83
    8f44:	cmpmi	r3, #3072	; 0xc00
    8f48:	movtvs	lr, #14979	; 0x3a83
    8f4c:	orrsne	lr, r3, #3072	; 0xc00
    8f50:	blx	2d8fa6 <ASN1_STRING_length@plt+0x2d6d92>
    8f54:	bl	207b68 <ASN1_STRING_length@plt+0x205954>
    8f58:	ldmib	sl, {r0, r1, r3, r9, fp}^
    8f5c:			; <UNDEFINED> instruction: 0xf8579301
    8f60:			; <UNDEFINED> instruction: 0xf109800b
    8f64:	addsmi	r0, sl, #268435456	; 0x10000000
    8f68:	bl	23d840 <ASN1_STRING_length@plt+0x23b62c>
    8f6c:	strbmi	r0, [r7, #-1993]	; 0xfffff837
    8f70:	subs	sp, sl, r4, lsl #16
    8f74:	addmi	sp, r7, #23552	; 0x5c00
    8f78:	ldmdble	ip, {r7, r9, sl, lr}
    8f7c:	ldrdne	pc, [r0], -r8
    8f80:			; <UNDEFINED> instruction: 0xf7f94630
    8f84:			; <UNDEFINED> instruction: 0xf1b0e912
    8f88:			; <UNDEFINED> instruction: 0xf1080b00
    8f8c:	mvnsle	r0, r8
    8f90:	tstlt	r3, r3, ror #17
    8f94:	ldrdeq	pc, [r4], -r8
    8f98:			; <UNDEFINED> instruction: 0x46584798
    8f9c:	strvs	lr, [r0, #-2504]	; 0xfffff638
    8fa0:	pop	{r0, r1, ip, sp, pc}
    8fa4:	bl	fe9ecf6c <ASN1_STRING_length@plt+0xfe9ead58>
    8fa8:	strbmi	r0, [r1], -r8, lsl #4
    8fac:	stmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fb0:	ldrdls	pc, [r4], -sl
    8fb4:	stmdavs	r1!, {r6, r9, sl, lr}
    8fb8:	bleq	450fc <ASN1_STRING_length@plt+0x42ee8>
    8fbc:			; <UNDEFINED> instruction: 0xf1096006
    8fc0:	subvs	r0, r5, r1, lsl #4
    8fc4:			; <UNDEFINED> instruction: 0xf8ca3101
    8fc8:	eorvs	r2, r1, r4
    8fcc:	andlt	r4, r3, r8, asr r6
    8fd0:	svchi	0x00f0e8bd
    8fd4:	strbmi	r6, [r0], -r1, ror #16
    8fd8:	movwls	r4, #5131	; 0x140b
    8fdc:			; <UNDEFINED> instruction: 0xf7f900d9
    8fe0:	blls	832e8 <ASN1_STRING_length@plt+0x810d4>
    8fe4:	tstlt	r0, #128, 12	; 0x8000000
    8fe8:	ldrdls	pc, [r4], -sl
    8fec:	andeq	pc, fp, r7, asr #16
    8ff0:	andcc	pc, r8, sl, asr #17
    8ff4:	ldmdavc	sl!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8ff8:	b	fe0da04c <ASN1_STRING_length@plt+0xfe0d7e38>
    8ffc:	bl	d1e10 <ASN1_STRING_length@plt+0xcfbfc>
    9000:			; <UNDEFINED> instruction: 0xe7930353
    9004:	ldmvc	sl!, {r3, r4, r5, fp, pc}
    9008:	streq	r4, [r3], #-1048	; 0xfffffbe8
    900c:	orrmi	lr, r2, #536576	; 0x83000
    9010:	bl	d9124 <ASN1_STRING_length@plt+0xd6f10>
    9014:			; <UNDEFINED> instruction: 0xe78923d3
    9018:	ldrmi	r8, [r3], #-2106	; 0xfffff7c6
    901c:	biccs	lr, r3, #536576	; 0x83000
    9020:	cmpmi	r3, #3072	; 0xc00
    9024:	ldrtmi	lr, [r7], -r2, lsl #15
    9028:			; <UNDEFINED> instruction: 0x4640e777
    902c:			; <UNDEFINED> instruction: 0xf7f9e7c3
    9030:	stmdavs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    9034:	bleq	4573c <ASN1_STRING_length@plt+0x43528>
    9038:	svclt	0x0000e7c8
    903c:	svcmi	0x00f0e92d
    9040:	addlt	r4, r3, r4, lsl #12
    9044:	strmi	r4, [lr], -r8, lsl #12
    9048:			; <UNDEFINED> instruction: 0xf7f84615
    904c:	stmeq	r7, {r6, r8, r9, sl, fp, sp, lr, pc}
    9050:	stceq	0, cr15, [r3], {-0}
    9054:			; <UNDEFINED> instruction: 0xf0004603
    9058:	bl	1a92a0 <ASN1_STRING_length@plt+0x1a708c>
    905c:	ldrtmi	r0, [r2], -r7, lsl #15
    9060:	andcc	r8, r4, #16, 16	; 0x100000
    9064:	stcne	8, cr15, [r2], {50}	; 0x32
    9068:	ldrmi	r4, [r8], #-698	; 0xfffffd46
    906c:	movwmi	lr, #2639	; 0xa4f
    9070:	biccs	lr, r1, #536576	; 0x83000
    9074:	movweq	lr, #2691	; 0xa83
    9078:	bicscs	lr, r3, #3072	; 0xc00
    907c:			; <UNDEFINED> instruction: 0xf1bcd1f0
    9080:	rsbsle	r0, r3, r2, lsl #30
    9084:	svceq	0x0003f1bc
    9088:			; <UNDEFINED> instruction: 0xf1bcd066
    908c:	subsle	r0, ip, r1, lsl #30
    9090:	biceq	lr, r3, #536576	; 0x83000
    9094:			; <UNDEFINED> instruction: 0xf04f68a2
    9098:			; <UNDEFINED> instruction: 0xf1040b0c
    909c:	bl	cace4 <ASN1_STRING_length@plt+0xc8ad0>
    90a0:	bcc	4ddf4 <ASN1_STRING_length@plt+0x4bbe0>
    90a4:	movwne	lr, #14979	; 0x3a83
    90a8:	cmpmi	r3, #3072	; 0xc00
    90ac:	movtvs	lr, #14979	; 0x3a83
    90b0:	orrsne	lr, r3, #3072	; 0xc00
    90b4:	blx	2d910a <ASN1_STRING_length@plt+0x2d6ef6>
    90b8:	bl	207ccc <ASN1_STRING_length@plt+0x205ab8>
    90bc:	ldmib	sl, {r0, r1, r3, r9, fp}^
    90c0:			; <UNDEFINED> instruction: 0xf8579301
    90c4:			; <UNDEFINED> instruction: 0xf109800b
    90c8:	addsmi	r0, sl, #268435456	; 0x10000000
    90cc:	bl	23d984 <ASN1_STRING_length@plt+0x23b770>
    90d0:	strbmi	r0, [r7, #-1993]	; 0xfffff837
    90d4:	subs	sp, r2, r4, lsl #16
    90d8:	addsmi	sp, pc, #16, 22	; 0x4000
    90dc:	ldmdble	r6, {r3, r4, r7, r9, sl, lr}
    90e0:	ldrdne	pc, [r0], -r8
    90e4:			; <UNDEFINED> instruction: 0xf7f94630
    90e8:			; <UNDEFINED> instruction: 0xf108e860
    90ec:	stmdacs	r0, {r3, r8, r9}
    90f0:			; <UNDEFINED> instruction: 0xf06fd1f2
    90f4:	andlt	r0, r3, r0, lsl r0
    90f8:	svchi	0x00f0e8bd
    90fc:	bl	fe9da964 <ASN1_STRING_length@plt+0xfe9d8750>
    9100:	strbmi	r0, [r1], -r8, lsl #4
    9104:	svc	0x00bcf7f8
    9108:	ldrdls	pc, [r4], -sl
    910c:	stmdavs	r1!, {r0, r1, r6, r9, sl, lr}
    9110:	andsvs	r2, lr, r0
    9114:	andeq	pc, r1, #1073741826	; 0x40000002
    9118:	qaddcc	r6, sp, r1
    911c:	andcs	pc, r4, sl, asr #17
    9120:	andlt	r6, r3, r1, lsr #32
    9124:	svchi	0x00f0e8bd
    9128:	strbmi	r6, [r0], -r1, ror #16
    912c:	movwls	r4, #5131	; 0x140b
    9130:			; <UNDEFINED> instruction: 0xf7f900d9
    9134:	blls	83194 <ASN1_STRING_length@plt+0x80f80>
    9138:	tstlt	r0, #128, 12	; 0x8000000
    913c:	ldrdls	pc, [r4], -sl
    9140:	andeq	pc, fp, r7, asr #16
    9144:	andcc	pc, r8, sl, asr #17
    9148:	ldmdavc	sl!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    914c:	b	fe0da1a0 <ASN1_STRING_length@plt+0xfe0d7f8c>
    9150:	bl	d1f64 <ASN1_STRING_length@plt+0xcfd50>
    9154:			; <UNDEFINED> instruction: 0xe79b0353
    9158:	ldmvc	sl!, {r3, r4, r5, fp, pc}
    915c:	streq	r4, [r3], #-1048	; 0xfffffbe8
    9160:	orrmi	lr, r2, #536576	; 0x83000
    9164:	bl	d9278 <ASN1_STRING_length@plt+0xd7064>
    9168:			; <UNDEFINED> instruction: 0xe79123d3
    916c:	ldrmi	r8, [r3], #-2106	; 0xfffff7c6
    9170:	biccs	lr, r3, #536576	; 0x83000
    9174:	cmpmi	r3, #3072	; 0xc00
    9178:	ldrtmi	lr, [r7], -sl, lsl #15
    917c:			; <UNDEFINED> instruction: 0x4643e77f
    9180:			; <UNDEFINED> instruction: 0xf7f9e7c5
    9184:	stmdavs	r0, {r2, r5, fp, sp, lr, pc}
    9188:	strb	r4, [sl, r0, asr #4]
    918c:	mvnsmi	lr, #737280	; 0xb4000
    9190:	strmi	r4, [r8], -r5, lsl #12
    9194:			; <UNDEFINED> instruction: 0xf7f8460c
    9198:	stmeq	r6, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    919c:	streq	pc, [r3, -r0]
    91a0:	rsble	r4, r6, r3, lsl #12
    91a4:	streq	lr, [r6], r4, lsl #22
    91a8:	ldmdahi	r0, {r1, r5, r9, sl, lr}
    91ac:			; <UNDEFINED> instruction: 0xf8323204
    91b0:	adcsmi	r1, r2, #512	; 0x200
    91b4:	b	13da21c <ASN1_STRING_length@plt+0x13d8008>
    91b8:	b	fe0d9dc0 <ASN1_STRING_length@plt+0xfe0d7bac>
    91bc:	b	fe0d20c8 <ASN1_STRING_length@plt+0xfe0cfeb4>
    91c0:	bl	c9dc8 <ASN1_STRING_length@plt+0xc7bb4>
    91c4:	ldrsble	r2, [r0, #51]!	; 0x33
    91c8:	eorsle	r2, sl, r2, lsl #30
    91cc:	suble	r2, r6, r3, lsl #30
    91d0:	eorsle	r2, sp, r1, lsl #30
    91d4:	biceq	lr, r3, #536576	; 0x83000
    91d8:	smlatbcs	ip, sl, r8, r6
    91dc:	bl	d6624 <ASN1_STRING_length@plt+0xd4410>
    91e0:	bcc	4df34 <ASN1_STRING_length@plt+0x4bd20>
    91e4:	b	fe0d29ec <ASN1_STRING_length@plt+0xfe0d07d8>
    91e8:	bl	cddfc <ASN1_STRING_length@plt+0xcbbe8>
    91ec:	b	fe0d9f40 <ASN1_STRING_length@plt+0xfe0d7d2c>
    91f0:	bl	e1f04 <ASN1_STRING_length@plt+0xdfcf0>
    91f4:	mulsmi	r3, r3, r3
    91f8:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    91fc:			; <UNDEFINED> instruction: 0xf85518ea
    9200:	ldmdavs	r7, {r0, r1, pc}^
    9204:	adcsmi	r1, lr, #4014080	; 0x3d4000
    9208:	b	13daa90 <ASN1_STRING_length@plt+0x13d887c>
    920c:	andle	r0, pc, #356515840	; 0x15400000
    9210:	eorsne	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    9214:	stmibeq	r5, {r3, r8, r9, fp, sp, lr, pc}^
    9218:	svc	0x00c6f7f8
    921c:	blle	293224 <ASN1_STRING_length@plt+0x291010>
    9220:	stclne	0, cr13, [lr], #-44	; 0xffffffd4
    9224:	ldmibne	r5!, {r5, r9, sl, lr}^
    9228:	b	13d9d28 <ASN1_STRING_length@plt+0x13d7b14>
    922c:	mvnle	r0, #356515840	; 0x15400000
    9230:	ldmfd	sp!, {sp}
    9234:			; <UNDEFINED> instruction: 0x462f83f8
    9238:			; <UNDEFINED> instruction: 0xf8d9e7e4
    923c:	ldmfd	sp!, {r2}
    9240:	ldmdahi	r2!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9244:	b	fe0da298 <ASN1_STRING_length@plt+0xfe0d8084>
    9248:	bl	d215c <ASN1_STRING_length@plt+0xcff48>
    924c:			; <UNDEFINED> instruction: 0xe7c14353
    9250:	ldrmi	r7, [r3], #-2098	; 0xfffff7ce
    9254:	orrcs	lr, r3, #536576	; 0x83000
    9258:	cmpeq	r3, #3072	; 0xc00
    925c:	ldmdahi	r0!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    9260:	ldrmi	r7, [r8], #-2226	; 0xfffff74e
    9264:	b	fe0ca278 <ASN1_STRING_length@plt+0xfe0c8064>
    9268:	submi	r4, r3, r2, lsl #7
    926c:	bicscs	lr, r3, #3072	; 0xc00
    9270:			; <UNDEFINED> instruction: 0x4626e7b0
    9274:	svclt	0x0000e7a8
    9278:	svcmi	0x00f0e92d
    927c:	addlt	r4, r5, r1, lsl #13
    9280:	strmi	r4, [fp], r8, lsl #12
    9284:	mcr	7, 1, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    9288:			; <UNDEFINED> instruction: 0xf0000885
    928c:			; <UNDEFINED> instruction: 0xf0000603
    9290:	bl	2e955c <ASN1_STRING_length@plt+0x2e7348>
    9294:	ldrbmi	r0, [r9], -r5, lsl #11
    9298:	tstcc	r4, fp, lsl #16
    929c:	stccs	8, cr15, [r2], {49}	; 0x31
    92a0:	strmi	r4, [r3], #-681	; 0xfffffd57
    92a4:	andmi	lr, r3, pc, asr #20
    92a8:	sbccs	lr, r2, r0, lsl #21
    92ac:	andeq	lr, r3, r0, lsl #21
    92b0:	sbcscs	lr, r0, r0, lsl #22
    92b4:	fltcsdz	f2, sp
    92b8:	addshi	pc, r5, r0
    92bc:			; <UNDEFINED> instruction: 0xf0002e03
    92c0:	cdpcs	0, 0, cr8, cr1, cr8, {4}
    92c4:	b	fe03d4c4 <ASN1_STRING_length@plt+0xfe03b2b0>
    92c8:			; <UNDEFINED> instruction: 0xf8d900c0
    92cc:			; <UNDEFINED> instruction: 0xf04f1008
    92d0:			; <UNDEFINED> instruction: 0xf1090a0c
    92d4:	bl	9f1c <ASN1_STRING_length@plt+0x7d08>
    92d8:	stmdbcc	r1, {r4, r6, r9, ip}
    92dc:	movwls	r2, #9728	; 0x2600
    92e0:	andne	lr, r2, #532480	; 0x82000
    92e4:	subsmi	lr, r2, #2048	; 0x800
    92e8:	subvs	lr, r2, #532480	; 0x82000
    92ec:	addsne	lr, r2, #2048	; 0x800
    92f0:	blx	299322 <ASN1_STRING_length@plt+0x29710e>
    92f4:	ldmne	r9, {r1, r9, ip, sp, lr, pc}
    92f8:	stmdavs	pc, {r8, ip, pc}^	; <UNPREDICTABLE>
    92fc:	andge	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    9300:	strls	r9, [r1, -r3, lsl #4]
    9304:	adcsmi	r1, r7, #188, 18	; 0x2f0000
    9308:	b	13dac70 <ASN1_STRING_length@plt+0x13d8a5c>
    930c:	stmdble	pc, {r2, r4, r6, sl}	; <UNPREDICTABLE>
    9310:	eorsne	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    9314:	stmiaeq	r4, {r1, r3, r8, r9, fp, sp, lr, pc}^
    9318:	svc	0x0046f7f8
    931c:	blle	353324 <ASN1_STRING_length@plt+0x351110>
    9320:	stclne	0, cr13, [r6], #-56	; 0xffffffc8
    9324:	ldmibne	ip!, {r3, r4, r6, r9, sl, lr}
    9328:	b	13d9e0c <ASN1_STRING_length@plt+0x13d7bf8>
    932c:	stmiale	pc!, {r2, r4, r6, sl}^	; <UNPREDICTABLE>
    9330:	streq	pc, [r1, #-111]	; 0xffffff91
    9334:	andlt	r4, r5, r8, lsr #12
    9338:	svchi	0x00f0e8bd
    933c:	strb	r4, [r1, r7, lsr #12]!
    9340:	ldrdcc	pc, [ip], -r9
    9344:	cmplt	fp, r5, lsl #12
    9348:	ldrdeq	pc, [r4], -r8
    934c:	ldmib	sp, {r3, r4, r7, r8, r9, sl, lr}^
    9350:			; <UNDEFINED> instruction: 0xf8533202
    9354:	blls	31364 <ASN1_STRING_length@plt+0x2f150>
    9358:	movwls	r6, #6235	; 0x185b
    935c:			; <UNDEFINED> instruction: 0xf1089b01
    9360:	strbmi	r0, [r0], -r8, lsl #2
    9364:	sbceq	lr, r3, #10240	; 0x2800
    9368:	andeq	lr, r8, #165888	; 0x28800
    936c:	mcr	7, 4, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    9370:			; <UNDEFINED> instruction: 0xf8d99f00
    9374:			; <UNDEFINED> instruction: 0xf8d96004
    9378:	ldmdavs	r8!, {ip, sp}^
    937c:	ldrtmi	r3, [r1], -r1, lsl #22
    9380:	rsbsvs	r3, r8, r1, lsl #16
    9384:	andcc	pc, r0, r9, asr #17
    9388:	stc2	0, cr15, [r6, #-40]!	; 0xffffffd8
    938c:	mcrrne	6, 3, r4, r4, cr1
    9390:			; <UNDEFINED> instruction: 0xf00a68b8
    9394:	addmi	pc, r4, #2112	; 0x840
    9398:	blx	13ded2 <ASN1_STRING_length@plt+0x13bcbe>
    939c:	svcls	0x0003f106
    93a0:	ldmibpl	r0!, {r1, r9, sl, fp, ip, pc}^
    93a4:			; <UNDEFINED> instruction: 0xf7f800c9
    93a8:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    93ac:			; <UNDEFINED> instruction: 0xf8d9d0c2
    93b0:	mvnspl	r3, r4
    93b4:	blx	11ac5e <ASN1_STRING_length@plt+0x118a4a>
    93b8:	blls	463cc <ASN1_STRING_length@plt+0x441b8>
    93bc:	mullt	r5, ip, r0
    93c0:	svchi	0x00f0e8bd
    93c4:	ldrmi	r7, [r0], #-2090	; 0xfffff7d6
    93c8:	addcs	lr, r0, r0, lsl #21
    93cc:	subseq	lr, r0, r0, lsl #22
    93d0:	stmdahi	sl!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    93d4:	strmi	r7, [r2], #-2217	; 0xfffff757
    93d8:	b	fe00a420 <ASN1_STRING_length@plt+0xfe00820c>
    93dc:	subsmi	r4, r0, r1, lsl #1
    93e0:	sbcscs	lr, r0, r0, lsl #22
    93e4:	stmdahi	sl!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    93e8:	b	fe01a430 <ASN1_STRING_length@plt+0xfe01821c>
    93ec:	bl	116f4 <ASN1_STRING_length@plt+0xf4e0>
    93f0:			; <UNDEFINED> instruction: 0xe7684050
    93f4:			; <UNDEFINED> instruction: 0xe75e465d
    93f8:	ldrbmi	r6, [r0, -r0, lsl #16]!
    93fc:			; <UNDEFINED> instruction: 0xf04f2200
    9400:	strdvs	r3, [r8], -pc	; <UNPREDICTABLE>
    9404:	movwcs	lr, #6593	; 0x19c1
    9408:	svclt	0x00004770
    940c:			; <UNDEFINED> instruction: 0xf04fb4f0
    9410:	ldmib	r0, {r2, r3, sl, fp}^
    9414:	stmvs	r6, {r8, r9, lr}
    9418:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    941c:	stc2	11, cr15, [r3], {12}	; <UNPREDICTABLE>
    9420:	addvs	r3, r6, r1, lsl #12
    9424:	stmdavs	pc!, {r0, r2, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    9428:	tstle	r8, #-536870901	; 0xe000000b
    942c:	movwcc	r6, #6311	; 0x18a7
    9430:	stmib	r0, {r8, sl, sp}^
    9434:	adcsmi	r3, fp, #4194304	; 0x400000
    9438:			; <UNDEFINED> instruction: 0xf10cbf3c
    943c:	strbtmi	r0, [r4], #-3100	; 0xfffff3e4
    9440:	andcs	sp, r0, r5, lsl #6
    9444:			; <UNDEFINED> instruction: 0x4770bcf0
    9448:	strhvs	r4, [r3], #-43	; 0xffffffd5
    944c:	stmdavs	r6!, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}^
    9450:	movwcc	r4, #5669	; 0x1625
    9454:	cdpcs	4, 0, cr3, cr0, cr12, {0}
    9458:			; <UNDEFINED> instruction: 0x2600d0f6
    945c:	rscseq	lr, r6, r0
    9460:	ldrmi	r6, [lr], #-2091	; 0xfffff7d5
    9464:	ldmdavs	r3!, {r1, r3, r8, ip, sp, pc}^
    9468:	andcs	r6, r1, r3, lsl r0
    946c:	ldmdavs	r3!, {r0, r4, r8, ip, sp, pc}
    9470:	andvs	r2, fp, r1
    9474:			; <UNDEFINED> instruction: 0x4770bcf0
    9478:	stmdavs	r7, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
    947c:	svclt	0x0028428f
    9480:	andsle	r2, r1, #0
    9484:	strmi	r7, [r4], -r3, lsl #20
    9488:	ldmdblt	r3!, {r0, r2, r3, r9, sl, lr}^
    948c:			; <UNDEFINED> instruction: 0xf7f84608
    9490:			; <UNDEFINED> instruction: 0x4606edb0
    9494:	stmdavs	r1!, {r3, r4, r5, r6, r8, ip, sp, pc}
    9498:			; <UNDEFINED> instruction: 0xf7f8463a
    949c:	andcs	lr, r0, r0, lsr #26
    94a0:	rsbvs	r2, r5, r1, lsl #6
    94a4:	eorvc	r6, r3, #38	; 0x26
    94a8:	stmdavs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    94ac:	mrc	7, 2, APSR_nzcv, cr8, cr8, {7}
    94b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    94b4:			; <UNDEFINED> instruction: 0xf06fd1f3
    94b8:	ldcllt	0, cr0, [r8, #44]!	; 0x2c
    94bc:	stmdblt	r3, {r0, r1, r9, fp, ip, sp, lr}
    94c0:	stmdavs	r0, {r4, r5, r6, r8, r9, sl, lr}
    94c4:	stclt	7, cr15, [r4], #992	; 0x3e0
    94c8:	addlt	fp, r2, r0, lsl r5
    94cc:	strmi	r4, [r8], -r4, lsl #12
    94d0:			; <UNDEFINED> instruction: 0xf7f89101
    94d4:	teqlt	r0, lr, lsl #27
    94d8:	strtmi	r9, [r1], -r1, lsl #20
    94dc:	pop	{r1, ip, sp, pc}
    94e0:			; <UNDEFINED> instruction: 0xf7f84010
    94e4:	strdlt	fp, [r2], -r9
    94e8:	svclt	0x0000bd10
    94ec:	cmplt	fp, r3, lsl #16
    94f0:			; <UNDEFINED> instruction: 0x4604b410
    94f4:	svclt	0x00084299
    94f8:			; <UNDEFINED> instruction: 0xf8147022
    94fc:	blcs	19108 <ASN1_STRING_length@plt+0x16ef4>
    9500:			; <UNDEFINED> instruction: 0xf85dd1f8
    9504:	ldrbmi	r4, [r0, -r4, lsl #22]!
    9508:	svclt	0x00004770
    950c:	movwcs	fp, #1264	; 0x4f0
    9510:	mrrceq	0, 4, pc, pc, cr15	; <UNPREDICTABLE>
    9514:	ldrbvc	pc, [lr, r0, asr #12]!	; <UNPREDICTABLE>
    9518:	stmiane	r6, {r2, r6, r7, sl, fp, ip, lr}^
    951c:	andsle	r2, r5, fp, asr ip
    9520:	teqlt	ip, lr, lsl #16
    9524:	svclt	0x00082c2d
    9528:	andgt	pc, r3, r1, lsl #16
    952c:	movwcc	sp, #4381	; 0x111d
    9530:	ldmible	r1!, {r0, r1, r3, r4, r5, r7, r9, lr}^
    9534:	strbpl	r2, [r8], #0
    9538:	ldfltp	f3, [r0], #808	; 0x328
    953c:			; <UNDEFINED> instruction: 0x47706013
    9540:	tstle	r2, sp, asr ip
    9544:	andseq	pc, r5, pc, rrx
    9548:			; <UNDEFINED> instruction: 0x4770bcf0
    954c:	stmiane	sp, {r0, r8, r9, fp, ip, sp}^
    9550:			; <UNDEFINED> instruction: 0xf805462b
    9554:			; <UNDEFINED> instruction: 0xf8164f01
    9558:	movwcc	r4, #12033	; 0x2f01
    955c:	mrrccs	10, 5, r1, sp, cr11
    9560:	stccs	15, cr11, [r0], {24}
    9564:	ldfcsp	f5, [sp], {244}	; 0xf4
    9568:	strbpl	sp, [ip], #492	; 0x1ec
    956c:			; <UNDEFINED> instruction: 0x4610e7df
    9570:			; <UNDEFINED> instruction: 0x4770bcf0
    9574:	ldrblt	fp, [r8, #504]!	; 0x1f8
    9578:	stmdavc	r3, {r0, r2, r9, sl, lr}
    957c:	svcmi	0x000fb17b
    9580:	ldrbcs	r2, [pc], -r0, lsl #8
    9584:	blcs	16da788 <ASN1_STRING_length@plt+0x16d8574>
    9588:	blcs	177d5bc <ASN1_STRING_length@plt+0x177b3a8>
    958c:	blcs	b7d5d4 <ASN1_STRING_length@plt+0xb7b3c0>
    9590:	andvc	fp, r6, r8, lsl #30
    9594:	stmdbne	r8!, {r0, sl, ip, sp}
    9598:	blcs	20a4c <ASN1_STRING_length@plt+0x1e838>
    959c:	strdcs	sp, [r0], -r3
    95a0:			; <UNDEFINED> instruction: 0x4639bdf8
    95a4:	ldc	7, cr15, [lr, #992]!	; 0x3e0
    95a8:	cfstrspl	mvf4, [fp, #-16]!
    95ac:	mvnsle	r2, r0, lsl #22
    95b0:	andseq	pc, r5, pc, rrx
    95b4:			; <UNDEFINED> instruction: 0xf06fbdf8
    95b8:			; <UNDEFINED> instruction: 0x47700015
    95bc:	andeq	sp, r0, ip, lsr #31
    95c0:	mvnsmi	lr, sp, lsr #18
    95c4:	strmi	r4, [r6], -fp, lsl #12
    95c8:	cdpvc	6, 15, cr15, cr15, cr1, {0}
    95cc:			; <UNDEFINED> instruction: 0x46081e75
    95d0:	streq	pc, [r1], -r6, asr #3
    95d4:	ldmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    95d8:	andsvc	lr, ip, r3
    95dc:	ldrbmi	r3, [r3, #-769]!	; 0xfffffcff
    95e0:	ldmdbne	r1!, {r1, r4, ip, lr, pc}^
    95e4:	svcmi	0x0001f815
    95e8:	stccs	6, cr4, [sp], #-124	; 0xffffff84
    95ec:			; <UNDEFINED> instruction: 0xf883bf08
    95f0:	rscsle	r8, r3, r0
    95f4:	svclt	0x00182c2e
    95f8:	mvnle	r2, r0, lsl #24
    95fc:	eorsvc	r2, fp, r0, lsl #6
    9600:	andsvs	fp, r1, r2, lsl #2
    9604:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9608:			; <UNDEFINED> instruction: 0xf640461f
    960c:	udf	#22303	; 0x571f
    9610:			; <UNDEFINED> instruction: 0x460cb538
    9614:			; <UNDEFINED> instruction: 0xf7f84615
    9618:	teqlt	r8, r0, ror #27
    961c:			; <UNDEFINED> instruction: 0xb12b7803
    9620:	strtmi	r4, [r1], -sl, lsr #12
    9624:	ldrhtmi	lr, [r8], -sp
    9628:	svclt	0x00caf7ff
    962c:	ldclt	0, cr2, [r8, #-0]
    9630:	andcs	fp, r3, #176, 10	; 0x2c000000
    9634:	strmi	r4, [r7], -ip, lsl #24
    9638:	strmi	r4, [sp], -ip, lsl #22
    963c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    9640:	stmdavs	r2!, {sp, lr, pc}^
    9644:	bl	fe95a0a0 <ASN1_STRING_length@plt+0xfe957e8c>
    9648:	ldrtmi	r0, [r8], #-2
    964c:	stmdble	r2, {r0, r3, r4, r9, sl, lr}
    9650:	stc	7, cr15, [sl, #992]!	; 0x3e0
    9654:			; <UNDEFINED> instruction: 0xf854b128
    9658:	blcs	19280 <ASN1_STRING_length@plt+0x1706c>
    965c:			; <UNDEFINED> instruction: 0x4618d1f1
    9660:			; <UNDEFINED> instruction: 0x2001bdb0
    9664:	svclt	0x0000bdb0
    9668:			; <UNDEFINED> instruction: 0x000205bc
    966c:	strdeq	sp, [r0], -r6
    9670:	mvnsmi	lr, sp, lsr #18
    9674:	pkhtbmi	r1, r8, r4, asr #28
    9678:	strmi	r4, [lr], -r7, lsl #12
    967c:	strtmi	r2, [r2], -r0, lsl #10
    9680:			; <UNDEFINED> instruction: 0x46384631
    9684:	bl	ff34766c <ASN1_STRING_length@plt+0xff345458>
    9688:	andle	r1, r6, r3, lsl #28
    968c:	ldrmi	sp, [sp], #-3338	; 0xfffff2f6
    9690:	bl	210228 <ASN1_STRING_length@plt+0x20e014>
    9694:	stccs	6, cr0, [r0], {5}
    9698:	movwcs	sp, #497	; 0x1f1
    969c:	eorsvc	r4, r3, r8, lsr #12
    96a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    96a4:	ldc	7, cr15, [r2, #992]	; 0x3e0
    96a8:	stmdacs	r4, {fp, sp, lr}
    96ac:	stmdacs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    96b0:	submi	sp, r0, #241	; 0xf1
    96b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    96b8:			; <UNDEFINED> instruction: 0x4607b5f8
    96bc:	ldrmi	r4, [r4], -lr, lsl #12
    96c0:	ldmdbne	r1!, {r8, sl, sp}^
    96c4:	ldrtmi	r4, [r8], -r2, lsr #12
    96c8:	bl	fec476b0 <ASN1_STRING_length@plt+0xfec4549c>
    96cc:	andle	r1, r5, r3, lsl #28
    96d0:	bne	ff9395e8 <ASN1_STRING_length@plt+0xff9373d4>
    96d4:	stcle	8, cr1, [r3, #-948]	; 0xfffffc4c
    96d8:	mvnsle	r2, r0, lsl #24
    96dc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    96e0:	ldcl	7, cr15, [r4, #-992]!	; 0xfffffc20
    96e4:	stmdacs	r4, {fp, sp, lr}
    96e8:	stmdacs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    96ec:	submi	sp, r0, #244	; 0xf4
    96f0:	svclt	0x0000bdf8
    96f4:	mvnsmi	lr, sp, lsr #18
    96f8:	bmi	75af54 <ASN1_STRING_length@plt+0x758d40>
    96fc:	blmi	77592c <ASN1_STRING_length@plt+0x773718>
    9700:	ldrbtmi	sl, [sl], #-3585	; 0xfffff1ff
    9704:	strcs	r4, [r0, -ip, lsl #12]
    9708:	ldmpl	r3, {r0, r4, r5, r9, sl, lr}^
    970c:	ldmdavs	fp, {r5, r9, sp}
    9710:			; <UNDEFINED> instruction: 0xf04f9309
    9714:	eorvs	r0, r7, r0, lsl #6
    9718:			; <UNDEFINED> instruction: 0xffaaf7ff
    971c:	blle	593724 <ASN1_STRING_length@plt+0x591510>
    9720:	ldcl	7, cr15, [r4, #-992]	; 0xfffffc20
    9724:	strbtmi	r4, [r9], -sl, lsr #12
    9728:	ldrtmi	r6, [r0], -r7
    972c:	bl	ffd47714 <ASN1_STRING_length@plt+0xffd45500>
    9730:	adcsmi	r9, r5, #0, 26
    9734:	andsle	r4, r5, r0, lsl #13
    9738:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    973c:	stmdavs	r3, {r1, r3, r5, fp, ip, sp, lr}
    9740:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    9744:	strle	r0, [sp, #-1179]	; 0xfffffb65
    9748:			; <UNDEFINED> instruction: 0xf8c44638
    974c:	bmi	2a9754 <ASN1_STRING_length@plt+0x2a7540>
    9750:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9754:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9758:	subsmi	r9, sl, r9, lsl #22
    975c:	andlt	sp, sl, r5, lsl #2
    9760:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9764:	andseq	pc, r5, pc, rrx
    9768:			; <UNDEFINED> instruction: 0xf7f8e7f1
    976c:	svclt	0x0000ec54
    9770:	andeq	r0, r2, r6, asr #13
    9774:	andeq	r0, r0, r4, lsl r2
    9778:	andeq	r0, r2, r6, ror r6
    977c:	ldrbmi	lr, [r0, sp, lsr #18]!
    9780:	vst1.8	{d20-d22}, [pc], r4
    9784:	strmi	r7, [lr], -r0, lsl #1
    9788:	ldc	7, cr15, [r2], #-992	; 0xfffffc20
    978c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9790:			; <UNDEFINED> instruction: 0xf04fd053
    9794:	vst2.8	{d16-d17}, [pc], r0
    9798:	strbmi	r7, [r7], -r0, lsl #19
    979c:	andcc	lr, r1, #212, 18	; 0x350000
    97a0:	svclt	0x003e4293
    97a4:	rsbvs	r1, r2, sl, asr ip
    97a8:	eorsle	r7, ip, #1769472	; 0x1b0000
    97ac:	andle	r2, fp, sl, lsl #22
    97b0:	andsle	r2, r8, ip, asr fp
    97b4:	andle	r1, r6, sl, asr ip
    97b8:	beq	85bdc <ASN1_STRING_length@plt+0x839c8>
    97bc:	ldrbmi	r5, [r1, #1515]	; 0x5eb
    97c0:	ldrbmi	sp, [r7], -r4, lsr #32
    97c4:	cmplt	pc, #61341696	; 0x3a80000
    97c8:	strbpl	r2, [sl, #512]!	; 0x200
    97cc:	ldmdavs	r3!, {r1, r2, r3, r5, r8, ip, sp, pc}
    97d0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    97d4:	eorsvs	r4, r3, r3, asr #8
    97d8:			; <UNDEFINED> instruction: 0x46304616
    97dc:	bl	6c77c4 <ASN1_STRING_length@plt+0x6c55b0>
    97e0:	pop	{r3, r5, r9, sl, lr}
    97e4:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, pc}^
    97e8:	addsmi	r3, r3, #268435456	; 0x10000000
    97ec:	mrrcne	15, 3, fp, sl, cr14
    97f0:	ldmdavc	fp, {r1, r5, r6, sp, lr}
    97f4:	blcs	2be06c <ASN1_STRING_length@plt+0x2bbe58>
    97f8:			; <UNDEFINED> instruction: 0xf108bf04
    97fc:	ldrtmi	r0, [sl], r1, lsl #16
    9800:			; <UNDEFINED> instruction: 0xf107d0df
    9804:	strbpl	r0, [fp, #2561]!	; 0xa01
    9808:	ldrsble	r4, [sl, #81]	; 0x51
    980c:	stmdbeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    9810:	strbmi	r4, [r9], -r8, lsr #12
    9814:	stc	7, cr15, [r4], #992	; 0x3e0
    9818:	strmi	fp, [r5], -r8, lsl #3
    981c:	sbfx	r4, r7, #12, #30
    9820:	ldrtmi	r4, [sp], -lr, lsr #12
    9824:			; <UNDEFINED> instruction: 0x4620e7d9
    9828:	b	fe7c7810 <ASN1_STRING_length@plt+0xfe7c55fc>
    982c:	ldr	r4, [sp, r3, lsl #12]!
    9830:			; <UNDEFINED> instruction: 0xf7f84620
    9834:			; <UNDEFINED> instruction: 0x4603ea9a
    9838:			; <UNDEFINED> instruction: 0x4606e7dd
    983c:	strtmi	lr, [lr], -sp, asr #15
    9840:	strb	r4, [sl, r5, lsl #12]
    9844:	mvnsmi	lr, sp, lsr #18
    9848:	blcs	be785c <ASN1_STRING_length@plt+0xbe5648>
    984c:	strmi	sp, [r6], -r5, lsr #32
    9850:	b	1f47838 <ASN1_STRING_length@plt+0x1f45624>
    9854:	strmi	r4, [r5], -r4, lsl #12
    9858:	ldrtmi	fp, [r0], -r8, asr #3
    985c:	bl	dc7844 <ASN1_STRING_length@plt+0xdc5630>
    9860:	strtmi	r4, [r0], -r0, lsl #13
    9864:	bl	cc784c <ASN1_STRING_length@plt+0xcc5638>
    9868:	tsteq	r0, r8, lsl #22
    986c:	tstcc	r2, r7, lsl #12
    9870:			; <UNDEFINED> instruction: 0xf7f84620
    9874:			; <UNDEFINED> instruction: 0x4605ec76
    9878:	ldfnep	f3, [r8], #-288	; 0xfffffee0
    987c:			; <UNDEFINED> instruction: 0xf108232f
    9880:	strtmi	r0, [r8], #-513	; 0xfffffdff
    9884:	strbpl	r4, [fp, #1585]!	; 0x631
    9888:	bl	a47870 <ASN1_STRING_length@plt+0xa4565c>
    988c:	strtmi	r2, [r0], -r0, lsl #8
    9890:	b	ff047878 <ASN1_STRING_length@plt+0xff045664>
    9894:	pop	{r3, r5, r9, sl, lr}
    9898:			; <UNDEFINED> instruction: 0xf7f881f0
    989c:	strcs	lr, [r0], #-2974	; 0xfffff462
    98a0:	strtmi	r4, [r0], -r5, lsl #12
    98a4:	b	fedc788c <ASN1_STRING_length@plt+0xfedc5678>
    98a8:	pop	{r3, r5, r9, sl, lr}
    98ac:	svclt	0x000081f0
    98b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    98b4:	bmi	125b300 <ASN1_STRING_length@plt+0x12590ec>
    98b8:	blmi	1275b30 <ASN1_STRING_length@plt+0x127391c>
    98bc:	svcge	0x0000447a
    98c0:	strmi	r4, [lr], -r4, lsl #12
    98c4:			; <UNDEFINED> instruction: 0xf04f58d3
    98c8:	ldrtmi	r0, [sl], r0, lsl #16
    98cc:	usatvs	r6, #27, fp, lsl #16
    98d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    98d4:	bl	fec478bc <ASN1_STRING_length@plt+0xfec456a8>
    98d8:			; <UNDEFINED> instruction: 0xf1004621
    98dc:	strmi	r0, [r2], -r8, lsl #6
    98e0:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    98e4:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    98e8:	strbtmi	r4, [r8], -fp, ror #12
    98ec:			; <UNDEFINED> instruction: 0xf80208db
    98f0:			; <UNDEFINED> instruction: 0xf7f88033
    98f4:	strmi	lr, [r6], #-2804	; 0xfffff50c
    98f8:	ldrtmi	r4, [r4], -r5, lsl #12
    98fc:			; <UNDEFINED> instruction: 0x46294652
    9900:			; <UNDEFINED> instruction: 0xf7f82003
    9904:	stmdacs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    9908:			; <UNDEFINED> instruction: 0xf7f8da27
    990c:	stmdavs	r3, {r5, r6, sl, fp, sp, lr, pc}
    9910:	blcs	1a284 <ASN1_STRING_length@plt+0x18070>
    9914:	subsle	sp, sl, fp, lsr #24
    9918:	subsle	r4, fp, ip, lsr #5
    991c:	andhi	pc, r0, r4, lsl #17
    9920:	vnmulne.f16	s27, s3, s25	; <UNPREDICTABLE>
    9924:	ldrmi	lr, [r9], -r0
    9928:	strmi	r4, [ip], -r9, lsr #5
    992c:	strmi	sp, [fp], -r6, ror #1
    9930:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    9934:	mvnsle	r2, pc, lsr #20
    9938:	blcc	81940 <ASN1_STRING_length@plt+0x7f72c>
    993c:			; <UNDEFINED> instruction: 0x460c781a
    9940:	bcs	bdb1ac <ASN1_STRING_length@plt+0xbd8f98>
    9944:	addsmi	sp, sp, #-2147483594	; 0x80000036
    9948:			; <UNDEFINED> instruction: 0x4652d3f7
    994c:	andcs	r4, r3, r9, lsr #12
    9950:			; <UNDEFINED> instruction: 0xf7f8461c
    9954:	stmdacs	r0, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    9958:	ldmdbvs	fp!, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, lr, pc}
    995c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    9960:	orrmi	pc, r0, #683671552	; 0x28c00000
    9964:			; <UNDEFINED> instruction: 0xf383fab3
    9968:	blcs	bedc <ASN1_STRING_length@plt+0x9cc8>
    996c:			; <UNDEFINED> instruction: 0x4620ddd3
    9970:	b	feb47958 <ASN1_STRING_length@plt+0xfeb45744>
    9974:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    9978:	svclt	0x001c4546
    997c:	strtpl	r2, [r3], #-815	; 0xfffffcd1
    9980:	strbmi	sp, [r6, #-24]	; 0xffffffe8
    9984:	strtcs	sp, [pc], #-2326	; 998c <ASN1_STRING_length@plt+0x7778>
    9988:	strbmi	lr, [r0], -r7
    998c:	b	fe7c7974 <ASN1_STRING_length@plt+0xfe7c5760>
    9990:	strbmi	r4, [r6, #-1152]	; 0xfffffb80
    9994:	andmi	pc, r0, r8, lsl #17
    9998:	strbmi	sp, [r9], -ip, lsl #18
    999c:			; <UNDEFINED> instruction: 0xf7f84628
    99a0:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
    99a4:			; <UNDEFINED> instruction: 0xf7f8daf1
    99a8:	stmdavs	r0, {r1, r4, sl, fp, sp, lr, pc}
    99ac:	rscle	r2, ip, r1, lsl r8
    99b0:	and	r4, r0, r0, asr #4
    99b4:	bmi	2d19bc <ASN1_STRING_length@plt+0x2cf7a8>
    99b8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    99bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    99c0:	ldrshmi	r6, [sl], #-235	; 0xffffff15
    99c4:	ldrbcc	sp, [r0, -r8, lsl #2]!
    99c8:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    99cc:			; <UNDEFINED> instruction: 0xf06f87f0
    99d0:			; <UNDEFINED> instruction: 0xe7f00013
    99d4:	ldrb	r4, [r4, r8, lsr #13]
    99d8:	bl	7479c0 <ASN1_STRING_length@plt+0x7457ac>
    99dc:	andeq	r0, r2, ip, lsl #10
    99e0:	andeq	r0, r0, r4, lsl r2
    99e4:	andeq	r0, r2, lr, lsl #8
    99e8:			; <UNDEFINED> instruction: 0x460db538
    99ec:	strmi	r2, [r4], -pc, lsr #2
    99f0:	ldmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99f4:	blne	75ebc <ASN1_STRING_length@plt+0x73ca8>
    99f8:	strtmi	r4, [r0], -sl, lsr #12
    99fc:	ldrhtmi	lr, [r8], -sp
    9a00:	svclt	0x0056f7ff
    9a04:	svclt	0x0000bd38
    9a08:			; <UNDEFINED> instruction: 0x4604b538
    9a0c:			; <UNDEFINED> instruction: 0xf44f6d40
    9a10:	movwcs	r7, #634	; 0x27a
    9a14:			; <UNDEFINED> instruction: 0xf00a17c1
    9a18:	fstmdbxvs	r5!, {d15-d27}	;@ Deprecated
    9a1c:	strbcs	pc, [r0], #-580	; 0xfffffdbc	; <UNPREDICTABLE>
    9a20:	streq	pc, [pc], #-704	; 9a28 <ASN1_STRING_length@plt+0x7814>
    9a24:	strmi	r4, [fp], -r2, lsl #12
    9a28:	movwcs	pc, #23492	; 0x5bc4	; <UNPREDICTABLE>
    9a2c:			; <UNDEFINED> instruction: 0x46194610
    9a30:	svclt	0x0000bd38
    9a34:	mvnsmi	lr, #737280	; 0xb4000
    9a38:	bmi	adb298 <ASN1_STRING_length@plt+0xad9084>
    9a3c:	blmi	adb2b8 <ASN1_STRING_length@plt+0xad90a4>
    9a40:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    9a44:	ldmib	sp, {r2, r9, sl, lr}^
    9a48:	ldmpl	r3, {r1, r4, r8, r9, sl, pc}^
    9a4c:	movwls	r6, #38939	; 0x981b
    9a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9a54:	ldmdale	r8!, {r0, r1, r2, r8, fp, sp}
    9a58:			; <UNDEFINED> instruction: 0xf001e8df
    9a5c:	svccs	0x002c0420
    9a60:			; <UNDEFINED> instruction: 0x23292632
    9a64:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    9a68:	tstcs	r1, r2, lsr #20
    9a6c:	stmib	sp, {r5, r9, sl, lr}^
    9a70:	ldrbtmi	r5, [sl], #-2049	; 0xfffff7ff
    9a74:			; <UNDEFINED> instruction: 0xf7f89600
    9a78:	blls	5445d0 <ASN1_STRING_length@plt+0x5423bc>
    9a7c:			; <UNDEFINED> instruction: 0x4620463a
    9a80:			; <UNDEFINED> instruction: 0xf7f82101
    9a84:	bmi	7443fc <ASN1_STRING_length@plt+0x7421e8>
    9a88:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    9a8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9a90:	subsmi	r9, sl, r9, lsl #22
    9a94:	andlt	sp, fp, r7, lsl r1
    9a98:	mvnshi	lr, #12386304	; 0xbd0000
    9a9c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    9aa0:	blmi	603a30 <ASN1_STRING_length@plt+0x60181c>
    9aa4:			; <UNDEFINED> instruction: 0xe7df447b
    9aa8:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    9aac:	blmi	5c3a24 <ASN1_STRING_length@plt+0x5c1810>
    9ab0:			; <UNDEFINED> instruction: 0xe7d9447b
    9ab4:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    9ab8:	blmi	583a18 <ASN1_STRING_length@plt+0x581804>
    9abc:			; <UNDEFINED> instruction: 0xe7d3447b
    9ac0:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    9ac4:			; <UNDEFINED> instruction: 0xf7f8e7d0
    9ac8:			; <UNDEFINED> instruction: 0xf10deaa6
    9acc:	bmi	48bf24 <ASN1_STRING_length@plt+0x489d10>
    9ad0:	tstls	r1, r0, lsl r3
    9ad4:			; <UNDEFINED> instruction: 0x4619447a
    9ad8:	strbmi	r9, [r8], -r0, lsl #4
    9adc:			; <UNDEFINED> instruction: 0xf7f82201
    9ae0:			; <UNDEFINED> instruction: 0x464bea3a
    9ae4:	svclt	0x0000e7c0
    9ae8:	andeq	r0, r2, r6, lsl #7
    9aec:	andeq	r0, r0, r4, lsl r2
    9af0:	strdeq	sp, [r0], -r2
    9af4:	strdeq	sp, [r0], -r6
    9af8:	andeq	r0, r2, lr, lsr r3
    9afc:	andeq	sp, r0, r2, lsr #21
    9b00:			; <UNDEFINED> instruction: 0x0000d5b8
    9b04:	andeq	sp, r0, r2, lsr #11
    9b08:	andeq	sp, r0, r4, lsr #11
    9b0c:	muleq	r0, r6, sl
    9b10:	andeq	sp, r0, r8, lsr #11
    9b14:	andeq	sp, r0, r2, lsl #11
    9b18:	andeq	sp, r0, ip, lsl #21
    9b1c:	blmi	61c380 <ASN1_STRING_length@plt+0x61a16c>
    9b20:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    9b24:	ldmpl	r3, {r1, r2, r5, r6, r7, ip, sp, pc}^
    9b28:	cmnls	r5, #1769472	; 0x1b0000
    9b2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b30:			; <UNDEFINED> instruction: 0xf7ffb158
    9b34:	bmi	509558 <ASN1_STRING_length@plt+0x507344>
    9b38:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    9b3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b40:	subsmi	r9, sl, r5, ror #22
    9b44:	rsblt	sp, r6, r8, lsl r1
    9b48:	stmdage	r3, {r4, r8, sl, fp, ip, sp, pc}
    9b4c:	ldmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b50:	blle	3d3b58 <ASN1_STRING_length@plt+0x3d1944>
    9b54:	addeq	pc, lr, #1073741827	; 0x40000003
    9b58:	andls	r4, r0, #11264	; 0x2c00
    9b5c:	bmi	2f4b6c <ASN1_STRING_length@plt+0x2f2958>
    9b60:	tstcs	r1, fp, ror r4
    9b64:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    9b68:	ldmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9b6c:	blle	53b74 <ASN1_STRING_length@plt+0x51960>
    9b70:	strb	r6, [r0, r0, lsr #16]!
    9b74:	ldrb	r2, [lr, r0]
    9b78:	b	1347b60 <ASN1_STRING_length@plt+0x134594c>
    9b7c:	andeq	r0, r2, r8, lsr #5
    9b80:	andeq	r0, r0, r4, lsl r2
    9b84:	andeq	r0, r2, lr, lsl #5
    9b88:	andeq	sp, r0, r0, lsr #20
    9b8c:	andeq	sp, r0, sl, lsr #20
    9b90:	addlt	fp, r6, r0, ror r5
    9b94:	ldcmi	13, cr4, [r0], {15}
    9b98:	mcrls	4, 0, r4, cr10, cr13, {3}
    9b9c:	vstrls.16	s10, [fp, #-88]	; 0xffffffa8	; <UNPREDICTABLE>
    9ba0:	strls	r6, [r5], #-2084	; 0xfffff7dc
    9ba4:	streq	pc, [r0], #-79	; 0xffffffb1
    9ba8:	teqlt	r4, r4, lsl #17
    9bac:	cfstr32ge	mvfx9, [ip, #-4]
    9bb0:	stmiavs	r0, {r9, sl, ip, pc}^
    9bb4:	strls	r9, [r4, #-1282]	; 0xfffffafe
    9bb8:	bmi	21ba40 <ASN1_STRING_length@plt+0x21982c>
    9bbc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    9bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9bc4:	subsmi	r9, sl, r5, lsl #22
    9bc8:	andlt	sp, r6, r1, lsl #2
    9bcc:			; <UNDEFINED> instruction: 0xf7f8bd70
    9bd0:	svclt	0x0000ea22
    9bd4:	andeq	r0, r2, r0, lsr r2
    9bd8:	andeq	r0, r0, r4, lsl r2
    9bdc:	andeq	r0, r2, sl, lsl #4
    9be0:	ldrbmi	r6, [r0, -r0, asr #18]!
    9be4:	stmdavs	r3, {r4, r8, ip, sp, pc}
    9be8:	andvs	r3, r3, r1, lsl #6
    9bec:	svclt	0x00004770
    9bf0:	stmdavs	r0, {r3, r8, ip, sp, pc}^
    9bf4:			; <UNDEFINED> instruction: 0xf04f4770
    9bf8:			; <UNDEFINED> instruction: 0x477030ff
    9bfc:	ldrblt	fp, [r0, #-480]!	; 0xfffffe20
    9c00:	stmib	r0, {r2, r7, ip, sp, pc}^
    9c04:	strmi	r1, [sp], -r2, lsl #4
    9c08:			; <UNDEFINED> instruction: 0xf7ff4604
    9c0c:	stmdacs	r5, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9c10:	andlt	sp, r4, r1, lsl #24
    9c14:	mcrmi	13, 0, fp, cr9, cr0, {3}
    9c18:	bmi	25b4a0 <ASN1_STRING_length@plt+0x25928c>
    9c1c:	msrne	SPSR_fsc, #64, 4
    9c20:	tstcs	r6, lr, ror r4
    9c24:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9c28:	bmi	193430 <ASN1_STRING_length@plt+0x19121c>
    9c2c:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    9c30:			; <UNDEFINED> instruction: 0xffaef7ff
    9c34:	ldcllt	0, cr11, [r0, #-16]!
    9c38:	svclt	0x00004770
    9c3c:	muleq	r0, r0, r9
    9c40:			; <UNDEFINED> instruction: 0x0000dcb4
    9c44:	andeq	sp, r0, sl, ror #18
    9c48:	svcmi	0x00f0e92d
    9c4c:	streq	lr, [r1, #2816]	; 0xb00
    9c50:	strmi	r4, [ip], -r3, ror #30
    9c54:			; <UNDEFINED> instruction: 0xf5ad4963
    9c58:	ldrbtmi	r5, [pc], #-3457	; 9c60 <ASN1_STRING_length@plt+0x7a4c>
    9c5c:	ldrmi	fp, [r2], r3, lsl #1
    9c60:	ldmdapl	r9!, {r1, r3, r5, r9, fp, sp, lr}^
    9c64:			; <UNDEFINED> instruction: 0xf50d461e
    9c68:	strmi	r5, [r1], r1, lsl #7
    9c6c:	stmdavs	r9, {r2, r8, r9, ip, sp}
    9c70:			; <UNDEFINED> instruction: 0xf04f6019
    9c74:	bcs	a07c <ASN1_STRING_length@plt+0x7e68>
    9c78:			; <UNDEFINED> instruction: 0xf7ffd05c
    9c7c:	stmdacs	r6, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9c80:	bvs	a40d90 <ASN1_STRING_length@plt+0xa3eb7c>
    9c84:			; <UNDEFINED> instruction: 0xf0034651
    9c88:	andls	pc, r7, r1, lsr sl	; <UNPREDICTABLE>
    9c8c:	teqlt	r5, #448	; 0x1c0
    9c90:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    9c94:	and	r2, r8, r0, lsl #14
    9c98:	ldrdne	pc, [r0], -r8
    9c9c:	ldmdavs	r0!, {r0, r8, r9, sl, ip, sp}
    9ca0:			; <UNDEFINED> instruction: 0xf82af001
    9ca4:	eorsvs	r6, r0, sp, lsr #16
    9ca8:			; <UNDEFINED> instruction: 0xf105b1d5
    9cac:	strbmi	r0, [r3], -ip, lsl #22
    9cb0:			; <UNDEFINED> instruction: 0x46484651
    9cb4:			; <UNDEFINED> instruction: 0xf003465a
    9cb8:	cdpne	13, 0, cr15, cr4, cr13, {6}
    9cbc:	strbmi	sp, [r8], -ip, ror #21
    9cc0:			; <UNDEFINED> instruction: 0xff96f7ff
    9cc4:	mrrcle	8, 0, r2, pc, cr2	; <UNPREDICTABLE>
    9cc8:	ldmdavs	r0!, {r0, r3, r4, r5, r9, sl, lr}
    9ccc:			; <UNDEFINED> instruction: 0xf8b8f001
    9cd0:	strmi	r4, [r3], -r7, lsr #12
    9cd4:	eorsvs	r9, r3, r7, lsl #16
    9cd8:	cdp2	0, 12, cr15, cr10, cr2, {0}
    9cdc:	svcls	0x0007e003
    9ce0:			; <UNDEFINED> instruction: 0xf0029807
    9ce4:	stmdbmi	r0, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    9ce8:	orrpl	pc, r1, #54525952	; 0x3400000
    9cec:	movwcc	r4, #19005	; 0x4a3d
    9cf0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9cf4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9cf8:	qdsuble	r4, r1, pc	; <UNPREDICTABLE>
    9cfc:			; <UNDEFINED> instruction: 0xf50d4638
    9d00:	andlt	r5, r3, r1, lsl #27
    9d04:	svchi	0x00f0e8bd
    9d08:	vst1.8	{d20-d21}, [pc :256], r8
    9d0c:	svcmi	0x003873d9
    9d10:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    9d14:	ldrbtmi	r4, [pc], #-1608	; 9d1c <ASN1_STRING_length@plt+0x7b08>
    9d18:	andge	pc, ip, sp, asr #17
    9d1c:	eorsmi	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    9d20:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
    9d24:	bmi	d2e52c <ASN1_STRING_length@plt+0xd2c318>
    9d28:	strvc	lr, [r1], #-2509	; 0xfffff633
    9d2c:			; <UNDEFINED> instruction: 0xf7ff447a
    9d30:	str	pc, [r6, pc, lsr #30]!
    9d34:	stcge	8, cr4, [r9, #-196]	; 0xffffff3c
    9d38:			; <UNDEFINED> instruction: 0x1014f8d9
    9d3c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    9d40:	bmi	bdaf28 <ASN1_STRING_length@plt+0xbd8d14>
    9d44:	eorsmi	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    9d48:	tstls	r1, sl, ror r4
    9d4c:	ldrmi	r4, [r9], -r8, lsr #12
    9d50:	strls	r9, [r2], #-512	; 0xfffffe00
    9d54:			; <UNDEFINED> instruction: 0xf7f82201
    9d58:			; <UNDEFINED> instruction: 0x4648e8fe
    9d5c:			; <UNDEFINED> instruction: 0xff48f7ff
    9d60:	stcle	8, cr2, [r9], #-24	; 0xffffffe8
    9d64:			; <UNDEFINED> instruction: 0xf06f4628
    9d68:			; <UNDEFINED> instruction: 0xf0020725
    9d6c:	strmi	pc, [r4], -sp, lsl #29
    9d70:	adcsle	r2, r8, r0, lsl #16
    9d74:			; <UNDEFINED> instruction: 0xf0024651
    9d78:			; <UNDEFINED> instruction: 0x4683ff3b
    9d7c:			; <UNDEFINED> instruction: 0xf8cd4620
    9d80:			; <UNDEFINED> instruction: 0xf002b01c
    9d84:			; <UNDEFINED> instruction: 0xe781feb3
    9d88:	lfmmi	f4, 4, [lr, #-384]	; 0xfffffe80
    9d8c:	svc	0x0064f7f7
    9d90:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9d94:	ldrbtmi	r4, [sp], #-2589	; 0xfffff5e3
    9d98:	strdcs	r4, [r3, -ip]
    9d9c:			; <UNDEFINED> instruction: 0xf8cd447a
    9da0:	stmib	sp, {r3, sp, pc}^
    9da4:	strmi	r5, [r3], -r0, lsl #24
    9da8:	stmib	sp, {r3, r6, r9, sl, lr}^
    9dac:	vcgt.s8	d27, d0, d3
    9db0:			; <UNDEFINED> instruction: 0xf7ff13cb
    9db4:	str	pc, [r7, sp, ror #29]
    9db8:	vst1.8	{d20-d21}, [pc :64], r5
    9dbc:	ldcmi	3, cr7, [r5], {222}	; 0xde
    9dc0:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    9dc4:	bmi	52e5cc <ASN1_STRING_length@plt+0x52c3b8>
    9dc8:			; <UNDEFINED> instruction: 0x4648447c
    9dcc:	andge	pc, ip, sp, asr #17
    9dd0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9dd4:			; <UNDEFINED> instruction: 0xf7ff4501
    9dd8:			; <UNDEFINED> instruction: 0xe7c3fedb
    9ddc:	ldmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9de0:	andeq	r0, r2, lr, ror #2
    9de4:	andeq	r0, r0, r4, lsl r2
    9de8:	ldrdeq	r0, [r2], -r8
    9dec:	strdeq	pc, [r1], -lr
    9df0:	andeq	sp, r0, r2, asr #17
    9df4:	andeq	sp, r0, lr, lsl #24
    9df8:	andeq	sp, r0, ip, ror #16
    9dfc:	ldrdeq	pc, [r1], -r0
    9e00:			; <UNDEFINED> instruction: 0x0000d8b4
    9e04:	muleq	r0, sl, fp
    9e08:	andeq	sp, r0, r4, lsl #17
    9e0c:	strdeq	sp, [r0], -ip
    9e10:	andeq	sp, r0, lr, ror #22
    9e14:	andeq	sp, r0, r0, asr #16
    9e18:	andeq	sp, r0, r8, asr #15
    9e1c:			; <UNDEFINED> instruction: 0xf5adb5f0
    9e20:			; <UNDEFINED> instruction: 0xf8df5d80
    9e24:	ldrdlt	lr, [r7], ip
    9e28:	svcge	0x00056943
    9e2c:	ldrsbgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    9e30:	cfldrsmi	mvf4, [r5, #-1016]!	; 0xfffffc08
    9e34:	bmi	d5b64c <ASN1_STRING_length@plt+0xd59438>
    9e38:	movwls	r4, #5646	; 0x160e
    9e3c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    9e40:	andls	r9, r0, #8388608	; 0x800000
    9e44:	strpl	pc, [r0, #1293]	; 0x50d
    9e48:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9e4c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    9e50:	andcs	r4, r1, #26214400	; 0x1900000
    9e54:	ldrdgt	pc, [r0], -ip
    9e58:	andsgt	pc, r4, r5, asr #17
    9e5c:	stceq	0, cr15, [r0], {79}	; 0x4f
    9e60:			; <UNDEFINED> instruction: 0xf7f84638
    9e64:			; <UNDEFINED> instruction: 0x4620e878
    9e68:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    9e6c:	stmdacs	r6, {r2, r4, r8, sl, ip, sp}
    9e70:			; <UNDEFINED> instruction: 0x4638dc1b
    9e74:	cdp2	0, 0, cr15, cr8, cr2, {0}
    9e78:	teqlt	r8, #5242880	; 0x500000
    9e7c:			; <UNDEFINED> instruction: 0xf0024631
    9e80:			; <UNDEFINED> instruction: 0x4604fe73
    9e84:			; <UNDEFINED> instruction: 0xf0024628
    9e88:	stmdbmi	r1!, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    9e8c:	orrpl	pc, r0, #54525952	; 0x3400000
    9e90:	tstcc	r4, #28, 20	; 0x1c000
    9e94:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9e98:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9e9c:	qsuble	r4, r1, ip
    9ea0:			; <UNDEFINED> instruction: 0xf50d4620
    9ea4:	andlt	r5, r7, r0, lsl #27
    9ea8:	bmi	6b9670 <ASN1_STRING_length@plt+0x6b745c>
    9eac:	mvnsne	pc, #64, 4
    9eb0:	tstcs	r7, r9, lsl sp
    9eb4:	andls	r4, r0, #2046820352	; 0x7a000000
    9eb8:	ldrbtmi	r4, [sp], #-2584	; 0xfffff5e8
    9ebc:	strls	r4, [r3], -r0, lsr #12
    9ec0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9ec4:			; <UNDEFINED> instruction: 0xf7ff5701
    9ec8:	ldrb	pc, [r2, r3, ror #28]	; <UNPREDICTABLE>
    9ecc:			; <UNDEFINED> instruction: 0xf7ff4620
    9ed0:	stmdacs	r6, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    9ed4:	strcs	sp, [r0], #-3073	; 0xfffff3ff
    9ed8:	ldcmi	7, cr14, [r1, #-860]	; 0xfffffca4
    9edc:	bmi	45b764 <ASN1_STRING_length@plt+0x459550>
    9ee0:	movwcs	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    9ee4:	tstcs	r7, sp, ror r4
    9ee8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9eec:	bmi	3932f4 <ASN1_STRING_length@plt+0x3910e0>
    9ef0:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    9ef4:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9ef8:			; <UNDEFINED> instruction: 0xf7f8e7ed
    9efc:	svclt	0x0000e88c
    9f00:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    9f04:	andeq	r0, r0, r4, lsl r2
    9f08:	andeq	ip, r0, r4, lsl #4
    9f0c:			; <UNDEFINED> instruction: 0x0000d7be
    9f10:	andeq	pc, r1, r4, lsr pc	; <UNPREDICTABLE>
    9f14:	andeq	sp, r0, r0, lsr #21
    9f18:	muleq	r0, sl, r7
    9f1c:	ldrdeq	sp, [r0], -r8
    9f20:	andeq	sp, r0, r4, lsl #15
    9f24:	andeq	sp, r0, ip, ror #20
    9f28:	andeq	sp, r0, r6, lsr #13
    9f2c:	movwlt	r6, #47875	; 0xbb03
    9f30:	addlt	fp, r4, r0, ror r5
    9f34:	strmi	r4, [sp], -r4, lsl #12
    9f38:	mrc2	7, 2, pc, cr10, cr15, {7}
    9f3c:	stcle	8, cr2, [r6], {6}
    9f40:	strtmi	r6, [r9], -r0, lsr #22
    9f44:	pop	{r2, ip, sp, pc}
    9f48:			; <UNDEFINED> instruction: 0xf0034070
    9f4c:	cdpmi	8, 0, cr11, cr10, cr11, {4}
    9f50:	mvnsvc	pc, #1325400064	; 0x4f000000
    9f54:	tstcs	r7, r9, lsl #20
    9f58:	stmdami	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
    9f5c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    9f60:	bmi	213768 <ASN1_STRING_length@plt+0x211554>
    9f64:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    9f68:	strtmi	r0, [r0], -r2, lsl #10
    9f6c:			; <UNDEFINED> instruction: 0xf7ff447a
    9f70:	strb	pc, [r5, pc, lsl #28]!	; <UNPREDICTABLE>
    9f74:	svclt	0x0052f7ff
    9f78:	andeq	sp, r0, r4, lsr r7
    9f7c:	strdeq	sp, [r0], -r8
    9f80:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    9f84:	andeq	sp, r0, ip, lsr #12
    9f88:			; <UNDEFINED> instruction: 0xf5adb5f0
    9f8c:			; <UNDEFINED> instruction: 0xf8df5d80
    9f90:	ldrdlt	lr, [r7], r8
    9f94:	svcge	0x00056943
    9f98:	ldrsbgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    9f9c:	cfldrsmi	mvf4, [r4, #-1016]!	; 0xfffffc08
    9fa0:	bmi	d1b7b8 <ASN1_STRING_length@plt+0xd195a4>
    9fa4:	movwls	r4, #5646	; 0x160e
    9fa8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    9fac:	andls	r9, r0, #8388608	; 0x800000
    9fb0:	strpl	pc, [r0, #1293]	; 0x50d
    9fb4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    9fb8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    9fbc:	andcs	r4, r1, #26214400	; 0x1900000
    9fc0:	ldrdgt	pc, [r0], -ip
    9fc4:	andsgt	pc, r4, r5, asr #17
    9fc8:	stceq	0, cr15, [r0], {79}	; 0x4f
    9fcc:			; <UNDEFINED> instruction: 0xf7f74638
    9fd0:	strtmi	lr, [r0], -r2, asr #31
    9fd4:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9fd8:	stmdacs	r6, {r2, r4, r8, sl, ip, sp}
    9fdc:			; <UNDEFINED> instruction: 0x4638dc1c
    9fe0:	ldc2l	0, cr15, [r2, #-8]
    9fe4:	movtlt	r4, #1541	; 0x605
    9fe8:			; <UNDEFINED> instruction: 0xf0024631
    9fec:			; <UNDEFINED> instruction: 0x4603fdbd
    9ff0:	ldrmi	r4, [sp], -r8, lsr #12
    9ff4:	ldc2l	0, cr15, [sl, #-8]!
    9ff8:			; <UNDEFINED> instruction: 0xf50d491f
    9ffc:	bmi	6dee04 <ASN1_STRING_length@plt+0x6dcbf0>
    a000:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    a004:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    a008:	subsmi	r6, r1, sl, lsl r8
    a00c:	strtmi	sp, [r8], -sl, lsr #2
    a010:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    a014:	ldcllt	0, cr11, [r0, #28]!
    a018:	vpmin.s8	d20, d0, d8
    a01c:	ldcmi	3, cr2, [r8, #-380]	; 0xfffffe84
    a020:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    a024:	bmi	5ee82c <ASN1_STRING_length@plt+0x5ec618>
    a028:			; <UNDEFINED> instruction: 0x4620447d
    a02c:	ldrbtmi	r9, [sl], #-1539	; 0xfffff9fd
    a030:	strpl	lr, [r1, -sp, asr #19]
    a034:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
    a038:			; <UNDEFINED> instruction: 0x4620e7d1
    a03c:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
    a040:	ldclle	8, cr2, [r9, #24]
    a044:			; <UNDEFINED> instruction: 0x46204e10
    a048:	vpmin.s8	d20, d0, d0
    a04c:	ldrbtmi	r2, [lr], #-867	; 0xfffffc9d
    a050:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    a054:	strcs	lr, [r0], -sp, asr #19
    a058:	strls	r4, [r2, -sp, lsl #20]
    a05c:			; <UNDEFINED> instruction: 0xf7ff447a
    a060:	bfi	pc, r7, (invalid: 27:9)	; <UNPREDICTABLE>
    a064:	svc	0x00d6f7f7
    a068:	andeq	pc, r1, ip, lsr #28
    a06c:	andeq	r0, r0, r4, lsl r2
    a070:	andeq	ip, r0, r8, ror #13
    a074:	andeq	sp, r0, r2, asr r6
    a078:	andeq	pc, r1, r6, asr #27
    a07c:	andeq	sp, r0, sl, ror #18
    a080:	andeq	sp, r0, ip, lsr #12
    a084:	andeq	sp, r0, sl, ror #10
    a088:	andeq	sp, r0, r2, ror #12
    a08c:	andeq	sp, r0, sl, lsr r9
    a090:	andeq	sp, r0, ip, lsr r5
    a094:	subvs	fp, r1, r0, lsl #2
    a098:	svclt	0x00004770
    a09c:	blmi	1ddca7c <ASN1_STRING_length@plt+0x1dda868>
    a0a0:	push	{r1, r3, r4, r5, r6, sl, lr}
    a0a4:			; <UNDEFINED> instruction: 0x460643f0
    a0a8:	ldrdlt	r5, [r7], r3
    a0ac:	andcs	r4, r1, sp, lsl #12
    a0b0:	ldmdavs	fp, {r5, r6, r8, sp}
    a0b4:			; <UNDEFINED> instruction: 0xf04f9305
    a0b8:			; <UNDEFINED> instruction: 0xf7f70300
    a0bc:	ldmdbmi	r0!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
    a0c0:			; <UNDEFINED> instruction: 0x46044479
    a0c4:	subsle	r2, lr, r0, lsl #16
    a0c8:	strcs	r4, [r1, -lr, ror #22]
    a0cc:	ldrtmi	r4, [r0], -lr, ror #20
    a0d0:	strcs	r6, [r3, -r7, lsr #32]
    a0d4:	adcvs	r4, r2, sl, ror r4
    a0d8:	rsbvs	r5, r7, fp, asr #17
    a0dc:	rscvs	r6, r3, fp, lsl r8
    a0e0:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    a0e4:	stmdami	r9!, {r0, r1, r9, sl, lr}^
    a0e8:	ldrbtmi	r6, [r8], #-355	; 0xfffffe9d
    a0ec:	mrc	7, 5, APSR_nzcv, cr0, cr7, {7}
    a0f0:	cmnlt	r8, #6291456	; 0x600000
    a0f4:	andcs	sl, sl, #4, 18	; 0x10000
    a0f8:	svc	0x000ef7f7
    a0fc:			; <UNDEFINED> instruction: 0xf8939b04
    a100:	strmi	r9, [r0], r0
    a104:	svceq	0x0000f1b9
    a108:			; <UNDEFINED> instruction: 0xf7f7d01e
    a10c:	stmdavs	r3, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    a110:	andscc	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
    a114:	ldrle	r0, [r7], #-1179	; 0xfffffb65
    a118:	blcs	19681ec <ASN1_STRING_length@plt+0x1965fd8>
    a11c:	ldmdbmi	ip, {r1, r3, r4, r5, r6, ip, lr, pc}^
    a120:	ldrtmi	r2, [r0], -r4, lsl #4
    a124:			; <UNDEFINED> instruction: 0xf7f84479
    a128:	stmdacs	r0, {r4, fp, sp, lr, pc}
    a12c:	addshi	pc, lr, r0
    a130:			; <UNDEFINED> instruction: 0x46304958
    a134:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    a138:	stmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a13c:	svclt	0x00142800
    a140:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a144:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a148:	strtmi	r4, [r0], -r1, asr #12
    a14c:			; <UNDEFINED> instruction: 0xffa2f7ff
    a150:			; <UNDEFINED> instruction: 0xf104b32d
    a154:			; <UNDEFINED> instruction: 0x462a0118
    a158:			; <UNDEFINED> instruction: 0xf0014620
    a15c:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    a160:	tstcs	r0, r7, lsr #22
    a164:	addvc	pc, r0, pc, asr #8
    a168:	mrc2	7, 2, pc, cr14, cr14, {7}
    a16c:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
    a170:			; <UNDEFINED> instruction: 0x4620d059
    a174:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    a178:	ldcle	8, cr2, [fp], #-20	; 0xffffffec
    a17c:			; <UNDEFINED> instruction: 0xf7ff4620
    a180:	stmdacs	r6, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    a184:	bmi	1141220 <ASN1_STRING_length@plt+0x113f00c>
    a188:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    a18c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a190:	subsmi	r9, sl, r5, lsl #22
    a194:	strtmi	sp, [r0], -sp, ror #2
    a198:	pop	{r0, r1, r2, ip, sp, pc}
    a19c:	ldcmi	3, cr8, [pc, #-960]!	; 9de4 <ASN1_STRING_length@plt+0x7bd0>
    a1a0:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    a1a4:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
    a1a8:			; <UNDEFINED> instruction: 0xf001462a
    a1ac:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    a1b0:			; <UNDEFINED> instruction: 0x4620dad7
    a1b4:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    a1b8:	mcrrle	8, 0, r2, r8, cr2
    a1bc:			; <UNDEFINED> instruction: 0xf7f769e0
    a1c0:	stmdbvs	r0!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
    a1c4:	mcr	7, 1, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    a1c8:			; <UNDEFINED> instruction: 0xf7f74620
    a1cc:	strcs	lr, [r0], #-3620	; 0xfffff1dc
    a1d0:	ldcmi	7, cr14, [r3, #-868]!	; 0xfffffc9c
    a1d4:	orrsvc	pc, r0, #1325400064	; 0x4f000000
    a1d8:	tstcs	r7, r2, lsr sl
    a1dc:	ldrbtmi	r6, [sp], #-2144	; 0xfffff7a0
    a1e0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    a1e4:	bmi	c135ec <ASN1_STRING_length@plt+0xc113d8>
    a1e8:	strtmi	r9, [r0], -r2
    a1ec:			; <UNDEFINED> instruction: 0xf7ff447a
    a1f0:	strb	pc, [r8, pc, asr #25]	; <UNPREDICTABLE>
    a1f4:	vadd.f32	d20, d0, d29
    a1f8:	bmi	b4ee7c <ASN1_STRING_length@plt+0xb4cc68>
    a1fc:	ldrbtmi	r2, [sp], #-262	; 0xfffffefa
    a200:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    a204:	strcs	lr, [r0, #-2509]	; 0xfffff633
    a208:	strls	r4, [r2], #-2602	; 0xfffff5d6
    a20c:			; <UNDEFINED> instruction: 0xf7ff447a
    a210:			; <UNDEFINED> instruction: 0xe7b3fcbf
    a214:	blcs	1ca83e8 <ASN1_STRING_length@plt+0x1ca61d4>
    a218:	ldmvc	r3!, {r0, r7, r8, ip, lr, pc}
    a21c:	svclt	0x00082b72
    a220:			; <UNDEFINED> instruction: 0xd09146b8
    a224:			; <UNDEFINED> instruction: 0x4620e77b
    a228:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    a22c:	stclle	8, cr2, [r5, #8]
    a230:	vadd.i8	d20, d0, d17
    a234:	stcmi	3, cr1, [r1, #-108]!	; 0xffffff94
    a238:	bmi	85264c <ASN1_STRING_length@plt+0x850438>
    a23c:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
    a240:	ldrbtmi	r9, [sl], #-1
    a244:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    a248:	stc2	7, cr15, [r2], #1020	; 0x3fc
    a24c:	ldmdami	sp, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a250:	tstne	r5, #64, 4	; <UNPREDICTABLE>
    a254:	tstcs	r3, ip, lsl sp
    a258:	ldrbtmi	r4, [r8], #-2588	; 0xfffff5e4
    a25c:	andls	r4, r1, sp, ror r4
    a260:			; <UNDEFINED> instruction: 0x4620447a
    a264:			; <UNDEFINED> instruction: 0xf7ff9500
    a268:			; <UNDEFINED> instruction: 0xe7a7fc93
    a26c:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a270:			; <UNDEFINED> instruction: 0xf7f7e76a
    a274:	svclt	0x0000eed0
    a278:	andeq	pc, r1, r8, lsr #26
    a27c:	andeq	r0, r0, r4, lsl r2
    a280:	andeq	pc, r1, r8, lsl #26
    a284:	andeq	r0, r0, r0, lsr #4
    a288:			; <UNDEFINED> instruction: 0xfffff95d
    a28c:	andeq	sp, r0, sl, ror #11
    a290:	andeq	lr, r0, r8, asr r4
    a294:	andeq	sp, r0, sl, lsr #11
    a298:	andeq	pc, r1, lr, lsr ip	; <UNPREDICTABLE>
    a29c:			; <UNDEFINED> instruction: 0x0001feb2
    a2a0:	andeq	sp, r0, r6, asr r5
    a2a4:	andeq	sp, r0, r0, ror #13
    a2a8:	andeq	sp, r0, ip, lsr #7
    a2ac:	andeq	sp, r0, r6, lsr #10
    a2b0:			; <UNDEFINED> instruction: 0x0000d6be
    a2b4:	andeq	sp, r0, ip, lsl #7
    a2b8:	andeq	sp, r0, r8, asr #9
    a2bc:	andeq	sp, r0, r2, lsl #13
    a2c0:	andeq	sp, r0, r6, asr r3
    a2c4:	andeq	sp, r0, lr, lsl #9
    a2c8:	andeq	sp, r0, r4, ror #12
    a2cc:	andeq	sp, r0, r8, lsr r3
    a2d0:			; <UNDEFINED> instruction: 0x4604b5f0
    a2d4:	stmibvs	r0, {r0, r2, r7, ip, sp, pc}^
    a2d8:			; <UNDEFINED> instruction: 0xf7fe460e
    a2dc:			; <UNDEFINED> instruction: 0x4605ff57
    a2e0:			; <UNDEFINED> instruction: 0xf7ff4620
    a2e4:	stmdacs	r6, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
    a2e8:	strtmi	sp, [r8], -r2, lsl #24
    a2ec:	ldcllt	0, cr11, [r0, #20]!
    a2f0:	strtmi	r4, [r0], -r9, lsl #30
    a2f4:	vpmax.s8	d20, d0, d9
    a2f8:	ldrbtmi	r1, [pc], #-915	; a300 <ASN1_STRING_length@plt+0x80ec>
    a2fc:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    a300:	strcs	lr, [r0, -sp, asr #19]
    a304:	stmib	sp, {r1, r2, r9, fp, lr}^
    a308:	ldrbtmi	r6, [sl], #-1282	; 0xfffffafe
    a30c:	mcrr2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    a310:	andlt	r4, r5, r8, lsr #12
    a314:	svclt	0x0000bdf0
    a318:	andeq	sp, r0, lr, asr #8
    a31c:	andeq	sp, r0, sl, ror #11
    a320:	andeq	sp, r0, lr, lsl #5
    a324:	strdlt	fp, [r5], r0
    a328:	ldrmi	r4, [r5], -lr, lsl #12
    a32c:			; <UNDEFINED> instruction: 0xf7ff4604
    a330:	stmdacs	r6, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    a334:	stmibvs	r0!, {r0, r1, r2, sl, fp, ip, lr, pc}^
    a338:			; <UNDEFINED> instruction: 0x46294632
    a33c:	pop	{r0, r2, ip, sp, pc}
    a340:			; <UNDEFINED> instruction: 0xf7fe40f0
    a344:	bmi	239a70 <ASN1_STRING_length@plt+0x23785c>
    a348:	orrsne	pc, fp, #64, 4
    a34c:	tstcs	r7, r7, lsl #30
    a350:	andls	r4, r0, #2046820352	; 0x7a000000
    a354:	ldrbtmi	r4, [pc], #-2566	; a35c <ASN1_STRING_length@plt+0x8148>
    a358:	strls	r4, [r3, #-1568]	; 0xfffff9e0
    a35c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    a360:			; <UNDEFINED> instruction: 0xf7ff7601
    a364:			; <UNDEFINED> instruction: 0xe7e6fc15
    a368:			; <UNDEFINED> instruction: 0x0000d5b0
    a36c:	andeq	sp, r0, r2, lsl r4
    a370:	andeq	sp, r0, ip, lsr r2
    a374:	strdlt	fp, [r5], r0
    a378:	ldrmi	r4, [r5], -lr, lsl #12
    a37c:			; <UNDEFINED> instruction: 0xf7ff4604
    a380:	stmdacs	r6, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    a384:	stmibvs	r0!, {r1, r2, sl, fp, ip, lr, pc}^
    a388:	andlt	r4, r5, r9, lsr #12
    a38c:	ldrhtmi	lr, [r0], #141	; 0x8d
    a390:	svclt	0x0072f7fe
    a394:	vmax.f32	d20, d0, d8
    a398:	bmi	20f22c <ASN1_STRING_length@plt+0x20d018>
    a39c:	ldrbtmi	r2, [pc], #-263	; a3a4 <ASN1_STRING_length@plt+0x8190>
    a3a0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    a3a4:	strcs	lr, [r0, -sp, asr #19]
    a3a8:	stmib	sp, {r0, r2, r9, fp, lr}^
    a3ac:	ldrbtmi	r6, [sl], #-1282	; 0xfffffafe
    a3b0:	blx	ffbc83b6 <ASN1_STRING_length@plt+0xffbc61a2>
    a3b4:	svclt	0x0000e7e7
    a3b8:	ldrdeq	sp, [r0], -lr
    a3bc:	andeq	sp, r0, r6, ror r5
    a3c0:	andeq	sp, r0, sl, ror #3
    a3c4:			; <UNDEFINED> instruction: 0x4605b570
    a3c8:	strmi	r4, [r8], -ip, lsl #12
    a3cc:	ldrmi	r4, [r6], -r8, lsl #18
    a3d0:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    a3d4:	mrc	7, 5, APSR_nzcv, cr8, cr7, {7}
    a3d8:	andcs	fp, r0, r8, lsl #2
    a3dc:			; <UNDEFINED> instruction: 0x4633bd70
    a3e0:	strtmi	r4, [r8], -r2, lsr #12
    a3e4:	pop	{r1, r8, sp}
    a3e8:			; <UNDEFINED> instruction: 0xf7ff4070
    a3ec:	svclt	0x0000bc2d
    a3f0:	andeq	fp, r0, r6, ror #22
    a3f4:			; <UNDEFINED> instruction: 0x460a4613
    a3f8:			; <UNDEFINED> instruction: 0xf7ff2101
    a3fc:	svclt	0x0000bc25
    a400:			; <UNDEFINED> instruction: 0x4615b570
    a404:	strmi	r4, [sl], -fp, lsr #12
    a408:			; <UNDEFINED> instruction: 0xf7ff2103
    a40c:	mcrne	12, 0, pc, cr6, cr13, {0}	; <UNPREDICTABLE>
    a410:	stmdavs	ip!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    a414:	and	sp, fp, r7, lsl #24
    a418:			; <UNDEFINED> instruction: 0xf00368a0
    a41c:	stmdavs	r4!, {r0, r6, r8, fp, ip, sp, lr, pc}
    a420:	addmi	r6, ip, #2686976	; 0x290000
    a424:	tstcs	r1, r2
    a428:	mvnsle	r2, r0, lsl #24
    a42c:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    a430:	svceq	0x0026f116
    a434:	strcs	fp, [r0], -r8, lsl #30
    a438:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    a43c:	mvnsmi	lr, sp, lsr #18
    a440:	stcmi	6, cr4, [lr], #-88	; 0xffffffa8
    a444:	ldmdavs	r3, {r1, r2, r7, ip, sp, pc}
    a448:	ldrbtmi	r4, [ip], #-2605	; 0xfffff5d3
    a44c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    a450:			; <UNDEFINED> instruction: 0xf04f9205
    a454:	blcs	ac5c <ASN1_STRING_length@plt+0x8a48>
    a458:	strmi	sp, [r7], -r4, asr #2
    a45c:			; <UNDEFINED> instruction: 0xf7ff4688
    a460:	strmi	pc, [r4], -r5, ror #26
    a464:	orrslt	r4, r8, r5, lsl #12
    a468:	strbmi	sl, [r1], -r4, lsl #20
    a46c:			; <UNDEFINED> instruction: 0xf0034638
    a470:	vmlane.f16	s30, s11, s23	; <UNPREDICTABLE>
    a474:	stmdals	r4, {r0, r1, r3, r4, r8, r9, fp, ip, lr, pc}
    a478:			; <UNDEFINED> instruction: 0xf0032101
    a47c:	stmdbls	r4, {r0, r4, r8, fp, ip, sp, lr, pc}
    a480:			; <UNDEFINED> instruction: 0xf0006830
    a484:	stmdacs	r0, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    a488:	svclt	0x00086030
    a48c:	streq	pc, [fp, #-111]	; 0xffffff91
    a490:			; <UNDEFINED> instruction: 0xf7f74620
    a494:	bmi	70579c <ASN1_STRING_length@plt+0x703588>
    a498:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    a49c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a4a0:	subsmi	r9, sl, r5, lsl #22
    a4a4:	strtmi	sp, [r8], -r8, lsr #2
    a4a8:	pop	{r1, r2, ip, sp, pc}
    a4ac:			; <UNDEFINED> instruction: 0x463881f0
    a4b0:	blx	fe7c84b6 <ASN1_STRING_length@plt+0xfe7c62a2>
    a4b4:	stclle	8, cr2, [fp, #8]!
    a4b8:	cdpmi	2, 1, cr4, cr3, cr8, {3}
    a4bc:	bl	ff3484a0 <ASN1_STRING_length@plt+0xff34628c>
    a4c0:	ldrbtmi	r4, [lr], #-2578	; 0xfffff5ee
    a4c4:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    a4c8:	strcs	lr, [r0], -sp, asr #19
    a4cc:			; <UNDEFINED> instruction: 0xf8cd4a10
    a4d0:	ldrbtmi	r8, [sl], #-8
    a4d4:	ldrtmi	r4, [r8], -r3, lsl #12
    a4d8:	vst2.8	{d25-d28}, [pc], r3
    a4dc:			; <UNDEFINED> instruction: 0xf7ff730d
    a4e0:			; <UNDEFINED> instruction: 0xe7d5fb57
    a4e4:			; <UNDEFINED> instruction: 0xf44f4b0b
    a4e8:	stmdbmi	fp, {r0, r1, r3, r9, ip, sp, lr}
    a4ec:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    a4f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a4f4:	stcl	7, cr15, [lr], #-988	; 0xfffffc24
    a4f8:	stc	7, cr15, [ip, #988]	; 0x3dc
    a4fc:	andeq	pc, r1, lr, ror r9	; <UNPREDICTABLE>
    a500:	andeq	r0, r0, r4, lsl r2
    a504:	andeq	pc, r1, lr, lsr #18
    a508:	andeq	sp, r0, lr, asr #5
    a50c:	andeq	sp, r0, r2, lsr #9
    a510:	andeq	sp, r0, r6, asr #1
    a514:	andeq	sp, r0, lr, lsr #7
    a518:	andeq	sp, r0, r8, lsr #1
    a51c:	strdeq	sp, [r0], -r2
    a520:			; <UNDEFINED> instruction: 0xf7ffb510
    a524:	strmi	pc, [r4], -r3, lsl #26
    a528:	ldcl	7, cr15, [r4], #-988	; 0xfffffc24
    a52c:	svclt	0x00181e20
    a530:	ldclt	0, cr2, [r0, #-4]
    a534:	cmnlt	r3, r3, lsl #20
    a538:	addlt	fp, r4, r0, ror r5
    a53c:	strmi	r4, [sp], -r4, lsl #12
    a540:	blx	15c8546 <ASN1_STRING_length@plt+0x15c6332>
    a544:	stcle	8, cr2, [r8], {6}
    a548:	strtmi	r6, [r9], -r0, lsr #20
    a54c:	pop	{r2, ip, sp, pc}
    a550:			; <UNDEFINED> instruction: 0xf0024070
    a554:			; <UNDEFINED> instruction: 0xf7ffbd87
    a558:	mcrmi	13, 0, fp, cr9, cr7, {0}
    a55c:	cmpcs	r6, #64, 4	; <UNPREDICTABLE>
    a560:	tstcs	r7, r8, lsl #20
    a564:	stmdami	r8, {r1, r2, r3, r4, r5, r6, sl, lr}
    a568:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    a56c:	bmi	1d3d74 <ASN1_STRING_length@plt+0x1d1b60>
    a570:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    a574:	strtmi	r0, [r0], -r2, lsl #10
    a578:			; <UNDEFINED> instruction: 0xf7ff447a
    a57c:	strb	pc, [r3, r9, lsl #22]!	; <UNPREDICTABLE>
    a580:	andeq	sp, r0, r8, lsr #2
    a584:	andeq	sp, r0, r4, lsr #8
    a588:	andeq	ip, r0, r0, lsr #2
    a58c:	andeq	sp, r0, r0, lsr #32
    a590:	mvnsmi	lr, sp, lsr #18
    a594:	bmi	a9bdf4 <ASN1_STRING_length@plt+0xa99be0>
    a598:	blmi	ab67b8 <ASN1_STRING_length@plt+0xab45a4>
    a59c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    a5a0:	strmi	r4, [ip], -r8, lsl #12
    a5a4:	ldmpl	r3, {r1, r3, r4, r5, r8, sp}^
    a5a8:	ldmdavs	fp, {r8, sl, sp}
    a5ac:			; <UNDEFINED> instruction: 0xf04f9305
    a5b0:			; <UNDEFINED> instruction: 0xf7f70300
    a5b4:	cmplt	r8, r6, asr #23
    a5b8:	blmi	89ce4c <ASN1_STRING_length@plt+0x89ac38>
    a5bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a5c0:	blls	164630 <ASN1_STRING_length@plt+0x16241c>
    a5c4:	teqle	r8, sl, asr r0
    a5c8:	andlt	r4, r6, r8, lsr #12
    a5cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a5d0:	ldrtmi	r4, [r8], -r1, lsr #12
    a5d4:			; <UNDEFINED> instruction: 0xffaef7ff
    a5d8:	strmi	r4, [r5], -r0, lsl #13
    a5dc:	bge	136bc4 <ASN1_STRING_length@plt+0x1349b0>
    a5e0:	ldrtmi	r4, [r8], -r1, lsr #12
    a5e4:			; <UNDEFINED> instruction: 0xf8f0f003
    a5e8:	blle	311e04 <ASN1_STRING_length@plt+0x30fbf0>
    a5ec:	ldmdavs	r0!, {r2, r8, fp, ip, pc}
    a5f0:	blx	fe0c65fa <ASN1_STRING_length@plt+0xfe0c43e6>
    a5f4:	eorsvs	r4, r0, r1, asr #12
    a5f8:			; <UNDEFINED> instruction: 0xf0039804
    a5fc:			; <UNDEFINED> instruction: 0x4640fab1
    a600:	stc	7, cr15, [r8], {247}	; 0xf7
    a604:			; <UNDEFINED> instruction: 0x4638e7d8
    a608:	blx	ffcc860c <ASN1_STRING_length@plt+0xffcc63f8>
    a60c:	ldclle	8, cr2, [r6, #8]!
    a610:	cdpmi	2, 0, cr4, cr14, cr8, {3}
    a614:	bl	8485f8 <ASN1_STRING_length@plt+0x8463e4>
    a618:	ldrbtmi	r4, [lr], #-2573	; 0xfffff5f3
    a61c:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    a620:	strcs	lr, [r0], -sp, asr #19
    a624:	strls	r4, [r2], #-2571	; 0xfffff5f5
    a628:			; <UNDEFINED> instruction: 0x4603447a
    a62c:	movwls	r4, #13880	; 0x3638
    a630:	msrvc	CPSR_, #1325400064	; 0x4f000000
    a634:	blx	feb48638 <ASN1_STRING_length@plt+0xfeb46424>
    a638:			; <UNDEFINED> instruction: 0xf7f7e7e1
    a63c:	svclt	0x0000ecec
    a640:	andeq	pc, r1, sl, lsr #16
    a644:	andeq	r0, r0, r4, lsl r2
    a648:	andeq	pc, r1, ip, lsl #16
    a64c:	andeq	sp, r0, r6, ror r1
    a650:	andeq	sp, r0, r2, lsl #7
    a654:	andeq	ip, r0, r0, ror pc
    a658:	svcmi	0x00f0e92d
    a65c:			; <UNDEFINED> instruction: 0xf8d04691
    a660:	addlt	r8, fp, r8, lsl r0
    a664:			; <UNDEFINED> instruction: 0x46834a33
    a668:			; <UNDEFINED> instruction: 0x460f4b33
    a66c:			; <UNDEFINED> instruction: 0xf8d8447a
    a670:			; <UNDEFINED> instruction: 0xf04f4004
    a674:	ldmpl	r3, {r9, fp}^
    a678:	movwls	r6, #38939	; 0x981b
    a67c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a680:	movwls	sl, #31496	; 0x7b08
    a684:			; <UNDEFINED> instruction: 0x4620b194
    a688:	blx	ffac6692 <ASN1_STRING_length@plt+0xffac447e>
    a68c:	strtmi	r4, [r0], -r5, lsl #12
    a690:	blx	ffac669a <ASN1_STRING_length@plt+0xffac4486>
    a694:	ldrtmi	r2, [r9], -r0, lsl #4
    a698:	strtmi	r4, [r8], -r6, lsl #12
    a69c:	ldcl	7, cr15, [r6], #988	; 0x3dc
    a6a0:	stmdavs	r4!, {r7, r8, ip, sp, pc}
    a6a4:	ldrdcc	pc, [r4], -r8
    a6a8:			; <UNDEFINED> instruction: 0xd1eb429c
    a6ac:	blmi	89cf40 <ASN1_STRING_length@plt+0x89ad2c>
    a6b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a6b4:	blls	264724 <ASN1_STRING_length@plt+0x262510>
    a6b8:	teqle	r9, sl, asr r0
    a6bc:	andlt	r4, fp, r0, asr r6
    a6c0:	svchi	0x00f0e8bd
    a6c4:	blls	1dbf70 <ASN1_STRING_length@plt+0x1d9d5c>
    a6c8:			; <UNDEFINED> instruction: 0x46584632
    a6cc:			; <UNDEFINED> instruction: 0xf8c2f003
    a6d0:	blle	251eec <ASN1_STRING_length@plt+0x24fcd8>
    a6d4:			; <UNDEFINED> instruction: 0xf10a9908
    a6d8:			; <UNDEFINED> instruction: 0xf8d90a01
    a6dc:			; <UNDEFINED> instruction: 0xf0000000
    a6e0:			; <UNDEFINED> instruction: 0xf8c9fb0b
    a6e4:	ldrb	r0, [ip, r0]
    a6e8:			; <UNDEFINED> instruction: 0xf7ff4658
    a6ec:	stmdacs	r2, {r0, r7, r9, fp, ip, sp, lr, pc}
    a6f0:	ldrbmi	sp, [r1], -r8, lsl #24
    a6f4:	ldrdeq	pc, [r0], -r9
    a6f8:	blx	fe8c6702 <ASN1_STRING_length@plt+0xfe8c44ee>
    a6fc:			; <UNDEFINED> instruction: 0xf8c946aa
    a700:	ldrb	r0, [r3, r0]
    a704:	sfmmi	f4, 4, [lr], {104}	; 0x68
    a708:	b	fe9c86ec <ASN1_STRING_length@plt+0xfe9c64d8>
    a70c:	ldrbtmi	r4, [ip], #-2573	; 0xfffff5f3
    a710:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    a714:	strcs	lr, [r0], #-2509	; 0xfffff633
    a718:	strls	r4, [r2, -fp, lsl #20]
    a71c:			; <UNDEFINED> instruction: 0x4603447a
    a720:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
    a724:	vst2.8	{d22-d25}, [pc], r3
    a728:			; <UNDEFINED> instruction: 0xf7ff7328
    a72c:			; <UNDEFINED> instruction: 0xe7e0fa31
    a730:	ldcl	7, cr15, [r0], #-988	; 0xfffffc24
    a734:	andeq	pc, r1, ip, asr r7	; <UNPREDICTABLE>
    a738:	andeq	r0, r0, r4, lsl r2
    a73c:	andeq	pc, r1, r8, lsl r7	; <UNPREDICTABLE>
    a740:	andeq	sp, r0, lr, lsr #1
    a744:			; <UNDEFINED> instruction: 0x0000d2b2
    a748:	andeq	ip, r0, ip, ror lr
    a74c:	mvnsmi	lr, #737280	; 0xb4000
    a750:	bmi	199c198 <ASN1_STRING_length@plt+0x1999f84>
    a754:	blmi	19b6978 <ASN1_STRING_length@plt+0x19b4764>
    a758:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    a75c:			; <UNDEFINED> instruction: 0x9018f8d0
    a760:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    a764:			; <UNDEFINED> instruction: 0x4014f8d9
    a768:	movwls	r6, #22555	; 0x581b
    a76c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a770:	strtmi	fp, [r0], -r4, ror #2
    a774:	blx	fe24677e <ASN1_STRING_length@plt+0xfe24456a>
    a778:			; <UNDEFINED> instruction: 0x46054631
    a77c:	ldc	7, cr15, [r4, #-988]	; 0xfffffc24
    a780:	stmdavs	r4!, {r4, r8, r9, ip, sp, pc}
    a784:			; <UNDEFINED> instruction: 0x3014f8d9
    a788:			; <UNDEFINED> instruction: 0xd1f1429c
    a78c:			; <UNDEFINED> instruction: 0x4010f8d9
    a790:	strtmi	fp, [r0], -r4, ror #2
    a794:	blx	1e4679e <ASN1_STRING_length@plt+0x1e4458a>
    a798:			; <UNDEFINED> instruction: 0x46054631
    a79c:	stc	7, cr15, [r4, #-988]	; 0xfffffc24
    a7a0:	stmdavs	r4!, {r3, r4, r6, r8, r9, ip, sp, pc}
    a7a4:			; <UNDEFINED> instruction: 0x3010f8d9
    a7a8:			; <UNDEFINED> instruction: 0xd1f1429c
    a7ac:	bmi	14537b4 <ASN1_STRING_length@plt+0x14515a0>
    a7b0:	ldrbtmi	r4, [sl], #-2895	; 0xfffff4b1
    a7b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a7b8:	subsmi	r9, sl, r5, lsl #22
    a7bc:	addshi	pc, r3, r0, asr #32
    a7c0:	andlt	r4, r7, r0, lsr #12
    a7c4:	mvnshi	lr, #12386304	; 0xbd0000
    a7c8:			; <UNDEFINED> instruction: 0xf0004620
    a7cc:	bge	149538 <ASN1_STRING_length@plt+0x147324>
    a7d0:	strmi	r4, [r6], -r9, lsr #12
    a7d4:			; <UNDEFINED> instruction: 0xf0024638
    a7d8:	mcrne	15, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    a7dc:	stmdbls	r4, {r0, r3, r6, r8, r9, fp, ip, lr, pc}
    a7e0:	ldrdeq	pc, [r0], -r8
    a7e4:	blx	fe2467ec <ASN1_STRING_length@plt+0xfe2445d8>
    a7e8:			; <UNDEFINED> instruction: 0xf8c8b308
    a7ec:	ldrtmi	r0, [r1], -r0
    a7f0:	strcs	r9, [r1], #-2052	; 0xfffff7fc
    a7f4:			; <UNDEFINED> instruction: 0xf8b6f004
    a7f8:			; <UNDEFINED> instruction: 0x4620e7d9
    a7fc:	blx	1046806 <ASN1_STRING_length@plt+0x10445f2>
    a800:	strtmi	sl, [r9], -r4, lsl #20
    a804:	ldrtmi	r4, [r8], -r6, lsl #12
    a808:			; <UNDEFINED> instruction: 0xffdef002
    a80c:	blle	592024 <ASN1_STRING_length@plt+0x58fe10>
    a810:			; <UNDEFINED> instruction: 0xf8d89904
    a814:			; <UNDEFINED> instruction: 0xf0000000
    a818:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    a81c:			; <UNDEFINED> instruction: 0xf8c8d054
    a820:	ldrtmi	r0, [r1], -r0
    a824:	strcs	r9, [r1], #-2052	; 0xfffff7fc
    a828:	blx	1646840 <ASN1_STRING_length@plt+0x164462c>
    a82c:			; <UNDEFINED> instruction: 0x4638e7bf
    a830:			; <UNDEFINED> instruction: 0xf9def7ff
    a834:	ldcle	8, cr2, [r6], #-8
    a838:	streq	pc, [fp], #-111	; 0xffffff91
    a83c:			; <UNDEFINED> instruction: 0x4638e7b7
    a840:			; <UNDEFINED> instruction: 0xf9d6f7ff
    a844:	ldcle	8, cr2, [r2, #8]!
    a848:	cdpmi	2, 2, cr4, cr11, cr0, {3}
    a84c:	b	148830 <ASN1_STRING_length@plt+0x14661c>
    a850:	ldrbtmi	r4, [lr], #-2602	; 0xfffff5d6
    a854:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    a858:	strcs	lr, [r0], -sp, asr #19
    a85c:	strls	r4, [r2, #-2600]	; 0xfffff5d8
    a860:			; <UNDEFINED> instruction: 0x4603447a
    a864:	movwls	r4, #13880	; 0x3638
    a868:	mvncs	pc, #64, 4
    a86c:			; <UNDEFINED> instruction: 0xf990f7ff
    a870:			; <UNDEFINED> instruction: 0x4638e79d
    a874:			; <UNDEFINED> instruction: 0xf9bcf7ff
    a878:	ldcle	8, cr2, [r8, #8]
    a87c:	cdpmi	2, 2, cr4, cr1, cr0, {3}
    a880:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a884:	ldrbtmi	r4, [lr], #-2592	; 0xfffff5e0
    a888:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    a88c:	strcs	lr, [r0], -sp, asr #19
    a890:	strls	r4, [r2, #-2590]	; 0xfffff5e2
    a894:			; <UNDEFINED> instruction: 0x4603447a
    a898:	movwls	r4, #13880	; 0x3638
    a89c:	biccs	pc, r1, #64, 4
    a8a0:			; <UNDEFINED> instruction: 0xf976f7ff
    a8a4:	ldcmi	7, cr14, [sl], {131}	; 0x83
    a8a8:	ldcmi	6, cr4, [sl, #-224]	; 0xffffff20
    a8ac:	teqvc	r2, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    a8b0:	ldrbtmi	r4, [ip], #-2585	; 0xfffff5e7
    a8b4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    a8b8:	tstcs	r3, r1, lsl #8
    a8bc:			; <UNDEFINED> instruction: 0xf06f9500
    a8c0:			; <UNDEFINED> instruction: 0xf7ff040b
    a8c4:	ldrb	pc, [r2, -r5, ror #18]!	; <UNPREDICTABLE>
    a8c8:			; <UNDEFINED> instruction: 0xf7ff4638
    a8cc:	stmdacs	r2, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
    a8d0:	ldcmi	13, cr13, [r2], {178}	; 0xb2
    a8d4:	ldcmi	6, cr4, [r2, #-224]	; 0xffffff20
    a8d8:	teqvc	fp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    a8dc:	ldrbtmi	r4, [ip], #-2577	; 0xfffff5ef
    a8e0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    a8e4:			; <UNDEFINED> instruction: 0xf7f7e7e8
    a8e8:	svclt	0x0000eb96
    a8ec:	andeq	pc, r1, lr, ror #12
    a8f0:	andeq	r0, r0, r4, lsl r2
    a8f4:	andeq	pc, r1, r6, lsl r6	; <UNPREDICTABLE>
    a8f8:	andeq	ip, r0, lr, lsr pc
    a8fc:	andeq	sp, r0, lr, lsl #3
    a900:	andeq	ip, r0, r8, lsr sp
    a904:	andeq	ip, r0, sl, lsl #30
    a908:	andeq	sp, r0, sl, asr r1
    a90c:	andeq	ip, r0, r4, lsl #26
    a910:	andeq	fp, r0, r6, lsl #12
    a914:	andeq	sp, r0, r0, lsr r1
    a918:	andeq	ip, r0, r2, ror #25
    a91c:	ldrdeq	fp, [r0], -sl
    a920:	andeq	sp, r0, r4, lsl #2
    a924:			; <UNDEFINED> instruction: 0x0000ccb6
    a928:	blmi	55d180 <ASN1_STRING_length@plt+0x55af6c>
    a92c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    a930:	strmi	fp, [ip], -r6, lsl #1
    a934:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
    a938:	vmlsge.f16	s12, s3, s0	; <UNPREDICTABLE>
    a93c:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
    a940:			; <UNDEFINED> instruction: 0xf04f9305
    a944:			; <UNDEFINED> instruction: 0xf7fe0300
    a948:	and	pc, r3, r9, asr sp	; <UNPREDICTABLE>
    a94c:	strtmi	r9, [r1], -r1, lsl #16
    a950:	cdp2	0, 9, cr15, cr14, cr2, {0}
    a954:	tstcs	r0, r2, lsr r6
    a958:			; <UNDEFINED> instruction: 0xf7fe4628
    a95c:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    a960:	bmi	23f138 <ASN1_STRING_length@plt+0x23cf24>
    a964:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a968:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a96c:	subsmi	r9, sl, r5, lsl #22
    a970:	andlt	sp, r6, r1, lsl #2
    a974:			; <UNDEFINED> instruction: 0xf7f7bd70
    a978:	svclt	0x0000eb4e
    a97c:	muleq	r1, sl, r4
    a980:	andeq	r0, r0, r4, lsl r2
    a984:	andeq	pc, r1, r2, ror #8
    a988:	blmi	55d1e0 <ASN1_STRING_length@plt+0x55afcc>
    a98c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    a990:	strmi	fp, [ip], -r6, lsl #1
    a994:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
    a998:	vmlsge.f16	s12, s3, s0	; <UNPREDICTABLE>
    a99c:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
    a9a0:			; <UNDEFINED> instruction: 0xf04f9305
    a9a4:			; <UNDEFINED> instruction: 0xf7fe0300
    a9a8:	and	pc, r3, r9, lsr #26
    a9ac:	strtmi	r9, [r1], -r1, lsl #16
    a9b0:	cdp2	0, 7, cr15, cr12, cr2, {0}
    a9b4:	tstcs	r0, r2, lsr r6
    a9b8:			; <UNDEFINED> instruction: 0xf7fe4628
    a9bc:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    a9c0:	bmi	23f198 <ASN1_STRING_length@plt+0x23cf84>
    a9c4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a9c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9cc:	subsmi	r9, sl, r5, lsl #22
    a9d0:	andlt	sp, r6, r1, lsl #2
    a9d4:			; <UNDEFINED> instruction: 0xf7f7bd70
    a9d8:	svclt	0x0000eb1e
    a9dc:	andeq	pc, r1, sl, lsr r4	; <UNPREDICTABLE>
    a9e0:	andeq	r0, r0, r4, lsl r2
    a9e4:	andeq	pc, r1, r2, lsl #8
    a9e8:	push	{r4, r6, r7, r8, ip, sp, pc}
    a9ec:			; <UNDEFINED> instruction: 0xf10043f8
    a9f0:			; <UNDEFINED> instruction: 0xf1000420
    a9f4:			; <UNDEFINED> instruction: 0xf1000838
    a9f8:			; <UNDEFINED> instruction: 0x26000534
    a9fc:			; <UNDEFINED> instruction: 0xf04f2700
    aa00:			; <UNDEFINED> instruction: 0xf8540900
    aa04:			; <UNDEFINED> instruction: 0xb1280b04
    aa08:	blx	ffb46a18 <ASN1_STRING_length@plt+0xffb44804>
    aa0c:	stcls	8, cr15, [r4], {68}	; 0x44
    aa10:	strvs	lr, [r0, -r8, asr #19]
    aa14:			; <UNDEFINED> instruction: 0xf10842ac
    aa18:	mvnsle	r0, r8, lsl #16
    aa1c:	mvnshi	lr, #12386304	; 0xbd0000
    aa20:	svclt	0x00004770
    aa24:			; <UNDEFINED> instruction: 0x4604b530
    aa28:	smlawblt	r0, r5, r0, fp
    aa2c:	blcc	64a40 <ASN1_STRING_length@plt+0x6282c>
    aa30:	blcs	22a44 <ASN1_STRING_length@plt+0x20830>
    aa34:	strtmi	sp, [r0], -r2, lsl #26
    aa38:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    aa3c:			; <UNDEFINED> instruction: 0xf8d8f7ff
    aa40:	ldcle	8, cr2, [r3], {5}
    aa44:			; <UNDEFINED> instruction: 0xf7ff4620
    aa48:	stmibvs	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    aa4c:	blx	2c8a4c <ASN1_STRING_length@plt+0x2c6838>
    aa50:			; <UNDEFINED> instruction: 0xf7f76960
    aa54:	stmibvs	r0!, {r5, r6, r7, r8, fp, sp, lr, pc}
    aa58:			; <UNDEFINED> instruction: 0xf000b108
    aa5c:	strtmi	pc, [r0], -fp, lsl #26
    aa60:			; <UNDEFINED> instruction: 0xf7f72400
    aa64:			; <UNDEFINED> instruction: 0x4620e9d8
    aa68:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    aa6c:			; <UNDEFINED> instruction: 0xf44f4d07
    aa70:	bmi	1e7910 <ASN1_STRING_length@plt+0x1e56fc>
    aa74:	ldrbtmi	r2, [sp], #-262	; 0xfffffefa
    aa78:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    aa7c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    aa80:	strls	r4, [r2], #-2564	; 0xfffff5fc
    aa84:			; <UNDEFINED> instruction: 0xf7ff447a
    aa88:	ldrb	pc, [fp, r3, lsl #17]	; <UNPREDICTABLE>
    aa8c:	andeq	ip, r0, lr, ror sp
    aa90:	andeq	ip, r0, r2, asr lr
    aa94:	andeq	ip, r0, r4, lsl fp
    aa98:	bmi	e1cf7c <ASN1_STRING_length@plt+0xe1ad68>
    aa9c:	ldrbmi	lr, [r0, sp, lsr #18]!
    aaa0:			; <UNDEFINED> instruction: 0xf5ad4479
    aaa4:	addlt	r5, r6, r0, lsl #27
    aaa8:			; <UNDEFINED> instruction: 0xf50d588a
    aaac:	tstcc	r4, #128, 6
    aab0:	andsvs	r6, sl, r2, lsl r8
    aab4:	andeq	pc, r0, #79	; 0x4f
    aab8:	subsle	r2, r7, r0, lsl #16
    aabc:			; <UNDEFINED> instruction: 0xf1004e30
    aac0:			; <UNDEFINED> instruction: 0xf8df0420
    aac4:			; <UNDEFINED> instruction: 0xf100a0c0
    aac8:	ldrbtmi	r0, [lr], #-2100	; 0xfffff7cc
    aacc:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    aad0:			; <UNDEFINED> instruction: 0x460544fa
    aad4:	blcc	148c2c <ASN1_STRING_length@plt+0x146a18>
    aad8:	strtmi	fp, [r8], -fp, asr #3
    aadc:			; <UNDEFINED> instruction: 0xf888f7ff
    aae0:	ldcle	8, cr2, [r2], #-20	; 0xffffffec
    aae4:			; <UNDEFINED> instruction: 0xf1064544
    aae8:	mvnsle	r0, r8, lsl #12
    aaec:	stmdbmi	r6!, {sp}
    aaf0:	orrpl	pc, r0, #54525952	; 0x3400000
    aaf4:	tstcc	r4, #135168	; 0x21000
    aaf8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    aafc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    ab00:	teqle	r6, r1, asr r0
    ab04:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    ab08:	pop	{r1, r2, ip, sp, pc}
    ab0c:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ab10:	orrpl	pc, r0, #1325400064	; 0x4f000000
    ab14:	ldrmi	r6, [r9], -pc, ror #18
    ab18:			; <UNDEFINED> instruction: 0xf8cd2201
    ab1c:	andls	sl, r2, r0
    ab20:	strls	r4, [r1, -r8, asr #12]
    ab24:	b	5c8b08 <ASN1_STRING_length@plt+0x5c68f4>
    ab28:	subeq	lr, r4, #201728	; 0x31400
    ab2c:			; <UNDEFINED> instruction: 0x46493a10
    ab30:			; <UNDEFINED> instruction: 0xf0024628
    ab34:			; <UNDEFINED> instruction: 0xf844f935
    ab38:	stmdacs	r0, {r2, sl, fp}
    ab3c:			; <UNDEFINED> instruction: 0x4628d1d2
    ab40:			; <UNDEFINED> instruction: 0xff52f7ff
    ab44:	andeq	pc, fp, pc, rrx
    ab48:	svcmi	0x0010e7d1
    ab4c:	msrcc	SPSR_sx, #64, 4
    ab50:	tstcs	r6, pc, lsl #20
    ab54:	ldrbtmi	r6, [pc], #-2096	; ab5c <ASN1_STRING_length@plt+0x8948>
    ab58:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ab5c:	bmi	354764 <ASN1_STRING_length@plt+0x352550>
    ab60:	strtmi	r9, [r8], -r2
    ab64:			; <UNDEFINED> instruction: 0xf7ff447a
    ab68:			; <UNDEFINED> instruction: 0xe7bbf813
    ab6c:	andeq	pc, r1, pc, rrx
    ab70:			; <UNDEFINED> instruction: 0xf7f7e7bd
    ab74:	svclt	0x0000ea50
    ab78:	andeq	pc, r1, r8, lsr #6
    ab7c:	andeq	r0, r0, r4, lsl r2
    ab80:	andeq	pc, r1, r6, asr #2
    ab84:	andeq	ip, r0, ip, lsr #22
    ab88:	ldrdeq	pc, [r1], -r0
    ab8c:			; <UNDEFINED> instruction: 0x0000ccb6
    ab90:	andeq	ip, r0, ip, lsr #29
    ab94:	andeq	ip, r0, r4, lsr sl
    ab98:	mvnsmi	lr, sp, lsr #18
    ab9c:	stmdbmi	r7, {r2, r3, r9, sl, lr}^
    aba0:	bmi	11dc404 <ASN1_STRING_length@plt+0x11da1f0>
    aba4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    aba8:	addlt	r4, r6, r9, ror r4
    abac:	orrpl	pc, r0, #54525952	; 0x3400000
    abb0:	tstcc	r4, #9043968	; 0x8a0000
    abb4:	andsvs	r6, sl, r2, lsl r8
    abb8:	andeq	pc, r0, #79	; 0x4f
    abbc:	rsbsle	r2, r8, r0, lsl #16
    abc0:	ldmdale	r3!, {r2, sl, fp, sp}^
    abc4:	streq	lr, [r4], r0, lsl #22
    abc8:	bvs	cdc3e4 <ASN1_STRING_length@plt+0xcda1d0>
    abcc:	eorsle	r2, r2, r0, lsl #22
    abd0:			; <UNDEFINED> instruction: 0xf80ef7ff
    abd4:	ldcle	8, cr2, [r9], {6}
    abd8:			; <UNDEFINED> instruction: 0x46394b3a
    abdc:	ldrbtmi	r6, [fp], #-2608	; 0xfffff5d0
    abe0:	strbeq	lr, [r4], #2819	; 0xb03
    abe4:			; <UNDEFINED> instruction: 0xf0026862
    abe8:	andcs	pc, r0, r9, lsl #20
    abec:			; <UNDEFINED> instruction: 0xf50d4936
    abf0:	bmi	cdf9f8 <ASN1_STRING_length@plt+0xcdd7e4>
    abf4:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    abf8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    abfc:	subsmi	r6, r1, sl, lsl r8
    ac00:			; <UNDEFINED> instruction: 0xf50dd15a
    ac04:	andlt	r5, r6, r0, lsl #27
    ac08:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ac0c:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    ac10:	bmi	bdc4b8 <ASN1_STRING_length@plt+0xbda2a4>
    ac14:			; <UNDEFINED> instruction: 0x33b3f240
    ac18:	stmdbmi	lr!, {r2, r3, r4, r5, r6, r7, sl, lr}
    ac1c:	andls	r4, r0, #2046820352	; 0x7a000000
    ac20:	eorspl	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    ac24:	bmi	b1be10 <ASN1_STRING_length@plt+0xb19bfc>
    ac28:	tstcs	r7, r1, lsl #2
    ac2c:	strls	r4, [r2, #-1146]	; 0xfffffb86
    ac30:			; <UNDEFINED> instruction: 0xffaef7fe
    ac34:	stmdbmi	r9!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ac38:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    ac3c:	vst1.8	{d20-d21}, [pc :128], r8
    ac40:	ldrbtmi	r5, [r9], #-896	; 0xfffffc80
    ac44:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    ac48:	eorsvs	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    ac4c:	andls	r6, r0, #1720320	; 0x1a4000
    ac50:	strls	r2, [r2], -r1, lsl #4
    ac54:	ldrmi	r9, [r9], -r1, lsl #2
    ac58:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac5c:			; <UNDEFINED> instruction: 0xf7fe4628
    ac60:	stmdacs	r6, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ac64:			; <UNDEFINED> instruction: 0x4640dc11
    ac68:			; <UNDEFINED> instruction: 0xff0ef001
    ac6c:	movwlt	r4, #1541	; 0x605
    ac70:			; <UNDEFINED> instruction: 0x46394b1c
    ac74:	bl	dbe68 <ASN1_STRING_length@plt+0xd9c54>
    ac78:	stmdavs	r2!, {r2, r6, r7, sl}^
    ac7c:			; <UNDEFINED> instruction: 0xff40f001
    ac80:			; <UNDEFINED> instruction: 0xf0014628
    ac84:	andcs	pc, r0, r3, lsr pc	; <UNPREDICTABLE>
    ac88:	mrcmi	7, 0, lr, cr7, cr0, {5}
    ac8c:	bmi	5dc534 <ASN1_STRING_length@plt+0x5da320>
    ac90:			; <UNDEFINED> instruction: 0x33bdf240
    ac94:	tstcs	r7, lr, ror r4
    ac98:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ac9c:	bmi	5144a4 <ASN1_STRING_length@plt+0x512290>
    aca0:	andhi	pc, r8, sp, asr #17
    aca4:			; <UNDEFINED> instruction: 0xf7fe447a
    aca8:			; <UNDEFINED> instruction: 0xe7dcff73
    acac:	andeq	pc, r1, pc, rrx
    acb0:			; <UNDEFINED> instruction: 0xf06fe79c
    acb4:	ldr	r0, [r9, r5, lsr #32]
    acb8:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acbc:	andeq	pc, r1, r0, lsr #4
    acc0:	andeq	r0, r0, r4, lsl r2
    acc4:	andeq	pc, r1, r2, lsr r0	; <UNPREDICTABLE>
    acc8:	ldrdeq	pc, [r1], -r2
    accc:	strdeq	lr, [r1], -r8
    acd0:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    acd4:	andeq	ip, r0, r4, lsl #24
    acd8:	andeq	ip, r0, ip, ror #18
    acdc:	andeq	lr, r1, lr, asr #31
    ace0:			; <UNDEFINED> instruction: 0x0000c9b6
    ace4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    ace8:	andeq	ip, r0, ip, lsr #23
    acec:	andeq	ip, r0, r0, lsl #27
    acf0:	strdeq	ip, [r0], -r4
    acf4:	ldrbmi	r6, [r0, -r0, lsl #19]!
    acf8:			; <UNDEFINED> instruction: 0x4604b538
    acfc:	strmi	r2, [sp], -ip
    ad00:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad04:	addvs	fp, r5, r8, lsr r1
    ad08:	stmdavs	r3!, {r2, r4, r5, r8, ip, sp, pc}^
    ad0c:	andsvs	r6, r8, r3, asr #32
    ad10:	andvs	r6, r4, r0, rrx
    ad14:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ad18:	andeq	lr, r0, r0, asr #19
    ad1c:	svclt	0x0000bd38
    ad20:	ldrlt	fp, [r8, #-360]!	; 0xfffffe98
    ad24:	andcs	r4, ip, r4, lsl #12
    ad28:			; <UNDEFINED> instruction: 0xf7f7460d
    ad2c:			; <UNDEFINED> instruction: 0xb128e962
    ad30:	addvs	r6, r5, r3, ror #16
    ad34:	movwmi	lr, #2496	; 0x9c0
    ad38:	rsbvs	r6, r0, r8, lsl r0
    ad3c:			; <UNDEFINED> instruction: 0xf7ffbd38
    ad40:	svclt	0x0000bfdb
    ad44:	cmplt	r9, r0, asr r1
    ad48:	stmdavs	ip, {r4, sl, ip, sp, pc}^
    ad4c:	andsvs	r6, r1, r2, asr #16
    ad50:	subvs	r6, r4, r0, lsr #32
    ad54:	blmi	148ed0 <ASN1_STRING_length@plt+0x146cbc>
    ad58:	ldrbmi	r6, [r0, -sl, asr #32]!
    ad5c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    ad60:	svclt	0x00004770
    ad64:			; <UNDEFINED> instruction: 0x4604b538
    ad68:	strmi	r2, [sp], -ip
    ad6c:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad70:	addvs	fp, r5, r0, lsr r1
    ad74:	stmdavs	r3!, {r2, r3, r5, r8, ip, sp, pc}^
    ad78:	andsvs	r6, r8, r3, asr #32
    ad7c:	andvs	r6, r4, r0, rrx
    ad80:	stmib	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    ad84:	ldclt	0, cr0, [r8, #-0]
    ad88:	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
    ad8c:	stmdavs	r2, {r3, r7, r8, ip, sp, pc}^
    ad90:	mulle	r8, r0, r2
    ad94:	adcmi	r6, r0, #4, 16	; 0x40000
    ad98:	andsvs	sp, r4, r5
    ad9c:			; <UNDEFINED> instruction: 0xf7f76062
    ada0:			; <UNDEFINED> instruction: 0x4620e83a
    ada4:			; <UNDEFINED> instruction: 0x4618bd10
    ada8:			; <UNDEFINED> instruction: 0xf7f72400
    adac:			; <UNDEFINED> instruction: 0x4620e834
    adb0:			; <UNDEFINED> instruction: 0x4604bd10
    adb4:	svclt	0x0000e7f5
    adb8:	blx	fecd15ec <ASN1_STRING_length@plt+0xfeccf3d8>
    adbc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    adc0:	svclt	0x00082800
    adc4:	stmdbcs	r0, {r0, r8, r9, sp}
    adc8:	movwcs	fp, #7944	; 0x1f08
    adcc:	stmdavs	r8, {r0, r1, r3, r8, fp, ip, sp, pc}^
    add0:	andcs	r4, r0, r0, ror r7
    add4:	svclt	0x00004770
    add8:	svclt	0x00182900
    addc:	svclt	0x00082800
    ade0:	andle	r2, r3, r0, lsl #6
    ade4:	addmi	r6, r3, #720896	; 0xb0000
    ade8:	movwcs	fp, #3848	; 0xf08
    adec:			; <UNDEFINED> instruction: 0x47704618
    adf0:			; <UNDEFINED> instruction: 0x4604b538
    adf4:	strmi	fp, [sp], -r0, asr #3
    adf8:	and	r4, r3, r1, lsl #12
    adfc:			; <UNDEFINED> instruction: 0xffecf7ff
    ae00:	orrlt	r4, r8, r1, lsl #12
    ae04:	strtmi	r6, [r0], -fp, lsl #17
    ae08:	mvnsle	r4, fp, lsr #5
    ae0c:	addsmi	r6, r9, #4915200	; 0x4b0000
    ae10:	stmdavs	ip, {r2, r3, ip, lr, pc}
    ae14:	svclt	0x001742a1
    ae18:			; <UNDEFINED> instruction: 0x4620601c
    ae1c:	rsbvs	r4, r3, r8, lsl #12
    ae20:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    ae24:	svc	0x00f6f7f6
    ae28:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ae2c:	strcs	r4, [r0], #-1544	; 0xfffff9f8
    ae30:	svc	0x00f0f7f6
    ae34:	svclt	0x0000e7f8
    ae38:	stmdavs	r0, {r8, ip, sp, pc}^
    ae3c:	svclt	0x00004770
    ae40:	ldrlt	fp, [r8, #-337]!	; 0xfffffeaf
    ae44:	strcs	r4, [r0], #-1549	; 0xfffff9f3
    ae48:			; <UNDEFINED> instruction: 0xfff6f7ff
    ae4c:			; <UNDEFINED> instruction: 0xf7ff3401
    ae50:	adcmi	pc, r5, #620	; 0x26c
    ae54:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
    ae58:	svclt	0x00004770
    ae5c:	ldrbmi	r6, [r0, -r0, lsl #17]!
    ae60:	ldmdavs	r8, {r0, r1, r7, fp, sp, lr}
    ae64:	svclt	0x00004770
    ae68:	andcc	r6, r4, r0, lsl #17
    ae6c:	svclt	0x00004770
    ae70:	ldmdavs	r8, {r0, r1, r7, fp, sp, lr}
    ae74:	svclt	0x00004770
    ae78:	andcc	r6, r4, r0, lsl #17
    ae7c:	svclt	0x00004770
    ae80:	ldmdavs	r8, {r0, r1, r7, fp, sp, lr}
    ae84:	svclt	0x00004770
    ae88:	andcc	r6, r4, r0, lsl #17
    ae8c:	svclt	0x00004770
    ae90:	ldmdavs	r8, {r0, r1, r7, fp, sp, lr}
    ae94:	svclt	0x00004770
    ae98:	mvnsmi	lr, #737280	; 0xb4000
    ae9c:			; <UNDEFINED> instruction: 0xf8d02601
    aea0:			; <UNDEFINED> instruction: 0xf8d88008
    aea4:	cmnlt	sp, ip
    aea8:	ldrdvs	pc, [r4], -r8
    aeac:	strmi	pc, [r0, #261]	; 0x105
    aeb0:			; <UNDEFINED> instruction: 0xf8563d01
    aeb4:	strtmi	r4, [r0], -r5, lsr #32
    aeb8:	stmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aebc:	strtmi	r6, [r0], #-2101	; 0xfffff7cb
    aec0:			; <UNDEFINED> instruction: 0x1dae1b45
    aec4:			; <UNDEFINED> instruction: 0x4010f8d8
    aec8:			; <UNDEFINED> instruction: 0xf8d8b17c
    aecc:			; <UNDEFINED> instruction: 0xf1049008
    aed0:	cfstrscc	mvf4, [r1], {128}	; 0x80
    aed4:			; <UNDEFINED> instruction: 0xf8593606
    aed8:	ldrtmi	r7, [r8], -r4, lsr #32
    aedc:	svc	0x00f6f7f6
    aee0:	ldrdmi	pc, [r0], -r9
    aee4:	blne	11bfcc <ASN1_STRING_length@plt+0x119db8>
    aee8:	ldrtmi	r4, [r0], -r6, lsr #8
    aeec:	stm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aef0:			; <UNDEFINED> instruction: 0xb1204606
    aef4:	pushlt	{r0, r1, r2, r9, sl, lr}
    aef8:	movwcs	fp, #2860	; 0xb2c
    aefc:			; <UNDEFINED> instruction: 0x4630703b
    af00:	mvnshi	lr, #12386304	; 0xbd0000
    af04:	vstrne	d20, [r7, #-128]	; 0xffffff80
    af08:	stclne	6, cr4, [sl], #-516	; 0xfffffdfc
    af0c:	ldrtmi	r4, [sp], #-1147	; 0xfffffb85
    af10:	muleq	r3, r3, r8
    af14:	bleq	149040 <ASN1_STRING_length@plt+0x146e2c>
    af18:	teqvc	r1, r8, lsr r6
    af1c:	ldrdcc	pc, [r4], -r8
    af20:			; <UNDEFINED> instruction: 0xf7f66819
    af24:	adcmi	lr, pc, #220, 30	; 0x370
    af28:	cdpne	2, 6, cr13, cr8, cr6, {7}
    af2c:			; <UNDEFINED> instruction: 0x2120464b
    af30:	svccs	0x0001f813
    af34:	andsvc	fp, r9, r2, lsl #18
    af38:	mvnsle	r4, r3, lsl #5
    af3c:	vstrcc	d1, [r5, #-692]	; 0xfffffd4c
    af40:	cfstrscs	mvf4, [r0], {47}	; 0x2f
    af44:	blmi	47f2b0 <ASN1_STRING_length@plt+0x47d09c>
    af48:	stclne	13, cr1, [r2], #-756	; 0xfffffd0c
    af4c:	ldrbtmi	r4, [fp], #-1068	; 0xfffffbd4
    af50:	ldmhi	fp, {r3, r4, fp, sp, lr}
    af54:			; <UNDEFINED> instruction: 0x46286038
    af58:			; <UNDEFINED> instruction: 0xf8d880bb
    af5c:	ldmdavs	r9, {r3, ip, sp}
    af60:	svc	0x00bcf7f6
    af64:	stmdble	ip, {r2, r3, r5, r7, r9, lr}
    af68:	mcrne	13, 3, r1, cr0, cr11, {3}
    af6c:			; <UNDEFINED> instruction: 0xf8132120
    af70:	stmdblt	r2, {r0, r8, r9, sl, fp, sp}
    af74:	addsmi	r7, r8, #25
    af78:	blne	ff93f764 <ASN1_STRING_length@plt+0xff93d550>
    af7c:	stmdbne	pc!, {r1, r2, sl, fp, ip, sp}	; <UNPREDICTABLE>
    af80:			; <UNDEFINED> instruction: 0x462fe7bb
    af84:	svclt	0x0000e7b9
    af88:	andeq	ip, r0, ip, lsl fp
    af8c:	andeq	ip, r0, r2, ror #21
    af90:	ldrbmi	lr, [r0, sp, lsr #18]!
    af94:	addlt	r4, r6, r1, lsl #13
    af98:	ldrmi	r4, [r0], pc, lsl #12
    af9c:			; <UNDEFINED> instruction: 0xf04f461d
    afa0:	mvnlt	r0, r0, lsl #20
    afa4:			; <UNDEFINED> instruction: 0xf04f683e
    afa8:			; <UNDEFINED> instruction: 0x463433ff
    afac:	orrlt	r4, ip, #40, 12	; 0x2800000
    afb0:	smlatbcc	r5, r1, r8, r6
    afb4:	ldm	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    afb8:	stcle	14, cr1, [fp, #-12]!
    afbc:	adcsmi	r6, r4, #36, 16	; 0x240000
    afc0:			; <UNDEFINED> instruction: 0x4628d1f4
    afc4:	svc	0x0082f7f6
    afc8:	andcc	r4, r9, r4, lsl #12
    afcc:	ldmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    afd0:	ldmdblt	r8, {r0, r7, r9, sl, lr}^
    afd4:	andeq	pc, fp, pc, rrx
    afd8:	pop	{r1, r2, ip, sp, pc}
    afdc:			; <UNDEFINED> instruction: 0x461087f0
    afe0:	beq	87124 <ASN1_STRING_length@plt+0x84f10>
    afe4:	ldm	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    afe8:	ldrb	r4, [fp, r5, lsl #12]
    afec:			; <UNDEFINED> instruction: 0xf1091c62
    aff0:	strtmi	r0, [r9], -r5
    aff4:	svc	0x0072f7f6
    aff8:	andhi	pc, r0, r9, asr #17
    affc:	andge	pc, r4, r9, lsl #17
    b000:			; <UNDEFINED> instruction: 0x46494630
    b004:	mrc2	7, 3, pc, cr8, cr15, {7}
    b008:	eorsvs	fp, r8, r0, lsl #6
    b00c:	andlt	r2, r6, r0
    b010:			; <UNDEFINED> instruction: 0x87f0e8bd
    b014:			; <UNDEFINED> instruction: 0x4648b9f3
    b018:	stc2l	7, cr15, [sl, #1016]!	; 0x3f8
    b01c:	svclt	0x00d82806
    b020:	andseq	pc, r0, pc, rrx
    b024:	bmi	84278c <ASN1_STRING_length@plt+0x840578>
    b028:	stcmi	6, cr4, [r0], #-288	; 0xfffffee0
    b02c:	mvnscs	pc, #64, 4
    b030:	andls	r4, r0, #2046820352	; 0x7a000000
    b034:	ldrbtmi	r4, [ip], #-2590	; 0xfffff5e2
    b038:	strls	r2, [r3, #-263]	; 0xfffffef9
    b03c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b040:			; <UNDEFINED> instruction: 0xf7fe4801
    b044:			; <UNDEFINED> instruction: 0xf06ffda5
    b048:	bfi	r0, r0, #0, #6
    b04c:			; <UNDEFINED> instruction: 0xf7f64648
    b050:	ldr	lr, [pc, r2, ror #29]!
    b054:			; <UNDEFINED> instruction: 0xf7f64628
    b058:			; <UNDEFINED> instruction: 0x4602ef3a
    b05c:	andls	r3, r5, #9
    b060:	svc	0x00c6f7f6
    b064:	strmi	r9, [r1], r5, lsl #20
    b068:	adcsle	r2, r3, r0, lsl #16
    b06c:	andcc	r3, r5, r1, lsl #4
    b070:			; <UNDEFINED> instruction: 0xf7f64629
    b074:			; <UNDEFINED> instruction: 0xf8c9ef34
    b078:			; <UNDEFINED> instruction: 0xf8898000
    b07c:	stccs	0, cr10, [r0], {4}
    b080:	adcmi	sp, r6, #190	; 0xbe
    b084:	strtmi	r4, [r0], -r9, asr #12
    b088:			; <UNDEFINED> instruction: 0xf7ffd00b
    b08c:	stmdacs	r0, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    b090:	ldmdavs	fp!, {r2, r3, r4, r6, r7, ip, lr, pc}
    b094:	svclt	0x001842a3
    b098:	adcsle	r2, r6, r0
    b09c:	pop	{r1, r2, ip, sp, pc}
    b0a0:			; <UNDEFINED> instruction: 0xf7ff87f0
    b0a4:	ubfx	pc, pc, #28, #19
    b0a8:	andeq	ip, r0, r4, asr sp
    b0ac:	andeq	ip, r0, lr, lsl sl
    b0b0:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    b0b4:			; <UNDEFINED> instruction: 0x4606b570
    b0b8:	andcs	r4, r1, sp, lsl #12
    b0bc:			; <UNDEFINED> instruction: 0xf7f6211c
    b0c0:	strmi	lr, [r4], -ip, asr #28
    b0c4:			; <UNDEFINED> instruction: 0xf7ff4630
    b0c8:	orrslt	pc, r4, r5, lsl lr	; <UNPREDICTABLE>
    b0cc:	eorvs	r1, r5, fp, ror #28
    b0d0:	ldmdale	r8!, {r2, r8, r9, fp, sp}
    b0d4:			; <UNDEFINED> instruction: 0xf003e8df
    b0d8:			; <UNDEFINED> instruction: 0x2d23190f
    b0dc:	stmibvs	r0, {r0, r1}
    b0e0:	bmi	7134ec <ASN1_STRING_length@plt+0x7112d8>
    b0e4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    b0e8:	ldrbtmi	r6, [fp], #-160	; 0xffffff60
    b0ec:	stmib	r4, {r0, r5, r8, ip, sp, lr}^
    b0f0:	strtmi	r2, [r0], -r5, lsl #6
    b0f4:	stmdbvs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    b0f8:	bmi	61c980 <ASN1_STRING_length@plt+0x61a76c>
    b0fc:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    b100:	ldrbtmi	r6, [fp], #-161	; 0xffffff5f
    b104:	movwcs	lr, #22980	; 0x59c4
    b108:	stmdbvs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b10c:	bmi	55c994 <ASN1_STRING_length@plt+0x55a780>
    b110:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    b114:	ldrbtmi	r6, [fp], #-161	; 0xffffff5f
    b118:	movwcs	lr, #22980	; 0x59c4
    b11c:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    b120:	bmi	49c9a8 <ASN1_STRING_length@plt+0x49a794>
    b124:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    b128:	ldrbtmi	r6, [fp], #-161	; 0xffffff5f
    b12c:	movwcs	lr, #22980	; 0x59c4
    b130:	stmiavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    b134:	bmi	3dc9bc <ASN1_STRING_length@plt+0x3da7a8>
    b138:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    b13c:	ldrbtmi	r6, [fp], #-161	; 0xffffff5f
    b140:	movwcs	lr, #22980	; 0x59c4
    b144:	stmvs	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b148:	adcvs	r4, r2, ip, lsl #22
    b14c:	smcvs	13387	; 0x344b
    b150:	svclt	0x0000e7cf
    b154:			; <UNDEFINED> instruction: 0xfffffda7
    b158:			; <UNDEFINED> instruction: 0xfffffdab
    b15c:			; <UNDEFINED> instruction: 0xfffffd87
    b160:			; <UNDEFINED> instruction: 0xfffffd7b
    b164:			; <UNDEFINED> instruction: 0xfffffd73
    b168:			; <UNDEFINED> instruction: 0xfffffd67
    b16c:			; <UNDEFINED> instruction: 0xfffffd37
    b170:			; <UNDEFINED> instruction: 0xfffffd3b
    b174:			; <UNDEFINED> instruction: 0xfffffd3b
    b178:			; <UNDEFINED> instruction: 0xfffffd2f
    b17c:			; <UNDEFINED> instruction: 0xfffffd0d
    b180:	svcmi	0x00f0e92d
    b184:	ldrmi	fp, [r5], -fp, lsl #1
    b188:	andls	r4, r7, lr, lsl #12
    b18c:	ldrmi	r4, [fp], r8, lsl #12
    b190:	movwls	r9, #37384	; 0x9208
    b194:	mrc	7, 4, APSR_nzcv, cr10, cr6, {7}
    b198:			; <UNDEFINED> instruction: 0xa01cf8dd
    b19c:	strtmi	r9, [r8], -r7
    b1a0:	mrc	7, 4, APSR_nzcv, cr4, cr6, {7}
    b1a4:			; <UNDEFINED> instruction: 0xf8dd9c07
    b1a8:			; <UNDEFINED> instruction: 0xf1049050
    b1ac:	strmi	r0, [r7], -r1, lsl #16
    b1b0:	ldrdeq	pc, [r0], -sl
    b1b4:	ldc2	7, cr15, [ip, #-1016]	; 0xfffffc08
    b1b8:	stmdacs	r6, {r0, r8, r9, sl, ip, sp}
    b1bc:	bl	242260 <ASN1_STRING_length@plt+0x24004c>
    b1c0:	andcc	r0, r4, r7
    b1c4:	svc	0x0014f7f6
    b1c8:	andls	r4, r7, r2, lsl #13
    b1cc:	strcc	fp, [r5], #-912	; 0xfffffc70
    b1d0:	strmi	r4, [r4], #-1602	; 0xfffff9be
    b1d4:			; <UNDEFINED> instruction: 0xf8404631
    b1d8:			; <UNDEFINED> instruction: 0xf7f64b04
    b1dc:	ldrtmi	lr, [sl], -r0, lsl #29
    b1e0:	strtmi	r4, [r0], -r9, lsr #12
    b1e4:	mrc	7, 3, APSR_nzcv, cr10, cr6, {7}
    b1e8:	ldrdeq	pc, [r0], -r9
    b1ec:			; <UNDEFINED> instruction: 0xf7ff4651
    b1f0:	andls	pc, r7, r3, lsl #27
    b1f4:			; <UNDEFINED> instruction: 0xf04fb1f0
    b1f8:			; <UNDEFINED> instruction: 0xf8c90a00
    b1fc:	ldrbmi	r0, [r4], -r0
    b200:			; <UNDEFINED> instruction: 0xf7f64650
    b204:	strtmi	lr, [r0], -r8, lsl #28
    b208:	pop	{r0, r1, r3, ip, sp, pc}
    b20c:			; <UNDEFINED> instruction: 0xf8df8ff0
    b210:	cmncs	ip, #44	; 0x2c
    b214:	tstcs	r7, sl, lsl #20
    b218:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    b21c:	ldrbtmi	fp, [sl], #-1283	; 0xfffffafd
    b220:			; <UNDEFINED> instruction: 0xf8da9602
    b224:	stmib	sp, {}^	; <UNPREDICTABLE>
    b228:	bmi	196230 <ASN1_STRING_length@plt+0x19401c>
    b22c:			; <UNDEFINED> instruction: 0xf7fe447a
    b230:	strb	pc, [r4, pc, lsr #25]	; <UNPREDICTABLE>
    b234:	streq	pc, [fp], #-111	; 0xffffff91
    b238:	svclt	0x0000e7e2
    b23c:	andeq	ip, r0, r4, ror #16
    b240:	andeq	ip, r0, sl, lsl #21
    b244:	andeq	ip, r0, ip, lsl #16
    b248:			; <UNDEFINED> instruction: 0x4606b5f0
    b24c:	stmdavs	r0, {r0, r2, r7, ip, sp, pc}
    b250:	ldrmi	r4, [r4], -sp, lsl #12
    b254:	stc2l	7, cr15, [ip], {254}	; 0xfe
    b258:	ldcle	8, cr2, [r2], {6}
    b25c:			; <UNDEFINED> instruction: 0xf7f64620
    b260:			; <UNDEFINED> instruction: 0x4604eebc
    b264:	strmi	fp, [r1], -r0, ror #3
    b268:			; <UNDEFINED> instruction: 0xf7ff6828
    b26c:			; <UNDEFINED> instruction: 0xb1b8fd45
    b270:	eorvs	r2, r8, r0, lsl #8
    b274:	strtmi	r4, [r0], -r5, lsr #12
    b278:	stcl	7, cr15, [ip, #984]	; 0x3d8
    b27c:	andlt	r4, r5, r8, lsr #12
    b280:	svcmi	0x0009bdf0
    b284:	bmi	25423c <ASN1_STRING_length@plt+0x252028>
    b288:	ldrbtmi	r2, [pc], #-263	; b290 <ASN1_STRING_length@plt+0x907c>
    b28c:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    b290:	stmib	sp, {r4, r5, fp, sp, lr}^
    b294:	bmi	194e9c <ASN1_STRING_length@plt+0x192c88>
    b298:			; <UNDEFINED> instruction: 0xf7fe447a
    b29c:			; <UNDEFINED> instruction: 0xe7ddfc79
    b2a0:	streq	pc, [fp, #-111]	; 0xffffff91
    b2a4:	svclt	0x0000e7e7
    b2a8:	ldrdeq	ip, [r0], -r2
    b2ac:	andeq	ip, r0, r2, ror #20
    b2b0:	andeq	ip, r0, r0, lsr #15
    b2b4:	ldrbmi	lr, [r0, sp, lsr #18]!
    b2b8:	addlt	r4, r4, r4, lsl #12
    b2bc:			; <UNDEFINED> instruction: 0x461e4610
    b2c0:	pkhbtmi	r4, r9, r7, lsl #12
    b2c4:	mcr	7, 0, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    b2c8:	ldrtmi	r4, [r0], -r5, lsl #12
    b2cc:	ldcl	7, cr15, [lr, #984]!	; 0x3d8
    b2d0:	beq	876ec <ASN1_STRING_length@plt+0x854d8>
    b2d4:	stmdavs	r0!, {r7, r9, sl, lr}
    b2d8:	stc2	7, cr15, [sl], {254}	; 0xfe
    b2dc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    b2e0:	stcle	8, cr2, [r9], #-24	; 0xffffffe8
    b2e4:	andeq	lr, r8, sl, lsl #22
    b2e8:			; <UNDEFINED> instruction: 0xf7f63004
    b2ec:	strmi	lr, [r4], -r2, lsl #29
    b2f0:	strcc	fp, [r5, #-920]	; 0xfffffc68
    b2f4:	strmi	r4, [r5], #-1618	; 0xfffff9ae
    b2f8:			; <UNDEFINED> instruction: 0xf8404639
    b2fc:			; <UNDEFINED> instruction: 0xf7f65b04
    b300:	strbmi	lr, [r2], -lr, ror #27
    b304:			; <UNDEFINED> instruction: 0x46284631
    b308:	stcl	7, cr15, [r8, #984]!	; 0x3d8
    b30c:	stmdavs	r0!, {r0, r3, r8, sp}
    b310:			; <UNDEFINED> instruction: 0xf7fe2220
    b314:			; <UNDEFINED> instruction: 0xf8d9f8eb
    b318:	strtmi	r0, [r1], -r0
    b31c:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    b320:	strcs	fp, [r0], #-472	; 0xfffffe28
    b324:	andeq	pc, r0, r9, asr #17
    b328:	strtmi	r4, [r0], -r5, lsr #12
    b32c:	ldcl	7, cr15, [r2, #-984]!	; 0xfffffc28
    b330:	andlt	r4, r4, r8, lsr #12
    b334:			; <UNDEFINED> instruction: 0x87f0e8bd
    b338:	ldrdgt	pc, [r4], -pc	; <UNPREDICTABLE>
    b33c:	bmi	2541cc <ASN1_STRING_length@plt+0x251fb8>
    b340:	ldrbtmi	r2, [ip], #263	; 0x107
    b344:	strvc	lr, [r2], -sp, asr #19
    b348:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    b34c:			; <UNDEFINED> instruction: 0x2c00e9cd
    b350:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    b354:	ldc2	7, cr15, [ip], {254}	; 0xfe
    b358:			; <UNDEFINED> instruction: 0xf06fe7c4
    b35c:	strb	r0, [r4, fp, lsl #10]!
    b360:	andeq	ip, r0, r6, asr r7
    b364:	andeq	ip, r0, r8, ror r9
    b368:	andeq	ip, r0, r6, ror #13
    b36c:	bcs	38b34 <ASN1_STRING_length@plt+0x36920>
    b370:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b374:	movwls	fp, #20615	; 0x5087
    b378:	andlt	sp, r7, r1, lsl #2
    b37c:			; <UNDEFINED> instruction: 0x4604bdf0
    b380:	strmi	r6, [sp], -r0, lsl #16
    b384:			; <UNDEFINED> instruction: 0xf7fe4616
    b388:	stmdacs	r6, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
    b38c:	stmdbmi	sl!, {r0, r2, r3, r5, sl, fp, ip, lr, pc}
    b390:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b394:	svc	0x0008f7f6
    b398:	stmdbmi	r8!, {r3, r6, r7, r8, fp, ip, sp, pc}
    b39c:	ldrtmi	r2, [r0], -sl, lsl #4
    b3a0:			; <UNDEFINED> instruction: 0xf7f64479
    b3a4:	ldmiblt	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    b3a8:	cdpge	15, 0, cr4, cr5, cr5, {1}
    b3ac:	streq	pc, [r8, #-260]	; 0xfffffefc
    b3b0:	and	r4, r1, pc, ror r4
    b3b4:			; <UNDEFINED> instruction: 0xff48f7ff
    b3b8:			; <UNDEFINED> instruction: 0x46304639
    b3bc:	stc	7, cr15, [lr], {246}	; 0xf6
    b3c0:	strmi	r4, [r2], -r9, lsr #12
    b3c4:	bcs	1cc4c <ASN1_STRING_length@plt+0x1aa38>
    b3c8:	strdlt	sp, [r7], -r4
    b3cc:			; <UNDEFINED> instruction: 0x4628bdf0
    b3d0:			; <UNDEFINED> instruction: 0xf8d0f7fe
    b3d4:	blle	6553dc <ASN1_STRING_length@plt+0x6531c8>
    b3d8:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    b3dc:			; <UNDEFINED> instruction: 0x462a4633
    b3e0:			; <UNDEFINED> instruction: 0xf7ff4620
    b3e4:	andlt	pc, r7, r7, ror #30
    b3e8:	ldmdami	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    b3ec:	bicsne	pc, sp, #64, 4
    b3f0:	tstcs	r7, r5, lsl sl
    b3f4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    b3f8:	ldrbtmi	r5, [sl], #-1538	; 0xfffff9fe
    b3fc:	andcs	lr, r0, sp, asr #19
    b400:	stmdavs	r0!, {r1, r4, r9, fp, lr}
    b404:			; <UNDEFINED> instruction: 0xf7fe447a
    b408:	strb	pc, [r0, r3, asr #23]	; <UNPREDICTABLE>
    b40c:			; <UNDEFINED> instruction: 0xf7fe6820
    b410:	stmdacs	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    b414:	bmi	3c2b9c <ASN1_STRING_length@plt+0x3c0988>
    b418:	mvnne	pc, #64, 4
    b41c:	tstcs	r3, sp, lsl #16
    b420:	andls	r4, r0, #2046820352	; 0x7a000000
    b424:	ldrbtmi	r4, [r8], #-2572	; 0xfffff5f4
    b428:	streq	lr, [r1, #-2509]	; 0xfffff633
    b42c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    b430:	blx	febc9432 <ASN1_STRING_length@plt+0xfebc721e>
    b434:	svclt	0x0000e7d0
    b438:	andeq	r9, r0, r2, lsl sl
    b43c:	andeq	ip, r0, r4, lsl r7
    b440:	andeq	ip, r0, r0, lsl r7
    b444:	muleq	r0, r8, fp
    b448:	andeq	ip, r0, sl, lsr #18
    b44c:	andeq	ip, r0, r4, lsr r6
    b450:	andeq	ip, r0, r4, lsl #18
    b454:	muleq	r0, lr, r6
    b458:	andeq	ip, r0, ip, lsl #12
    b45c:	ldmvs	sl, {r0, r1, r7, fp, sp, lr}^
    b460:	andvs	r6, sl, r8, asr r8
    b464:	svclt	0x00004770
    b468:	ldmdbvs	sl, {r0, r1, r7, fp, sp, lr}
    b46c:	mulvs	sl, r8, r8
    b470:	svclt	0x00004770
    b474:			; <UNDEFINED> instruction: 0x4604b538
    b478:	cmplt	sp, r5, asr #16
    b47c:			; <UNDEFINED> instruction: 0xf7f668a8
    b480:	strtmi	lr, [r8], -sl, asr #25
    b484:	stc2	7, cr15, [r0], {255}	; 0xff
    b488:	rsbvs	r4, r0, r5, lsl #12
    b48c:	mvnsle	r2, r0, lsl #16
    b490:	smlaltblt	r6, sp, r5, r8
    b494:			; <UNDEFINED> instruction: 0xf7f668a8
    b498:			; <UNDEFINED> instruction: 0x4628ecbe
    b49c:	ldc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    b4a0:	adcvs	r4, r0, r5, lsl #12
    b4a4:	mvnsle	r2, r0, lsl #16
    b4a8:	smlalttlt	r6, sp, r5, r8
    b4ac:			; <UNDEFINED> instruction: 0xf7f668a8
    b4b0:			; <UNDEFINED> instruction: 0x4628ecb2
    b4b4:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    b4b8:	rscvs	r4, r0, r5, lsl #12
    b4bc:	mvnsle	r2, r0, lsl #16
    b4c0:	cmplt	sp, r5, ror #18
    b4c4:			; <UNDEFINED> instruction: 0xf7f668a8
    b4c8:	strtmi	lr, [r8], -r6, lsr #25
    b4cc:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    b4d0:	cmnvs	r0, r5, lsl #12
    b4d4:	mvnsle	r2, r0, lsl #16
    b4d8:	cmplt	sp, r5, lsr #18
    b4dc:			; <UNDEFINED> instruction: 0xf7f668a8
    b4e0:			; <UNDEFINED> instruction: 0x4628ec9a
    b4e4:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    b4e8:			; <UNDEFINED> instruction: 0x61204605
    b4ec:	mvnsle	r2, r0, lsl #16
    b4f0:	smlaltblt	r6, sp, r5, r9
    b4f4:			; <UNDEFINED> instruction: 0xf7f668a8
    b4f8:	strtmi	lr, [r8], -lr, lsl #25
    b4fc:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    b500:	lslvs	r4, r5, #12
    b504:	mvnsle	r2, r0, lsl #16
    b508:	smlalttlt	r6, r0, r0, r9
    b50c:			; <UNDEFINED> instruction: 0xf7f66880
    b510:	stmibvs	r0!, {r1, r7, sl, fp, sp, lr, pc}^
    b514:	ldc2	7, cr15, [r8], #-1020	; 0xfffffc04
    b518:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
    b51c:			; <UNDEFINED> instruction: 0x4620d1f6
    b520:	ldrhtmi	lr, [r8], -sp
    b524:	ldcllt	7, cr15, [r4], #-984	; 0xfffffc28
    b528:	svcmi	0x00f0e92d
    b52c:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    b530:	strmi	r8, [r1], r8, lsl #22
    b534:	blpl	ffe498b8 <ASN1_STRING_length@plt+0xffe476a4>
    b538:	ldrbtmi	r2, [sp], #-1792	; 0xfffff900
    b53c:	cfstr32pl	mvfx15, [r9, #692]	; 0x2b4
    b540:	blge	73775c <ASN1_STRING_length@plt+0x735548>
    b544:	addpl	pc, r9, #54525952	; 0x3400000
    b548:	andcc	r9, ip, #-2147483645	; 0x80000003
    b54c:	blne	ff9498d0 <ASN1_STRING_length@plt+0xff9476bc>
    b550:	ldmdaeq	ip, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    b554:	stmdapl	r9!, {r2, r3, r8, r9, ip, pc}^
    b558:	andsvs	r6, r1, r9, lsl #16
    b55c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    b560:			; <UNDEFINED> instruction: 0xf7fe9715
    b564:			; <UNDEFINED> instruction: 0xf8dffb3d
    b568:			; <UNDEFINED> instruction: 0x46413bd0
    b56c:			; <UNDEFINED> instruction: 0x4602447b
    b570:			; <UNDEFINED> instruction: 0xf7ff4648
    b574:	stmdavs	r5!, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    b578:			; <UNDEFINED> instruction: 0xf0002d00
    b57c:			; <UNDEFINED> instruction: 0xf8df859d
    b580:			; <UNDEFINED> instruction: 0xf10d3bbc
    b584:	stmib	sp, {r3, r4, r6, r9, fp}^
    b588:	ldrbtmi	r4, [fp], #-1801	; 0xfffff8f7
    b58c:	bcc	fe446db4 <ASN1_STRING_length@plt+0xfe444ba0>
    b590:	blcc	feb49914 <ASN1_STRING_length@plt+0xfeb47700>
    b594:	movwls	r4, #54395	; 0xd47b
    b598:			; <UNDEFINED> instruction: 0x4650e035
    b59c:	blx	d4959c <ASN1_STRING_length@plt+0xd47388>
    b5a0:			; <UNDEFINED> instruction: 0x3010f8da
    b5a4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    b5a8:	svcmi	0x0080f5b3
    b5ac:	tstls	r7, r6
    b5b0:	strtmi	sp, [r3], -r1, asr #32
    b5b4:	strbmi	r4, [r1], -sl, lsr #12
    b5b8:			; <UNDEFINED> instruction: 0xf7ff4648
    b5bc:	strtmi	pc, [r8], -r9, ror #25
    b5c0:	stc	7, cr15, [r4], {246}	; 0xf6
    b5c4:	andcc	r4, r9, r2, lsl #12
    b5c8:	andls	r3, fp, #268435456	; 0x10000000
    b5cc:	ldc	7, cr15, [r0, #-984]	; 0xfffffc28
    b5d0:	strmi	r9, [r4], -fp, lsl #20
    b5d4:			; <UNDEFINED> instruction: 0xf0002800
    b5d8:			; <UNDEFINED> instruction: 0x4629831d
    b5dc:			; <UNDEFINED> instruction: 0x5606e9dd
    b5e0:	strpl	lr, [r2], -r0, ror #17
    b5e4:	ldcl	7, cr15, [sl], #-984	; 0xfffffc28
    b5e8:	strtmi	r9, [r1], -sl, lsl #16
    b5ec:	blx	fe1495f2 <ASN1_STRING_length@plt+0xfe1473de>
    b5f0:			; <UNDEFINED> instruction: 0xf0002800
    b5f4:	andls	r8, sl, pc, lsl #6
    b5f8:			; <UNDEFINED> instruction: 0xf8539b09
    b5fc:	movwls	r5, #40708	; 0x9f04
    b600:			; <UNDEFINED> instruction: 0xf0002d00
    b604:			; <UNDEFINED> instruction: 0x46528091
    b608:	andcs	r4, r3, r9, lsr #12
    b60c:	ldcl	7, cr15, [lr], {246}	; 0xf6
    b610:	stmdacs	r0, {r2, r9, sl, lr}
    b614:			; <UNDEFINED> instruction: 0xf7f6d0c1
    b618:			; <UNDEFINED> instruction: 0x4603edda
    b61c:	ldmdavs	ip, {r3, r6, r9, sl, lr}
    b620:	blx	ff9c9620 <ASN1_STRING_length@plt+0xff9c740c>
    b624:	stclle	8, cr2, [ip], #-24	; 0xffffffe8
    b628:	stclle	12, cr2, [r5]
    b62c:	strcs	r2, [r0], #-768	; 0xfffffd00
    b630:	strcc	lr, [r6], #-2509	; 0xfffff633
    b634:	strtmi	lr, [r8], -r3, asr #15
    b638:	bl	cc9618 <ASN1_STRING_length@plt+0xcc7404>
    b63c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b640:	ldrhi	pc, [sp, #-0]!
    b644:	ldcl	7, cr15, [r6, #-984]	; 0xfffffc28
    b648:	eorsle	r2, lr, r0, lsl #16
    b64c:	bvc	fe446eb4 <ASN1_STRING_length@plt+0xfe444ca0>
    b650:	bleq	ff047a8c <ASN1_STRING_length@plt+0xff045878>
    b654:	bge	446e7c <ASN1_STRING_length@plt+0x444c68>
    b658:			; <UNDEFINED> instruction: 0xf1007cc3
    b65c:	blcs	b8c6b0 <ASN1_STRING_length@plt+0xb8a49c>
    b660:	strtmi	sp, [r0], -ip, lsr #32
    b664:	ldc	7, cr15, [r2], #-984	; 0xfffffc28
    b668:	strmi	r2, [r2], r5, lsl #16
    b66c:	stmdacc	r5, {r1, r2, r5, r8, fp, ip, lr, pc}
    b670:	strtmi	r4, [r0], #-1593	; 0xfffff9c7
    b674:	ldc	7, cr15, [r8, #984]	; 0x3d8
    b678:			; <UNDEFINED> instruction: 0xf8dfb140
    b67c:			; <UNDEFINED> instruction: 0xf1aa1ac8
    b680:	strtmi	r0, [r0], #-6
    b684:			; <UNDEFINED> instruction: 0xf7f64479
    b688:	ldmiblt	r8!, {r4, r7, r8, sl, fp, sp, lr, pc}
    b68c:			; <UNDEFINED> instruction: 0xf7f64630
    b690:	andcs	lr, r0, #104, 24	; 0x6800
    b694:	andls	r4, r0, #95420416	; 0x5b00000
    b698:	strmi	r4, [r1], -r2, lsr #12
    b69c:			; <UNDEFINED> instruction: 0xf7f62003
    b6a0:			; <UNDEFINED> instruction: 0xf8dbed72
    b6a4:	vst4.8	{d3-d6}, [r3 :64], r0
    b6a8:			; <UNDEFINED> instruction: 0xf5b34370
    b6ac:	andsle	r4, r0, r0, lsl #31
    b6b0:	strtmi	r4, [sl], -r3, lsr #12
    b6b4:	strbmi	r4, [r8], -r1, asr #12
    b6b8:	stc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    b6bc:			; <UNDEFINED> instruction: 0xf7f64630
    b6c0:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    b6c4:	mnf<illegal precision>m	f5, #0.0
    b6c8:			; <UNDEFINED> instruction: 0x4630aa10
    b6cc:	ldcl	7, cr15, [r2], #-984	; 0xfffffc28
    b6d0:			; <UNDEFINED> instruction: 0x4648e775
    b6d4:	blx	fe3496d4 <ASN1_STRING_length@plt+0xfe3474c0>
    b6d8:	stclle	8, cr2, [pc, #8]!	; b6e8 <ASN1_STRING_length@plt+0x94d4>
    b6dc:	beq	1a49a60 <ASN1_STRING_length@plt+0x1a4784c>
    b6e0:	teqvc	r3, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    b6e4:	bgt	1949a68 <ASN1_STRING_length@plt+0x1947854>
    b6e8:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    b6ec:	ldrbtmi	r9, [ip], #2573	; 0xa0d
    b6f0:	streq	lr, [r1, #-2509]	; 0xfffff633
    b6f4:	strbmi	r9, [r8], -r3, lsl #8
    b6f8:	andgt	pc, r0, sp, asr #17
    b6fc:	blx	12496fc <ASN1_STRING_length@plt+0x12474e8>
    b700:			; <UNDEFINED> instruction: 0xf8dfe7dc
    b704:	vpmax.s8	q11, q0, q6
    b708:			; <UNDEFINED> instruction: 0xf8df331f
    b70c:	tstcs	r7, r8, asr #20
    b710:			; <UNDEFINED> instruction: 0x4648447e
    b714:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b718:			; <UNDEFINED> instruction: 0xf8df2600
    b71c:	strls	r2, [r2, #-2620]	; 0xfffff5c4
    b720:			; <UNDEFINED> instruction: 0xf7fe447a
    b724:			; <UNDEFINED> instruction: 0xe77ffa35
    b728:			; <UNDEFINED> instruction: 0x21209f0a
    b72c:			; <UNDEFINED> instruction: 0xf7f62001
    b730:	bls	346388 <ASN1_STRING_length@plt+0x344174>
    b734:	andls	r4, sl, r3, lsl #12
    b738:	ldceq	8, cr15, [ip], {82}	; 0x52
    b73c:	andsvs	r9, r3, lr, lsl #20
    b740:			; <UNDEFINED> instruction: 0xf0002b00
    b744:	bicsvs	r8, pc, r8, ror #4
    b748:	andls	pc, r0, r3, asr #17
    b74c:			; <UNDEFINED> instruction: 0xf0002800
    b750:			; <UNDEFINED> instruction: 0xf8df81c3
    b754:	vmla.f32	s6, s16, s16
    b758:	vmov	s19, r9
    b75c:	ldrbtmi	r8, [fp], #-2704	; 0xfffff570
    b760:			; <UNDEFINED> instruction: 0xf8df930e
    b764:	ldrbtmi	r3, [fp], #-2556	; 0xfffff604
    b768:	and	r9, fp, pc, lsl #6
    b76c:	bmi	fe446fd8 <ASN1_STRING_length@plt+0xfe444dc4>
    b770:			; <UNDEFINED> instruction: 0xf7f69809
    b774:	stmdavs	r0!, {r4, r6, r8, r9, fp, sp, lr, pc}
    b778:	blx	1c977e <ASN1_STRING_length@plt+0x1c756a>
    b77c:	stmdacs	r0, {r5, sp, lr}
    b780:			; <UNDEFINED> instruction: 0x81aaf000
    b784:	ldmdbvc	r3, {r1, r7, fp, sp, lr}
    b788:	ldmdavs	r2, {r0, r3, r9, ip, pc}
    b78c:	blcs	2ffac <ASN1_STRING_length@plt+0x2dd98>
    b790:	msrhi	CPSR_x, r0
    b794:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    b798:			; <UNDEFINED> instruction: 0xf7f69806
    b79c:	strmi	lr, [r4], -sl, asr #23
    b7a0:	beq	fe447008 <ASN1_STRING_length@plt+0xfe444df4>
    b7a4:	blx	9497a4 <ASN1_STRING_length@plt+0x947590>
    b7a8:	vsub.i8	d2, d0, d6
    b7ac:	stfcsd	f0, [r0], {74}	; 0x4a
    b7b0:	bls	2c2728 <ASN1_STRING_length@plt+0x2c0514>
    b7b4:	stcls	6, cr4, [ip, #-128]	; 0xffffff80
    b7b8:			; <UNDEFINED> instruction: 0xf8df2300
    b7bc:	ldmdavs	r2, {r3, r5, r7, r8, fp, ip}
    b7c0:	ldmdbeq	r8, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    b7c4:			; <UNDEFINED> instruction: 0xf8454479
    b7c8:	mcr	12, 0, r3, cr9, cr8, {0}
    b7cc:			; <UNDEFINED> instruction: 0xf7f62a10
    b7d0:	strmi	lr, [r3], lr, asr #23
    b7d4:			; <UNDEFINED> instruction: 0xf0002800
    b7d8:			; <UNDEFINED> instruction: 0xf8df83e0
    b7dc:	strbmi	r3, [r9], -ip, lsl #19
    b7e0:			; <UNDEFINED> instruction: 0xf8df4658
    b7e4:	ldrbtmi	sl, [fp], #-2440	; 0xfffff678
    b7e8:	mcr	4, 0, r4, cr8, cr10, {7}
    b7ec:			; <UNDEFINED> instruction: 0xf7fd3a10
    b7f0:	strmi	pc, [r4], -r5, asr #31
    b7f4:	rsble	r2, r4, r0, lsl #16
    b7f8:	blcs	8e988c <ASN1_STRING_length@plt+0x8e7678>
    b7fc:	blcs	3b464 <ASN1_STRING_length@plt+0x39250>
    b800:			; <UNDEFINED> instruction: 0xf10dd055
    b804:	ldrbmi	r0, [r1], -r0, asr #17
    b808:			; <UNDEFINED> instruction: 0xf7f64642
    b80c:	strmi	lr, [r7], -r8, lsr #24
    b810:	suble	r2, ip, r0, lsl #16
    b814:	bne	44707c <ASN1_STRING_length@plt+0x444e68>
    b818:	stcl	7, cr15, [r6], {246}	; 0xf6
    b81c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b820:			; <UNDEFINED> instruction: 0xf8dfd053
    b824:	ldrtmi	r1, [r8], -ip, asr #18
    b828:			; <UNDEFINED> instruction: 0xf7f64479
    b82c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    b830:	tsthi	sp, r0	; <UNPREDICTABLE>
    b834:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b838:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b83c:	ldc	7, cr15, [r4], #984	; 0x3d8
    b840:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b844:	msrhi	CPSR_sx, r0
    b848:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b84c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b850:	stc	7, cr15, [sl], #984	; 0x3d8
    b854:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b858:	orrhi	pc, lr, r0
    b85c:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b860:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b864:	stc	7, cr15, [r0], #984	; 0x3d8
    b868:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b86c:			; <UNDEFINED> instruction: 0xf8dfd07b
    b870:			; <UNDEFINED> instruction: 0x46381910
    b874:			; <UNDEFINED> instruction: 0xf7f64479
    b878:			; <UNDEFINED> instruction: 0x4605ec98
    b87c:			; <UNDEFINED> instruction: 0xf0002800
    b880:			; <UNDEFINED> instruction: 0xf8df8203
    b884:	ldrtmi	r1, [r8], -r0, lsl #18
    b888:			; <UNDEFINED> instruction: 0xf7f64479
    b88c:	teqlt	r8, lr, lsl #25
    b890:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b894:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b898:	stc	7, cr15, [r6], {246}	; 0xf6
    b89c:	cmnle	r9, r0, lsl #16
    b8a0:	beq	44710c <ASN1_STRING_length@plt+0x444ef8>
    b8a4:			; <UNDEFINED> instruction: 0xf9a4f7fe
    b8a8:	vsub.i8	d2, d0, d2
    b8ac:	strtmi	r8, [r0], -r9, lsl #5
    b8b0:	b	fec49890 <ASN1_STRING_length@plt+0xfec4767c>
    b8b4:	ldrbmi	r4, [r8], -r9, asr #12
    b8b8:			; <UNDEFINED> instruction: 0xff60f7fd
    b8bc:	stmdacs	r0, {r2, r9, sl, lr}
    b8c0:			; <UNDEFINED> instruction: 0x4658d19a
    b8c4:	b	7498a4 <ASN1_STRING_length@plt+0x747690>
    b8c8:			; <UNDEFINED> instruction: 0x4642e750
    b8cc:			; <UNDEFINED> instruction: 0xf7f64651
    b8d0:	strbmi	lr, [r2], -r6, asr #23
    b8d4:			; <UNDEFINED> instruction: 0x46054651
    b8d8:			; <UNDEFINED> instruction: 0xf7f64630
    b8dc:	strmi	lr, [r6], -r0, asr #23
    b8e0:			; <UNDEFINED> instruction: 0xf7fd4628
    b8e4:	stmdacs	r0, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    b8e8:			; <UNDEFINED> instruction: 0x4630db54
    b8ec:	mcr2	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    b8f0:	blle	13d58f8 <ASN1_STRING_length@plt+0x13d36e4>
    b8f4:			; <UNDEFINED> instruction: 0xf7f64628
    b8f8:	strmi	lr, [r0], sl, ror #21
    b8fc:			; <UNDEFINED> instruction: 0xf1084630
    b900:	movwls	r0, #45825	; 0xb301
    b904:	b	ff8c98e4 <ASN1_STRING_length@plt+0xff8c76d0>
    b908:	strmi	r9, [r7], -sl, lsl #22
    b90c:			; <UNDEFINED> instruction: 0xf7fe6818
    b910:			; <UNDEFINED> instruction: 0x1c7bf96f
    b914:	stmdacs	r6, {r0, r2, r3, r8, r9, ip, pc}
    b918:	cmphi	r3, r0, lsl #6	; <UNPREDICTABLE>
    b91c:			; <UNDEFINED> instruction: 0x1c799b0b
    b920:	andcc	r1, r4, r8, asr r8
    b924:	bl	1949904 <ASN1_STRING_length@plt+0x19476f0>
    b928:			; <UNDEFINED> instruction: 0xb1a84680
    b92c:	bls	359548 <ASN1_STRING_length@plt+0x357334>
    b930:	ldrtmi	r4, [r1], -r7, lsl #8
    b934:	blvc	149a3c <ASN1_STRING_length@plt+0x147828>
    b938:	b	ff449918 <ASN1_STRING_length@plt+0xff447704>
    b93c:	bls	2dd1e8 <ASN1_STRING_length@plt+0x2dafd4>
    b940:			; <UNDEFINED> instruction: 0xf7f64638
    b944:	vstrls	s28, [sl, #-816]	; 0xfffffcd0
    b948:	stmdavs	r8!, {r0, r6, r9, sl, lr}^
    b94c:			; <UNDEFINED> instruction: 0xf9d4f7ff
    b950:			; <UNDEFINED> instruction: 0xf04fb110
    b954:	rsbvs	r0, r8, r0, lsl #16
    b958:			; <UNDEFINED> instruction: 0xf7f64640
    b95c:			; <UNDEFINED> instruction: 0x4620ea5c
    b960:	b	1649940 <ASN1_STRING_length@plt+0x164772c>
    b964:	strbmi	lr, [r2], -r6, lsr #15
    b968:			; <UNDEFINED> instruction: 0xf7f64651
    b96c:			; <UNDEFINED> instruction: 0xf8dfeb78
    b970:			; <UNDEFINED> instruction: 0x4642181c
    b974:			; <UNDEFINED> instruction: 0x46054479
    b978:			; <UNDEFINED> instruction: 0xf7f64630
    b97c:			; <UNDEFINED> instruction: 0x4606eb70
    b980:			; <UNDEFINED> instruction: 0xf7fd4628
    b984:	svceq	0x00c0fdf7
    b988:	svclt	0x00082e00
    b98c:	stmdacs	r0, {r0, sp}
    b990:	mvnhi	pc, r0
    b994:	beq	447200 <ASN1_STRING_length@plt+0x444fec>
    b998:			; <UNDEFINED> instruction: 0xf92af7fe
    b99c:	stcle	8, cr2, [r6, #8]
    b9a0:	ubfxpl	pc, pc, #17, #13
    b9a4:	msrvc	CPSR_s, #1325400064	; 0x4f000000
    b9a8:	ubfxcs	pc, pc, #17, #9
    b9ac:			; <UNDEFINED> instruction: 0xf8d92103
    b9b0:	ldrbtmi	r0, [sp], #-0
    b9b4:	ldrbtmi	r9, [sl], #-3590	; 0xfffff1fa
    b9b8:	strcs	lr, [r0, #-2509]	; 0xfffff633
    b9bc:			; <UNDEFINED> instruction: 0x27d8f8df
    b9c0:	andvs	lr, r2, sp, asr #19
    b9c4:	mrc	4, 0, r4, cr9, cr10, {3}
    b9c8:	smladls	r4, r0, sl, r0
    b9cc:			; <UNDEFINED> instruction: 0xf8e0f7fe
    b9d0:			; <UNDEFINED> instruction: 0xf7f64620
    b9d4:	strb	lr, [sp, -r0, lsr #20]!
    b9d8:			; <UNDEFINED> instruction: 0x27c0f8df
    b9dc:	stmdbls	r6, {r0, r1, r3, r6, sl, fp, sp, pc}
    b9e0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    b9e4:	andls	r4, r0, #2046820352	; 0x7a000000
    b9e8:	strtmi	r9, [r0], -r9, lsl #20
    b9ec:	ldrmi	r9, [r9], -r1, lsl #2
    b9f0:	andcs	r1, r1, #5440	; 0x1540
    b9f4:			; <UNDEFINED> instruction: 0xf7f69502
    b9f8:			; <UNDEFINED> instruction: 0xf5b0eaae
    b9fc:	svclt	0x00b85f80
    ba00:			; <UNDEFINED> instruction: 0xf6ff9406
    ba04:	cdp	14, 1, cr10, cr8, cr7, {6}
    ba08:			; <UNDEFINED> instruction: 0xf7fe0a90
    ba0c:	stmdacs	r2, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    ba10:	mcrge	7, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    ba14:	vpmax.s8	d25, d0, d9
    ba18:	strls	r3, [r3, #-878]	; 0xfffffc92
    ba1c:			; <UNDEFINED> instruction: 0xf8df2103
    ba20:	ldmdavs	r4, {r7, r8, r9, sl, ip, lr}
    ba24:			; <UNDEFINED> instruction: 0x277cf8df
    ba28:	mrc	4, 0, r4, cr8, cr13, {3}
    ba2c:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    ba30:			; <UNDEFINED> instruction: 0xf8df9200
    ba34:	stmib	sp, {r2, r4, r5, r6, r8, r9, sl, sp}^
    ba38:	ldrbtmi	r5, [sl], #-1025	; 0xfffffbff
    ba3c:			; <UNDEFINED> instruction: 0xf8a8f7fe
    ba40:			; <UNDEFINED> instruction: 0xf8dfe694
    ba44:	vabd.s8	q9, q0, q12
    ba48:	mcrls	3, 0, r3, cr6, cr5, {3}
    ba4c:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    ba50:	smmlspl	ip, pc, r8, pc	; <UNPREDICTABLE>
    ba54:			; <UNDEFINED> instruction: 0xf8df9200
    ba58:	ldrbtmi	r2, [sp], #-1884	; 0xfffff8a4
    ba5c:	beq	fe4472c4 <ASN1_STRING_length@plt+0xfe4450b0>
    ba60:	strls	r4, [r3], #-1146	; 0xfffffb86
    ba64:	strpl	lr, [r1], -sp, asr #19
    ba68:			; <UNDEFINED> instruction: 0xf892f7fe
    ba6c:			; <UNDEFINED> instruction: 0x4642e69f
    ba70:			; <UNDEFINED> instruction: 0xf7f64651
    ba74:			; <UNDEFINED> instruction: 0x4605eaf4
    ba78:	ldc2l	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    ba7c:	blle	fe255a84 <ASN1_STRING_length@plt+0xfe253870>
    ba80:	strtmi	r9, [sl], -sl, lsl #16
    ba84:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    ba88:	blx	ff7c9a8e <ASN1_STRING_length@plt+0xff7c787a>
    ba8c:			; <UNDEFINED> instruction: 0xf7f64620
    ba90:	str	lr, [pc, -r2, asr #19]
    ba94:	ldrbmi	r4, [r1], -r2, asr #12
    ba98:	b	ff849a78 <ASN1_STRING_length@plt+0xff847864>
    ba9c:			; <UNDEFINED> instruction: 0x1718f8df
    baa0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    baa4:	ldrtmi	r4, [r0], -r5, lsl #12
    baa8:	b	ff649a88 <ASN1_STRING_length@plt+0xff647874>
    baac:	strtmi	r4, [r8], -r6, lsl #12
    bab0:	stc2l	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    bab4:			; <UNDEFINED> instruction: 0xf386fab6
    bab8:	b	14ce02c <ASN1_STRING_length@plt+0x14cbe18>
    babc:			; <UNDEFINED> instruction: 0xf47f73d0
    bac0:	stmdals	sl, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    bac4:			; <UNDEFINED> instruction: 0x462a4633
    bac8:	tstcc	ip, r1, lsl #12
    bacc:	blx	ffcc9ad2 <ASN1_STRING_length@plt+0xffcc78be>
    bad0:			; <UNDEFINED> instruction: 0xf7f64620
    bad4:	strbt	lr, [sp], r0, lsr #19
    bad8:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    badc:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    bae0:			; <UNDEFINED> instruction: 0xf7f64478
    bae4:	vmlane.f32	s28, s8, s13
    bae8:	cmphi	r0, r0, asr #5	; <UNPREDICTABLE>
    baec:			; <UNDEFINED> instruction: 0xf44fad4c
    baf0:	svcne	0x002e5280
    baf4:			; <UNDEFINED> instruction: 0xf7fd4631
    baf8:			; <UNDEFINED> instruction: 0x4603fdbb
    bafc:	ldrmi	r4, [ip], -r0, lsr #12
    bb00:	b	11c9ae0 <ASN1_STRING_length@plt+0x11c78cc>
    bb04:	vmull.s8	q9, d0, d0
    bb08:			; <UNDEFINED> instruction: 0xf8158285
    bb0c:	stmdacs	sl, {r2, sl, fp}
    bb10:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    bb14:			; <UNDEFINED> instruction: 0xf04fbf14
    bb18:			; <UNDEFINED> instruction: 0xf04f0801
    bb1c:			; <UNDEFINED> instruction: 0xf0000800
    bb20:	movwcs	r8, #589	; 0x24d
    bb24:	stccc	6, cr4, [r3, #-720]	; 0xfffffd30
    bb28:			; <UNDEFINED> instruction: 0x461e4619
    bb2c:	ands	r4, r2, r2, asr #12
    bb30:	stmdacs	lr!, {r1, r2, r3, r5, r8, fp, ip, sp, pc}
    bb34:	ldmdacs	sp!, {r3, r5, r6, ip, lr, pc}
    bb38:	stmdacs	r0!, {r0, r5, r6, ip, lr, pc}
    bb3c:			; <UNDEFINED> instruction: 0xf815d055
    bb40:			; <UNDEFINED> instruction: 0xf1b00b01
    bb44:	svclt	0x0018040a
    bb48:	stmdacs	r0, {r0, sl, sp}
    bb4c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    bb50:			; <UNDEFINED> instruction: 0xf0002c00
    bb54:	stmdacs	r2!, {r4, r7, pc}
    bb58:	mvnle	r4, pc, lsr #12
    bb5c:			; <UNDEFINED> instruction: 0xf0002e00
    bb60:	mrcne	0, 0, r8, cr14, cr0, {4}
    bb64:			; <UNDEFINED> instruction: 0x2601bf18
    bb68:	svclt	0x00082900
    bb6c:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    bb70:	ldrtmi	sp, [r2], -r5, ror #1
    bb74:	strb	r2, [r2, r0, lsl #12]!
    bb78:	ldrbmi	r4, [r1], -r2, asr #12
    bb7c:	b	1bc9b5c <ASN1_STRING_length@plt+0x1bc7948>
    bb80:			; <UNDEFINED> instruction: 0x163cf8df
    bb84:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    bb88:	ldrtmi	r4, [r0], -r5, lsl #12
    bb8c:	b	19c9b6c <ASN1_STRING_length@plt+0x19c7958>
    bb90:	strtmi	r4, [r8], -r6, lsl #12
    bb94:	stc2l	7, cr15, [lr], #1012	; 0x3f4
    bb98:	cdpcs	15, 0, cr0, cr0, cr0, {6}
    bb9c:	andcs	fp, r1, r8, lsl #30
    bba0:			; <UNDEFINED> instruction: 0xf47f2800
    bba4:			; <UNDEFINED> instruction: 0x4629aef7
    bba8:	ldrtmi	r9, [fp], -sl, lsl #26
    bbac:			; <UNDEFINED> instruction: 0x46284632
    bbb0:	andls	r3, r0, r4, lsl r0
    bbb4:			; <UNDEFINED> instruction: 0xf7ff4628
    bbb8:	strtmi	pc, [r0], -r3, ror #21
    bbbc:	stmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bbc0:			; <UNDEFINED> instruction: 0xf8dfe678
    bbc4:	biccs	r0, r8, #0, 12
    bbc8:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bbcc:	ldrbtmi	r2, [r8], #-263	; 0xfffffef9
    bbd0:	strpl	lr, [r2], -sp, asr #19
    bbd4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    bbd8:	stmdals	sl, {sp}
    bbdc:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    bbe0:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    bbe4:			; <UNDEFINED> instruction: 0xffd4f7fd
    bbe8:			; <UNDEFINED> instruction: 0xf805e698
    bbec:	bcs	26bf8 <ASN1_STRING_length@plt+0x249e4>
    bbf0:	bicshi	pc, lr, r0, asr #32
    bbf4:	strbmi	r2, [r2], -r0, lsl #6
    bbf8:	ssatmi	r4, #13, r9, lsl #12
    bbfc:	stmdbcs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    bc00:	andcs	fp, r0, #12, 30	; 0x30
    bc04:	ldr	r4, [sl, fp, lsr #12]
    bc08:	orrsle	r2, r8, r0, lsl #18
    bc0c:	stcne	8, cr15, [r1], {5}
    bc10:	ldr	r4, [r4, r9, lsr #12]
    bc14:	blls	333844 <ASN1_STRING_length@plt+0x331630>
    bc18:	ldceq	8, cr15, [ip], {83}	; 0x53
    bc1c:	stmvs	r0, {r4, r6, r8, ip, sp, pc}
    bc20:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc24:	ldrdeq	pc, [r0], -r8
    bc28:			; <UNDEFINED> instruction: 0xf8aef7ff
    bc2c:	andeq	pc, r0, r8, asr #17
    bc30:	mvnsle	r2, r0, lsl #16
    bc34:	ldmvs	r8!, {r0, r1, r2, r6, r8, ip, sp, pc}
    bc38:	stmia	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc3c:			; <UNDEFINED> instruction: 0xf7ff4638
    bc40:	strmi	pc, [r7], -r3, lsr #17
    bc44:	mvnsle	r2, r0, lsl #30
    bc48:	andeq	pc, fp, pc, rrx
    bc4c:	strne	pc, [r0, #2271]	; 0x8df
    bc50:	orrpl	pc, r9, #54525952	; 0x3400000
    bc54:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    bc58:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    bc5c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    bc60:	subsmi	r6, r1, sl, lsl r8
    bc64:	subhi	pc, r2, #64	; 0x40
    bc68:	cfstr32pl	mvfx15, [r9, #52]	; 0x34
    bc6c:	ldc	0, cr11, [sp], #20
    bc70:	pop	{r3, r8, r9, fp, pc}
    bc74:	ldrshtvc	r8, [ip], -r0
    bc78:			; <UNDEFINED> instruction: 0xf0402a00
    bc7c:	andcs	r8, r0, r4, lsr #3
    bc80:	ldrtmi	lr, [r2], -r4, ror #15
    bc84:	ldrb	r4, [sl, -r6, asr #12]
    bc88:	ldrbmi	r4, [r1], -r2, asr #12
    bc8c:	stmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc90:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bc94:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    bc98:	cfmadd32	mvax0, mvfx4, mvfx10, mvfx6
    bc9c:			; <UNDEFINED> instruction: 0x46280a10
    bca0:	ldmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bca4:	ldrtmi	r4, [r0], -r3, lsl #12
    bca8:	movwls	r4, #54813	; 0xd61d
    bcac:	stc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
    bcb0:	stccs	15, cr0, [r0, #-768]	; 0xfffffd00
    bcb4:	andcs	fp, r1, r8, lsl #30
    bcb8:			; <UNDEFINED> instruction: 0xf47f2800
    bcbc:	ldrtmi	sl, [r0], -fp, ror #28
    bcc0:	stmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bcc4:	strmi	r9, [r3], -sl, lsl #20
    bcc8:			; <UNDEFINED> instruction: 0x461d6810
    bccc:			; <UNDEFINED> instruction: 0xf7fd9312
    bcd0:	strtmi	pc, [fp], -pc, lsl #31
    bcd4:	tstls	r3, #67108864	; 0x4000000
    bcd8:	vsub.i8	d2, d0, d6
    bcdc:	blls	36c454 <ASN1_STRING_length@plt+0x36a240>
    bce0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bce4:	blt	fe447514 <ASN1_STRING_length@plt+0xfe445300>
    bce8:	cfmvdlr	mvd11, r9
    bcec:			; <UNDEFINED> instruction: 0x46479a10
    bcf0:	bge	fe447524 <ASN1_STRING_length@plt+0xfe445310>
    bcf4:			; <UNDEFINED> instruction: 0x4644469b
    bcf8:	ldrmi	r4, [sl], r1, asr #13
    bcfc:	eorhi	pc, ip, sp, asr #17
    bd00:			; <UNDEFINED> instruction: 0x46569311
    bd04:	blpl	89d64 <ASN1_STRING_length@plt+0x87b50>
    bd08:			; <UNDEFINED> instruction: 0xf7f6b17d
    bd0c:	stmdavs	r3, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    bd10:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
    bd14:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    bd18:	addhi	pc, r8, r0
    bd1c:			; <UNDEFINED> instruction: 0xf0402f00
    bd20:	ldrbmi	r8, [r3, #313]	; 0x139
    bd24:	streq	pc, [r1, -pc, asr #32]
    bd28:	bl	feac05b0 <ASN1_STRING_length@plt+0xfeabe39c>
    bd2c:			; <UNDEFINED> instruction: 0xf1ba0a0b
    bd30:	subsle	r0, lr, r4, lsl #30
    bd34:	svceq	0x0005f1ba
    bd38:	stccs	0, cr13, [r0, #-444]	; 0xfffffe44
    bd3c:	ldrtmi	fp, [fp], -ip, lsl #30
    bd40:	blcs	14948 <ASN1_STRING_length@plt+0x12734>
    bd44:	stfcsd	f5, [r1], {117}	; 0x75
    bd48:			; <UNDEFINED> instruction: 0xf108bf02
    bd4c:			; <UNDEFINED> instruction: 0xf1090801
    bd50:	ldrbmi	r0, [r0], #2305	; 0x901
    bd54:	stccs	0, cr13, [r2], {7}
    bd58:			; <UNDEFINED> instruction: 0xf108d105
    bd5c:	blls	2cdd68 <ASN1_STRING_length@plt+0x2cbb54>
    bd60:	movwcc	r4, #5328	; 0x14d0
    bd64:	ldrtmi	r9, [r3], fp, lsl #6
    bd68:	rsble	r2, r2, r0, lsl #26
    bd6c:			; <UNDEFINED> instruction: 0xe7c846b2
    bd70:	stcls	6, cr4, [sl, #-164]	; 0xffffff5c
    bd74:			; <UNDEFINED> instruction: 0x4632463b
    bd78:	andscc	r4, r0, r8, lsr #12
    bd7c:	strtmi	r9, [r8], -r0
    bd80:			; <UNDEFINED> instruction: 0xf9fef7ff
    bd84:			; <UNDEFINED> instruction: 0xf7f64620
    bd88:	ldr	lr, [r3, #2118]	; 0x846
    bd8c:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    bd90:			; <UNDEFINED> instruction: 0xff2ef7fd
    bd94:			; <UNDEFINED> instruction: 0xf77f2806
    bd98:	stmdals	sl, {r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    bd9c:	mvnsvc	pc, #1325400064	; 0x4f000000
    bda0:	ldrtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    bda4:			; <UNDEFINED> instruction: 0xf8df2107
    bda8:	stmdavs	r0, {r2, r4, r5, sl, sp}
    bdac:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    bdb0:	strcs	lr, [r0], #-2509	; 0xfffff633
    bdb4:	strtcs	pc, [r8], #-2271	; 0xfffff721
    bdb8:			; <UNDEFINED> instruction: 0xf7fd447a
    bdbc:	ldrb	pc, [lr, -r9, ror #29]	; <UNPREDICTABLE>
    bdc0:	strtcs	pc, [r0], #-2271	; 0xfffff721
    bdc4:	msrvc	CPSR_xc, #1325400064	; 0x4f000000
    bdc8:	tstcs	r3, r6, lsl #28
    bdcc:			; <UNDEFINED> instruction: 0xf8df447a
    bdd0:	andls	r5, r0, #24, 8	; 0x18000000
    bdd4:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    bdd8:	mrc	4, 0, r4, cr9, cr13, {3}
    bddc:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
    bde0:	stmib	sp, {r0, r1, r8, r9, sl, ip, pc}^
    bde4:			; <UNDEFINED> instruction: 0xf7fd5601
    bde8:			; <UNDEFINED> instruction: 0x4620fed3
    bdec:	ldmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bdf0:			; <UNDEFINED> instruction: 0xf89be560
    bdf4:	blcs	1c17dfc <ASN1_STRING_length@plt+0x1c15be8>
    bdf8:			; <UNDEFINED> instruction: 0xf89bd19f
    bdfc:			; <UNDEFINED> instruction: 0xf10b3001
    be00:	blcs	1c8c60c <ASN1_STRING_length@plt+0x1c8a3f8>
    be04:			; <UNDEFINED> instruction: 0xf812d199
    be08:	blcs	195ba14 <ASN1_STRING_length@plt+0x1959800>
    be0c:	ldmdavc	r3, {r0, r2, r4, r7, r8, ip, lr, pc}^
    be10:	svclt	0x00082b3a
    be14:	orrsle	r2, r0, r1, lsl #8
    be18:	stmdbls	lr, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    be1c:			; <UNDEFINED> instruction: 0x46524658
    be20:	svc	0x0044f7f5
    be24:	orrle	r2, r8, r0, lsl #16
    be28:	ldr	r2, [ip, r2, lsl #8]
    be2c:	ssatmi	r4, #19, pc, lsl #12	; <UNPREDICTABLE>
    be30:	blls	2c5bd4 <ASN1_STRING_length@plt+0x2c39c0>
    be34:	ldcls	6, cr4, [r0], {71}	; 0x47
    be38:	ldcls	6, cr4, [r1, #-800]	; 0xfffffce0
    be3c:			; <UNDEFINED> instruction: 0xf7fd6818
    be40:	mrc	14, 0, APSR_nzcv, cr10, cr7, {6}
    be44:	vmov	fp, s23
    be48:	vmov	r9, s22
    be4c:	stmdacs	r6, {r4, r7, r9, fp, sp, pc}
    be50:	mrshi	pc, ELR_hyp	; <UNPREDICTABLE>
    be54:			; <UNDEFINED> instruction: 0x46439812
    be58:	blls	2cc0d8 <ASN1_STRING_length@plt+0x2c9ec4>
    be5c:	ldrtmi	r3, [r8], #-21	; 0xffffffeb
    be60:	addseq	r4, pc, r0, lsr r4	; <UNPREDICTABLE>
    be64:			; <UNDEFINED> instruction: 0xf7f64438
    be68:	andsls	lr, r0, r4, asr #17
    be6c:			; <UNDEFINED> instruction: 0xf0002800
    be70:	bls	42c374 <ASN1_STRING_length@plt+0x42a160>
    be74:	bls	fe4476a4 <ASN1_STRING_length@plt+0xfe445490>
    be78:	vmla.f64	d9, d11, d11
    be7c:			; <UNDEFINED> instruction: 0xf102aa10
    be80:	mrc	12, 0, r0, cr10, cr4, {0}
    be84:			; <UNDEFINED> instruction: 0xf8c21a10
    be88:	strbtmi	r8, [r6], #-12
    be8c:	ldrdhi	pc, [ip], #-141	; 0xffffff73
    be90:			; <UNDEFINED> instruction: 0x461719f0
    be94:	andsvs	r6, r0, r3, lsl r1
    be98:	blt	4476c8 <ASN1_STRING_length@plt+0x4454b4>
    be9c:	stmib	r7, {r1, r6, r9, sl, lr}^
    bea0:			; <UNDEFINED> instruction: 0xf7f6c601
    bea4:	ldmdavs	fp!, {r2, r3, r4, fp, sp, lr, pc}
    bea8:	strcs	r4, [r0], -fp, lsr #13
    beac:	ldrls	r4, [r2], -r2, asr #12
    beb0:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
    beb4:			; <UNDEFINED> instruction: 0x9611441a
    beb8:	andls	r9, sp, #318767104	; 0x13000000
    bebc:	ldrbmi	r9, [pc], -fp, lsl #12
    bec0:	blge	89f24 <ASN1_STRING_length@plt+0x87d10>
    bec4:	svceq	0x0000f1ba
    bec8:			; <UNDEFINED> instruction: 0xf7f6d00d
    becc:	stmdavs	r3, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    bed0:	andscc	pc, sl, r3, lsr r8	; <UNPREDICTABLE>
    bed4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    bed8:	cdpcs	0, 0, cr13, cr0, cr1, {2}
    bedc:	ldrbmi	sp, [r8, #343]	; 0x157
    bee0:	streq	pc, [r1], -pc, asr #32
    bee4:	bl	feb00754 <ASN1_STRING_length@plt+0xfeafe540>
    bee8:			; <UNDEFINED> instruction: 0xf1bb0b08
    beec:	andsle	r0, r7, r4, lsl #30
    bef0:	svceq	0x0005f1bb
    bef4:			; <UNDEFINED> instruction: 0xf1bad029
    bef8:	svclt	0x000c0f00
    befc:			; <UNDEFINED> instruction: 0xf04f46b1
    bf00:			; <UNDEFINED> instruction: 0xf1b90900
    bf04:			; <UNDEFINED> instruction: 0xd12d0f00
    bf08:	blcs	72b3c <ASN1_STRING_length@plt+0x70928>
    bf0c:	blls	300098 <ASN1_STRING_length@plt+0x2fde84>
    bf10:	rsbsle	r2, r4, r2, lsl #22
    bf14:			; <UNDEFINED> instruction: 0xf1ba46b8
    bf18:	eorle	r0, r3, r0, lsl #30
    bf1c:			; <UNDEFINED> instruction: 0xe7ce46bb
    bf20:	mulcc	r0, r8, r8
    bf24:	mvnle	r2, r0, ror fp
    bf28:	mulcc	r1, r8, r8
    bf2c:	andeq	pc, r1, #8, 2
    bf30:	mvnle	r2, r2, ror fp
    bf34:	svccc	0x0001f812
    bf38:	bicsle	r2, ip, r5, ror #22
    bf3c:	blcs	eaa090 <ASN1_STRING_length@plt+0xea7e7c>
    bf40:	movwcs	fp, #7940	; 0x1f04
    bf44:	bicsle	r9, r6, fp, lsl #6
    bf48:	stmdbls	pc, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    bf4c:			; <UNDEFINED> instruction: 0x4640465a
    bf50:	mcr	7, 5, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    bf54:	bicle	r2, lr, r0, lsl #16
    bf58:	movwls	r2, #45826	; 0xb302
    bf5c:			; <UNDEFINED> instruction: 0x461ee7da
    bf60:			; <UNDEFINED> instruction: 0xe7ac46bb
    bf64:	ldmdbls	r0, {r1, r3, r8, r9, fp, ip, pc}
    bf68:	blt	4477d8 <ASN1_STRING_length@plt+0x4455c4>
    bf6c:			; <UNDEFINED> instruction: 0xee1a6998
    bf70:	vmov	r9, s23
    bf74:			; <UNDEFINED> instruction: 0x9c13aa10
    bf78:	mrc2	7, 5, pc, cr14, cr14, {7}
    bf7c:			; <UNDEFINED> instruction: 0xf0002800
    bf80:	blls	2ac2d0 <ASN1_STRING_length@plt+0x2aa0bc>
    bf84:			; <UNDEFINED> instruction: 0x46206198
    bf88:	svc	0x0044f7f5
    bf8c:	ssatmi	lr, #25, r2, lsl #9
    bf90:			; <UNDEFINED> instruction: 0xe79446bb
    bf94:			; <UNDEFINED> instruction: 0x46b246b3
    bf98:	blls	2c5a6c <ASN1_STRING_length@plt+0x2c3858>
    bf9c:			; <UNDEFINED> instruction: 0xf7fd6818
    bfa0:	stmdacs	r2, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    bfa4:			; <UNDEFINED> instruction: 0x4620dc53
    bfa8:	svc	0x00f2f7f5
    bfac:	bllt	ff7c9fb0 <ASN1_STRING_length@plt+0xff7c7d9c>
    bfb0:	stmdals	sl, {r1, r3, r9, sl, lr}
    bfb4:			; <UNDEFINED> instruction: 0xf7ff4661
    bfb8:			; <UNDEFINED> instruction: 0xe61bf9d9
    bfbc:	ldrtmi	r4, [r4], r3, asr #12
    bfc0:			; <UNDEFINED> instruction: 0xf8864641
    bfc4:	strmi	r8, [sl], -r0
    bfc8:	strbtmi	r9, [r1], -sl, lsl #16
    bfcc:			; <UNDEFINED> instruction: 0xf9cef7ff
    bfd0:	blls	44592c <ASN1_STRING_length@plt+0x443718>
    bfd4:	stmdals	sp, {r0, r6, r9, sl, lr}
    bfd8:	ldmdavs	ip, {r1, r3, r4, r6, r9, sl, lr}^
    bfdc:			; <UNDEFINED> instruction: 0xf8449b11
    bfe0:	movwcc	r0, #4131	; 0x1023
    bfe4:			; <UNDEFINED> instruction: 0xf7f59311
    bfe8:	bls	387dd8 <ASN1_STRING_length@plt+0x385bc4>
    bfec:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    bff0:	andls	pc, fp, r2, lsl #16
    bff4:	andls	r4, sp, #436207616	; 0x1a000000
    bff8:	stcge	8, cr15, [r1], {23}
    bffc:	blls	445e2c <ASN1_STRING_length@plt+0x443c18>
    c000:	stmdals	sp, {r0, r6, r9, sl, lr}
    c004:	ldmvs	ip, {r1, r3, r4, r6, r9, sl, lr}
    c008:			; <UNDEFINED> instruction: 0xf8449b12
    c00c:	movwcc	r0, #4131	; 0x1023
    c010:			; <UNDEFINED> instruction: 0xe7e89312
    c014:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    c018:	stc2l	7, cr15, [sl, #1012]!	; 0x3f4
    c01c:			; <UNDEFINED> instruction: 0xf77f2802
    c020:	blls	2b78e0 <ASN1_STRING_length@plt+0x2b56cc>
    c024:	lfmmi	f4, 2, [r2], #-384	; 0xfffffe80
    c028:			; <UNDEFINED> instruction: 0xf7f5681d
    c02c:	bmi	1c8788c <ASN1_STRING_length@plt+0x1c85678>
    c030:	vqshl.s8	q10, q14, q0
    c034:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
    c038:	strcs	lr, [r0], #-2509	; 0xfffff633
    c03c:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    c040:	strtmi	r4, [r8], -r1, lsl #12
    c044:	tstcs	r3, r2, lsl #2
    c048:	stc2	7, cr15, [r2, #1012]!	; 0x3f4
    c04c:	stmdami	fp!, {r0, r1, r2, r4, r9, sl, sp, lr, pc}^
    c050:	movtcs	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    c054:	tstcs	r3, sl, ror #20
    c058:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    c05c:	stmdals	sl, {r0, sl}
    c060:	andls	r4, r0, #2046820352	; 0x7a000000
    c064:	stmdavs	r0, {r0, r1, r2, r5, r6, r9, fp, lr}
    c068:			; <UNDEFINED> instruction: 0xf7fd447a
    c06c:			; <UNDEFINED> instruction: 0xe79afd91
    c070:	vadd.i8	q10, q0, <illegal reg q10.5>
    c074:	bmi	1950d68 <ASN1_STRING_length@plt+0x194eb54>
    c078:	adflse	f2, f3, f7
    c07c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    c080:	ldrbtmi	r0, [sl], #-2049	; 0xfffff7ff
    c084:	andls	r9, r0, #655360	; 0xa0000
    c088:	strls	r4, [r3], -r1, ror #20
    c08c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c090:	ldc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    c094:	ldmdami	pc, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    c098:	orrvc	pc, r8, #1325400064	; 0x4f000000
    c09c:	tstcs	r7, lr, asr sl
    c0a0:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    c0a4:	stmdals	sl, {r0, r9, sl}
    c0a8:	andls	r4, r0, #2046820352	; 0x7a000000
    c0ac:	stmdavs	r0, {r0, r1, r3, r4, r6, r9, fp, lr}
    c0b0:			; <UNDEFINED> instruction: 0xf7fd447a
    c0b4:	ldr	pc, [r2], -sp, ror #26
    c0b8:			; <UNDEFINED> instruction: 0xf7ff462f
    c0bc:			; <UNDEFINED> instruction: 0x4648bb36
    c0c0:	ldc2	7, cr15, [r6, #1012]	; 0x3f4
    c0c4:			; <UNDEFINED> instruction: 0xf77f2802
    c0c8:	mrrcmi	10, 9, sl, r5, cr7
    c0cc:	movtvc	pc, #46159	; 0xb44f	; <UNPREDICTABLE>
    c0d0:	tstcs	r3, r4, asr sl
    c0d4:			; <UNDEFINED> instruction: 0x4648447c
    c0d8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c0dc:	bmi	14950e4 <ASN1_STRING_length@plt+0x1492ed0>
    c0e0:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    c0e4:	ldc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    c0e8:	blt	fe1ca0ec <ASN1_STRING_length@plt+0xfe1c7ed8>
    c0ec:	svc	0x0092f7f5
    c0f0:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    c0f4:	ldc2l	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    c0f8:			; <UNDEFINED> instruction: 0xf77f2802
    c0fc:			; <UNDEFINED> instruction: 0xee1aabd8
    c100:	vst1.8	{d21-d22}, [pc :64], r0
    c104:	stmdami	r9, {r0, r5, r7, r8, r9, ip, sp, lr}^
    c108:	bmi	125451c <ASN1_STRING_length@plt+0x1252308>
    c10c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    c110:	bmi	1230918 <ASN1_STRING_length@plt+0x122e704>
    c114:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    c118:	stmdals	sl, {r0, r8, sl}
    c11c:			; <UNDEFINED> instruction: 0xf7fd6800
    c120:			; <UNDEFINED> instruction: 0xf7fffd37
    c124:	ldmdals	r0, {r2, r6, r7, r8, r9, fp, ip, sp, pc}
    c128:	mrc	7, 3, APSR_nzcv, cr4, cr5, {7}
    c12c:	bllt	ff00a130 <ASN1_STRING_length@plt+0xff007f1c>
    c130:	andeq	lr, r1, lr, lsl #17
    c134:	andeq	r0, r0, r4, lsl r2
    c138:	andeq	fp, r0, r4, asr #18
    c13c:	andeq	fp, r0, lr, asr #5
    c140:	andeq	ip, r0, r4, lsr #9
    c144:	andeq	ip, r0, r0, lsr #9
    c148:	muleq	r0, sl, r1
    c14c:	andeq	ip, r0, lr, ror r6
    c150:	strdeq	fp, [r0], -r4
    c154:	andeq	ip, r0, ip, lsl #13
    c158:	andeq	ip, r0, r8, lsl r3
    c15c:	andeq	ip, r0, r6, asr #8
    c160:	andeq	ip, r0, lr, lsr r4
    c164:	andeq	fp, r0, r4, lsl #5
    c168:	strdeq	r9, [r0], -lr
    c16c:	andeq	fp, r0, ip, ror #1
    c170:	strdeq	r9, [r0], -r4
    c174:	andeq	r9, r0, r2, ror #10
    c178:	andeq	r9, r0, lr, lsr r5
    c17c:	andeq	r9, r0, r2, lsr r5
    c180:	andeq	fp, r0, r4, asr #12
    c184:	andeq	fp, r0, r4, lsr #2
    c188:	andeq	r9, r0, sl, asr #11
    c18c:	andeq	ip, r0, r0, lsr r3
    c190:	andeq	ip, r0, r2, ror #4
    c194:	andeq	ip, r0, r2, lsr #7
    c198:	andeq	ip, r0, r4, ror r0
    c19c:	andeq	fp, r0, ip, lsr #23
    c1a0:	andeq	ip, r0, r4, lsl r1
    c1a4:	andeq	ip, r0, r2, lsl #7
    c1a8:	strdeq	fp, [r0], -lr
    c1ac:	andeq	ip, r0, r2, ror #6
    c1b0:	andeq	ip, r0, r6, lsl #2
    c1b4:	ldrdeq	fp, [r0], -r8
    c1b8:	andeq	ip, r0, r2, lsl #4
    c1bc:	andeq	ip, r0, ip, asr #32
    c1c0:	andeq	ip, r0, lr, lsl r1
    c1c4:			; <UNDEFINED> instruction: 0x0000bfba
    c1c8:	andeq	ip, r0, r4, lsl #2
    c1cc:	andeq	fp, r0, r6, asr lr
    c1d0:	andeq	lr, r1, lr, ror #2
    c1d4:	andeq	ip, r0, lr
    c1d8:	muleq	r0, ip, lr
    c1dc:	andeq	fp, r0, lr, lsl #31
    c1e0:	andeq	fp, r0, r0, lsl #25
    c1e4:	andeq	fp, r0, ip, lsl #31
    c1e8:	andeq	fp, r0, r4, lsl #28
    c1ec:	andeq	fp, r0, sl, asr ip
    c1f0:	andeq	fp, r0, r8, asr #24
    c1f4:	andeq	fp, r0, r6, lsl #26
    c1f8:	strdeq	fp, [r0], -sl
    c1fc:	andeq	fp, r0, r4, lsr #22
    c200:	strdeq	fp, [r0], -r8
    c204:	ldrdeq	fp, [r0], -r0
    c208:	andeq	fp, r0, r0, lsr fp
    c20c:	andeq	fp, r0, sl, lsl #25
    c210:	andeq	fp, r0, ip, lsr #19
    c214:			; <UNDEFINED> instruction: 0x0000b5bc
    c218:	andeq	fp, r0, r4, ror #24
    c21c:	andeq	fp, r0, r8, lsl #19
    c220:	andeq	fp, r0, ip, lsr sl
    c224:	andeq	fp, r0, r8, asr #25
    c228:	andeq	fp, r0, r6, asr r9
    c22c:			; <UNDEFINED> instruction: 0x0000bab4
    c230:	strdeq	fp, [r0], -lr
    c234:	andeq	fp, r0, r4, lsr #18
    c238:	tstcs	r0, r0, lsl r1
    c23c:	svclt	0x003af7fe
    c240:	svclt	0x00004770
    c244:	tstcs	r1, r0, lsl r1
    c248:	svclt	0x0034f7fe
    c24c:	svclt	0x00004770
    c250:	tstcs	r2, r0, lsl r1
    c254:	svclt	0x002ef7fe
    c258:	svclt	0x00004770
    c25c:	tstcs	r3, r0, lsl r1
    c260:	svclt	0x0028f7fe
    c264:	svclt	0x00004770
    c268:	tstcs	r4, r0, lsl r1
    c26c:	svclt	0x0022f7fe
    c270:	svclt	0x00004770
    c274:	tstcs	r5, r0, lsl r1
    c278:	svclt	0x001cf7fe
    c27c:	svclt	0x00004770
    c280:	stmiavs	r3, {r5, r8, ip, sp, pc}^
    c284:	stmdbvs	r2, {r0, r1, r4, r8, ip, sp, pc}^
    c288:			; <UNDEFINED> instruction: 0x47104618
    c28c:	ldrbmi	r2, [r0, -r0]!
    c290:			; <UNDEFINED> instruction: 0x4604b510
    c294:	stmiavs	r0, {r3, r6, r8, ip, sp, pc}^
    c298:	stmibvs	r3!, {r3, r4, r5, r8, ip, sp, pc}
    c29c:	stmdbvc	r2!, {r0, r1, r5, r8, ip, sp, pc}
    c2a0:	pop	{r1, r5, r8, fp, ip, sp, pc}
    c2a4:			; <UNDEFINED> instruction: 0x47184010
    c2a8:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    c2ac:			; <UNDEFINED> instruction: 0xf7f56920
    c2b0:	stmibvs	r3!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    c2b4:	ldrmi	r6, [r8, r0, ror #17]
    c2b8:	ldflts	f6, [r0, #-128]	; 0xffffff80
    c2bc:			; <UNDEFINED> instruction: 0x4604b510
    c2c0:	ldmib	r0, {r6, r8, ip, sp, pc}^
    c2c4:	tstlt	r9, r2, lsl #2
    c2c8:	stc2	7, cr15, [r6, #1016]	; 0x3f8
    c2cc:	stmdacc	r0, {r5, r6, r7, sp, lr}
    c2d0:	andcs	fp, r1, r8, lsl pc
    c2d4:	svclt	0x0000bd10
    c2d8:			; <UNDEFINED> instruction: 0x4604b510
    c2dc:			; <UNDEFINED> instruction: 0xf7f56900
    c2e0:			; <UNDEFINED> instruction: 0x4620ed9a
    c2e4:			; <UNDEFINED> instruction: 0x4010e8bd
    c2e8:	ldclt	7, cr15, [r2, #980]	; 0x3d4
    c2ec:			; <UNDEFINED> instruction: 0x4605b538
    c2f0:			; <UNDEFINED> instruction: 0xf7f56840
    c2f4:	stmiavs	ip!, {r4, r7, r8, sl, fp, sp, lr, pc}
    c2f8:	strtmi	fp, [r0], -ip, lsr #2
    c2fc:			; <UNDEFINED> instruction: 0xf7f56824
    c300:	stccs	13, cr14, [r0], {138}	; 0x8a
    c304:			; <UNDEFINED> instruction: 0x4628d1f9
    c308:	ldrhtmi	lr, [r8], -sp
    c30c:	stclt	7, cr15, [r0, #980]	; 0x3d4
    c310:	blmi	49eb5c <ASN1_STRING_length@plt+0x49c948>
    c314:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    c318:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    c31c:	movwls	r6, #14363	; 0x381b
    c320:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c324:			; <UNDEFINED> instruction: 0xf7f59001
    c328:	blls	88078 <ASN1_STRING_length@plt+0x85e64>
    c32c:	andcs	r2, r1, #0, 2
    c330:	stmdage	r2, {r0, sp, lr}
    c334:			; <UNDEFINED> instruction: 0xf7f52104
    c338:	bmi	287f48 <ASN1_STRING_length@plt+0x285d34>
    c33c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c340:	ldmpl	r3, {r1, fp, ip, pc}^
    c344:	blls	e63b4 <ASN1_STRING_length@plt+0xe41a0>
    c348:	qaddle	r4, sl, r3
    c34c:	andlt	fp, r5, r0, lsl #20
    c350:	blx	14a4ce <ASN1_STRING_length@plt+0x1482ba>
    c354:	mrc	7, 2, APSR_nzcv, cr14, cr5, {7}
    c358:			; <UNDEFINED> instruction: 0x0001dab4
    c35c:	andeq	r0, r0, r4, lsl r2
    c360:	andeq	sp, r1, sl, lsl #21
    c364:			; <UNDEFINED> instruction: 0x4604b510
    c368:	svc	0x0030f7f5
    c36c:	andcc	lr, r1, #212, 18	; 0x350000
    c370:	addsmi	r2, r3, #0, 2
    c374:	andle	r6, r3, #1
    c378:	rsbvs	r1, r2, sl, asr ip
    c37c:	ldclt	8, cr7, [r0, #-96]	; 0xffffffa0
    c380:	pop	{r5, r9, sl, lr}
    c384:			; <UNDEFINED> instruction: 0xf7f54010
    c388:	svclt	0x0000bced
    c38c:			; <UNDEFINED> instruction: 0x4606b570
    c390:	strcs	r4, [r0], #-1549	; 0xfffff9f3
    c394:			; <UNDEFINED> instruction: 0xf007e003
    c398:	cmplt	r0, r1, asr r9	; <UNPREDICTABLE>
    c39c:	strtmi	r3, [r8], -r1, lsl #8
    c3a0:			; <UNDEFINED> instruction: 0xffe0f7ff
    c3a4:	ldrtmi	r4, [r0], -r3, lsl #12
    c3a8:	blcs	38f14 <ASN1_STRING_length@plt+0x36d00>
    c3ac:			; <UNDEFINED> instruction: 0x4620d1f3
    c3b0:	svclt	0x0000bd70
    c3b4:	mvnsmi	lr, #737280	; 0xb4000
    c3b8:	stmdavs	r4, {r1, r2, r9, sl, lr}
    c3bc:	ldrmi	r4, [r0], r9, lsl #13
    c3c0:	ldmdblt	ip, {r0, r1, r2, r3, r4, r9, sl, lr}
    c3c4:	strtmi	lr, [r6], -r5
    c3c8:	tstlt	r4, r4, lsr #16
    c3cc:	adcsmi	r6, sp, #6619136	; 0x650000
    c3d0:			; <UNDEFINED> instruction: 0xf108d3f9
    c3d4:			; <UNDEFINED> instruction: 0xf7f5000d
    c3d8:	strmi	lr, [r5], -ip, lsl #28
    c3dc:			; <UNDEFINED> instruction: 0xf8c0b180
    c3e0:	strbmi	r8, [r2], -r8
    c3e4:	strbmi	r6, [r9], -r4
    c3e8:	andcc	r6, ip, r7, asr #32
    c3ec:	ldcl	7, cr15, [r6, #-980]!	; 0xfffffc2c
    c3f0:	movwcs	r4, #1192	; 0x4a8
    c3f4:			; <UNDEFINED> instruction: 0xf8884618
    c3f8:	eorsvs	r3, r5, ip
    c3fc:	mvnshi	lr, #12386304	; 0xbd0000
    c400:	rscscc	pc, pc, pc, asr #32
    c404:	svclt	0x0000e7fa
    c408:	movwcs	fp, #50680	; 0xc5f8
    c40c:	strmi	lr, [r2, #-2512]	; 0xfffff630
    c410:	blx	ddc36 <ASN1_STRING_length@plt+0xdba22>
    c414:	adcmi	r4, ip, #20971520	; 0x1400000
    c418:	strmi	sp, [lr], -r9, lsl #4
    c41c:	ldrtmi	r6, [r0], -r3, lsr #16
    c420:	ldrdcs	lr, [r1, -r4]
    c424:			; <UNDEFINED> instruction: 0xf7ff340c
    c428:	adcmi	pc, r5, #788	; 0x314
    c42c:			; <UNDEFINED> instruction: 0x4638d8f6
    c430:	ldrhtmi	lr, [r8], #141	; 0x8d
    c434:	stcllt	7, cr15, [ip], #980	; 0x3d4
    c438:	blmi	149ed84 <ASN1_STRING_length@plt+0x149cb70>
    c43c:	push	{r1, r3, r4, r5, r6, sl, lr}
    c440:			; <UNDEFINED> instruction: 0x460e4ff0
    c444:			; <UNDEFINED> instruction: 0xf03158d3
    c448:	addlt	r4, r7, r0, ror r1
    c44c:	movwls	r6, #22555	; 0x581b
    c450:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c454:	addhi	pc, pc, r0
    c458:	strmi	r2, [r4], -r0, lsl #4
    c45c:	ldc	7, cr15, [r2, #-980]	; 0xfffffc2c
    c460:	vmlal.s8	q9, d0, d0
    c464:	cdpcs	0, 0, cr8, cr0, cr8, {4}
    c468:	stmdami	r7, {r6, r8, r9, fp, ip, lr, pc}^
    c46c:			; <UNDEFINED> instruction: 0xf7f54478
    c470:	ldrhteq	lr, [r1], r4
    c474:	strble	r4, [r7, #-1664]	; 0xfffff980
    c478:			; <UNDEFINED> instruction: 0xf7ff4620
    c47c:			; <UNDEFINED> instruction: 0x4683ff73
    c480:			; <UNDEFINED> instruction: 0xf7ff4620
    c484:	blx	180c248 <ASN1_STRING_length@plt+0x180a034>
    c488:	blx	18092bc <ASN1_STRING_length@plt+0x18070a8>
    c48c:	strmi	pc, [r5], -r0, lsl #19
    c490:	beq	10733c <ASN1_STRING_length@plt+0x105128>
    c494:	andeq	pc, r5, sl, lsl #2
    c498:			; <UNDEFINED> instruction: 0xf7f50080
    c49c:			; <UNDEFINED> instruction: 0xf1baedaa
    c4a0:	strmi	r0, [r7], -r0, lsl #30
    c4a4:	andlt	pc, ip, r0, lsl #17
    c4a8:	blle	3291c4 <ASN1_STRING_length@plt+0x326fb0>
    c4ac:	ldmdbeq	r0, {r8, ip, sp, lr, pc}
    c4b0:	streq	pc, [ip, #-256]	; 0xffffff00
    c4b4:	stmibeq	sl, {r0, r3, r8, r9, fp, sp, lr, pc}
    c4b8:			; <UNDEFINED> instruction: 0xf7ff4620
    c4bc:			; <UNDEFINED> instruction: 0xf845ff29
    c4c0:	strbmi	r0, [sp, #-3844]	; 0xfffff0fc
    c4c4:	ldrshteq	sp, [r2], #-24	; 0xffffffe8
    c4c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c4cc:	strtle	r6, [r7], #-187	; 0xffffff45
    c4d0:	stmdami	r0, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
    c4d4:	blmi	aded90 <ASN1_STRING_length@plt+0xadcb7c>
    c4d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c4dc:	blls	16654c <ASN1_STRING_length@plt+0x164338>
    c4e0:	qdaddle	r4, sl, sl
    c4e4:	andlt	r4, r7, r8, lsr r6
    c4e8:	svchi	0x00f0e8bd
    c4ec:	strtmi	sl, [r8], -r2, lsl #26
    c4f0:			; <UNDEFINED> instruction: 0xf876f007
    c4f4:	strtmi	r4, [r8], -r1, lsr #12
    c4f8:			; <UNDEFINED> instruction: 0xff48f7ff
    c4fc:			; <UNDEFINED> instruction: 0xf0074628
    c500:	adcseq	pc, r1, r9, ror r8	; <UNPREDICTABLE>
    c504:	ldrtle	r4, [r7], #1664	; 0x680
    c508:			; <UNDEFINED> instruction: 0xf7f52010
    c50c:	rsbseq	lr, r2, r2, ror sp
    c510:	orreq	pc, r0, #79	; 0x4f
    c514:	orrhi	r4, r3, r7, lsl #12
    c518:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c51c:	ldrble	r6, [r7, #187]	; 0xbb
    c520:	stcge	6, cr4, [r2, #-128]	; 0xffffff80
    c524:	mrc2	7, 7, pc, cr4, cr15, {7}
    c528:	strtmi	r4, [r8], -r1, lsl #13
    c52c:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    c530:			; <UNDEFINED> instruction: 0xf856f007
    c534:	svceq	0x0000f1b9
    c538:			; <UNDEFINED> instruction: 0xf107d019
    c53c:	strtmi	r0, [r0], -r8, lsl #18
    c540:			; <UNDEFINED> instruction: 0xf7ff3e01
    c544:	strtmi	pc, [r1], -r5, ror #29
    c548:	strtmi	r4, [r8], -r3, lsl #12
    c54c:			; <UNDEFINED> instruction: 0xf7ff9301
    c550:	qadd16mi	pc, r8, sp	; <UNPREDICTABLE>
    c554:			; <UNDEFINED> instruction: 0xf860f007
    c558:	bls	133164 <ASN1_STRING_length@plt+0x130f50>
    c55c:	strbmi	r4, [r8], -r1, lsl #12
    c560:			; <UNDEFINED> instruction: 0xff28f7ff
    c564:			; <UNDEFINED> instruction: 0xf0074628
    c568:	ldclne	8, cr15, [r3], #-932	; 0xfffffc5c
    c56c:	strtmi	sp, [r8], -r7, ror #3
    c570:			; <UNDEFINED> instruction: 0xf83cf007
    c574:	strcs	lr, [r0, -ip, lsr #15]
    c578:			; <UNDEFINED> instruction: 0xf7f5e7ac
    c57c:	svclt	0x0000ed4c
    c580:	andeq	sp, r1, ip, lsl #19
    c584:	andeq	r0, r0, r4, lsl r2
    c588:	andeq	sl, r0, r4, lsl #12
    c58c:	strdeq	sp, [r1], -r0
    c590:			; <UNDEFINED> instruction: 0x4606b570
    c594:	cmplt	r4, r4, lsl #17
    c598:	stmdavs	r3!, {r0, r2, r3, r9, sl, lr}^
    c59c:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    c5a0:	strtmi	r6, [r8], -r2, lsr #17
    c5a4:			; <UNDEFINED> instruction: 0xff06f7ff
    c5a8:	stccs	8, cr6, [r0], {36}	; 0x24
    c5ac:			; <UNDEFINED> instruction: 0x4630d1f5
    c5b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c5b4:	mrclt	7, 4, APSR_nzcv, cr10, cr15, {7}
    c5b8:	blmi	15def18 <ASN1_STRING_length@plt+0x15dcd04>
    c5bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    c5c0:			; <UNDEFINED> instruction: 0xf5ad4ff0
    c5c4:	ldmpl	r3, {r0, r2, r8, sl, fp, ip, sp, lr}^
    c5c8:	ldmdavs	fp, {r0, r2, r6, fp, sp, lr}
    c5cc:			; <UNDEFINED> instruction: 0xf04f9383
    c5d0:			; <UNDEFINED> instruction: 0xf0310300
    c5d4:			; <UNDEFINED> instruction: 0xf0004370
    c5d8:	stmdbcs	r0, {r1, r2, r4, r7, pc}
    c5dc:	pkhbtmi	r4, r1, sp, lsl #8
    c5e0:	blle	1a1de20 <ASN1_STRING_length@plt+0x1a1bc0c>
    c5e4:			; <UNDEFINED> instruction: 0xf0164f4d
    c5e8:	ldrbtmi	r5, [pc], #-2048	; c5f0 <ASN1_STRING_length@plt+0xa3dc>
    c5ec:			; <UNDEFINED> instruction: 0xf895d06d
    c5f0:	stcne	0, cr11, [r9]
    c5f4:	mulge	r1, r5, r8
    c5f8:	movweq	lr, #48042	; 0xbbaa
    c5fc:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    c600:			; <UNDEFINED> instruction: 0xf1b81d98
    c604:	strbmi	r0, [r4], r0, lsl #30
    c608:	bl	183c0c <ASN1_STRING_length@plt+0x1819f8>
    c60c:	bge	8dc20 <ASN1_STRING_length@plt+0x8ba0c>
    c610:	strmi	r3, [ip], -r6, lsl #10
    c614:	blcc	14a76c <ASN1_STRING_length@plt+0x148558>
    c618:	blt	6dd0b4 <ASN1_STRING_length@plt+0x6daea0>
    c61c:	svccc	0x0004f842
    c620:	bl	80e08 <ASN1_STRING_length@plt+0x7ebf4>
    c624:	rsbseq	r0, r3, ip, lsl #11
    c628:			; <UNDEFINED> instruction: 0xf855d556
    c62c:	blt	6db244 <ASN1_STRING_length@plt+0x6d9030>
    c630:	bl	f123c <ASN1_STRING_length@plt+0xef028>
    c634:	ldrmi	r0, [r0], #-579	; 0xfffffdbd
    c638:			; <UNDEFINED> instruction: 0xf7f50080
    c63c:			; <UNDEFINED> instruction: 0x4606ecda
    c640:	rsble	r2, r0, r0, lsl #16
    c644:	b	13f3250 <ASN1_STRING_length@plt+0x13f103c>
    c648:			; <UNDEFINED> instruction: 0xf8c00288
    c64c:	andscc	r9, r4, r0
    c650:	ldcvc	8, cr15, [r0], {64}	; 0x40
    c654:	suble	r2, fp, r0, lsl #22
    c658:	ldreq	pc, [r4], #-258	; 0xfffffefe
    c65c:	ldrtmi	r6, [r4], #-243	; 0xffffff0d
    c660:			; <UNDEFINED> instruction: 0xf886a903
    c664:			; <UNDEFINED> instruction: 0xf886b010
    c668:	adcsvs	sl, r4, r1, lsl r0
    c66c:			; <UNDEFINED> instruction: 0xf7f59301
    c670:	blls	87750 <ASN1_STRING_length@plt+0x8553c>
    c674:	vldrle	d2, [r1, #-0]
    c678:	blx	1d62b2 <ASN1_STRING_length@plt+0x1d409e>
    c67c:			; <UNDEFINED> instruction: 0xf8554703
    c680:	blt	6db298 <ASN1_STRING_length@plt+0x6d9084>
    c684:	strtmi	r6, [r8], -r3, lsr #32
    c688:	stc	7, cr15, [r0], #-980	; 0xfffffc2c
    c68c:	streq	lr, [r1, #-2500]	; 0xfffff63c
    c690:	adcmi	r3, r7, #12, 8	; 0xc000000
    c694:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    c698:	mvnsle	r4, sp, lsl r4
    c69c:	blmi	79ef24 <ASN1_STRING_length@plt+0x79cd10>
    c6a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c6a4:	blls	fe0e6714 <ASN1_STRING_length@plt+0xfe0e4500>
    c6a8:	teqle	r0, sl, asr r0
    c6ac:			; <UNDEFINED> instruction: 0xf50d4630
    c6b0:	pop	{r0, r2, r8, sl, fp, ip, sp, lr}
    c6b4:	qsub8mi	r8, r8, r0
    c6b8:			; <UNDEFINED> instruction: 0xf7f5462f
    c6bc:			; <UNDEFINED> instruction: 0xf016ec08
    c6c0:			; <UNDEFINED> instruction: 0xf1005800
    c6c4:	strmi	r0, [r5], #-1
    c6c8:			; <UNDEFINED> instruction: 0x0073d191
    c6cc:	andeq	pc, r5, pc, asr #32
    c6d0:			; <UNDEFINED> instruction: 0xf04f46c2
    c6d4:	strtle	r0, [r8], #2944	; 0xb80
    c6d8:			; <UNDEFINED> instruction: 0xf7f50080
    c6dc:	strmi	lr, [r6], -sl, lsl #25
    c6e0:	b	13f8d08 <ASN1_STRING_length@plt+0x13f6af4>
    c6e4:			; <UNDEFINED> instruction: 0xf1060288
    c6e8:			; <UNDEFINED> instruction: 0xf8c60014
    c6ec:	rsbsvs	r9, r7, r0
    c6f0:	stmdbge	r3, {r8, r9, sp}
    c6f4:	andslt	pc, r0, r6, lsl #17
    c6f8:	andsge	pc, r1, r6, lsl #17
    c6fc:	movwcc	lr, #10694	; 0x29c6
    c700:	bl	ffb4a6dc <ASN1_STRING_length@plt+0xffb484c8>
    c704:	strcs	lr, [r0], -sl, asr #15
    c708:	strmi	lr, [sp], -r8, asr #15
    c70c:			; <UNDEFINED> instruction: 0xf7f5e78b
    c710:	svclt	0x0000ec82
    c714:	andeq	sp, r1, ip, lsl #16
    c718:	andeq	r0, r0, r4, lsl r2
    c71c:			; <UNDEFINED> instruction: 0x0000b8ba
    c720:	andeq	sp, r1, r8, lsr #14
    c724:	svcmi	0x00f8e92d
    c728:	strmi	r4, [r7], -lr, lsl #12
    c72c:	ldrtmi	r6, [r0], -r1, asr #16
    c730:			; <UNDEFINED> instruction: 0xf0064615
    c734:	ldmvs	ip!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c738:			; <UNDEFINED> instruction: 0xf04f68fb
    c73c:	blx	24eb76 <ASN1_STRING_length@plt+0x24c962>
    c740:	strbmi	r4, [ip, #-2307]	; 0xfffff6fd
    c744:	andsle	r4, ip, #128, 12	; 0x8000000
    c748:	ldrdlt	pc, [r0], pc	; <UNPREDICTABLE>
    c74c:	ldrdge	pc, [r0], pc	; <UNPREDICTABLE>
    c750:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    c754:			; <UNDEFINED> instruction: 0x462868b2
    c758:			; <UNDEFINED> instruction: 0xf7fc6831
    c75c:	andcs	pc, r1, #692	; 0x2b4
    c760:			; <UNDEFINED> instruction: 0x46284659
    c764:			; <UNDEFINED> instruction: 0xffa8f7fc
    c768:	ldrdcs	lr, [r1, -r4]
    c76c:	strcc	r4, [ip], #-1576	; 0xfffff9d8
    c770:			; <UNDEFINED> instruction: 0xffa2f7fc
    c774:	ldrbmi	r2, [r1], -r1, lsl #4
    c778:			; <UNDEFINED> instruction: 0xf7fc4628
    c77c:	strmi	pc, [r1, #3997]!	; 0xf9d
    c780:	ldcvc	8, cr13, [sl], #-928	; 0xfffffc60
    c784:	addmi	r7, sl, #30976	; 0x7900
    c788:	stcle	6, cr4, [r5], #-80	; 0xffffffb0
    c78c:	addsmi	r1, r4, #667648	; 0xa3000
    c790:	orreq	lr, r3, #7168	; 0x1c00
    c794:	ldmdbvs	r9, {r2, r4, r8, r9, fp, ip, lr, pc}^
    c798:			; <UNDEFINED> instruction: 0xf7ff6838
    c79c:	rsclt	pc, r1, #13, 30	; 0x34
    c7a0:	ldrtmi	r4, [r0], -r1, lsl #13
    c7a4:	svceq	0x0000f1b9
    c7a8:			; <UNDEFINED> instruction: 0xf006d009
    c7ac:	strbmi	pc, [r8], -r7, asr #30	; <UNPREDICTABLE>
    c7b0:	ldrtmi	r4, [r1], -sl, lsr #12
    c7b4:			; <UNDEFINED> instruction: 0xffb6f7ff
    c7b8:			; <UNDEFINED> instruction: 0xf0064630
    c7bc:	ldclvc	15, cr15, [r9], #-588	; 0xfffffdb4
    c7c0:	adcmi	r3, r1, #16777216	; 0x1000000
    c7c4:			; <UNDEFINED> instruction: 0x7c3adb08
    c7c8:	addsmi	r1, r4, #667648	; 0xa3000
    c7cc:	orreq	lr, r3, #7168	; 0x1c00
    c7d0:	strcc	sp, [r1], #-2785	; 0xfffff51f
    c7d4:	ble	ffd9d260 <ASN1_STRING_length@plt+0xffd9b04c>
    c7d8:			; <UNDEFINED> instruction: 0x46414630
    c7dc:			; <UNDEFINED> instruction: 0xff98f006
    c7e0:	pop	{r3, r4, r5, r9, sl, lr}
    c7e4:			; <UNDEFINED> instruction: 0xf7f54ff8
    c7e8:	svclt	0x0000bb13
    c7ec:	ldrdeq	fp, [r0], -ip
    c7f0:			; <UNDEFINED> instruction: 0x0000abb2
    c7f4:	svcmi	0x00f8e92d
    c7f8:	strmi	r4, [r0], lr, lsl #12
    c7fc:	ldrtmi	r6, [r0], -r1, asr #16
    c800:			; <UNDEFINED> instruction: 0xf0064614
    c804:			; <UNDEFINED> instruction: 0xf8d8ff2f
    c808:	strmi	r5, [r2], r8
    c80c:			; <UNDEFINED> instruction: 0xf8dfb30d
    c810:			; <UNDEFINED> instruction: 0xf8dfb0b8
    c814:	ldrbtmi	r9, [fp], #184	; 0xb8
    c818:			; <UNDEFINED> instruction: 0xf10544f9
    c81c:	ldmvs	r2!, {r2, r3, r8, r9, sl}
    c820:			; <UNDEFINED> instruction: 0x46206831
    c824:			; <UNDEFINED> instruction: 0xff48f7fc
    c828:	ldrbmi	r2, [r9], -r1, lsl #4
    c82c:			; <UNDEFINED> instruction: 0xf7fc4620
    c830:	ldrtmi	pc, [r8], -r3, asr #30	; <UNPREDICTABLE>
    c834:	bl	12ca810 <ASN1_STRING_length@plt+0x12c85fc>
    c838:			; <UNDEFINED> instruction: 0x46024639
    c83c:			; <UNDEFINED> instruction: 0xf7fc4620
    c840:	andcs	pc, r1, #59, 30	; 0xec
    c844:	strtmi	r4, [r0], -r9, asr #12
    c848:			; <UNDEFINED> instruction: 0xff36f7fc
    c84c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    c850:			; <UNDEFINED> instruction: 0xf898d1e3
    c854:			; <UNDEFINED> instruction: 0xf898200c
    c858:	addmi	r1, sl, #13
    c85c:	stcle	6, cr4, [r9], #-84	; 0xffffffac
    c860:	bl	fe95d310 <ASN1_STRING_length@plt+0xfe95b0fc>
    c864:			; <UNDEFINED> instruction: 0xf1030302
    c868:	ldcle	3, cr0, [r5], {4}
    c86c:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c870:	ldrdeq	pc, [r0], -r8
    c874:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
    c878:	strmi	fp, [r7], -r9, ror #5
    c87c:	cmplt	pc, r0, lsr r6	; <UNPREDICTABLE>
    c880:	cdp2	0, 13, cr15, cr12, cr6, {0}
    c884:			; <UNDEFINED> instruction: 0x46224638
    c888:			; <UNDEFINED> instruction: 0xf7ff4631
    c88c:			; <UNDEFINED> instruction: 0x4630ffb3
    c890:			; <UNDEFINED> instruction: 0xff28f006
    c894:	mulne	sp, r8, r8
    c898:	adcmi	r3, r9, #4194304	; 0x400000
    c89c:			; <UNDEFINED> instruction: 0xf898db0a
    c8a0:	adcmi	r2, sl, #12
    c8a4:	movweq	lr, #11173	; 0x2ba5
    c8a8:	movweq	pc, #16643	; 0x4103	; <UNPREDICTABLE>
    c8ac:	strcc	sp, [r1, #-3550]	; 0xfffff222
    c8b0:	ble	ffd1d35c <ASN1_STRING_length@plt+0xffd1b148>
    c8b4:			; <UNDEFINED> instruction: 0x46514630
    c8b8:			; <UNDEFINED> instruction: 0xff2af006
    c8bc:	pop	{r6, r9, sl, lr}
    c8c0:			; <UNDEFINED> instruction: 0xf7ff4ff8
    c8c4:	svclt	0x0000bd13
    c8c8:	andeq	fp, r0, r6, lsl r2
    c8cc:	andeq	sl, r0, ip, ror #21
    c8d0:	svcmi	0x00f0e92d
    c8d4:	stmdavs	r1, {r3, r7, r9, sl, lr}^
    c8d8:	strmi	fp, [r6], -r3, lsl #1
    c8dc:			; <UNDEFINED> instruction: 0xf8dd4617
    c8e0:			; <UNDEFINED> instruction: 0x4699a030
    c8e4:	andne	pc, r8, r1, lsl r8	; <UNPREDICTABLE>
    c8e8:	subsle	r2, r5, r0, lsl #18
    c8ec:	ldrtmi	r2, [r8], -r0, lsl #8
    c8f0:			; <UNDEFINED> instruction: 0xf0063401
    c8f4:	ldmdavs	r5!, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    c8f8:	strbmi	r4, [r5], #-1699	; 0xfffff95d
    c8fc:	stmdbcs	r0, {r0, r3, r5, r8, sl, fp, ip, lr}
    c900:	ldfvcd	f5, [r2], #-980	; 0xfffffc2c
    c904:	addmi	r7, sl, #28928	; 0x7100
    c908:	stcle	6, cr4, [r6], #-80	; 0xffffffb0
    c90c:	adcmi	r1, r2, #667648	; 0xa3000
    c910:	orreq	lr, r3, #6144	; 0x1800
    c914:	ldmdbvs	r9, {r0, r2, r4, sl, fp, ip, lr, pc}^
    c918:			; <UNDEFINED> instruction: 0xf7ff6830
    c91c:	rsclt	pc, r1, #1232	; 0x4d0
    c920:	ldrtmi	r4, [r8], -r5, lsl #12
    c924:			; <UNDEFINED> instruction: 0xf006b165
    c928:	strtmi	pc, [r8], -r9, lsl #29
    c92c:	ldrtmi	r4, [sl], -fp, asr #12
    c930:			; <UNDEFINED> instruction: 0xf8cd2100
    c934:			; <UNDEFINED> instruction: 0xf7ffa000
    c938:	ldrtmi	pc, [r8], -fp, asr #31	; <UNPREDICTABLE>
    c93c:	cdp2	0, 13, cr15, cr2, cr6, {0}
    c940:	strcc	r7, [r1], #-3185	; 0xfffff38f
    c944:	blle	21d3d0 <ASN1_STRING_length@plt+0x21b1bc>
    c948:	bne	fe8eba18 <ASN1_STRING_length@plt+0xfe8e9804>
    c94c:	bl	19d3dc <ASN1_STRING_length@plt+0x19b1c8>
    c950:	stclle	3, cr0, [r0, #524]!	; 0x20c
    c954:	adcmi	r3, r1, #16777216	; 0x1000000
    c958:	ldmvs	r3!, {r1, r2, r4, r5, r6, r7, r9, fp, ip, lr, pc}^
    c95c:			; <UNDEFINED> instruction: 0x4638b13b
    c960:	cdp2	0, 5, cr15, cr10, cr6, {0}
    c964:	andcs	r4, r0, #76546048	; 0x4900000
    c968:	bl	fe44a944 <ASN1_STRING_length@plt+0xfe448730>
    c96c:	ldrtmi	fp, [r0], -r8, asr #2
    c970:	b	144a94c <ASN1_STRING_length@plt+0x1448738>
    c974:			; <UNDEFINED> instruction: 0x46384659
    c978:	pop	{r0, r1, ip, sp, pc}
    c97c:			; <UNDEFINED> instruction: 0xf0064ff0
    c980:	ldrbmi	fp, [r1], -r7, asr #29
    c984:			; <UNDEFINED> instruction: 0xf7ff4630
    c988:			; <UNDEFINED> instruction: 0x4659fd3f
    c98c:	andlt	r4, r3, r8, lsr r6
    c990:	svcmi	0x00f0e8bd
    c994:	cdplt	0, 11, cr15, cr12, cr6, {0}
    c998:	ldr	r4, [r2, fp, lsl #13]!
    c99c:	svcmi	0x00f0e92d
    c9a0:	stmdavs	r1, {r3, r7, r9, sl, lr}^
    c9a4:	strmi	fp, [r6], -r3, lsl #1
    c9a8:			; <UNDEFINED> instruction: 0xf8dd4617
    c9ac:			; <UNDEFINED> instruction: 0x4699a030
    c9b0:	andne	pc, r8, r1, lsl r8	; <UNPREDICTABLE>
    c9b4:	subsle	r2, r8, r0, lsl #18
    c9b8:	ldrtmi	r2, [r8], -r0, lsl #8
    c9bc:			; <UNDEFINED> instruction: 0xf0063401
    c9c0:	ldmdavs	r5!, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
    c9c4:	strbmi	r4, [r5], #-1699	; 0xfffff95d
    c9c8:	stmdbcs	r0, {r0, r3, r5, r8, sl, fp, ip, lr}
    c9cc:	blvc	cc11a8 <ASN1_STRING_length@plt+0xcbef94>
    c9d0:	addmi	r7, sl, #115712	; 0x1c400
    c9d4:	stcle	6, cr4, [r9], #-80	; 0xffffffb0
    c9d8:	bl	fe91d468 <ASN1_STRING_length@plt+0xfe91b254>
    c9dc:			; <UNDEFINED> instruction: 0xf1030302
    c9e0:	ldcle	3, cr0, [r6], {4}
    c9e4:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    c9e8:			; <UNDEFINED> instruction: 0xf7ff6830
    c9ec:	rsclt	pc, r1, #2368	; 0x940
    c9f0:	ldrtmi	r4, [r8], -r5, lsl #12
    c9f4:			; <UNDEFINED> instruction: 0xf006b165
    c9f8:	strtmi	pc, [r8], -r1, lsr #28
    c9fc:	ldrtmi	r4, [sl], -fp, asr #12
    ca00:			; <UNDEFINED> instruction: 0xf8cd2100
    ca04:			; <UNDEFINED> instruction: 0xf7ffa000
    ca08:	ldrtmi	pc, [r8], -r9, asr #31	; <UNPREDICTABLE>
    ca0c:	cdp2	0, 6, cr15, cr10, cr6, {0}
    ca10:	strcc	r7, [r1], #-2929	; 0xfffff48f
    ca14:	blle	25d4a0 <ASN1_STRING_length@plt+0x25b28c>
    ca18:	adcmi	r7, r2, #51200	; 0xc800
    ca1c:	movweq	lr, #11172	; 0x2ba4
    ca20:	movweq	pc, #16643	; 0x4103	; <UNPREDICTABLE>
    ca24:	strcc	sp, [r1], #-3550	; 0xfffff222
    ca28:	ble	ffd5d4b4 <ASN1_STRING_length@plt+0xffd5b2a0>
    ca2c:	teqlt	fp, r3	; <illegal shifter operand>
    ca30:			; <UNDEFINED> instruction: 0xf0064638
    ca34:			; <UNDEFINED> instruction: 0x4649fdf1
    ca38:			; <UNDEFINED> instruction: 0xf7f52200
    ca3c:	cmplt	r8, r8, lsr #22
    ca40:			; <UNDEFINED> instruction: 0xf7ff4630
    ca44:			; <UNDEFINED> instruction: 0x4659fc53
    ca48:	andlt	r4, r3, r8, lsr r6
    ca4c:	svcmi	0x00f0e8bd
    ca50:	cdplt	0, 5, cr15, cr14, cr6, {0}
    ca54:			; <UNDEFINED> instruction: 0x46304651
    ca58:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    ca5c:			; <UNDEFINED> instruction: 0x46384659
    ca60:	pop	{r0, r1, ip, sp, pc}
    ca64:			; <UNDEFINED> instruction: 0xf0064ff0
    ca68:	pkhtbmi	fp, fp, r3, asr #28
    ca6c:	svclt	0x0000e7af
    ca70:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    ca74:	strtmi	r4, [r0], -r4, lsl #12
    ca78:			; <UNDEFINED> instruction: 0xf7f56824
    ca7c:			; <UNDEFINED> instruction: 0x2c00e9cc
    ca80:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    ca84:	svclt	0x00004770
    ca88:	ldrblt	r4, [r0, #-2327]!	; 0xfffff6e9
    ca8c:			; <UNDEFINED> instruction: 0xf7f54479
    ca90:	strmi	lr, [r4], -ip, lsr #20
    ca94:	mvnslt	r4, r6, lsl #12
    ca98:	bl	fe64aa74 <ASN1_STRING_length@plt+0xfe648860>
    ca9c:			; <UNDEFINED> instruction: 0x46052316
    caa0:	eorvs	r4, fp, r0, lsr #12
    caa4:	ldc2	7, cr15, [r4], #-1020	; 0xfffffc04
    caa8:	cmpmi	r7, #-268435452	; 0xf0000004	; <UNPREDICTABLE>
    caac:	movweq	pc, #29387	; 0x72cb	; <UNPREDICTABLE>
    cab0:			; <UNDEFINED> instruction: 0x46204298
    cab4:			; <UNDEFINED> instruction: 0xf7ffd112
    cab8:	stceq	12, cr15, [r0], {43}	; 0x2b
    cabc:	tstle	ip, r2, lsl #16
    cac0:			; <UNDEFINED> instruction: 0xf7f52008
    cac4:			; <UNDEFINED> instruction: 0x4606ea96
    cac8:	eorsvs	r4, r4, r0, lsr #12
    cacc:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    cad0:	eorvs	r2, fp, r0, lsl #6
    cad4:			; <UNDEFINED> instruction: 0x46306070
    cad8:			; <UNDEFINED> instruction: 0x4620bd70
    cadc:			; <UNDEFINED> instruction: 0xf7f52600
    cae0:			; <UNDEFINED> instruction: 0x4630e910
    cae4:	svclt	0x0000bd70
    cae8:	muleq	r0, ip, r8
    caec:			; <UNDEFINED> instruction: 0x4604b510
    caf0:			; <UNDEFINED> instruction: 0xf7f56800
    caf4:	strtmi	lr, [r0], -r6, lsl #18
    caf8:			; <UNDEFINED> instruction: 0x4010e8bd
    cafc:	stmiblt	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb00:			; <UNDEFINED> instruction: 0x4616b5f0
    cb04:	addlt	r4, r5, r5, lsl sl
    cb08:			; <UNDEFINED> instruction: 0x460d4b15
    cb0c:	ldmib	r0, {r1, r3, r4, r5, r6, sl, lr}^
    cb10:	ldmpl	r3, {r8}^
    cb14:	movwls	r6, #14363	; 0x381b
    cb18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb1c:	stc2	7, cr15, [ip], {255}	; 0xff
    cb20:	strbtmi	fp, [pc], -r0, lsl #3
    cb24:	ldrtmi	r4, [r8], -r4, lsl #12
    cb28:	ldc2l	0, cr15, [sl, #-24]	; 0xffffffe8
    cb2c:			; <UNDEFINED> instruction: 0x46384631
    cb30:	ldc2	0, cr15, [r8, #24]
    cb34:	strtmi	r4, [sl], -r0, lsr #12
    cb38:			; <UNDEFINED> instruction: 0xf7ff4639
    cb3c:			; <UNDEFINED> instruction: 0x4638fe5b
    cb40:	ldc2l	0, cr15, [r4, #-24]	; 0xffffffe8
    cb44:	blmi	19f368 <ASN1_STRING_length@plt+0x19d154>
    cb48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb4c:	blls	e6bbc <ASN1_STRING_length@plt+0xe49a8>
    cb50:	qaddle	r4, sl, r1
    cb54:	ldcllt	0, cr11, [r0, #20]!
    cb58:	b	174ab34 <ASN1_STRING_length@plt+0x1748920>
    cb5c:			; <UNDEFINED> instruction: 0x0001d2bc
    cb60:	andeq	r0, r0, r4, lsl r2
    cb64:	andeq	sp, r1, r0, lsl #5
    cb68:			; <UNDEFINED> instruction: 0x460eb5f8
    cb6c:	ldrdeq	lr, [r0, -r0]
    cb70:			; <UNDEFINED> instruction: 0xf7ff2500
    cb74:	strmi	pc, [r4], -r1, ror #24
    cb78:	stmdavs	r3!, {r3, r4, r5, r7, r8, r9, ip, sp, pc}^
    cb7c:			; <UNDEFINED> instruction: 0x46011970
    cb80:	ldmdblt	sl, {r1, r3, r4, fp, ip, sp, lr}
    cb84:			; <UNDEFINED> instruction: 0xf813e00f
    cb88:	cmplt	sl, r1, lsl #30
    cb8c:	blvc	8abd8 <ASN1_STRING_length@plt+0x889c4>
    cb90:	bl	fe85d5f4 <ASN1_STRING_length@plt+0xfe85b3e0>
    cb94:	rscsle	r0, r6, r0, lsl #14
    cb98:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    cb9c:	blx	fe9caba2 <ASN1_STRING_length@plt+0xfe9c898e>
    cba0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    cba4:	cfldrdpl	mvd4, [r3, #-244]!	; 0xffffff0c
    cba8:	blvc	8b923c <ASN1_STRING_length@plt+0x8b7028>
    cbac:	blle	ffcdd600 <ASN1_STRING_length@plt+0xffcdb3ec>
    cbb0:	addmi	r7, fp, #99328	; 0x18400
    cbb4:	bne	fe703f7c <ASN1_STRING_length@plt+0xfe701d68>
    cbb8:	movwcc	r6, #18464	; 0x4820
    cbbc:			; <UNDEFINED> instruction: 0xf8543501
    cbc0:			; <UNDEFINED> instruction: 0xf7ff1023
    cbc4:			; <UNDEFINED> instruction: 0x4607fc39
    cbc8:			; <UNDEFINED> instruction: 0xf7ff4620
    cbcc:	msrlt	(UNDEF: 119), pc
    cbd0:			; <UNDEFINED> instruction: 0xe7d2463c
    cbd4:			; <UNDEFINED> instruction: 0xb12568a5
    cbd8:	andeq	pc, ip, r5, lsl #2
    cbdc:	ldmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cbe0:	strtmi	r4, [r0], -r5, lsl #12
    cbe4:	blx	fe0cabea <ASN1_STRING_length@plt+0xfe0c89d6>
    cbe8:	strcs	lr, [r0, #-2010]	; 0xfffff826
    cbec:	svclt	0x0000e7d8
    cbf0:	blmi	1a5f598 <ASN1_STRING_length@plt+0x1a5d384>
    cbf4:	push	{r1, r3, r4, r5, r6, sl, lr}
    cbf8:			; <UNDEFINED> instruction: 0x460e47f0
    cbfc:	ldrdlt	r5, [r8], r3
    cc00:	ldrdeq	lr, [r0, -r0]
    cc04:	ldmdavs	fp, {r2, r8, r9, sl, fp, sp, pc}
    cc08:			; <UNDEFINED> instruction: 0xf04f9307
    cc0c:			; <UNDEFINED> instruction: 0xf7ff0300
    cc10:	strcs	pc, [r0, #-3091]	; 0xfffff3ed
    cc14:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    cc18:	strmi	r9, [r4], -r3, lsl #10
    cc1c:			; <UNDEFINED> instruction: 0xf0064638
    cc20:	msrlt	CPSR_s, #57088	; 0xdf00
    cc24:	ldmdbne	r3!, {r5, r6, fp, sp, lr}^
    cc28:	stmdavc	r2, {r8, sp}
    cc2c:	eor	fp, pc, r2, asr r9	; <UNPREDICTABLE>
    cc30:	mulgt	r0, r3, r8
    cc34:	ldrmi	r3, [r4, #769]	; 0x301
    cc38:	addhi	pc, pc, r0, asr #32
    cc3c:	svccs	0x0001f810
    cc40:			; <UNDEFINED> instruction: 0xb3223101
    cc44:	svclt	0x00182a3f
    cc48:	svclt	0x000c2a2a
    cc4c:	stceq	0, cr15, [r1], {79}	; 0x4f
    cc50:	stceq	0, cr15, [r0], {79}	; 0x4f
    cc54:	svclt	0x00082a5b
    cc58:	stceq	0, cr15, [r1], {76}	; 0x4c
    cc5c:	svceq	0x0000f1bc
    cc60:	bge	101000 <ASN1_STRING_length@plt+0xfedec>
    cc64:	andls	r4, r0, #32, 12	; 0x2000000
    cc68:			; <UNDEFINED> instruction: 0xf7ff463a
    cc6c:			; <UNDEFINED> instruction: 0x4638fe97
    cc70:	ldc2	0, cr15, [ip], #24
    cc74:	blmi	121f5a0 <ASN1_STRING_length@plt+0x121d38c>
    cc78:	stmdals	r3, {r1, r3, r4, r5, r6, sl, lr}
    cc7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cc80:	subsmi	r9, sl, r7, lsl #22
    cc84:	addhi	pc, r4, r0, asr #32
    cc88:	pop	{r3, ip, sp, pc}
    cc8c:	strmi	r8, [sp], #-2032	; 0xfffff810
    cc90:	bl	1ab924 <ASN1_STRING_length@plt+0x1a9710>
    cc94:	blcs	a8f0b0 <ASN1_STRING_length@plt+0xa8ce9c>
    cc98:	blvc	18c3d0c <ASN1_STRING_length@plt+0x18c1af8>
    cc9c:	ldmdble	r3, {r0, r3, r5, r9, fp, sp}^
    cca0:	msreq	CPSR_fsx, #-1073741776	; 0xc0000030
    cca4:			; <UNDEFINED> instruction: 0xf8546820
    cca8:			; <UNDEFINED> instruction: 0xf7ff1023
    ccac:	strmi	pc, [r2], r5, asr #23
    ccb0:			; <UNDEFINED> instruction: 0x212ab170
    ccb4:			; <UNDEFINED> instruction: 0xf0064638
    ccb8:	ldrbmi	pc, [r0], -r1, asr #25	; <UNPREDICTABLE>
    ccbc:	ldrtmi	r4, [sl], -fp, asr #12
    ccc0:			; <UNDEFINED> instruction: 0xf8cd2100
    ccc4:			; <UNDEFINED> instruction: 0xf7ff8000
    ccc8:	ldrtmi	pc, [r8], -r9, ror #28	; <UNPREDICTABLE>
    cccc:	stc2	0, cr15, [sl, #-24]	; 0xffffffe8
    ccd0:	blcs	feb964 <ASN1_STRING_length@plt+0xfe9750>
    ccd4:	blvc	18c3d48 <ASN1_STRING_length@plt+0x18c1b34>
    ccd8:	ldmdble	r5!, {r1, r2, r3, r4, r5, r9, fp, sp}
    ccdc:	movteq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
    cce0:			; <UNDEFINED> instruction: 0xf8546820
    cce4:			; <UNDEFINED> instruction: 0xf7ff1023
    cce8:	strmi	pc, [r2], r7, lsr #23
    ccec:	teqcs	pc, r0, ror r1	; <UNPREDICTABLE>
    ccf0:			; <UNDEFINED> instruction: 0xf0064638
    ccf4:	ldrbmi	pc, [r0], -r3, lsr #25	; <UNPREDICTABLE>
    ccf8:	ldrtmi	r4, [sl], -fp, asr #12
    ccfc:			; <UNDEFINED> instruction: 0xf8cd2100
    cd00:			; <UNDEFINED> instruction: 0xf7ff8000
    cd04:	ldrtmi	pc, [r8], -fp, asr #28	; <UNPREDICTABLE>
    cd08:	stc2l	0, cr15, [ip], #24
    cd0c:	blcs	16eb9a0 <ASN1_STRING_length@plt+0x16e978c>
    cd10:	blvc	18c3d80 <ASN1_STRING_length@plt+0x18c1b6c>
    cd14:	ldmdble	r7, {r1, r3, r4, r6, r9, fp, sp}
    cd18:	cmpeq	pc, #-1073741776	; 0xc0000030	; <UNPREDICTABLE>
    cd1c:			; <UNDEFINED> instruction: 0xf8546820
    cd20:			; <UNDEFINED> instruction: 0xf7ff1023
    cd24:	strmi	pc, [r2], r9, lsl #23
    cd28:	cmpcs	fp, r0, ror r1
    cd2c:			; <UNDEFINED> instruction: 0xf0064638
    cd30:	ldrbmi	pc, [r0], -r5, lsl #25	; <UNPREDICTABLE>
    cd34:	ldrtmi	r4, [sl], -fp, asr #12
    cd38:			; <UNDEFINED> instruction: 0xf8cd2100
    cd3c:			; <UNDEFINED> instruction: 0xf7ff8000
    cd40:	ldrtmi	pc, [r8], -sp, lsr #28	; <UNPREDICTABLE>
    cd44:	stc2l	0, cr15, [lr], {6}
    cd48:	mulcc	r0, r9, r8
    cd4c:	blvc	8b94c0 <ASN1_STRING_length@plt+0x8b72ac>
    cd50:	blle	9d7a4 <ASN1_STRING_length@plt+0x9b590>
    cd54:	addmi	r7, fp, #99328	; 0x18400
    cd58:	strtmi	sp, [r0], -r3, lsl #26
    cd5c:	blx	ff1cad60 <ASN1_STRING_length@plt+0xff1c8b4c>
    cd60:	bne	fe706b7c <ASN1_STRING_length@plt+0xfe704968>
    cd64:	movwcc	r6, #18464	; 0x4820
    cd68:			; <UNDEFINED> instruction: 0xf8543501
    cd6c:			; <UNDEFINED> instruction: 0xf7ff1023
    cd70:	strmi	pc, [r1], r3, ror #22
    cd74:			; <UNDEFINED> instruction: 0xf7ff4620
    cd78:			; <UNDEFINED> instruction: 0xf1b9fab9
    cd7c:			; <UNDEFINED> instruction: 0xf43f0f00
    cd80:			; <UNDEFINED> instruction: 0x464caf76
    cd84:	stmdbge	r3, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    cd88:			; <UNDEFINED> instruction: 0xf7ff4620
    cd8c:	strb	pc, [lr, -r1, lsl #24]!	; <UNPREDICTABLE>
    cd90:	stmdb	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd94:	ldrdeq	sp, [r1], -r4
    cd98:	andeq	r0, r0, r4, lsl r2
    cd9c:	andeq	sp, r1, r0, asr r1
    cda0:	svcmi	0x00f0e92d
    cda4:	bmi	1e9e7ec <ASN1_STRING_length@plt+0x1e9c5d8>
    cda8:	blmi	1eb903c <ASN1_STRING_length@plt+0x1eb6e28>
    cdac:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    cdb0:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    cdb4:			; <UNDEFINED> instruction: 0x9321681b
    cdb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cdbc:			; <UNDEFINED> instruction: 0xff18f7fc
    cdc0:	stclle	8, cr2, [r6], #-24	; 0xffffffe8
    cdc4:			; <UNDEFINED> instruction: 0xf7f52010
    cdc8:			; <UNDEFINED> instruction: 0x4604e914
    cdcc:			; <UNDEFINED> instruction: 0xf0002800
    cdd0:	vst4.<illegal width 64>	{d24-d27}, [pc], r9
    cdd4:	ldrtmi	r2, [r0], -r0, lsl #2
    cdd8:	stmia	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cddc:	blle	1a145f8 <ASN1_STRING_length@plt+0x1a123e4>
    cde0:	strtmi	sl, [r9], -r6, lsl #28
    cde4:	ldrtmi	r2, [r2], -r3
    cde8:	svc	0x00faf7f4
    cdec:	blle	f16df4 <ASN1_STRING_length@plt+0xf14be0>
    cdf0:	stmdbcs	fp, {r1, r4, r8, fp, ip, pc}
    cdf4:	movwcs	sp, #10553	; 0x2939
    cdf8:			; <UNDEFINED> instruction: 0xf04f2201
    cdfc:			; <UNDEFINED> instruction: 0xf04f0a00
    ce00:	andcs	r0, r0, r0, lsl #22
    ce04:	stmib	sp, {r8, sl, ip, pc}^
    ce08:			; <UNDEFINED> instruction: 0xf7f5ab02
    ce0c:	mcrrne	8, 15, lr, r2, cr8
    ce10:	rsbvs	r4, r0, r3, lsl #12
    ce14:	addhi	pc, sp, r0
    ce18:	ldrdls	pc, [r0], -r0
    ce1c:	bmi	1609760 <ASN1_STRING_length@plt+0x160754c>
    ce20:	beq	209954 <ASN1_STRING_length@plt+0x207740>
    ce24:	blx	fe666f34 <ASN1_STRING_length@plt+0xfe664d20>
    ce28:	ldrbmi	pc, [r1, #2441]	; 0x989	; <UNPREDICTABLE>
    ce2c:	tstle	r3, r2, lsl sl
    ce30:	ldmdbmi	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    ce34:	svceq	0x0002f1b9
    ce38:	bls	4c1380 <ASN1_STRING_length@plt+0x4bf16c>
    ce3c:	ldmvs	fp, {r3, r5, r9, sl, lr}
    ce40:	blt	6e4ee4 <ASN1_STRING_length@plt+0x6e2cd0>
    ce44:	andcc	lr, r2, #196, 18	; 0x310000
    ce48:	stmia	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce4c:			; <UNDEFINED> instruction: 0xf7fc4630
    ce50:	stmib	r8, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    ce54:	and	r0, pc, r0, lsl #2
    ce58:			; <UNDEFINED> instruction: 0xf7fc4638
    ce5c:	stmdacs	r2, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ce60:	ldmdbls	r2, {r2, r4, r6, sl, fp, ip, lr, pc}
    ce64:			; <UNDEFINED> instruction: 0xf7f56860
    ce68:	strtmi	lr, [r8], -lr, lsr #18
    ce6c:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce70:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    ce74:	svc	0x00cef7f4
    ce78:	blmi	119f79c <ASN1_STRING_length@plt+0x119d588>
    ce7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ce80:	blls	866ef0 <ASN1_STRING_length@plt+0x864cdc>
    ce84:			; <UNDEFINED> instruction: 0xf040405a
    ce88:	strtmi	r8, [r0], -r1, lsl #1
    ce8c:	pop	{r0, r1, r5, ip, sp, pc}
    ce90:	mcrrmi	15, 15, r8, r2, cr0
    ce94:	mvnscs	pc, #64, 4
    ce98:	tstcs	r7, r1, asr #20
    ce9c:			; <UNDEFINED> instruction: 0x4638447c
    cea0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    cea4:	bmi	fd5eac <ASN1_STRING_length@plt+0xfd3c98>
    cea8:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    ceac:	mrc2	7, 3, pc, cr0, cr12, {7}
    ceb0:	ldrtmi	lr, [r8], -r8, lsl #15
    ceb4:	mrc2	7, 4, pc, cr12, cr12, {7}
    ceb8:	ldclle	8, cr2, [r9, #24]
    cebc:			; <UNDEFINED> instruction: 0x46384d3a
    cec0:	vst1.8	{d20-d21}, [pc :256], sl
    cec4:	ldrbtmi	r7, [sp], #-831	; 0xfffffcc1
    cec8:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    cecc:	strcs	lr, [r0, #-2509]	; 0xfffff633
    ced0:			; <UNDEFINED> instruction: 0x96024a37
    ced4:			; <UNDEFINED> instruction: 0xf7fc447a
    ced8:			; <UNDEFINED> instruction: 0xe7c9fe5b
    cedc:			; <UNDEFINED> instruction: 0xf7fc4638
    cee0:	stmdacs	r2, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    cee4:	bmi	d045e0 <ASN1_STRING_length@plt+0xd023cc>
    cee8:	ldmdbmi	r3!, {r1, r9, sl, sp}
    ceec:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    cef0:	bmi	cb16f8 <ASN1_STRING_length@plt+0xcaf4e4>
    cef4:	vst3.16	{d20-d22}, [pc :256], r9
    cef8:	tstls	r1, r6, asr #6
    cefc:	tstcs	r3, sl, ror r4
    cf00:	andls	pc, r8, sp, asr #17
    cf04:			; <UNDEFINED> instruction: 0xf7fc9603
    cf08:	str	pc, [sl, r3, asr #28]!
    cf0c:	ldrtmi	r4, [r8], -ip, lsr #28
    cf10:	vpmax.s8	d20, d0, d28
    cf14:	ldrbtmi	r3, [lr], #-786	; 0xfffffcee
    cf18:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    cf1c:	strcs	lr, [r0], -sp, asr #19
    cf20:			; <UNDEFINED> instruction: 0xf8cd4a29
    cf24:	ldrbtmi	sl, [sl], #-12
    cf28:	andls	pc, r8, sp, asr #17
    cf2c:	mrc2	7, 1, pc, cr0, cr12, {7}
    cf30:			; <UNDEFINED> instruction: 0x4638e797
    cf34:	mrc2	7, 2, pc, cr12, cr12, {7}
    cf38:	ldcle	8, cr2, [r6, #8]
    cf3c:	ldrtmi	r4, [r8], -r3, lsr #28
    cf40:	vpmax.s8	d20, d0, d19
    cf44:	ldmib	sp, {r0, r1, r2, r8, r9, ip, sp}^
    cf48:	ldrbtmi	r8, [lr], #-2322	; 0xfffff6ee
    cf4c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    cf50:	bmi	816758 <ASN1_STRING_length@plt+0x814544>
    cf54:	strls	r2, [r4, #-259]	; 0xfffffefd
    cf58:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    cf5c:			; <UNDEFINED> instruction: 0xf7fc8902
    cf60:	usad8	r2, r7, lr
    cf64:			; <UNDEFINED> instruction: 0xf7fc4638
    cf68:	stmdacs	r2, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    cf6c:	ldmdbmi	sl, {r2, r7, r8, sl, fp, ip, lr, pc}
    cf70:	ldcmi	6, cr4, [sl, #-224]	; 0xffffff20
    cf74:	mvnscs	pc, #64, 4
    cf78:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
    cf7c:	tstls	r1, sp, ror r4
    cf80:	tstcs	r3, sl, ror r4
    cf84:			; <UNDEFINED> instruction: 0xf7fc9500
    cf88:	ldrb	pc, [r5, -r3, lsl #28]!	; <UNPREDICTABLE>
    cf8c:	stmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf90:	andeq	sp, r1, sl, lsl r0
    cf94:	andeq	r0, r0, r4, lsl r2
    cf98:	andeq	ip, r1, ip, asr #30
    cf9c:	andeq	sl, r0, r4, lsr #19
    cfa0:	strdeq	sl, [r0], -r4
    cfa4:	andeq	sl, r0, r6, lsl pc
    cfa8:	andeq	sl, r0, r2, lsr #30
    cfac:	andeq	sl, r0, sl, asr #31
    cfb0:	andeq	sl, r0, ip, ror #29
    cfb4:	andeq	sl, r0, r6, lsr #31
    cfb8:	andeq	sl, r0, r4, ror pc
    cfbc:	andeq	sl, r0, r4, asr #29
    cfc0:	andeq	sl, r0, lr, lsr #30
    cfc4:	andeq	sl, r0, sl, ror pc
    cfc8:	muleq	r0, sl, lr
    cfcc:	andeq	sl, r0, r2, asr #29
    cfd0:	andeq	sl, r0, r8, asr #30
    cfd4:	andeq	sl, r0, r8, ror #28
    cfd8:	andeq	sl, r0, r2, ror #28
    cfdc:	andeq	sl, r0, r8, lsl pc
    cfe0:	andeq	sl, r0, r0, asr #28
    cfe4:			; <UNDEFINED> instruction: 0x4604b510
    cfe8:	stmdavs	r0, {r0, r6, r7, fp, sp, lr}^
    cfec:	stmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cff0:	pop	{r5, r9, sl, lr}
    cff4:			; <UNDEFINED> instruction: 0xf7f44010
    cff8:	svclt	0x0000bf0b
    cffc:			; <UNDEFINED> instruction: 0x4616b5f0
    d000:	addlt	r4, r5, r5, lsl sl
    d004:			; <UNDEFINED> instruction: 0x460d4b15
    d008:	stmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    d00c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d010:			; <UNDEFINED> instruction: 0xf04f9303
    d014:			; <UNDEFINED> instruction: 0xf7ff0300
    d018:	orrlt	pc, r0, pc, asr #21
    d01c:	strmi	r4, [r4], -pc, ror #12
    d020:			; <UNDEFINED> instruction: 0xf0064638
    d024:			; <UNDEFINED> instruction: 0x4631fadd
    d028:			; <UNDEFINED> instruction: 0xf0064638
    d02c:			; <UNDEFINED> instruction: 0x4620fb1b
    d030:	ldrtmi	r4, [r9], -sl, lsr #12
    d034:	blx	1dcb03a <ASN1_STRING_length@plt+0x1dc8e26>
    d038:			; <UNDEFINED> instruction: 0xf0064638
    d03c:	bmi	24bba0 <ASN1_STRING_length@plt+0x24998c>
    d040:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d044:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d048:	subsmi	r9, sl, r3, lsl #22
    d04c:	andlt	sp, r5, r1, lsl #2
    d050:			; <UNDEFINED> instruction: 0xf7f4bdf0
    d054:	svclt	0x0000efe0
    d058:	andeq	ip, r1, r0, asr #27
    d05c:	andeq	r0, r0, r4, lsl r2
    d060:	andeq	ip, r1, r6, lsl #27
    d064:			; <UNDEFINED> instruction: 0x460eb5f8
    d068:	strcs	r6, [r0, #-2177]	; 0xfffff77f
    d06c:	blx	fe94b070 <ASN1_STRING_length@plt+0xfe948e5c>
    d070:	stmdacs	r0, {r2, r9, sl, lr}
    d074:	stmdavs	r3!, {r3, r4, r5, ip, lr, pc}^
    d078:			; <UNDEFINED> instruction: 0x46011970
    d07c:	ldmdblt	sl, {r1, r3, r4, fp, ip, sp, lr}
    d080:			; <UNDEFINED> instruction: 0xf813e00f
    d084:	cmplt	sl, r1, lsl #30
    d088:	blvc	8b0d4 <ASN1_STRING_length@plt+0x88ec0>
    d08c:	bl	fe85daf0 <ASN1_STRING_length@plt+0xfe85b8dc>
    d090:	rscsle	r0, r6, r0, lsl #14
    d094:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    d098:	mrc	7, 5, APSR_nzcv, cr12, cr4, {7}
    d09c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    d0a0:	cfldrdpl	mvd4, [r3, #-244]!	; 0xffffff0c
    d0a4:	stfvcd	f3, [r2], #-652	; 0xfffffd74
    d0a8:	blle	ffcddafc <ASN1_STRING_length@plt+0xffcdb8e8>
    d0ac:	addmi	r7, fp, #24832	; 0x6100
    d0b0:	bne	fe704478 <ASN1_STRING_length@plt+0xfe702264>
    d0b4:	strcc	r6, [r1, #-2080]	; 0xfffff7e0
    d0b8:	orreq	lr, r3, #4, 22	; 0x1000
    d0bc:			; <UNDEFINED> instruction: 0xf7ff6959
    d0c0:			; <UNDEFINED> instruction: 0x4607fa7b
    d0c4:			; <UNDEFINED> instruction: 0xf7f44620
    d0c8:	cmnlt	pc, r6, lsr #29
    d0cc:			; <UNDEFINED> instruction: 0xe7d2463c
    d0d0:	ldmdblt	sp, {r0, r2, r5, r6, r7, fp, sp, lr}
    d0d4:			; <UNDEFINED> instruction: 0xf7f44620
    d0d8:	bfi	lr, lr, #29, #3
    d0dc:	ldmvs	r8, {r0, r1, r5, r7, fp, sp, lr}
    d0e0:	svc	0x007af7f4
    d0e4:	ldrb	r4, [r5, r5, lsl #12]!
    d0e8:	ldrb	r2, [r7, r0, lsl #10]
    d0ec:	blmi	1a9fa98 <ASN1_STRING_length@plt+0x1a9d884>
    d0f0:	push	{r1, r3, r4, r5, r6, sl, lr}
    d0f4:			; <UNDEFINED> instruction: 0x460e47f0
    d0f8:	ldrdlt	r5, [r8], r3
    d0fc:	svcge	0x00046881
    d100:	movwls	r6, #30747	; 0x781b
    d104:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d108:	blx	15cb10c <ASN1_STRING_length@plt+0x15c8ef8>
    d10c:			; <UNDEFINED> instruction: 0xf10d2500
    d110:	strls	r0, [r3, #-2060]	; 0xfffff7f4
    d114:	ldrtmi	r4, [r8], -r4, lsl #12
    d118:	blx	18c9138 <ASN1_STRING_length@plt+0x18c6f24>
    d11c:	stmdavs	r0!, {r2, r5, r8, r9, ip, sp, pc}^
    d120:	tstcs	r0, r3, ror r9
    d124:	ldmdblt	r2, {r1, fp, ip, sp, lr}^
    d128:			; <UNDEFINED> instruction: 0xf893e02f
    d12c:	movwcc	ip, #4096	; 0x1000
    d130:			; <UNDEFINED> instruction: 0xf0404594
    d134:			; <UNDEFINED> instruction: 0xf8108092
    d138:	tstcc	r1, r1, lsl #30
    d13c:	bcs	ff9dcc <ASN1_STRING_length@plt+0xff7bb8>
    d140:	bcs	abcda8 <ASN1_STRING_length@plt+0xabab94>
    d144:			; <UNDEFINED> instruction: 0xf04fbf0c
    d148:			; <UNDEFINED> instruction: 0xf04f0c01
    d14c:	bcs	16d0154 <ASN1_STRING_length@plt+0x16cdf40>
    d150:			; <UNDEFINED> instruction: 0xf04cbf08
    d154:			; <UNDEFINED> instruction: 0xf1bc0c01
    d158:	rscle	r0, r6, r0, lsl #30
    d15c:	strtmi	sl, [r0], -r3, lsl #20
    d160:	ldrtmi	r9, [sl], -r0, lsl #4
    d164:	blx	fed4b16a <ASN1_STRING_length@plt+0xfed48f56>
    d168:			; <UNDEFINED> instruction: 0xf0064638
    d16c:	bmi	130ba70 <ASN1_STRING_length@plt+0x130985c>
    d170:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    d174:	ldmpl	r3, {r0, r1, fp, ip, pc}^
    d178:	blls	1e71e8 <ASN1_STRING_length@plt+0x1e4fd4>
    d17c:			; <UNDEFINED> instruction: 0xf040405a
    d180:	andlt	r8, r8, r7, lsl #1
    d184:			; <UNDEFINED> instruction: 0x87f0e8bd
    d188:	cfstrsvc	mvf4, [r3], #-52	; 0xffffffcc
    d18c:	stmdbeq	r5, {r1, r2, r8, r9, fp, sp, lr, pc}
    d190:			; <UNDEFINED> instruction: 0xdc1c2b2a
    d194:	bcs	a6c324 <ASN1_STRING_length@plt+0xa6a110>
    d198:			; <UNDEFINED> instruction: 0xf1c3d956
    d19c:	stmdavs	r0!, {r1, r2, r3, r5, r8, r9}
    d1a0:	orreq	lr, r3, #4, 22	; 0x1000
    d1a4:			; <UNDEFINED> instruction: 0xf7ff6859
    d1a8:	strmi	pc, [r2], r7, lsl #20
    d1ac:			; <UNDEFINED> instruction: 0x212ab170
    d1b0:			; <UNDEFINED> instruction: 0xf0064638
    d1b4:	ldrbmi	pc, [r0], -r3, asr #20	; <UNPREDICTABLE>
    d1b8:	ldrtmi	r4, [sl], -fp, asr #12
    d1bc:			; <UNDEFINED> instruction: 0xf8cd2100
    d1c0:			; <UNDEFINED> instruction: 0xf7ff8000
    d1c4:	ldrtmi	pc, [r8], -r5, lsl #23	; <UNPREDICTABLE>
    d1c8:	blx	fe3491e8 <ASN1_STRING_length@plt+0xfe346fd4>
    d1cc:	blcs	fec260 <ASN1_STRING_length@plt+0xfea04c>
    d1d0:	stclvc	12, cr13, [r2], #-112	; 0xffffff90
    d1d4:	ldmdble	r7!, {r1, r2, r3, r4, r5, r9, fp, sp}
    d1d8:	movteq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
    d1dc:	bl	127264 <ASN1_STRING_length@plt+0x125050>
    d1e0:	ldmdavs	r9, {r0, r1, r7, r8, r9}^
    d1e4:			; <UNDEFINED> instruction: 0xf9e8f7ff
    d1e8:	cmnlt	r0, r2, lsl #13
    d1ec:			; <UNDEFINED> instruction: 0x4638213f
    d1f0:	blx	949210 <ASN1_STRING_length@plt+0x946ffc>
    d1f4:			; <UNDEFINED> instruction: 0x464b4650
    d1f8:	tstcs	r0, sl, lsr r6
    d1fc:	andhi	pc, r0, sp, asr #17
    d200:	blx	19cb206 <ASN1_STRING_length@plt+0x19c8ff2>
    d204:			; <UNDEFINED> instruction: 0xf0064638
    d208:			; <UNDEFINED> instruction: 0x7c23fa6d
    d20c:			; <UNDEFINED> instruction: 0xdc1b2b5b
    d210:	bcs	16ac3a0 <ASN1_STRING_length@plt+0x16aa18c>
    d214:			; <UNDEFINED> instruction: 0xf1c3d918
    d218:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9}
    d21c:	orreq	lr, r3, #4, 22	; 0x1000
    d220:			; <UNDEFINED> instruction: 0xf7ff6859
    d224:	strmi	pc, [r2], r9, asr #19
    d228:	cmpcs	fp, r0, ror r1
    d22c:			; <UNDEFINED> instruction: 0xf0064638
    d230:	ldrbmi	pc, [r0], -r5, lsl #20	; <UNPREDICTABLE>
    d234:	ldrtmi	r4, [sl], -fp, asr #12
    d238:			; <UNDEFINED> instruction: 0xf8cd2100
    d23c:			; <UNDEFINED> instruction: 0xf7ff8000
    d240:	ldrtmi	pc, [r8], -r7, asr #22	; <UNPREDICTABLE>
    d244:	blx	13c9264 <ASN1_STRING_length@plt+0x13c7050>
    d248:	mulcc	r0, r9, r8
    d24c:	stfvcd	f3, [r2], #-876	; 0xfffffc94
    d250:	blle	9dca4 <ASN1_STRING_length@plt+0x9ba90>
    d254:	addmi	r7, fp, #24832	; 0x6100
    d258:	strtmi	sp, [r0], -r3, lsl #26
    d25c:	ldcl	7, cr15, [sl, #976]	; 0x3d0
    d260:	bne	fe707070 <ASN1_STRING_length@plt+0xfe704e5c>
    d264:	strcc	r6, [r1, #-2080]	; 0xfffff7e0
    d268:	orreq	lr, r3, #4, 22	; 0x1000
    d26c:			; <UNDEFINED> instruction: 0xf7ff6959
    d270:	strmi	pc, [r1], r3, lsr #19
    d274:			; <UNDEFINED> instruction: 0xf7f44620
    d278:			; <UNDEFINED> instruction: 0xf1b9edce
    d27c:			; <UNDEFINED> instruction: 0xf43f0f00
    d280:			; <UNDEFINED> instruction: 0x464caf73
    d284:	stmdbge	r3, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
    d288:			; <UNDEFINED> instruction: 0xf7ff4620
    d28c:			; <UNDEFINED> instruction: 0xe76bf8bd
    d290:	mcr	7, 6, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d294:	ldrdeq	ip, [r1], -r8
    d298:	andeq	r0, r0, r4, lsl r2
    d29c:	andeq	ip, r1, r6, asr ip
    d2a0:	mvnsmi	lr, #737280	; 0xb4000
    d2a4:	stcls	6, cr4, [r8, #-28]	; 0xffffffe4
    d2a8:	pkhbtmi	r4, r9, r6, lsl #12
    d2ac:	stcne	6, cr4, [r8, #608]!	; 0x260
    d2b0:			; <UNDEFINED> instruction: 0xf7f44410
    d2b4:			; <UNDEFINED> instruction: 0x4604ee9e
    d2b8:	stclne	3, cr11, [r8, #-128]!	; 0xffffff80
    d2bc:	strtmi	r4, [r0], #-1609	; 0xfffff9b7
    d2c0:	eorvs	r4, r0, r2, lsr r6
    d2c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d2c8:	mcr	7, 0, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d2cc:			; <UNDEFINED> instruction: 0xf8504620
    d2d0:	strtmi	r3, [sl], -r4, lsl #22
    d2d4:	strbmi	r4, [r1], -r5, lsr #8
    d2d8:	andls	pc, r6, r3, lsl #16
    d2dc:	ldcl	7, cr15, [lr, #976]!	; 0x3d0
    d2e0:	andls	pc, r4, r5, lsl #17
    d2e4:			; <UNDEFINED> instruction: 0x46216838
    d2e8:	stc2	7, cr15, [r6, #-1012]	; 0xfffffc0c
    d2ec:	tstlt	r8, r5, lsl #12
    d2f0:			; <UNDEFINED> instruction: 0x46286038
    d2f4:	mvnshi	lr, #12386304	; 0xbd0000
    d2f8:			; <UNDEFINED> instruction: 0xf7f44620
    d2fc:	strtmi	lr, [r8], -ip, lsl #27
    d300:	mvnshi	lr, #12386304	; 0xbd0000
    d304:	ldrb	r4, [r4, r5, lsl #12]!
    d308:	svcmi	0x00f0e92d
    d30c:			; <UNDEFINED> instruction: 0xf8ddb087
    d310:	andls	r8, r3, r0, asr #32
    d314:	svceq	0x0000f1b8
    d318:	bl	2414bc <ASN1_STRING_length@plt+0x23f2a8>
    d31c:	ldrmi	r0, [r2], r8, asr #32
    d320:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
    d324:	andseq	pc, r3, #0, 2
    d328:	strbmi	pc, [ip], #1740	; 0x6cc	; <UNPREDICTABLE>
    d32c:	stmdacc	r3, {r0, r1, r2, r3, r4, r9, sl, lr}
    d330:	blx	fe91ed5e <ASN1_STRING_length@plt+0xfe91cb4a>
    d334:	ldmdbeq	r2, {r1, r9, ip, sp}
    d338:	subeq	lr, r2, #2048	; 0x800
    d33c:			; <UNDEFINED> instruction: 0xf7f44410
    d340:			; <UNDEFINED> instruction: 0x4605ee58
    d344:	suble	r2, ip, r0, lsl #16
    d348:	svceq	0x0000f1b8
    d34c:	blmi	ac483c <ASN1_STRING_length@plt+0xac2628>
    d350:			; <UNDEFINED> instruction: 0xf1082600
    d354:			; <UNDEFINED> instruction: 0xf64c32ff
    d358:	strls	r4, [r5], #-3020	; 0xfffff434
    d35c:	svccc	0x0001447b
    d360:	blmi	ff34ae68 <ASN1_STRING_length@plt+0xff348c54>
    d364:	andls	r4, r4, #52, 12	; 0x3400000
    d368:	ldrmi	lr, [r0, #1]!
    d36c:			; <UNDEFINED> instruction: 0xf817d02a
    d370:	stmdbne	r8!, {r0, r8, r9, sl, fp, lr, pc}
    d374:	rscscc	pc, pc, #79	; 0x4f
    d378:	movwls	r2, #8449	; 0x2101
    d37c:	andgt	pc, r0, sp, asr #17
    d380:	mrc	7, 6, APSR_nzcv, cr6, cr4, {7}
    d384:	ldrtmi	r9, [r1], -r4, lsl #22
    d388:	addsmi	r1, r9, #41472	; 0xa200
    d38c:			; <UNDEFINED> instruction: 0xf1069b05
    d390:			; <UNDEFINED> instruction: 0xf1040601
    d394:			; <UNDEFINED> instruction: 0xf04f0103
    d398:	svclt	0x00a80c3a
    d39c:	blx	debf6 <ASN1_STRING_length@plt+0xdc9e2>
    d3a0:	blls	c93c0 <ASN1_STRING_length@plt+0xc71ac>
    d3a4:	bl	fef03f30 <ASN1_STRING_length@plt+0xfef01d1c>
    d3a8:			; <UNDEFINED> instruction: 0xf8050fb0
    d3ac:	svclt	0x0038c002
    d3b0:	bicsle	r4, sl, #12, 12	; 0xc00000
    d3b4:	ldrmi	r4, [r0, #2577]!	; 0xa11
    d3b8:	streq	pc, [r6], #-260	; 0xfffffefc
    d3bc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    d3c0:	bicsle	r5, r4, r8, rrx
    d3c4:			; <UNDEFINED> instruction: 0xf7f44628
    d3c8:	strtmi	lr, [fp], -r2, lsl #27
    d3cc:			; <UNDEFINED> instruction: 0x46494652
    d3d0:	stmdals	r3, {ip, pc}
    d3d4:			; <UNDEFINED> instruction: 0xff64f7ff
    d3d8:	strtmi	r4, [r8], -r3, lsl #12
    d3dc:			; <UNDEFINED> instruction: 0xf7f4461d
    d3e0:			; <UNDEFINED> instruction: 0x4628ed1a
    d3e4:	pop	{r0, r1, r2, ip, sp, pc}
    d3e8:			; <UNDEFINED> instruction: 0x46438ff0
    d3ec:	pop	{r0, r1, r2, ip, sp, pc}
    d3f0:			; <UNDEFINED> instruction: 0xf7ff4ff0
    d3f4:	svclt	0x0000bf55
    d3f8:	andeq	sl, r0, ip, asr #22
    d3fc:	strdeq	sl, [r0], -r4
    d400:			; <UNDEFINED> instruction: 0x460db570
    d404:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
    d408:	ldrtmi	r6, [r4], -r6, lsl #17
    d40c:			; <UNDEFINED> instruction: 0xf7fde008
    d410:	stmdavs	r9!, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    d414:	mcr	7, 6, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    d418:	stmdavs	r4!, {r3, r4, r5, r8, ip, sp, pc}
    d41c:			; <UNDEFINED> instruction: 0xd00242b4
    d420:	stccs	6, cr4, [r0], {32}
    d424:	strdcs	sp, [r0], -r3
    d428:	andcs	fp, r1, r0, ror sp
    d42c:	svclt	0x0000bd70
    d430:	mvnsmi	lr, #737280	; 0xb4000
    d434:	cfstr32pl	mvfx15, [r5, #692]	; 0x2b4
    d438:	addlt	r6, r1, r5, lsl #17
    d43c:	andsgt	pc, r0, #14614528	; 0xdf0000
    d440:	bmi	fe138ce4 <ASN1_STRING_length@plt+0xfe136ad0>
    d444:	orrpl	pc, r0, #1325400064	; 0x4f000000
    d448:	ldrbtmi	r4, [ip], #3971	; 0xf83
    d44c:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
    d450:			; <UNDEFINED> instruction: 0xf50d9200
    d454:			; <UNDEFINED> instruction: 0xf85c5584
    d458:	ldrmi	r7, [r9], -r7
    d45c:	strmi	r2, [r4], -r1, lsl #4
    d460:	mvnvs	r6, pc, lsr r8
    d464:	streq	pc, [r0, -pc, asr #32]
    d468:			; <UNDEFINED> instruction: 0xf7f44630
    d46c:			; <UNDEFINED> instruction: 0xf44fed74
    d470:	ldrcc	r2, [ip, #-256]	; 0xffffff00
    d474:	ldrtmi	r4, [r0], -r7, lsl #12
    d478:	ldcl	7, cr15, [sl, #-976]	; 0xfffffc30
    d47c:	blle	1014c98 <ASN1_STRING_length@plt+0x1012a84>
    d480:	eorcs	sl, r0, #32, 30	; 0x80
    d484:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    d488:			; <UNDEFINED> instruction: 0xf7fc4641
    d48c:			; <UNDEFINED> instruction: 0x4603f8f1
    d490:	ldrmi	r4, [sp], -r8, lsr #12
    d494:	ldcl	7, cr15, [ip, #-976]!	; 0xfffffc30
    d498:	vqdmull.s<illegal width 8>	q9, d0, d0
    d49c:			; <UNDEFINED> instruction: 0xf85780bb
    d4a0:			; <UNDEFINED> instruction: 0xf6462c04
    d4a4:	vqdmlal.s<illegal width 8>	<illegal reg q8.5>, d6, d0[7]
    d4a8:	addsmi	r5, sl, #-671088639	; 0xd8000001
    d4ac:			; <UNDEFINED> instruction: 0xf857d064
    d4b0:			; <UNDEFINED> instruction: 0xf6462c04
    d4b4:			; <UNDEFINED> instruction: 0xf6c67363
    d4b8:	addsmi	r1, sl, #-1275068415	; 0xb4000001
    d4bc:			; <UNDEFINED> instruction: 0xf857d06a
    d4c0:			; <UNDEFINED> instruction: 0xf6462c04
    d4c4:			; <UNDEFINED> instruction: 0xf6c67367
    d4c8:	addsmi	r6, sl, #-1543503871	; 0xa4000001
    d4cc:	stmdavs	r0!, {r2, r3, r5, r6, ip, lr, pc}
    d4d0:	blx	fe3cb4ca <ASN1_STRING_length@plt+0xfe3c92b6>
    d4d4:	svclt	0x00d82802
    d4d8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    d4dc:	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    d4e0:	orrpl	pc, r4, #54525952	; 0x3400000
    d4e4:	tstcc	ip, #92, 20	; 0x5c000
    d4e8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d4ec:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d4f0:			; <UNDEFINED> instruction: 0xf0404051
    d4f4:	strtmi	r8, [r8], -fp, lsr #1
    d4f8:	cfstr32pl	mvfx15, [r5, #52]	; 0x34
    d4fc:	pop	{r0, ip, sp, pc}
    d500:			; <UNDEFINED> instruction: 0xf7f483f0
    d504:			; <UNDEFINED> instruction: 0xf8d0ee64
    d508:	stmdavs	r0!, {pc}
    d50c:	blx	1c4b506 <ASN1_STRING_length@plt+0x1c492f2>
    d510:	streq	pc, [r0, #-456]	; 0xfffffe38
    d514:	stclle	8, cr2, [r5], #-24	; 0xffffffe8
    d518:	ldcle	15, cr2, [r2, #-40]	; 0xffffffd8
    d51c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    d520:	andcs	r1, r0, #3981312	; 0x3cc000
    d524:			; <UNDEFINED> instruction: 0xf8034631
    d528:	andcs	r2, r3, sl, lsl #24
    d52c:			; <UNDEFINED> instruction: 0xf7f4464a
    d530:	ldmdblt	r0!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    d534:			; <UNDEFINED> instruction: 0x3010f8d9
    d538:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    d53c:	svcmi	0x0080f5b3
    d540:	stmdavs	r0!, {r4, r5, ip, lr, pc}
    d544:	blx	154b53e <ASN1_STRING_length@plt+0x154932a>
    d548:	stclle	8, cr2, [r8, #24]
    d54c:	stmdavs	r7!, {r6, r9, sl, lr}
    d550:	bl	fe0cb528 <ASN1_STRING_length@plt+0xfe0c9314>
    d554:	bmi	10e0664 <ASN1_STRING_length@plt+0x10de450>
    d558:	mvnvs	pc, #64, 4
    d55c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    d560:	strcs	lr, [r0], #-2509	; 0xfffff633
    d564:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    d568:	ldrtmi	r4, [r8], -r1, lsl #12
    d56c:	smlabtvs	r2, sp, r9, lr
    d570:			; <UNDEFINED> instruction: 0xf7fc2107
    d574:	ldr	pc, [r2, sp, lsl #22]!
    d578:			; <UNDEFINED> instruction: 0x3004f8b8
    d57c:	svclt	0x00082b0a
    d580:	adcle	r2, ip, r1, lsl #10
    d584:	stccs	8, cr15, [r4], {87}	; 0x57
    d588:	msrvc	SPSR_xc, #73400320	; 0x4600000
    d58c:	msrne	SPSR_fsc, #207618048	; 0xc600000
    d590:			; <UNDEFINED> instruction: 0xd194429a
    d594:	ldrdcs	pc, [r4], -r8
    d598:	msrvc	SPSR_fsx, #1610612740	; 0x60000004
    d59c:	movweq	pc, #41664	; 0xa2c0	; <UNPREDICTABLE>
    d5a0:			; <UNDEFINED> instruction: 0xd18c429a
    d5a4:	ldr	r2, [sl, r2, lsl #10]
    d5a8:			; <UNDEFINED> instruction: 0xf640883a
    d5ac:	addsmi	r2, sl, #-1677721599	; 0x9c000001
    d5b0:	ldmvc	fp!, {r0, r2, r3, r7, r8, ip, lr, pc}
    d5b4:	blcs	169c8 <ASN1_STRING_length@plt+0x147b4>
    d5b8:			; <UNDEFINED> instruction: 0xe788d091
    d5bc:	vmax.f32	d20, d0, d27
    d5c0:	bmi	ae65c0 <ASN1_STRING_length@plt+0xae43ac>
    d5c4:	ldrbtmi	r2, [pc], #-259	; d5cc <ASN1_STRING_length@plt+0xb3b8>
    d5c8:	andhi	pc, ip, sp, asr #17
    d5cc:			; <UNDEFINED> instruction: 0x9602447a
    d5d0:			; <UNDEFINED> instruction: 0xf06f6820
    d5d4:	stmib	sp, {r0, r2, r4, r8, sl}^
    d5d8:	bmi	9971e0 <ASN1_STRING_length@plt+0x994fcc>
    d5dc:			; <UNDEFINED> instruction: 0xf7fc447a
    d5e0:			; <UNDEFINED> instruction: 0xe77cfad7
    d5e4:			; <UNDEFINED> instruction: 0xf8d44640
    d5e8:			; <UNDEFINED> instruction: 0xf7f49000
    d5ec:	bmi	8c82cc <ASN1_STRING_length@plt+0x8c60b8>
    d5f0:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    d5f4:	bicsvs	pc, ip, #1325400064	; 0x4f000000
    d5f8:	andls	r4, r0, #2046820352	; 0x7a000000
    d5fc:	ldrbtmi	r4, [ip], #2592	; 0xa20
    d600:	strgt	lr, [r1], -sp, asr #19
    d604:			; <UNDEFINED> instruction: 0x4601447a
    d608:	tstls	r3, r8, asr #12
    d60c:			; <UNDEFINED> instruction: 0xf7fc2107
    d610:			; <UNDEFINED> instruction: 0xe781fabf
    d614:			; <UNDEFINED> instruction: 0xf7fc6820
    d618:	stmdacs	r2, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    d61c:	svcge	0x005ff77f
    d620:	stmdavs	r7!, {r3, r5, r6, r9, lr}
    d624:	bl	64b5fc <ASN1_STRING_length@plt+0x6493e8>
    d628:	bmi	5e0688 <ASN1_STRING_length@plt+0x5de474>
    d62c:	mvnsvs	pc, #64, 4
    d630:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    d634:	strcs	lr, [r0], #-2509	; 0xfffff633
    d638:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
    d63c:	ldrtmi	r4, [r8], -r1, lsl #12
    d640:	smlabtvs	r2, sp, r9, lr
    d644:			; <UNDEFINED> instruction: 0xf7fc2103
    d648:	strb	pc, [r8, -r3, lsr #21]	; <UNPREDICTABLE>
    d64c:	stcl	7, cr15, [r2], #976	; 0x3d0
    d650:	andeq	ip, r1, lr, ror r9
    d654:	andeq	sl, r0, r6, ror #20
    d658:	andeq	r0, r0, r4, lsl r2
    d65c:	andeq	ip, r1, r0, ror #17
    d660:	muleq	r0, r0, r9
    d664:			; <UNDEFINED> instruction: 0x0000b2be
    d668:	andeq	sl, r0, sl, ror #18
    d66c:	andeq	sl, r0, sl, ror r9
    d670:	andeq	fp, r0, r0, asr r2
    d674:	strdeq	sl, [r0], -r4
    d678:	andeq	fp, r0, r4, lsr #4
    d67c:	andeq	sl, r0, lr, ror #17
    d680:	andeq	sl, r0, ip, asr #17
    d684:	ldrdeq	sl, [r0], -r8
    d688:	andeq	fp, r0, sl, ror #3
    d68c:	muleq	r0, r6, r8
    d690:	mlascc	r8, r0, r8, pc	; <UNPREDICTABLE>
    d694:	movweq	pc, #865	; 0x361	; <UNPREDICTABLE>
    d698:	eorscc	pc, r8, r0, lsl #17
    d69c:	svclt	0x00004770
    d6a0:	svclt	0x00142900
    d6a4:	movwcs	r2, #4866	; 0x1302
    d6a8:	ldrbmi	r6, [r0, -r3, asr #6]!
    d6ac:	mlascc	r8, r0, r8, pc	; <UNPREDICTABLE>
    d6b0:	orreq	pc, r2, #-2080374783	; 0x84000001
    d6b4:	eorscc	pc, r8, r0, lsl #17
    d6b8:	svclt	0x00004770
    d6bc:			; <UNDEFINED> instruction: 0x4604b510
    d6c0:			; <UNDEFINED> instruction: 0xb1286b40
    d6c4:	andeq	pc, r2, r0, lsr #3
    d6c8:			; <UNDEFINED> instruction: 0xf080fab0
    d6cc:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    d6d0:	stmdavs	r0!, {r0, r5, r7, fp, sp, lr}
    d6d4:			; <UNDEFINED> instruction: 0xff24f7fc
    d6d8:	svclt	0x00142800
    d6dc:	movwcs	r2, #4866	; 0x1302
    d6e0:	ldclt	3, cr6, [r0, #-396]	; 0xfffffe74
    d6e4:	bvs	ff0f9b2c <ASN1_STRING_length@plt+0xff0f7918>
    d6e8:	sbcvs	r3, r3, #67108864	; 0x4000000
    d6ec:	svclt	0x00004770
    d6f0:	ldrbmi	lr, [r0, sp, lsr #18]!
    d6f4:			; <UNDEFINED> instruction: 0x469a4615
    d6f8:	strmi	r4, [r8], r7, lsl #12
    d6fc:	stc2l	7, cr15, [r8, #1008]!	; 0x3f0
    d700:	teqle	r8, r0, lsl #16
    d704:	svceq	0x0000f1ba
    d708:	blls	241804 <ASN1_STRING_length@plt+0x23f5f0>
    d70c:	ldcne	6, cr4, [lr], {129}	; 0x81
    d710:	rsbseq	r4, r0, lr, lsr #8
    d714:			; <UNDEFINED> instruction: 0xf7f4303c
    d718:	strmi	lr, [r4], -ip, ror #24
    d71c:	suble	r2, sp, r0, lsl #16
    d720:			; <UNDEFINED> instruction: 0x4649223c
    d724:	bl	b4b6fc <ASN1_STRING_length@plt+0xb494e8>
    d728:			; <UNDEFINED> instruction: 0xf7fc4638
    d72c:	ssatmi	pc, #3, fp, asr #20	; <UNPREDICTABLE>
    d730:			; <UNDEFINED> instruction: 0x46414632
    d734:	bleq	f4b864 <ASN1_STRING_length@plt+0xf49650>
    d738:			; <UNDEFINED> instruction: 0xf8c44650
    d73c:			; <UNDEFINED> instruction: 0xf7f4a008
    d740:			; <UNDEFINED> instruction: 0xf80aebce
    d744:	stmiavs	r3!, {r0, r2, ip, pc}
    d748:	ldrtmi	r3, [r2], -r1, lsl #10
    d74c:	ldmibne	r8, {r0, r6, r9, sl, lr}
    d750:	rsbvs	r4, r0, sp, lsl r4
    d754:			; <UNDEFINED> instruction: 0xf7f46225
    d758:	stmdavs	r6!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    d75c:	movwcs	r4, #5688	; 0x1638
    d760:	rscvs	r4, r3, #52428800	; 0x3200000
    d764:			; <UNDEFINED> instruction: 0xf7fc4621
    d768:	blls	28cee4 <ASN1_STRING_length@plt+0x28acd0>
    d76c:	movwcs	r6, #28
    d770:	pop	{r3, r4, r9, sl, lr}
    d774:			; <UNDEFINED> instruction: 0xf7ff87f0
    d778:	bls	28d654 <ASN1_STRING_length@plt+0x28b440>
    d77c:	andsvs	r2, r0, r0, lsl #6
    d780:	pop	{r3, r4, r9, sl, lr}
    d784:			; <UNDEFINED> instruction: 0xf10587f0
    d788:	strcc	r0, [r1, #-61]	; 0xffffffc3
    d78c:	ldc	7, cr15, [r0], #-976	; 0xfffffc30
    d790:	orrslt	r4, r8, r4, lsl #12
    d794:			; <UNDEFINED> instruction: 0x4651223c
    d798:	b	ffccb770 <ASN1_STRING_length@plt+0xffcc955c>
    d79c:			; <UNDEFINED> instruction: 0xf7fc4638
    d7a0:	strtmi	pc, [r6], -r1, lsr #20
    d7a4:	strbmi	r4, [r1], -sl, lsr #12
    d7a8:	bleq	f4b8c8 <ASN1_STRING_length@plt+0xf496b4>
    d7ac:	adcvs	r4, r6, r0, lsr r6
    d7b0:	bl	fe54b788 <ASN1_STRING_length@plt+0xfe549574>
    d7b4:			; <UNDEFINED> instruction: 0xf8c46066
    d7b8:	strb	sl, [pc, r0, lsr #32]
    d7bc:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    d7c0:	pop	{r3, r4, r9, sl, lr}
    d7c4:	svclt	0x000087f0
    d7c8:	blx	fecbaf90 <ASN1_STRING_length@plt+0xfecb8d7c>
    d7cc:	cdpmi	3, 1, cr15, cr14, cr2, {4}
    d7d0:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    d7d4:	addlt	r4, r7, sp, lsl sp
    d7d8:			; <UNDEFINED> instruction: 0xf50d447e
    d7dc:	ldmdbeq	fp, {r7, sl, ip, lr}^
    d7e0:	ldmdbpl	r5!, {r2, r4, sl, ip, sp}^
    d7e4:	svclt	0x00082900
    d7e8:	stmdavs	sp!, {r0, r8, r9, sp}
    d7ec:			; <UNDEFINED> instruction: 0xf04f6025
    d7f0:	stmdacs	r0, {r8, sl}
    d7f4:	sadd16mi	fp, ip, r4
    d7f8:	bllt	116804 <ASN1_STRING_length@plt+0x1145f0>
    d7fc:	ldrmi	sl, [r7], -r6, lsl #26
    d800:	bge	11f020 <ASN1_STRING_length@plt+0x11ce0c>
    d804:	stmdbge	r5, {r3, r9, sl, lr}
    d808:			; <UNDEFINED> instruction: 0xf7fb9103
    d80c:			; <UNDEFINED> instruction: 0xf855fed9
    d810:	strtmi	r2, [r3], -r8, lsl #24
    d814:	ldrtmi	r9, [r0], -r3, lsl #18
    d818:	strls	r9, [r0], #-1793	; 0xfffff8ff
    d81c:			; <UNDEFINED> instruction: 0xff68f7ff
    d820:			; <UNDEFINED> instruction: 0xf50d490b
    d824:	bmi	26262c <ASN1_STRING_length@plt+0x260418>
    d828:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    d82c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d830:	subsmi	r6, r1, sl, lsl r8
    d834:			; <UNDEFINED> instruction: 0xf50dd106
    d838:	andlt	r5, r7, r0, lsl #27
    d83c:			; <UNDEFINED> instruction: 0xf06fbdf0
    d840:	strb	r0, [sp, r1]!
    d844:	bl	ff9cb81c <ASN1_STRING_length@plt+0xff9c9608>
    d848:	strdeq	ip, [r1], -r0
    d84c:	andeq	r0, r0, r4, lsl r2
    d850:	muleq	r1, lr, r5
    d854:	mvnsmi	lr, #737280	; 0xb4000
    d858:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    d85c:	strmi	fp, [r0], r7, lsl #1
    d860:			; <UNDEFINED> instruction: 0x46994610
    d864:			; <UNDEFINED> instruction: 0xf50d9102
    d868:	stmdbmi	r3!, {r7, r8, r9, ip, lr}
    d86c:	andls	r3, r3, #20, 6	; 0x50000000
    d870:	ldrbtmi	r4, [r9], #-2594	; 0xfffff5de
    d874:	stmpl	sl, {r1, r9, sl, fp, ip, pc}
    d878:	andsvs	r6, sl, r2, lsl r8
    d87c:	andeq	pc, r0, #79	; 0x4f
    d880:	bl	94b858 <ASN1_STRING_length@plt+0x949644>
    d884:	ldrtmi	r4, [r0], -r4, lsl #12
    d888:	bl	84b860 <ASN1_STRING_length@plt+0x84964c>
    d88c:	andcc	r1, r2, #2228224	; 0x220000
    d890:	svcpl	0x0080f5b2
    d894:	stcge	8, cr13, [r5, #-168]	; 0xffffff58
    d898:	vst1.8	{d20-d22}, [pc], r7
    d89c:	stmdbls	r3, {r7, r8, r9, ip, lr}
    d8a0:	strtmi	r4, [r8], -r2, lsr #12
    d8a4:	b	ffecb87c <ASN1_STRING_length@plt+0xffec9668>
    d8a8:	ldrtmi	r1, [r1], -r0, ror #24
    d8ac:	strtmi	r1, [r8], #-3194	; 0xfffff386
    d8b0:	bl	54b888 <ASN1_STRING_length@plt+0x549674>
    d8b4:	stmib	sp, {r0, r1, r4, r5, r9, sl, lr}^
    d8b8:	strbmi	r7, [r0], -r0, lsl #18
    d8bc:	strtmi	r4, [r2], -r9, lsr #12
    d8c0:	strpl	r2, [lr, #-1628]!	; 0xfffff9a4
    d8c4:			; <UNDEFINED> instruction: 0xff14f7ff
    d8c8:	rscvc	lr, r0, r0, lsl #20
    d8cc:			; <UNDEFINED> instruction: 0xf50d490c
    d8d0:	bmi	2a26d8 <ASN1_STRING_length@plt+0x2a04c4>
    d8d4:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    d8d8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d8dc:	subsmi	r6, r1, sl, lsl r8
    d8e0:			; <UNDEFINED> instruction: 0xf50dd107
    d8e4:	andlt	r5, r7, r0, lsl #27
    d8e8:	mvnshi	lr, #12386304	; 0xbd0000
    d8ec:	eoreq	pc, r3, pc, rrx
    d8f0:			; <UNDEFINED> instruction: 0xf7f4e7ec
    d8f4:	svclt	0x0000eb90
    d8f8:	andeq	ip, r1, r6, asr r5
    d8fc:	andeq	r0, r0, r4, lsl r2
    d900:	strdeq	ip, [r1], -r2
    d904:	svcmi	0x00f0e92d
    d908:			; <UNDEFINED> instruction: 0xf382fab2
    d90c:			; <UNDEFINED> instruction: 0xf5ad4e7d
    d910:	ldclmi	13, cr5, [sp, #-528]!	; 0xfffffdf0
    d914:	ldrbtmi	r0, [lr], #-2395	; 0xfffff6a5
    d918:	stmdbcs	r0, {r0, r2, r7, ip, sp, pc}
    d91c:	movwcs	fp, #7944	; 0x1f08
    d920:	strpl	pc, [r4], #1293	; 0x50d
    d924:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    d928:	movwcs	fp, #7944	; 0x1f08
    d92c:	stmdavs	sp!, {r2, r3, sl, ip, sp}
    d930:			; <UNDEFINED> instruction: 0xf04f6025
    d934:	blcs	ed3c <ASN1_STRING_length@plt+0xcb28>
    d938:	addhi	pc, r9, r0, asr #32
    d93c:	strmi	r4, [r8], -r7, lsl #12
    d940:	ldrmi	r4, [r0], sp, lsl #12
    d944:			; <UNDEFINED> instruction: 0xff7ef7fb
    d948:	stmdacs	r0, {r2, r9, sl, lr}
    d94c:	addhi	pc, sp, r0
    d950:	strmi	sl, [r1], -ip, lsl #28
    d954:	andseq	pc, r0, #-2147483607	; 0x80000029
    d958:			; <UNDEFINED> instruction: 0xf7f42003
    d95c:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    d960:			; <UNDEFINED> instruction: 0xf1a6db3a
    d964:			; <UNDEFINED> instruction: 0xf10d0a14
    d968:	strtmi	r0, [r8], -ip, lsl #19
    d96c:			; <UNDEFINED> instruction: 0x46494652
    d970:	mcr2	7, 2, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    d974:			; <UNDEFINED> instruction: 0xf0002800
    d978:	strbmi	r8, [r9], -r7, lsr #1
    d97c:			; <UNDEFINED> instruction: 0xf7fc4638
    d980:			; <UNDEFINED> instruction: 0xf1a6fca7
    d984:			; <UNDEFINED> instruction: 0x46050b18
    d988:	ldceq	8, cr15, [r8], {70}	; 0x46
    d98c:	suble	r2, fp, r0, lsl #16
    d990:	orrlt	r6, r0, #192, 16	; 0xc00000
    d994:			; <UNDEFINED> instruction: 0xf7f44621
    d998:	stmdacs	r0, {r3, sl, fp, sp, lr, pc}
    d99c:			; <UNDEFINED> instruction: 0x4620d15a
    d9a0:	b	e4b978 <ASN1_STRING_length@plt+0xe49764>
    d9a4:	ldrdpl	pc, [r0], -fp
    d9a8:	strcs	r4, [r0], -r8, lsr #12
    d9ac:	mrc2	7, 4, pc, cr10, cr15, {7}
    d9b0:	andeq	pc, r0, r8, asr #17
    d9b4:			; <UNDEFINED> instruction: 0xf50d4955
    d9b8:	bmi	14e27d0 <ASN1_STRING_length@plt+0x14e05bc>
    d9bc:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    d9c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d9c4:	subsmi	r6, r1, sl, lsl r8
    d9c8:	addshi	pc, r9, r0, asr #32
    d9cc:			; <UNDEFINED> instruction: 0xf50d4630
    d9d0:	andlt	r5, r5, r4, lsl #27
    d9d4:	svchi	0x00f0e8bd
    d9d8:	bl	ffe4b9b0 <ASN1_STRING_length@plt+0xffe4979c>
    d9dc:	ldrtmi	r4, [r8], -r0, lsl #13
    d9e0:	ldrdvs	pc, [r0], -r8
    d9e4:			; <UNDEFINED> instruction: 0xf904f7fc
    d9e8:	stmdacs	r6, {r1, r2, r4, r5, r6, r9, lr}
    d9ec:	strtmi	sp, [r0], -r5, lsl #24
    d9f0:	b	44b9c8 <ASN1_STRING_length@plt+0x4497b4>
    d9f4:	ldrdvs	lr, [ip], #126	; 0x7e	; <UNPREDICTABLE>
    d9f8:			; <UNDEFINED> instruction: 0xf8d8e7d6
    d9fc:			; <UNDEFINED> instruction: 0xf7f40000
    da00:			; <UNDEFINED> instruction: 0xf8dfe92c
    da04:	bmi	10fde3c <ASN1_STRING_length@plt+0x10fbc28>
    da08:	ldrbtmi	r2, [ip], #263	; 0x107
    da0c:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    da10:			; <UNDEFINED> instruction: 0x2c00e9cd
    da14:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    da18:	ldrtmi	r4, [r8], -r3, lsl #12
    da1c:	vst2.8	{d25-d28}, [pc], r3
    da20:			; <UNDEFINED> instruction: 0xf7fc73cd
    da24:			; <UNDEFINED> instruction: 0xe7e2f8b5
    da28:	strbmi	r9, [r9], -r0
    da2c:	andlt	pc, r4, sp, asr #17
    da30:			; <UNDEFINED> instruction: 0xf8da4638
    da34:	strtmi	r2, [fp], -r0
    da38:	mrc2	7, 2, pc, cr10, cr15, {7}
    da3c:	blle	ff59525c <ASN1_STRING_length@plt+0xff593048>
    da40:	ldrdcc	pc, [r0], -fp
    da44:	sbcsvs	r4, ip, lr, lsr #12
    da48:	andcc	pc, r0, r8, asr #17
    da4c:			; <UNDEFINED> instruction: 0xf06fe7b2
    da50:	str	r0, [pc, r1, lsl #12]!
    da54:			; <UNDEFINED> instruction: 0xf7fc4638
    da58:	stmdacs	r2, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
    da5c:			; <UNDEFINED> instruction: 0x4620dc1f
    da60:	ldreq	pc, [r0], -pc, rrx
    da64:	ldmib	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da68:	ldrtmi	lr, [r8], -r4, lsr #15
    da6c:			; <UNDEFINED> instruction: 0xf8c0f7fc
    da70:	svclt	0x00d82806
    da74:	streq	pc, [fp], -pc, rrx
    da78:	bmi	a450f0 <ASN1_STRING_length@plt+0xa42edc>
    da7c:	stcmi	6, cr4, [r8], #-224	; 0xffffff20
    da80:	orrsne	pc, r3, #64, 4
    da84:	andls	r4, r0, #2046820352	; 0x7a000000
    da88:	ldrbtmi	r4, [ip], #-2598	; 0xfffff5da
    da8c:	strls	r2, [r2, #-263]	; 0xfffffef9
    da90:	strls	r4, [r1], #-1146	; 0xfffffb86
    da94:	streq	pc, [fp], -pc, rrx
    da98:			; <UNDEFINED> instruction: 0xf87af7fc
    da9c:			; <UNDEFINED> instruction: 0xf8dbe78a
    daa0:	ldrtmi	r1, [r8], -r0
    daa4:			; <UNDEFINED> instruction: 0xf44f4d20
    daa8:	bmi	82aa08 <ASN1_STRING_length@plt+0x8287f4>
    daac:	ldrbtmi	r6, [sp], #-2249	; 0xfffff737
    dab0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    dab4:	bmi	796ebc <ASN1_STRING_length@plt+0x794ca8>
    dab8:	tstcs	r3, r4, lsl #2
    dabc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    dac0:			; <UNDEFINED> instruction: 0xf7fc9402
    dac4:	strb	pc, [sl, r5, ror #16]	; <UNPREDICTABLE>
    dac8:			; <UNDEFINED> instruction: 0xf7fc4638
    dacc:	stmdacs	r6, {r0, r4, r7, fp, ip, sp, lr, pc}
    dad0:	strtmi	sp, [r0], -r5, lsl #24
    dad4:	streq	pc, [r1], -pc, rrx
    dad8:	ldmib	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dadc:	cdpmi	7, 1, cr14, cr5, cr10, {3}
    dae0:	bmi	55f3c8 <ASN1_STRING_length@plt+0x55d1b4>
    dae4:	bicsvc	pc, r0, #1325400064	; 0x4f000000
    dae8:	tstcs	r7, lr, ror r4
    daec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    daf0:	bmi	4972f8 <ASN1_STRING_length@plt+0x4950e4>
    daf4:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    daf8:			; <UNDEFINED> instruction: 0xf84af7fc
    dafc:			; <UNDEFINED> instruction: 0xf7f4e7e9
    db00:	svclt	0x0000ea8a
    db04:			; <UNDEFINED> instruction: 0x0001c4b2
    db08:	andeq	r0, r0, r4, lsl r2
    db0c:	andeq	ip, r1, sl, lsl #8
    db10:	andeq	sl, r0, r6, ror #10
    db14:	andeq	sl, r0, r6, lsr #25
    db18:			; <UNDEFINED> instruction: 0x0000a4ba
    db1c:	andeq	sl, r0, r0, lsr ip
    db20:	andeq	sl, r0, sl, asr #9
    db24:	andeq	sl, r0, r0, asr #8
    db28:	ldrdeq	sl, [r0], -r2
    db2c:	andeq	sl, r0, r4, lsl #24
    db30:	andeq	sl, r0, r4, lsl r4
    db34:			; <UNDEFINED> instruction: 0x000085b8
    db38:	andeq	sl, r0, r8, asr #23
    db3c:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    db40:	ldrlt	fp, [r0, #-352]	; 0xfffffea0
    db44:	stmiavs	r0!, {r2, r9, sl, lr}
    db48:			; <UNDEFINED> instruction: 0xf97cf000
    db4c:			; <UNDEFINED> instruction: 0xf7fd4620
    db50:			; <UNDEFINED> instruction: 0x4604f91b
    db54:	mvnsle	r2, r0, lsl #16
    db58:	ldclt	0, cr2, [r0, #-0]
    db5c:	ldrbmi	r2, [r0, -r0]!
    db60:	svcmi	0x00f0e92d
    db64:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    db68:	strmi	r8, [ip], -r2, lsl #22
    db6c:	mlascc	r0, r0, r8, pc	; <UNPREDICTABLE>
    db70:	stmibmi	r1!, {r5, r7, fp, lr}
    db74:			; <UNDEFINED> instruction: 0xf5ad4478
    db78:	addlt	r5, r3, r2, lsl #27
    db7c:	addpl	pc, r2, #54525952	; 0x3400000
    db80:	andcc	r5, r4, #4259840	; 0x410000
    db84:	andsvs	r6, r1, r9, lsl #16
    db88:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    db8c:	svclt	0x004807da
    db90:			; <UNDEFINED> instruction: 0xf1006ab4
    db94:	ldmdbvs	r5!, {r1, r2, r5, r7, pc}
    db98:			; <UNDEFINED> instruction: 0xf0402d00
    db9c:			; <UNDEFINED> instruction: 0xf0438122
    dba0:	teqcs	sl, r1, lsl #6
    dba4:			; <UNDEFINED> instruction: 0xf8864620
    dba8:			; <UNDEFINED> instruction: 0xf7f43030
    dbac:			; <UNDEFINED> instruction: 0xf8d6e8ca
    dbb0:	strmi	r8, [r7], -r0
    dbb4:			; <UNDEFINED> instruction: 0xf0002800
    dbb8:	strhvc	r8, [r5], -r2
    dbbc:			; <UNDEFINED> instruction: 0xf7fc6830
    dbc0:	strmi	pc, [r2], pc, lsl #16
    dbc4:			; <UNDEFINED> instruction: 0xf7f4900d
    dbc8:			; <UNDEFINED> instruction: 0x1c83e982
    dbcc:			; <UNDEFINED> instruction: 0xf5b34681
    dbd0:	movwls	r5, #32640	; 0x7f80
    dbd4:	adchi	pc, r3, r0, lsl #1
    dbd8:	bleq	124a014 <ASN1_STRING_length@plt+0x1247e00>
    dbdc:			; <UNDEFINED> instruction: 0xf1ab4651
    dbe0:	andls	r0, ip, #4, 4	; 0x40000000
    dbe4:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    dbe8:	vst1.8	{d20-d22}, [pc], r2
    dbec:	andcc	r5, r1, r0, lsl #7
    dbf0:	ldrbmi	r9, [r0], -r8
    dbf4:	ldmdb	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbf8:	ldmvs	r3!, {r3, fp, ip, pc}^
    dbfc:			; <UNDEFINED> instruction: 0xf80a222f
    dc00:			; <UNDEFINED> instruction: 0xf80a2009
    dc04:	blcs	21c0c <ASN1_STRING_length@plt+0x1f9f8>
    dc08:	ldmdbmi	ip!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    dc0c:	bleq	34a2c0 <ASN1_STRING_length@plt+0x3480ac>
    dc10:	ldrbtmi	r1, [r9], #-3192	; 0xfffff388
    dc14:			; <UNDEFINED> instruction: 0xf7f4465a
    dc18:	stmdacs	r0, {r1, r5, r9, fp, sp, lr, pc}
    dc1c:	sbchi	pc, sl, r0
    dc20:			; <UNDEFINED> instruction: 0xf04f4b77
    dc24:	strls	r0, [fp], -r0, lsl #18
    dc28:	ldrbtmi	sl, [fp], #-3856	; 0xfffff0f0
    dc2c:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    dc30:	strmi	r4, [r6], -ip, asr #12
    dc34:	bcc	44945c <ASN1_STRING_length@plt+0x447248>
    dc38:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    dc3c:	blmi	1cb2868 <ASN1_STRING_length@plt+0x1cb0654>
    dc40:	movwls	r4, #42107	; 0xa47b
    dc44:	ldmdavs	r9!, {r0, r1, r2, r3, sp, lr, pc}
    dc48:			; <UNDEFINED> instruction: 0xf7fd4628
    dc4c:	stmdbmi	pc!, {r0, r1, r3, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    dc50:			; <UNDEFINED> instruction: 0xf109465a
    dc54:	ldrbtmi	r0, [r9], #-2305	; 0xfffff6ff
    dc58:	andcs	r4, r0, r5, lsl #12
    dc5c:	ldmib	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc60:	stmdacs	r0, {r1, r2, r9, sl, lr}
    dc64:	andcs	sp, r0, #122	; 0x7a
    dc68:	ldmdavc	r2!, {r1, r3, r4, r5, sp, lr}
    dc6c:	andle	r2, pc, pc, lsr #20
    dc70:			; <UNDEFINED> instruction: 0xf7f44630
    dc74:	blls	20812c <ASN1_STRING_length@plt+0x205f18>
    dc78:			; <UNDEFINED> instruction: 0xf5b2181a
    dc7c:	eorle	r5, r0, #128, 30	; 0x200
    dc80:	mcrrne	11, 0, r9, r2, cr8
    dc84:			; <UNDEFINED> instruction: 0x46564631
    dc88:	andeq	lr, r3, sl, lsl #22
    dc8c:	stmdb	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc90:			; <UNDEFINED> instruction: 0x4631463a
    dc94:			; <UNDEFINED> instruction: 0xf7ff4640
    dc98:	mcrne	14, 0, pc, cr4, cr5, {1}	; <UNPREDICTABLE>
    dc9c:	strbmi	sp, [r0], -r1, asr #22
    dca0:			; <UNDEFINED> instruction: 0xffa6f7fb
    dca4:	stclle	8, cr2, [lr, #24]
    dca8:	biccs	r9, r4, #36864	; 0x9000
    dcac:	strbmi	r9, [r0], -sl, lsl #18
    dcb0:	andls	r9, r1, #2097152	; 0x200000
    dcb4:	mrscs	r9, (UNDEF: 23)
    dcb8:	bcs	449520 <ASN1_STRING_length@plt+0x44730c>
    dcbc:			; <UNDEFINED> instruction: 0xff68f7fb
    dcc0:	strbmi	lr, [r0], -r1, asr #15
    dcc4:	mcrls	6, 0, r4, cr11, cr2, {5}
    dcc8:			; <UNDEFINED> instruction: 0xff92f7fb
    dccc:	ldclle	8, cr2, [r4], #-8
    dcd0:			; <UNDEFINED> instruction: 0xf7ff4628
    dcd4:			; <UNDEFINED> instruction: 0xf896ff35
    dcd8:	vqadd.u32	d19, d15, d16
    dcdc:			; <UNDEFINED> instruction: 0xf8860300
    dce0:	stmdbmi	fp, {r4, r5, ip, sp}^
    dce4:	orrpl	pc, r2, #54525952	; 0x3400000
    dce8:	movwcc	r4, #19011	; 0x4a43
    dcec:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    dcf0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    dcf4:	cmnle	r2, r1, asr r0
    dcf8:			; <UNDEFINED> instruction: 0xf50d4620
    dcfc:	andlt	r5, r3, r2, lsl #27
    dd00:	blhi	c8ffc <ASN1_STRING_length@plt+0xc6de8>
    dd04:	svchi	0x00f0e8bd
    dd08:	addsmi	r7, r3, #2293760	; 0x230000
    dd0c:			; <UNDEFINED> instruction: 0x4620d039
    dd10:	ldm	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd14:	strmi	r9, [r3], #-2823	; 0xfffff4f9
    dd18:	svcpl	0x0080f5b3
    dd1c:	strcs	sp, [r0], #-809	; 0xfffffcd7
    dd20:			; <UNDEFINED> instruction: 0x4640e7df
    dd24:	mcrls	6, 0, r4, cr11, cr2, {5}
    dd28:			; <UNDEFINED> instruction: 0xff62f7fb
    dd2c:	stclle	8, cr2, [pc, #8]	; dd3c <ASN1_STRING_length@plt+0xbb28>
    dd30:	svcmi	0x00384260
    dd34:	svc	0x0090f7f3
    dd38:	ldrbtmi	r4, [pc], #-2615	; dd40 <ASN1_STRING_length@plt+0xbb2c>
    dd3c:	ldrbtmi	r2, [sl], #-959	; 0xfffffc41
    dd40:	strcs	lr, [r0, -sp, asr #19]
    dd44:			; <UNDEFINED> instruction: 0xf8cd4a35
    dd48:	ldrbtmi	r8, [sl], #-8
    dd4c:	strbmi	r4, [r0], -r1, lsl #12
    dd50:	smlabtge	r3, sp, r9, lr
    dd54:			; <UNDEFINED> instruction: 0xf7fb2103
    dd58:			; <UNDEFINED> instruction: 0xe7b9ff1b
    dd5c:	strbmi	r9, [r0], -fp, lsl #28
    dd60:			; <UNDEFINED> instruction: 0xff46f7fb
    dd64:	ldcle	8, cr2, [r4], {6}
    dd68:	teqvs	r5, ip, asr #12
    dd6c:	eorls	pc, r8, r6, asr #17
    dd70:	blls	347c54 <ASN1_STRING_length@plt+0x345a40>
    dd74:	stmdals	r8, {r1, r6, sl, fp, ip}
    dd78:	ldmdane	r8, {r0, r5, r9, sl, lr}
    dd7c:			; <UNDEFINED> instruction: 0xf7f4461c
    dd80:	strtmi	lr, [r0], -lr, lsr #17
    dd84:	stmdb	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd88:	stmdacs	r0, {r4, r5, r6, r7, sp, lr}
    dd8c:	svcge	0x003df47f
    dd90:	stcmi	7, cr14, [r3], #-788	; 0xfffffcec
    dd94:	bmi	8df69c <ASN1_STRING_length@plt+0x8dd488>
    dd98:	ldmvs	r1!, {r1, r3, r6, r7, r8, r9, sp}
    dd9c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    dda0:	strcs	lr, [r0], #-2509	; 0xfffff633
    dda4:	stmib	sp, {r5, r9, fp, lr}^
    dda8:	tstcs	r7, r2, lsl #2
    ddac:			; <UNDEFINED> instruction: 0xf7fb447a
    ddb0:	ldrb	pc, [r9, pc, ror #29]	; <UNPREDICTABLE>
    ddb4:	strmi	r4, [r1], r5, lsl #12
    ddb8:	svcmi	0x001ce7d1
    ddbc:	bmi	71f6c4 <ASN1_STRING_length@plt+0x71d4b0>
    ddc0:	stmdbls	sp, {r3, r4, r5, r7, r8, r9, sp}
    ddc4:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    ddc8:	strcs	lr, [r0, -sp, asr #19]
    ddcc:	tstls	r2, r9, lsl sl
    ddd0:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    ddd4:	andge	pc, ip, sp, asr #17
    ddd8:	mrc2	7, 6, pc, cr10, cr11, {7}
    dddc:			; <UNDEFINED> instruction: 0xf7f4e778
    dde0:	blmi	588250 <ASN1_STRING_length@plt+0x58603c>
    dde4:	ldmdbmi	r5, {r0, r2, r4, r7, r9, sp}
    dde8:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    ddec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ddf0:	svc	0x00f0f7f3
    ddf4:	andeq	ip, r1, r4, asr r2
    ddf8:	andeq	r0, r0, r4, lsl r2
    ddfc:	andeq	r8, r0, r6, lsl fp
    de00:	andeq	sl, r0, r6, lsr #5
    de04:	andeq	sl, r0, lr, ror #7
    de08:	andeq	sl, r0, r8, asr sl
    de0c:	ldrdeq	r8, [r0], -r2
    de10:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    de14:	ldrdeq	sl, [r0], -r2
    de18:	andeq	sl, r0, sl, asr r9
    de1c:	andeq	sl, r0, r6, lsl #3
    de20:	muleq	r0, ip, r2
    de24:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    de28:	andeq	sl, r0, r4, lsr #2
    de2c:	andeq	sl, r0, r4, lsr #4
    de30:	ldrdeq	sl, [r0], -r2
    de34:	strdeq	sl, [r0], -lr
    de38:	andeq	sl, r0, lr, asr #15
    de3c:	andeq	sl, r0, r4, ror #1
    de40:	andeq	sl, r0, r6, ror #3
    de44:			; <UNDEFINED> instruction: 0x4604b530
    de48:	smlawblt	r0, r5, r0, fp
    de4c:	blcc	68960 <ASN1_STRING_length@plt+0x6674c>
    de50:	blcs	26964 <ASN1_STRING_length@plt+0x24750>
    de54:	strtmi	sp, [r0], -r2, lsl #26
    de58:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    de5c:			; <UNDEFINED> instruction: 0xf7fb6800
    de60:	stmdacs	r6, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    de64:	stmdavs	r2!, {r0, r1, r3, r4, sl, fp, ip, lr, pc}^
    de68:	stmdavs	r0!, {r0, r5, r9, sl, lr}
    de6c:	blx	fe0cbe64 <ASN1_STRING_length@plt+0xfe0c9c50>
    de70:			; <UNDEFINED> instruction: 0xf7ff6920
    de74:	bvs	184d810 <ASN1_STRING_length@plt+0x184b5fc>
    de78:			; <UNDEFINED> instruction: 0xf002b108
    de7c:	stmdavs	r0!, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    de80:	ldc2l	7, cr15, [r0, #1008]	; 0x3f0
    de84:			; <UNDEFINED> instruction: 0xf7f36960
    de88:	stmiavs	r0!, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    de8c:	svc	0x00c2f7f3
    de90:			; <UNDEFINED> instruction: 0xf7f34620
    de94:	strcs	lr, [r0], #-4032	; 0xfffff040
    de98:	andlt	r4, r5, r0, lsr #12
    de9c:	bmi	23d364 <ASN1_STRING_length@plt+0x23b150>
    dea0:	mvnvc	pc, #1325400064	; 0x4f000000
    dea4:	tstcs	r7, r0, lsr #16
    dea8:	cfstrsmi	mvf4, [r6, #-488]	; 0xfffffe18
    deac:	bmi	1b26b4 <ASN1_STRING_length@plt+0x1b04a0>
    deb0:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    deb4:	ldrbtmi	r5, [sl], #-1025	; 0xfffffbff
    deb8:	mcr2	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    debc:	svclt	0x0000e7d3
    dec0:	andeq	sl, r0, r8, lsr #16
    dec4:	andeq	sl, r0, r0, lsr #3
    dec8:	andeq	sl, r0, sl, lsl r0
    decc:			; <UNDEFINED> instruction: 0xf5adb5f0
    ded0:	stclmi	13, cr5, [r1, #516]	; 0x204
    ded4:	stclmi	0, cr11, [r1], {129}	; 0x81
    ded8:	orrpl	pc, r0, #54525952	; 0x3400000
    dedc:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    dee0:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    dee4:	tsteq	ip, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    dee8:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    deec:			; <UNDEFINED> instruction: 0xf04f601c
    def0:			; <UNDEFINED> instruction: 0xf0000400
    def4:			; <UNDEFINED> instruction: 0x46158111
    def8:	bcs	1f710 <ASN1_STRING_length@plt+0x1d4fc>
    defc:	rschi	pc, r2, r0
    df00:	bcs	27f50 <ASN1_STRING_length@plt+0x25d3c>
    df04:	sbcshi	pc, lr, r0, asr #32
    df08:	strmi	sl, [r8], -r7, lsl #30
    df0c:	ldrtmi	r4, [r9], -lr, lsl #12
    df10:	blx	fff4bf04 <ASN1_STRING_length@plt+0xfff49cf0>
    df14:	strtmi	r2, [r0], -r0, lsl #16
    df18:	smlabthi	r1, r0, r2, pc	; <UNPREDICTABLE>
    df1c:	mcr2	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    df20:	vsub.i8	d2, d0, d6
    df24:			; <UNDEFINED> instruction: 0x462a809c
    df28:			; <UNDEFINED> instruction: 0x46204639
    df2c:	blx	fe54bf26 <ASN1_STRING_length@plt+0xfe549d12>
    df30:	vmull.p8	<illegal reg q8.5>, d0, d6
    df34:	stmdavs	fp!, {r0, r3, r7, pc}
    df38:	strtmi	fp, [r0], -r3, asr #6
    df3c:	mrc2	7, 2, pc, cr8, cr11, {7}
    df40:	ldcle	8, cr2, [r0], {6}
    df44:			; <UNDEFINED> instruction: 0xf50d49a6
    df48:	bmi	fe922d50 <ASN1_STRING_length@plt+0xfe920b3c>
    df4c:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    df50:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    df54:	subsmi	r6, r1, sl, lsl r8
    df58:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    df5c:			; <UNDEFINED> instruction: 0xf50d4630
    df60:	andlt	r5, r1, r1, lsl #27
    df64:			; <UNDEFINED> instruction: 0x4620bdf0
    df68:	vldmiami	pc, {s8-s165}
    df6c:	movtcs	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    df70:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    df74:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    df78:	bmi	fe716f80 <ASN1_STRING_length@plt+0xfe714d6c>
    df7c:	smlabtvs	r3, sp, r9, lr
    df80:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    df84:			; <UNDEFINED> instruction: 0xf7fb9702
    df88:	ldrb	pc, [fp, r3, lsl #28]	; <UNPREDICTABLE>
    df8c:			; <UNDEFINED> instruction: 0xf7fb4620
    df90:	stmdacs	r6, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    df94:	addhi	pc, r6, r0, lsl #6
    df98:	ldrtmi	r4, [r9], -sl, lsr #12
    df9c:			; <UNDEFINED> instruction: 0xf7fc4620
    dfa0:			; <UNDEFINED> instruction: 0x1e06faf7
    dfa4:	stmdavs	fp!, {r4, r6, r8, r9, fp, ip, lr, pc}
    dfa8:	bicle	r2, r6, r0, lsl #22
    dfac:			; <UNDEFINED> instruction: 0xf7fb4620
    dfb0:	stmdacs	r6, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    dfb4:	adchi	pc, r0, r0, lsl #6
    dfb8:	ldrtmi	r4, [r9], -sl, lsr #12
    dfbc:			; <UNDEFINED> instruction: 0xf7fc4620
    dfc0:	vmlane.f32	s30, s12, s2
    dfc4:	stmdavs	fp!, {r6, r8, r9, fp, ip, lr, pc}
    dfc8:			; <UNDEFINED> instruction: 0xd1b62b00
    dfcc:			; <UNDEFINED> instruction: 0xf7fb4620
    dfd0:	stmdacs	r6, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    dfd4:	adcshi	pc, sp, r0, lsl #6
    dfd8:	ldrtmi	r4, [r9], -sl, lsr #12
    dfdc:			; <UNDEFINED> instruction: 0xf7fc4620
    dfe0:	vmovne.16	d22[0], pc
    dfe4:	stmdavs	fp!, {r4, r5, r8, r9, fp, ip, lr, pc}
    dfe8:			; <UNDEFINED> instruction: 0xd1a62b00
    dfec:			; <UNDEFINED> instruction: 0xf7fb4620
    dff0:	stmdacs	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    dff4:	adcshi	pc, sp, r0, lsl #6
    dff8:	ldrtmi	r4, [r9], -sl, lsr #12
    dffc:			; <UNDEFINED> instruction: 0xf7fc4620
    e000:			; <UNDEFINED> instruction: 0x1e06f9f9
    e004:	stmdavs	fp!, {r5, r8, r9, fp, ip, lr, pc}
    e008:	orrsle	r2, r6, r0, lsl #22
    e00c:			; <UNDEFINED> instruction: 0xf7fb4620
    e010:	stmdacs	r6, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    e014:	adcshi	pc, pc, r0, lsl #6
    e018:	ldrtmi	r4, [r9], -sl, lsr #12
    e01c:			; <UNDEFINED> instruction: 0xf7fc4620
    e020:	vmlsne.f16	s30, s13, s31	; <UNPREDICTABLE>
    e024:	stmdavs	fp!, {r4, r8, r9, fp, ip, lr, pc}
    e028:	orrle	r4, r6, r3, lsr r3
    e02c:			; <UNDEFINED> instruction: 0xf7fb4620
    e030:	stmdacs	r6, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    e034:	adcshi	pc, pc, r0, lsl #6
    e038:	ldrtmi	r4, [r9], -sl, lsr #12
    e03c:			; <UNDEFINED> instruction: 0xf7fc4620
    e040:			; <UNDEFINED> instruction: 0x1e06f9fd
    e044:	svcge	0x0079f6bf
    e048:			; <UNDEFINED> instruction: 0xf7fb4620
    e04c:	stmdacs	r6, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    e050:	stmdavs	r8!, {r0, r1, r2, r4, sl, fp, ip, lr, pc}
    e054:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    e058:	eorvs	r2, fp, r0, lsl #6
    e05c:			; <UNDEFINED> instruction: 0xf8dfe772
    e060:	vst4.32	{d28,d30,d32,d34}, [pc :64], r0
    e064:	bmi	18eac98 <ASN1_STRING_length@plt+0x18e8a84>
    e068:	ldrbtmi	r2, [ip], #263	; 0x107
    e06c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e070:			; <UNDEFINED> instruction: 0x2c00e9cd
    e074:	stmib	sp, {r5, r6, r9, fp, lr}^
    e078:	ldrbtmi	r6, [sl], #-1794	; 0xfffff8fe
    e07c:	stc2	7, cr15, [r8, #1004]	; 0x3ec
    e080:			; <UNDEFINED> instruction: 0xf8dfe751
    e084:			; <UNDEFINED> instruction: 0x4620c178
    e088:	vst1.16	{d20-d21}, [pc :64]!
    e08c:	ldrbtmi	r7, [ip], #788	; 0x314
    e090:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    e094:			; <UNDEFINED> instruction: 0x2c00e9cd
    e098:	smlsdls	r2, sl, sl, r4
    e09c:			; <UNDEFINED> instruction: 0xf7fb447a
    e0a0:			; <UNDEFINED> instruction: 0xe7d6fd77
    e0a4:			; <UNDEFINED> instruction: 0xf2404e58
    e0a8:	bmi	1616d78 <ASN1_STRING_length@plt+0x1614b64>
    e0ac:	ldrbtmi	r2, [lr], #-263	; 0xfffffef9
    e0b0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e0b4:	strcs	lr, [r0], -sp, asr #19
    e0b8:	smlsdls	r2, r5, sl, r4
    e0bc:			; <UNDEFINED> instruction: 0xf7fb447a
    e0c0:	strb	pc, [r9, -r7, ror #26]!	; <UNPREDICTABLE>
    e0c4:			; <UNDEFINED> instruction: 0xf7fb4620
    e0c8:	stmdacs	r2, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    e0cc:			; <UNDEFINED> instruction: 0xf06fbfd8
    e0d0:			; <UNDEFINED> instruction: 0xf77f0625
    e0d4:	qasxmi	sl, r0, r7
    e0d8:	mcrrmi	13, 4, r4, pc, cr14
    e0dc:	msrcs	CPSR_xc, #64, 4
    e0e0:	ldrbtmi	r4, [sp], #-2638	; 0xfffff5b2
    e0e4:	tstcs	r3, ip, ror r4
    e0e8:	strls	r4, [r1, #-1146]	; 0xfffffb86
    e0ec:			; <UNDEFINED> instruction: 0xf06f9400
    e0f0:			; <UNDEFINED> instruction: 0xf7fb0625
    e0f4:	str	pc, [r5, -sp, asr #26]!
    e0f8:	vceq.f32	q10, q0, <illegal reg q4.5>
    e0fc:	bmi	1256ddc <ASN1_STRING_length@plt+0x1254bc8>
    e100:	ldrbtmi	r2, [lr], #-263	; 0xfffffef9
    e104:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e108:	strcs	lr, [r0], -sp, asr #19
    e10c:	strls	r4, [r2, -r6, asr #20]
    e110:			; <UNDEFINED> instruction: 0xf7fb447a
    e114:	smlaldx	pc, pc, sp, sp	; <UNPREDICTABLE>
    e118:	streq	pc, [r1], -pc, rrx
    e11c:			; <UNDEFINED> instruction: 0xf7fbe712
    e120:	stmdacs	r6, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    e124:			; <UNDEFINED> instruction: 0xf06fbfd8
    e128:			; <UNDEFINED> instruction: 0xf77f0615
    e12c:	bmi	ff9d60 <ASN1_STRING_length@plt+0xff7b4c>
    e130:	ldcmi	6, cr4, [pc, #-128]!	; e0b8 <ASN1_STRING_length@plt+0xbea4>
    e134:	movwvc	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
    e138:	andls	r4, r0, #2046820352	; 0x7a000000
    e13c:	ldrbtmi	r4, [sp], #-2621	; 0xfffff5c3
    e140:	tstcs	r7, r2, lsl #12
    e144:	strls	r4, [r1, #-1146]	; 0xfffffb86
    e148:	ldreq	pc, [r5], -pc, rrx
    e14c:	stc2	7, cr15, [r0, #-1004]!	; 0xfffffc14
    e150:	mrcmi	6, 1, lr, cr9, cr8, {7}
    e154:	teqcs	sl, #64, 4	; <UNPREDICTABLE>
    e158:	tstcs	r7, r8, lsr sl
    e15c:			; <UNDEFINED> instruction: 0x4620447e
    e160:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e164:	bmi	d9796c <ASN1_STRING_length@plt+0xd95758>
    e168:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    e16c:	ldc2	7, cr15, [r0, #-1004]	; 0xfffffc14
    e170:	mrcmi	7, 1, lr, cr4, cr2, {1}
    e174:	teqcs	lr, #64, 4	; <UNPREDICTABLE>
    e178:	tstcs	r7, r3, lsr sl
    e17c:			; <UNDEFINED> instruction: 0x4620447e
    e180:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e184:	bmi	c5798c <ASN1_STRING_length@plt+0xc55778>
    e188:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    e18c:	stc2	7, cr15, [r0, #-1004]	; 0xfffffc14
    e190:			; <UNDEFINED> instruction: 0xf7f3e732
    e194:	cdpmi	15, 2, cr14, cr14, cr0, {2}
    e198:	movtcs	pc, #8768	; 0x2240	; <UNPREDICTABLE>
    e19c:	tstcs	r7, sp, lsr #20
    e1a0:			; <UNDEFINED> instruction: 0x4620447e
    e1a4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e1a8:	bmi	ad79b0 <ASN1_STRING_length@plt+0xad579c>
    e1ac:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    e1b0:	stc2l	7, cr15, [lr], #1004	; 0x3ec
    e1b4:	mcrmi	7, 1, lr, cr9, cr0, {1}
    e1b8:	movtcs	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    e1bc:	tstcs	r7, r8, lsr #20
    e1c0:			; <UNDEFINED> instruction: 0x4620447e
    e1c4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e1c8:	bmi	9979d0 <ASN1_STRING_length@plt+0x9957bc>
    e1cc:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    e1d0:	ldc2l	7, cr15, [lr], {251}	; 0xfb
    e1d4:	svclt	0x0000e730
    e1d8:	andeq	fp, r1, ip, ror #29
    e1dc:	andeq	r0, r0, r4, lsl r2
    e1e0:	andeq	fp, r1, sl, ror lr
    e1e4:	andeq	sl, r0, r2, ror r7
    e1e8:	andeq	sl, r0, r0, lsl r2
    e1ec:	andeq	r9, r0, lr, asr #30
    e1f0:	andeq	sl, r0, r2, asr #32
    e1f4:	andeq	sl, r0, r6, ror r6
    e1f8:	andeq	r9, r0, r6, asr lr
    e1fc:	andeq	sl, r0, lr, lsl #2
    e200:	andeq	sl, r0, r2, asr r6
    e204:	andeq	r9, r0, r4, lsr lr
    e208:	andeq	sl, r0, lr, lsl r0
    e20c:	andeq	sl, r0, r2, lsr r6
    e210:	andeq	r9, r0, r4, lsl lr
    e214:	andeq	r9, r0, sl, lsl #31
    e218:	andeq	sl, r0, r0, lsl #12
    e21c:	andeq	r9, r0, r8, ror #27
    e220:	andeq	r9, r0, r2, ror #31
    e224:	ldrdeq	sl, [r0], -lr
    e228:	andeq	r9, r0, r0, asr #27
    e22c:	andeq	sl, r0, ip, lsr #11
    e230:	andeq	r9, r0, sl, asr pc
    e234:	andeq	r9, r0, ip, lsl #27
    e238:	andeq	r9, r0, r4, lsr #31
    e23c:	andeq	sl, r0, r4, lsl #11
    e240:	andeq	r9, r0, r6, ror #26
    e244:	andeq	r9, r0, ip, lsr #31
    e248:	andeq	sl, r0, r4, ror #10
    e24c:	andeq	r9, r0, r6, asr #26
    e250:	andeq	r9, r0, r4, lsr #31
    e254:	andeq	sl, r0, r0, asr #10
    e258:	andeq	r9, r0, r2, lsr #26
    e25c:	andeq	r9, r0, r8, lsr #31
    e260:	andeq	sl, r0, r0, lsr #10
    e264:	andeq	r9, r0, r2, lsl #26
    e268:	svcmi	0x00f0e92d
    e26c:	stmdami	r9!, {r0, r1, r2, r9, sl, lr}
    e270:	blmi	a7a49c <ASN1_STRING_length@plt+0xa78288>
    e274:	stmiapl	r3, {r3, r4, r5, r6, sl, lr}^
    e278:	movwls	r6, #30747	; 0x781b
    e27c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e280:	suble	r2, r2, r0, lsl #20
    e284:			; <UNDEFINED> instruction: 0xb094f8df
    e288:	streq	lr, [r2], r1, lsl #22
    e28c:			; <UNDEFINED> instruction: 0xa090f8df
    e290:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    e294:	ldrbtmi	r4, [fp], #2851	; 0xb23
    e298:			; <UNDEFINED> instruction: 0x460c44fa
    e29c:	strcs	r4, [r0, #-1147]	; 0xfffffb85
    e2a0:	and	r9, r7, r5, lsl #6
    e2a4:	tstlt	r9, r6, lsl #18
    e2a8:			; <UNDEFINED> instruction: 0xf7fc4628
    e2ac:	strmi	pc, [r5], -fp, asr #26
    e2b0:			; <UNDEFINED> instruction: 0xd01e42b4
    e2b4:	blls	14c40c <ASN1_STRING_length@plt+0x14a1f8>
    e2b8:	ldrtmi	r4, [r8], -r2, asr #12
    e2bc:	movwls	r2, #25344	; 0x6300
    e2c0:			; <UNDEFINED> instruction: 0xf7ff4649
    e2c4:	stmdacs	r0, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    e2c8:	ldrtmi	sp, [r8], -ip, ror #21
    e2cc:	ldc2	7, cr15, [r0], {251}	; 0xfb
    e2d0:	stclle	8, cr2, [sp, #8]!
    e2d4:	vmla.i8	d25, d0, d5
    e2d8:	ldrbmi	r5, [sl], -r6, ror #7
    e2dc:			; <UNDEFINED> instruction: 0xf8cd4638
    e2e0:	tstls	r0, r8
    e2e4:			; <UNDEFINED> instruction: 0xf8cd2103
    e2e8:			; <UNDEFINED> instruction: 0xf7fba004
    e2ec:	adcsmi	pc, r4, #20736	; 0x5100
    e2f0:	bmi	382a78 <ASN1_STRING_length@plt+0x380864>
    e2f4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    e2f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e2fc:	subsmi	r9, sl, r7, lsl #22
    e300:	strtmi	sp, [r8], -r5, lsl #2
    e304:	pop	{r0, r3, ip, sp, pc}
    e308:	ssub8mi	r8, r5, r0
    e30c:			; <UNDEFINED> instruction: 0xf7f3e7f1
    e310:	svclt	0x0000ee82
    e314:	andeq	fp, r1, r4, asr fp
    e318:	andeq	r0, r0, r4, lsl r2
    e31c:	andeq	r9, r0, sl, lsr ip
    e320:	andeq	r9, r0, ip, lsl pc
    e324:	andeq	sl, r0, r4, asr r5
    e328:	ldrdeq	fp, [r1], -r2
    e32c:			; <UNDEFINED> instruction: 0x4607b5f0
    e330:	strmi	fp, [r4], -r3, lsl #1
    e334:			; <UNDEFINED> instruction: 0xf890b1a8
    e338:			; <UNDEFINED> instruction: 0x07db3030
    e33c:	ldmdbvs	sp!, {r1, r5, r8, sl, ip, lr, pc}
    e340:	stccs	6, cr2, [r0, #-0]
    e344:	stmiavs	r8!, {r2, r3, r4, r5, ip, lr, pc}
    e348:			; <UNDEFINED> instruction: 0xf9ccf7ff
    e34c:	ldrtmi	r4, [r0], -r1, lsl #12
    e350:	ldc2l	7, cr15, [r2], {252}	; 0xfc
    e354:	teqlt	r8, r4, lsl #12
    e358:	strmi	r6, [r6], -sp, lsr #16
    e35c:	addsmi	r6, sp, #966656	; 0xec000
    e360:	strtmi	sp, [r0], -pc, ror #3
    e364:	ldcllt	0, cr11, [r0, #12]!
    e368:			; <UNDEFINED> instruction: 0xf7ff68a8
    e36c:	ldmdavs	r8!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    e370:	ldc2	7, cr15, [lr], #-1004	; 0xfffffc14
    e374:	ldcle	8, cr2, [r4], {2}
    e378:			; <UNDEFINED> instruction: 0xf7ff4630
    e37c:	strtmi	pc, [r0], -r1, ror #23
    e380:	ldcllt	0, cr11, [r0, #12]!
    e384:	stmdavs	r0, {r0, r7, fp, sp, lr}
    e388:			; <UNDEFINED> instruction: 0xf8d4f7fc
    e38c:	stmdacs	r0, {r2, r9, sl, lr}
    e390:			; <UNDEFINED> instruction: 0x4601d0d5
    e394:			; <UNDEFINED> instruction: 0xf7ff4638
    e398:	strtmi	pc, [r0], -r3, ror #23
    e39c:	ldc	7, cr15, [sl, #-972]!	; 0xfffffc34
    e3a0:	stcmi	7, cr14, [r8, #-820]	; 0xfffffccc
    e3a4:			; <UNDEFINED> instruction: 0x23b1f240
    e3a8:	tstcs	r3, r7, lsl #20
    e3ac:	ldrbtmi	r6, [sp], #-2104	; 0xfffff7c8
    e3b0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e3b4:	bmi	1577bc <ASN1_STRING_length@plt+0x1555a8>
    e3b8:			; <UNDEFINED> instruction: 0xf7fb447a
    e3bc:	ldrb	pc, [fp, r9, ror #23]	; <UNPREDICTABLE>
    e3c0:			; <UNDEFINED> instruction: 0xe7ce4634
    e3c4:	andeq	r7, r0, sl, lsl #22
    e3c8:	andeq	sl, r0, r0, asr r3
    e3cc:	andeq	r9, r0, r8, lsl fp
    e3d0:	stmvs	r0, {r4, r8, ip, sp, pc}
    e3d4:	stmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e3d8:	svclt	0x00004770
    e3dc:	stmvs	r0, {r8, ip, sp, pc}
    e3e0:	svclt	0x00004770
    e3e4:	eorsle	r2, r5, r0, lsl #16
    e3e8:			; <UNDEFINED> instruction: 0x4604b570
    e3ec:	stmdavs	r0, {r2, r7, ip, sp, pc}
    e3f0:	blx	fffcc3e6 <ASN1_STRING_length@plt+0xfffca1d2>
    e3f4:	ldcle	8, cr2, [r7], {6}
    e3f8:	smlattlt	r8, r0, r8, r6
    e3fc:	ldcllt	0, cr11, [r0, #-16]!
    e400:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    e404:	strtle	r0, [r2], #-2011	; 0xfffff825
    e408:	stmdavs	r0!, {r0, r5, r7, fp, sp, lr}
    e40c:			; <UNDEFINED> instruction: 0xf892f7fc
    e410:	mvnlt	r4, r5, lsl #12
    e414:	strtmi	r4, [r0], -r1, lsl #12
    e418:	blx	fe8cc41e <ASN1_STRING_length@plt+0xfe8ca20a>
    e41c:			; <UNDEFINED> instruction: 0xf7f34628
    e420:	stmiavs	r0!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    e424:	ldcllt	0, cr11, [r0, #-16]!
    e428:	vadd.i8	d20, d0, d11
    e42c:	bmi	2d73ec <ASN1_STRING_length@plt+0x2d51d8>
    e430:	stmiavs	r6!, {r0, r1, r2, r8, sp}^
    e434:	stmiavs	r5!, {r3, r4, r5, r6, sl, lr}
    e438:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e43c:	bmi	216444 <ASN1_STRING_length@plt+0x214230>
    e440:	strpl	lr, [r2], -sp, asr #19
    e444:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e448:	blx	fe8cc43e <ASN1_STRING_length@plt+0xfe8ca22a>
    e44c:	ldrdcs	lr, [r0], -r4
    e450:	ldcllt	0, cr11, [r0, #-16]!
    e454:	ldrbmi	r2, [r0, -r0]!
    e458:			; <UNDEFINED> instruction: 0x00009dbc
    e45c:	andeq	sl, r0, r8, ror #5
    e460:	andeq	r9, r0, ip, lsl #21
    e464:	tstlt	r1, r1, asr #20
    e468:			; <UNDEFINED> instruction: 0xf0024608
    e46c:	ldrlt	fp, [r0, #-2173]	; 0xfffff783
    e470:			; <UNDEFINED> instruction: 0xf7ff4604
    e474:			; <UNDEFINED> instruction: 0x4601ffb7
    e478:	stmdavs	r0!, {r6, r8, ip, sp, pc}
    e47c:			; <UNDEFINED> instruction: 0xf880f002
    e480:	teqlt	r8, r0, ror #4
    e484:			; <UNDEFINED> instruction: 0x4010e8bd
    e488:	stmdalt	lr!, {r1, ip, sp, lr, pc}^
    e48c:	mrc	7, 4, APSR_nzcv, cr14, cr3, {7}
    e490:	andvs	r2, r3, r2, lsl #6
    e494:	ldclt	0, cr2, [r0, #-0]
    e498:	addlt	fp, r4, r0, ror r5
    e49c:	vst2.16	{d11-d14}, [r1], r0
    e4a0:	strmi	r7, [r5], -r0, lsl #2
    e4a4:	tstvs	r0, r1, asr #8	; <UNPREDICTABLE>
    e4a8:			; <UNDEFINED> instruction: 0xf7f36880
    e4ac:			; <UNDEFINED> instruction: 0x4604ee1e
    e4b0:			; <UNDEFINED> instruction: 0x4620b910
    e4b4:	ldcllt	0, cr11, [r0, #-16]!
    e4b8:	mcr	7, 4, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    e4bc:	stmdavs	r8!, {r2, fp, sp, lr}
    e4c0:	blx	fe5cc4b6 <ASN1_STRING_length@plt+0xfe5ca2a2>
    e4c4:	stmdacs	r2, {r2, r5, r6, r9, lr}
    e4c8:	stmiavs	r8!, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    e4cc:	tstcc	pc, #64, 4	; <UNPREDICTABLE>
    e4d0:	tstcs	r3, r9, lsl #28
    e4d4:	andls	r4, r2, r9, lsl #20
    e4d8:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, sl, lr}
    e4dc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e4e0:	bmi	1d7ce8 <ASN1_STRING_length@plt+0x1d5ad4>
    e4e4:			; <UNDEFINED> instruction: 0xf7fb447a
    e4e8:			; <UNDEFINED> instruction: 0x4620fb53
    e4ec:	ldcllt	0, cr11, [r0, #-16]!
    e4f0:	streq	pc, [r1], #-111	; 0xffffff91
    e4f4:	svclt	0x0000e7dd
    e4f8:	andeq	r9, r0, r0, lsr sp
    e4fc:	andeq	sl, r0, ip, asr r2
    e500:	andeq	r9, r0, ip, ror #19
    e504:	mvnsmi	lr, #737280	; 0xb4000
    e508:	addlt	r4, r5, r4, lsl #12
    e50c:	ldrmi	r4, [r7], -lr, lsl #12
    e510:	suble	r2, sl, r0, lsl #20
    e514:			; <UNDEFINED> instruction: 0xf0002c00
    e518:			; <UNDEFINED> instruction: 0x462080b8
    e51c:			; <UNDEFINED> instruction: 0xff62f7ff
    e520:	stmdacs	r0, {r7, r9, sl, lr}
    e524:	adcshi	pc, r4, r0
    e528:	stmdacs	r0, {r5, r6, r9, fp, sp, lr}
    e52c:			; <UNDEFINED> instruction: 0xf002d040
    e530:	strhlt	pc, [r0, #133]	; 0x85	; <UNPREDICTABLE>
    e534:	streq	pc, [r1, #-22]	; 0xffffffea
    e538:	svclt	0x00186a60
    e53c:	ldreq	r2, [r1, r2, lsl #10]!
    e540:			; <UNDEFINED> instruction: 0xf045bf48
    e544:			; <UNDEFINED> instruction: 0xf0020501
    e548:	ldrtmi	pc, [sl], -fp, lsr #17	; <UNPREDICTABLE>
    e54c:	strmi	r4, [r1], -fp, lsr #12
    e550:	rsbsne	pc, fp, r0, asr #4
    e554:	mcr	7, 0, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    e558:			; <UNDEFINED> instruction: 0xb1a84605
    e55c:	mrc	7, 1, APSR_nzcv, cr6, cr3, {7}
    e560:	blcs	9a8574 <ASN1_STRING_length@plt+0x9a6360>
    e564:	ldreq	sp, [r5, lr, lsl #2]!
    e568:	tstle	r1, r0, ror #20
    e56c:			; <UNDEFINED> instruction: 0xf890f002
    e570:	bvs	181fd8c <ASN1_STRING_length@plt+0x181db78>
    e574:			; <UNDEFINED> instruction: 0xf88ef002
    e578:			; <UNDEFINED> instruction: 0x4601463a
    e57c:			; <UNDEFINED> instruction: 0xf7f34628
    e580:			; <UNDEFINED> instruction: 0x4605eb5e
    e584:	blle	89998c <ASN1_STRING_length@plt+0x897778>
    e588:	andlt	r4, r5, r8, lsr #12
    e58c:	mvnshi	lr, #12386304	; 0xbd0000
    e590:			; <UNDEFINED> instruction: 0xffeaf001
    e594:	orrslt	r4, r0, r5, lsl #12
    e598:	ldrble	r0, [r2], #-1970	; 0xfffff84e
    e59c:	ldrtle	r0, [r0], #-2035	; 0xfffff80d
    e5a0:			; <UNDEFINED> instruction: 0xf0024628
    e5a4:			; <UNDEFINED> instruction: 0x4605fb97
    e5a8:	svcmi	0x0045e7e3
    e5ac:			; <UNDEFINED> instruction: 0xe7b1447f
    e5b0:	strbmi	r6, [r1], -r0, lsr #16
    e5b4:			; <UNDEFINED> instruction: 0xffe4f001
    e5b8:	stmdacs	r0, {r5, r6, r9, sp, lr}
    e5bc:			; <UNDEFINED> instruction: 0xf7f3d1b7
    e5c0:	stmdavs	r5, {r1, r2, r9, sl, fp, sp, lr, pc}
    e5c4:	strtmi	r4, [r8], -sp, ror #4
    e5c8:	pop	{r0, r2, ip, sp, pc}
    e5cc:			; <UNDEFINED> instruction: 0xf7f383f0
    e5d0:	stmdavs	r5, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    e5d4:			; <UNDEFINED> instruction: 0xf7fb6820
    e5d8:	rsbmi	pc, sp, #11264	; 0x2c00
    e5dc:	ldclle	8, cr2, [r3, #20]
    e5e0:			; <UNDEFINED> instruction: 0xf44f4e38
    e5e4:	bmi	e2b368 <ASN1_STRING_length@plt+0xe29154>
    e5e8:	ldrbtmi	r2, [lr], #-262	; 0xfffffefa
    e5ec:	andhi	pc, r8, sp, asr #17
    e5f0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    e5f4:	strcs	lr, [r0], -sp, asr #19
    e5f8:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
    e5fc:	blx	ff24c5f0 <ASN1_STRING_length@plt+0xff24a3dc>
    e600:	strtmi	lr, [r8], -r2, asr #15
    e604:	blx	c4a618 <ASN1_STRING_length@plt+0xc48404>
    e608:	ble	ff255e28 <ASN1_STRING_length@plt+0xff253c14>
    e60c:			; <UNDEFINED> instruction: 0xf7fb6820
    e610:	stmdacs	r5, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    e614:	rsbsmi	sp, r0, #196, 26	; 0x3100
    e618:	ldrdls	pc, [r0], -r4
    e61c:	bl	74c5f0 <ASN1_STRING_length@plt+0x74a3dc>
    e620:	bmi	b21ed4 <ASN1_STRING_length@plt+0xb1fcc0>
    e624:	msrcc	SPSR_fsxc, #64, 4
    e628:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    e62c:	strcs	lr, [r0], -sp, asr #19
    e630:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
    e634:	strbmi	r4, [r8], -r1, lsl #12
    e638:	tstcs	r6, r2, lsl #2
    e63c:	blx	fea4c630 <ASN1_STRING_length@plt+0xfea4a41c>
    e640:	stmdbmi	r6!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    e644:			; <UNDEFINED> instruction: 0xf0024479
    e648:			; <UNDEFINED> instruction: 0xf1b0ff5f
    e64c:	ble	fe950a54 <ASN1_STRING_length@plt+0xfe94e840>
    e650:			; <UNDEFINED> instruction: 0xf7fb6820
    e654:	stmdacs	r5, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    e658:			; <UNDEFINED> instruction: 0xf1c9dda0
    e65c:			; <UNDEFINED> instruction: 0xf8d40000
    e660:			; <UNDEFINED> instruction: 0xf7f39000
    e664:			; <UNDEFINED> instruction: 0xf8dfeafa
    e668:	bmi	7be850 <ASN1_STRING_length@plt+0x7bc63c>
    e66c:	msrcc	SPSR_fc, #64, 4
    e670:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    e674:			; <UNDEFINED> instruction: 0x2c00e9cd
    e678:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    e67c:	strbmi	r4, [r8], -r1, lsl #12
    e680:	tstcs	r6, r2, lsl #2
    e684:	blx	fe14c678 <ASN1_STRING_length@plt+0xfe14a464>
    e688:			; <UNDEFINED> instruction: 0xf06fe788
    e68c:	ldrb	r0, [fp, -r1, lsl #10]!
    e690:			; <UNDEFINED> instruction: 0xf7fb6820
    e694:	stmdacs	r2, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    e698:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    e69c:	movtcc	pc, #25152	; 0x6240	; <UNPREDICTABLE>
    e6a0:	tstcs	r3, r2, lsl lr
    e6a4:			; <UNDEFINED> instruction: 0xf06f4a12
    e6a8:	ldrbtmi	r0, [lr], #-1281	; 0xfffffaff
    e6ac:	ldrbtmi	r9, [sl], #-2
    e6b0:	stmib	sp, {r5, fp, sp, lr}^
    e6b4:	bmi	3d7ebc <ASN1_STRING_length@plt+0x3d5ca8>
    e6b8:			; <UNDEFINED> instruction: 0xf7fb447a
    e6bc:	strb	pc, [r3, -r9, ror #20]!	; <UNPREDICTABLE>
    e6c0:	andeq	r8, r0, r4, asr #9
    e6c4:	andeq	r9, r0, sl, lsr #25
    e6c8:	andeq	sl, r0, r4, ror #2
    e6cc:	ldrdeq	r9, [r0], -r6
    e6d0:	andeq	r9, r0, ip, asr #24
    e6d4:	andeq	sl, r0, sl, lsr #2
    e6d8:	muleq	r0, lr, r8
    e6dc:	andeq	r9, r0, r4, lsl #24
    e6e0:	andeq	r9, r0, r4, ror #23
    e6e4:	andeq	sl, r0, r2, ror #1
    e6e8:	andeq	r9, r0, r6, asr r8
    e6ec:	andeq	r9, r0, sl, ror fp
    e6f0:	andeq	sl, r0, r6, lsr #1
    e6f4:	andeq	r9, r0, r8, lsl r8
    e6f8:	ldrbmi	lr, [r0, sp, lsr #18]!
    e6fc:	vst3.32			; <UNDEFINED> instruction: 0xf483fab3
    e700:	stmdacs	r0, {r2, r5, r6, r8, fp}
    e704:	qadd16mi	fp, r0, r4
    e708:	stmdacs	r0, {r0, sp}
    e70c:			; <UNDEFINED> instruction: 0xf001d135
    e710:			; <UNDEFINED> instruction: 0xf0010a01
    e714:	ldrmi	r0, [r0], r2, lsl #18
    e718:			; <UNDEFINED> instruction: 0x4614461f
    e71c:	biclt	r6, sl, r8, lsl r0
    e720:			; <UNDEFINED> instruction: 0xf1ba68a6
    e724:	tstle	r8, r0, lsl #30
    e728:	svceq	0x0000f1b9
    e72c:	ldrtmi	sp, [r0], -r3
    e730:			; <UNDEFINED> instruction: 0xffc4f7fe
    e734:	ldmdavs	r8!, {r3, r6, r8, fp, ip, sp, pc}
    e738:			; <UNDEFINED> instruction: 0xf7fc4631
    e73c:			; <UNDEFINED> instruction: 0x4605fadd
    e740:	orrslt	r4, r5, r0, lsr r6
    e744:			; <UNDEFINED> instruction: 0xf7fe603d
    e748:	stmdavs	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e74c:	svclt	0x001845a0
    e750:	mvnle	r2, r0, lsl #24
    e754:	ldmfd	sp!, {sp}
    e758:			; <UNDEFINED> instruction: 0x463187f0
    e75c:	bleq	24c8a8 <ASN1_STRING_length@plt+0x24a694>
    e760:	mcr2	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    e764:	sbcsle	r2, pc, r0, lsl #16
    e768:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e76c:			; <UNDEFINED> instruction: 0xf9e8f7ff
    e770:	andeq	pc, fp, pc, rrx
    e774:	pop	{r0, r2, r3, r4, r5, sp, lr}
    e778:			; <UNDEFINED> instruction: 0xf06f87f0
    e77c:	strb	r0, [sl, r1]!
    e780:	svcmi	0x00f0e92d
    e784:	stmdacs	r0, {r0, r1, r3, r7, ip, sp, pc}
    e788:	addshi	pc, r6, r0
    e78c:	mlascc	r0, r0, r8, pc	; <UNPREDICTABLE>
    e790:	vrsubhn.i16	d20, <illegal reg q1.5>, q2
    e794:	ldreq	r0, [fp, r0, asr #16]
    e798:			; <UNDEFINED> instruction: 0xf8d0d505
    e79c:			; <UNDEFINED> instruction: 0x4650a014
    e7a0:	pop	{r0, r1, r3, ip, sp, pc}
    e7a4:	stmdavs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e7a8:			; <UNDEFINED> instruction: 0xf7fc46c2
    e7ac:			; <UNDEFINED> instruction: 0xf8dffaa3
    e7b0:	blmi	143acb8 <ASN1_STRING_length@plt+0x1438aa4>
    e7b4:	ldrbtmi	r4, [fp], #1607	; 0x647
    e7b8:	movwls	r4, #33915	; 0x847b
    e7bc:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    e7c0:	stmiavs	r5, {r0, r3, r8, r9, ip, pc}^
    e7c4:	stccs	6, cr4, [r0, #-516]	; 0xfffffdfc
    e7c8:			; <UNDEFINED> instruction: 0x4628d03f
    e7cc:	blx	154c7c6 <ASN1_STRING_length@plt+0x154a5b2>
    e7d0:	stmdavs	r0!, {r1, r2, r9, sl, lr}
    e7d4:	blx	34c7c8 <ASN1_STRING_length@plt+0x34a5b4>
    e7d8:	mcrrle	8, 0, r2, r2, cr6
    e7dc:	ldrtmi	r6, [r0], -r1, lsr #17
    e7e0:	stcl	7, cr15, [r2], #972	; 0x3cc
    e7e4:	bvs	87ac8c <ASN1_STRING_length@plt+0x878a78>
    e7e8:			; <UNDEFINED> instruction: 0x4630b351
    e7ec:	ldcl	7, cr15, [ip], {243}	; 0xf3
    e7f0:	stmdavs	r0!, {r4, r5, r8, r9, fp, ip, sp, pc}
    e7f4:			; <UNDEFINED> instruction: 0xf9fcf7fb
    e7f8:	mcrrle	8, 0, r2, r5, cr6
    e7fc:			; <UNDEFINED> instruction: 0xf7fc4628
    e800:			; <UNDEFINED> instruction: 0x4606fb37
    e804:	bl	18cc7d8 <ASN1_STRING_length@plt+0x18ca5c4>
    e808:	biclt	r4, r8, r2, lsl #12
    e80c:			; <UNDEFINED> instruction: 0x46501cb9
    e810:	andls	r4, r7, #285212672	; 0x11000000
    e814:	stc	7, cr15, [r4], #972	; 0x3cc
    e818:	strmi	r9, [r0], r7, lsl #20
    e81c:	suble	r2, lr, r0, lsl #16
    e820:	suble	r2, r7, r0, lsl #30
    e824:	eorcs	r1, r0, r9, ror ip
    e828:	andeq	pc, r7, r8, lsl #16
    e82c:	andeq	lr, r1, r8, lsl #22
    e830:			; <UNDEFINED> instruction: 0x46311857
    e834:			; <UNDEFINED> instruction: 0xf7f346c2
    e838:	andcs	lr, r0, #83968	; 0x14800
    e83c:	andcs	pc, r7, r8, lsl #16
    e840:			; <UNDEFINED> instruction: 0xf8d9682d
    e844:	addsmi	r3, sp, #12
    e848:			; <UNDEFINED> instruction: 0xf894d1bd
    e84c:			; <UNDEFINED> instruction: 0x46503030
    e850:	andsge	pc, r4, r4, asr #17
    e854:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    e858:	eorscc	pc, r0, r4, lsl #17
    e85c:	pop	{r0, r1, r3, ip, sp, pc}
    e860:	stmdals	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e864:	cmnpl	ip, #64, 4	; <UNPREDICTABLE>
    e868:	smlatbcs	r7, r2, r8, r6
    e86c:	ldrdgt	pc, [r0], -r4	; <UNPREDICTABLE>
    e870:	stmdals	r9, {r0, ip, pc}
    e874:	ldrbmi	r9, [sl], -r3, lsl #4
    e878:	andls	r9, r0, r2, lsl #12
    e87c:	andsgt	pc, r0, sp, asr #17
    e880:			; <UNDEFINED> instruction: 0xf7fb6820
    e884:	str	pc, [r9, r5, lsl #19]!
    e888:	vadd.i8	d22, d16, d18
    e88c:			; <UNDEFINED> instruction: 0xf8d45381
    e890:	tstcs	r7, r0, lsr #32
    e894:	andls	r4, r3, #1638400	; 0x190000
    e898:	ldrbtmi	r4, [r8], #-2585	; 0xfffff5e7
    e89c:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    e8a0:	andcs	lr, r0, sp, asr #19
    e8a4:			; <UNDEFINED> instruction: 0xf8cd4a17
    e8a8:	ldrbtmi	ip, [sl], #-16
    e8ac:			; <UNDEFINED> instruction: 0xf7fb6820
    e8b0:	str	pc, [r3, pc, ror #18]!
    e8b4:			; <UNDEFINED> instruction: 0xe7bc4617
    e8b8:	beq	4a9fc <ASN1_STRING_length@plt+0x487e8>
    e8bc:	ldrbmi	lr, [r0], -pc, ror #14
    e8c0:	b	fea4c894 <ASN1_STRING_length@plt+0xfea4a680>
    e8c4:			; <UNDEFINED> instruction: 0xf7fb6820
    e8c8:	stmdacs	r2, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
    e8cc:	stcmi	13, cr13, [lr, #-976]	; 0xfffffc30
    e8d0:			; <UNDEFINED> instruction: 0x63b4f44f
    e8d4:	tstcs	r3, sp, lsl #20
    e8d8:	ldrbtmi	r6, [sp], #-2080	; 0xfffff7e0
    e8dc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    e8e0:	bmi	2d7ce8 <ASN1_STRING_length@plt+0x2d5ad4>
    e8e4:	ldrbtmi	r4, [sl], #-1730	; 0xfffff93e
    e8e8:			; <UNDEFINED> instruction: 0xf952f7fb
    e8ec:	svclt	0x0000e757
    e8f0:	andeq	r9, r0, sl, lsl r7
    e8f4:	andeq	r9, r0, r0, lsl #22
    e8f8:	andeq	sl, r0, sl, lsl r0
    e8fc:	andeq	r9, r0, r6, asr #20
    e900:	andeq	r9, r0, sl, lsr pc
    e904:	andeq	r9, r0, r6, lsr #12
    e908:	ldrdeq	r7, [r0], -lr
    e90c:	strdeq	r9, [r0], -ip
    e910:	andeq	r9, r0, sl, ror #11
    e914:			; <UNDEFINED> instruction: 0x4604b570
    e918:			; <UNDEFINED> instruction: 0xf890b120
    e91c:	smmlareq	fp, r0, r0, r3
    e920:	stmibvs	r0, {r0, r8, sl, ip, lr, pc}
    e924:	stmdavs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    e928:			; <UNDEFINED> instruction: 0xf9e4f7fc
    e92c:	strmi	r6, [r6], -r5, asr #18
    e930:	cmplt	r5, r8, lsr #12
    e934:	blx	fea4c92c <ASN1_STRING_length@plt+0xfea4a718>
    e938:	andcs	r6, r0, #10551296	; 0xa10000
    e93c:	bl	fe9cc910 <ASN1_STRING_length@plt+0xfe9ca6fc>
    e940:	stmdavs	sp!, {r3, r5, r8, ip, sp, pc}
    e944:	addsmi	r6, sp, #1884160	; 0x1cc000
    e948:	stmibvs	r0!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    e94c:	strtmi	lr, [r8], -r3
    e950:	blx	fe5cc948 <ASN1_STRING_length@plt+0xfe5ca734>
    e954:			; <UNDEFINED> instruction: 0xf89461a0
    e958:			; <UNDEFINED> instruction: 0xf0433030
    e95c:			; <UNDEFINED> instruction: 0xf8840304
    e960:	ldcllt	0, cr3, [r0, #-192]!	; 0xffffff40
    e964:	mlascc	r0, r0, r8, pc	; <UNPREDICTABLE>
    e968:			; <UNDEFINED> instruction: 0xf0436181
    e96c:			; <UNDEFINED> instruction: 0xf8800304
    e970:			; <UNDEFINED> instruction: 0x47703030
    e974:	mvnsmi	lr, #737280	; 0xb4000
    e978:			; <UNDEFINED> instruction: 0xf382fab2
    e97c:	addlt	r4, r3, r5, lsr sp
    e980:	ldmdbeq	fp, {r0, r2, r4, r5, sl, fp, lr}^
    e984:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    e988:	movwcs	fp, #7944	; 0x1f08
    e98c:	svclt	0x00082800
    e990:	stmdbpl	ip!, {r0, r8, r9, sp}
    e994:	strls	r6, [r1], #-2084	; 0xfffff7dc
    e998:	streq	pc, [r0], #-79	; 0xffffffb1
    e99c:	cmple	r0, r0, lsl #22
    e9a0:	strmi	r6, [r8], fp, lsl #16
    e9a4:	cmple	r9, r0, lsl #22
    e9a8:			; <UNDEFINED> instruction: 0x46176813
    e9ac:	teqle	fp, r0, lsl #22
    e9b0:	stmdavs	r0, {r0, r2, r9, sl, lr}
    e9b4:			; <UNDEFINED> instruction: 0xf99ef7fc
    e9b8:	strmi	r6, [r1], r4, lsl #19
    e9bc:	strtmi	fp, [r0], -ip, ror #2
    e9c0:	blx	19cc9b8 <ASN1_STRING_length@plt+0x19ca7a4>
    e9c4:	andcs	r6, r0, #11075584	; 0xa90000
    e9c8:	bl	184c99c <ASN1_STRING_length@plt+0x184a788>
    e9cc:	teqlt	r0, r6, lsl #12
    e9d0:			; <UNDEFINED> instruction: 0xf8d96824
    e9d4:	addsmi	r3, ip, #24
    e9d8:			; <UNDEFINED> instruction: 0x2600d1f0
    e9dc:	usatmi	lr, #9, r5
    e9e0:	strbmi	r4, [r9], -r0, lsr #12
    e9e4:	ldc2	7, cr15, [sl, #-1008]!	; 0xfffffc10
    e9e8:	strmi	r9, [r1], -r0, lsl #20
    e9ec:			; <UNDEFINED> instruction: 0xf7ff6828
    e9f0:			; <UNDEFINED> instruction: 0x4649fc3b
    e9f4:	andeq	pc, r0, r8, asr #17
    e9f8:			; <UNDEFINED> instruction: 0xf7fc4620
    e9fc:	bls	4ded8 <ASN1_STRING_length@plt+0x4bcc4>
    ea00:	stmdavs	r8!, {r0, r9, sl, lr}
    ea04:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
    ea08:	bmi	526af0 <ASN1_STRING_length@plt+0x5248dc>
    ea0c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    ea10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ea14:	subsmi	r9, sl, r1, lsl #22
    ea18:			; <UNDEFINED> instruction: 0x4630d11a
    ea1c:	pop	{r0, r1, ip, sp, pc}
    ea20:			; <UNDEFINED> instruction: 0xf06f83f0
    ea24:	ldrb	r0, [r0, r1, lsl #12]!
    ea28:	vqdmulh.s<illegal width 8>	d20, d0, d13
    ea2c:	stmdbmi	sp, {r1, r3, r9, sp, lr}
    ea30:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    ea34:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ea38:	stmib	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea3c:	vqdmulh.s<illegal width 8>	d20, d0, d11
    ea40:	stmdbmi	fp, {r0, r3, r9, sp, lr}
    ea44:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    ea48:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ea4c:	stmib	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea50:	b	ff84ca24 <ASN1_STRING_length@plt+0xff84a810>
    ea54:	andeq	fp, r1, r4, asr #8
    ea58:	andeq	r0, r0, r4, lsl r2
    ea5c:			; <UNDEFINED> instruction: 0x0001b3ba
    ea60:	ldrdeq	r9, [r0], -sl
    ea64:	muleq	r0, ip, r4
    ea68:	andeq	r9, r0, sl, ror #17
    ea6c:	andeq	r9, r0, r6, asr #23
    ea70:	andeq	r9, r0, r8, lsl #9
    ea74:	andeq	r9, r0, r6, asr #17
    ea78:	strdlt	fp, [r9], r0
    ea7c:	bge	1a1b78 <ASN1_STRING_length@plt+0x19f964>
    ea80:			; <UNDEFINED> instruction: 0x460e4b3d
    ea84:	stmdbge	r5, {r2, r3, r4, r5, r6, sl, lr}
    ea88:	stmiapl	r3!, {r0, r1, r2, r9, sl, lr}^
    ea8c:	movwls	r6, #30747	; 0x781b
    ea90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ea94:	stmib	sp, {r8, r9, sp}^
    ea98:			; <UNDEFINED> instruction: 0xf7ff3305
    ea9c:	cdpne	15, 0, cr15, cr5, cr11, {3}
    eaa0:	stcls	15, cr11, [r5], {168}	; 0xa8
    eaa4:	cmplt	ip, r0, asr #22
    eaa8:	stmiavs	r0!, {r9, sp}
    eaac:			; <UNDEFINED> instruction: 0x46114633
    eab0:			; <UNDEFINED> instruction: 0xf86cf000
    eab4:	blle	9962d0 <ASN1_STRING_length@plt+0x9940bc>
    eab8:	bls	168b50 <ASN1_STRING_length@plt+0x16693c>
    eabc:			; <UNDEFINED> instruction: 0xd1f24294
    eac0:	ldmdavs	r4!, {r3, r4, r5, r9, sl, lr}
    eac4:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    eac8:	strtmi	r4, [r0], -r1, lsl #12
    eacc:			; <UNDEFINED> instruction: 0xf914f7fc
    ead0:	suble	r2, r9, r0, lsl #16
    ead4:	andcs	r9, r1, #5120	; 0x1400
    ead8:	eorsvs	r9, r0, r6, lsl #24
    eadc:	eorsle	r2, sp, r0, lsl #22
    eae0:	mlascc	r8, r7, r8, pc	; <UNPREDICTABLE>
    eae4:	movteq	pc, #4962	; 0x1362	; <UNPREDICTABLE>
    eae8:	eorscc	pc, r8, r7, lsl #17
    eaec:	andcs	fp, r0, #92, 2
    eaf0:	ldrtmi	r6, [r3], -r0, lsr #17
    eaf4:			; <UNDEFINED> instruction: 0xf0004611
    eaf8:	cdpne	8, 0, cr15, cr5, cr9, {2}
    eafc:	stmdavs	r4!, {r0, r1, r8, r9, fp, ip, lr, pc}
    eb00:	addsmi	r9, r4, #24576	; 0x6000
    eb04:	stmdals	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    eb08:			; <UNDEFINED> instruction: 0xf81af7ff
    eb0c:			; <UNDEFINED> instruction: 0xf7ff9806
    eb10:	bmi	6ccb74 <ASN1_STRING_length@plt+0x6ca960>
    eb14:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    eb18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eb1c:	subsmi	r9, sl, r7, lsl #22
    eb20:	strtmi	sp, [r8], -r0, lsr #2
    eb24:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    eb28:			; <UNDEFINED> instruction: 0xf7fb6838
    eb2c:	stmdacs	r2, {r0, r5, r6, fp, ip, sp, lr, pc}
    eb30:	rsbmi	sp, r8, #14912	; 0x3a40
    eb34:			; <UNDEFINED> instruction: 0xf7f3683e
    eb38:	ldcmi	8, cr14, [r1], {144}	; 0x90
    eb3c:	vpmin.s8	d20, d0, d1
    eb40:	ldrbtmi	r4, [ip], #-837	; 0xfffffcbb
    eb44:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    eb48:	bmi	3d7b50 <ASN1_STRING_length@plt+0x3d593c>
    eb4c:			; <UNDEFINED> instruction: 0x4601447a
    eb50:	tstls	r2, r0, lsr r6
    eb54:			; <UNDEFINED> instruction: 0xf7fb2103
    eb58:	bfi	pc, fp, #16, #5	; <UNPREDICTABLE>
    eb5c:	svclt	0x00181e22
    eb60:	ldr	r2, [sp, r1, lsl #4]!
    eb64:	b	15ccb38 <ASN1_STRING_length@plt+0x15ca924>
    eb68:			; <UNDEFINED> instruction: 0xf06f4638
    eb6c:			; <UNDEFINED> instruction: 0xf7ff050b
    eb70:	strb	pc, [r8, r9, ror #18]	; <UNPREDICTABLE>
    eb74:	andeq	fp, r1, r4, asr #6
    eb78:	andeq	r0, r0, r4, lsl r2
    eb7c:			; <UNDEFINED> instruction: 0x0001b2b2
    eb80:	andeq	r9, r0, lr, ror #15
    eb84:	andeq	r9, r0, r8, lsr ip
    eb88:	andeq	r9, r0, r4, lsl #7
    eb8c:	mvnsmi	lr, #737280	; 0xb4000
    eb90:			; <UNDEFINED> instruction: 0xf8904680
    eb94:	addlt	r4, r7, r8, lsr r0
    eb98:	strble	r0, [r6], #-2021	; 0xfffff81b
    eb9c:	streq	pc, [r1], #-68	; 0xffffffbc
    eba0:	eorsmi	pc, r8, r0, lsl #17
    eba4:	ldrmi	r4, [r1], sp, lsl #12
    eba8:			; <UNDEFINED> instruction: 0xf7ff461f
    ebac:			; <UNDEFINED> instruction: 0x4606fbbf
    ebb0:	bllt	d72bcc <ASN1_STRING_length@plt+0xd709b8>
    ebb4:	strcs	r4, [r0, #-1588]	; 0xfffff9cc
    ebb8:	teqlt	ip, r9, lsr r6
    ebbc:			; <UNDEFINED> instruction: 0xf7ff68a0
    ebc0:	mcrne	15, 0, pc, cr5, cr11, {2}	; <UNPREDICTABLE>
    ebc4:	stmdavs	r4!, {r1, r2, r4, r8, r9, fp, ip, lr, pc}
    ebc8:	ldrhle	r4, [r5, #36]!	; 0x24
    ebcc:	svceq	0x0000f1b9
    ebd0:	strbmi	sp, [r0], -r9, asr #32
    ebd4:			; <UNDEFINED> instruction: 0xf7fe683c
    ebd8:	strmi	pc, [r1], -r5, lsl #27
    ebdc:			; <UNDEFINED> instruction: 0xf7fc4620
    ebe0:	stmdacs	r0, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
    ebe4:	eorsvs	sp, r8, r5, asr #32
    ebe8:	mlascc	r8, r8, r8, pc	; <UNPREDICTABLE>
    ebec:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ebf0:	eorscc	pc, r8, r8, lsl #17
    ebf4:			; <UNDEFINED> instruction: 0xf7fe4630
    ebf8:	strtmi	pc, [r8], -r3, lsr #31
    ebfc:	pop	{r0, r1, r2, ip, sp, pc}
    ec00:			; <UNDEFINED> instruction: 0xf89883f0
    ec04:			; <UNDEFINED> instruction: 0x46013038
    ec08:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    ec0c:	eorscc	pc, r8, r8, lsl #17
    ec10:	sbcle	r2, pc, r0, lsl #18
    ec14:	stmdavs	r9, {r1, r3, r7, fp, sp, lr}
    ec18:	mlascc	r8, r2, r8, pc	; <UNPREDICTABLE>
    ec1c:			; <UNDEFINED> instruction: 0xf04342b1
    ec20:			; <UNDEFINED> instruction: 0xf8820304
    ec24:	mvnsle	r3, r8, lsr r0
    ec28:	stmdavs	r0, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    ec2c:			; <UNDEFINED> instruction: 0xffe0f7fa
    ec30:	svclt	0x00d82806
    ec34:	cfstr64le	mvdx2, [r0]
    ec38:	ldrdeq	pc, [r8], -r8
    ec3c:	cmnmi	r2, #64, 4	; <UNPREDICTABLE>
    ec40:	tstcs	r7, pc, lsl #24
    ec44:	strcs	r4, [r0, #-2575]	; 0xfffff5f1
    ec48:	ldrbtmi	r9, [ip], #-2
    ec4c:	ldrdeq	pc, [r0], -r8
    ec50:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ec54:	bmi	317c5c <ASN1_STRING_length@plt+0x315a48>
    ec58:			; <UNDEFINED> instruction: 0xf7fa447a
    ec5c:	qadd8mi	pc, r8, r9	; <UNPREDICTABLE>
    ec60:	pop	{r0, r1, r2, ip, sp, pc}
    ec64:			; <UNDEFINED> instruction: 0x463983f0
    ec68:			; <UNDEFINED> instruction: 0xf7ff4640
    ec6c:	strmi	pc, [r5], -r5, lsl #30
    ec70:	strbmi	lr, [r0], -r0, asr #15
    ec74:	streq	pc, [fp, #-111]	; 0xffffff91
    ec78:			; <UNDEFINED> instruction: 0xf8e4f7ff
    ec7c:	svclt	0x0000e7ba
    ec80:	andeq	r9, r0, r2, lsl #14
    ec84:	andeq	r9, r0, r8, asr #22
    ec88:	andeq	r9, r0, r8, ror r2
    ec8c:			; <UNDEFINED> instruction: 0x4604b570
    ec90:			; <UNDEFINED> instruction: 0xf890b120
    ec94:			; <UNDEFINED> instruction: 0x071b3030
    ec98:	stmibvs	r0, {r0, r8, sl, ip, lr, pc}^
    ec9c:	stmdavs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    eca0:			; <UNDEFINED> instruction: 0xf828f7fc
    eca4:	strmi	r6, [r6], -r5, lsl #18
    eca8:	cmplt	r5, r8, lsr #12
    ecac:			; <UNDEFINED> instruction: 0xf8ecf7fc
    ecb0:	andcs	r6, r0, #10551296	; 0xa10000
    ecb4:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ecb8:	stmdavs	sp!, {r3, r5, r8, ip, sp, pc}
    ecbc:	addsmi	r6, sp, #835584	; 0xcc000
    ecc0:	stmibvs	r0!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    ecc4:	strtmi	lr, [r8], -r3
    ecc8:			; <UNDEFINED> instruction: 0xf8daf7fc
    eccc:			; <UNDEFINED> instruction: 0xf89461e0
    ecd0:			; <UNDEFINED> instruction: 0xf0433030
    ecd4:			; <UNDEFINED> instruction: 0xf8840308
    ecd8:	ldcllt	0, cr3, [r0, #-192]!	; 0xffffff40
    ecdc:	mlascc	r0, r0, r8, pc	; <UNPREDICTABLE>
    ece0:			; <UNDEFINED> instruction: 0xf04361c1
    ece4:			; <UNDEFINED> instruction: 0xf8800308
    ece8:			; <UNDEFINED> instruction: 0x47703030
    ecec:	svcmi	0x00f0e92d
    ecf0:			; <UNDEFINED> instruction: 0xf381fab1
    ecf4:	blhi	ca1b0 <ASN1_STRING_length@plt+0xc7f9c>
    ecf8:	ldmdbeq	fp, {r0, r4, r5, r6, r8, sl, fp, lr}^
    ecfc:	stmdacs	r0, {r0, r4, r5, r6, sl, fp, lr}
    ed00:	sadd16mi	fp, lr, r4
    ed04:	ldrbtmi	r2, [sp], #-1537	; 0xfffff9ff
    ed08:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    ed0c:	stmdbpl	ip!, {r0, r2, r7, ip, sp, pc}
    ed10:	addpl	pc, r1, #54525952	; 0x3400000
    ed14:	stmdavs	r4!, {r2, r3, r9, ip, sp}
    ed18:			; <UNDEFINED> instruction: 0xf04f6014
    ed1c:	tstls	r5, r0, lsl #8
    ed20:			; <UNDEFINED> instruction: 0xf0402e00
    ed24:	stmdbmi	r8!, {r0, r1, r2, r6, r7, pc}^
    ed28:	stmdami	r8!, {r0, r1, r7, r9, sl, lr}^
    ed2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ed30:	ldm	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed34:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ed38:	addshi	pc, lr, r0
    ed3c:			; <UNDEFINED> instruction: 0xf10d4b64
    ed40:	stcge	8, cr0, [fp], {48}	; 0x30
    ed44:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    ed48:	bcc	44a570 <ASN1_STRING_length@plt+0x44835c>
    ed4c:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    ed50:	blmi	1873970 <ASN1_STRING_length@plt+0x187175c>
    ed54:	movwls	r4, #29819	; 0x747b
    ed58:	vst1.8	{d20-d22}, [pc :128], sl
    ed5c:	strtmi	r5, [r0], -r0, lsl #3
    ed60:	svc	0x00d4f7f2
    ed64:	eorsle	r2, r9, r0, lsl #16
    ed68:			; <UNDEFINED> instruction: 0xf1a84620
    ed6c:			; <UNDEFINED> instruction: 0xf7f30a0c
    ed70:	cdp	8, 1, cr14, cr8, cr14, {5}
    ed74:			; <UNDEFINED> instruction: 0xf1a81a10
    ed78:	strmi	r0, [r6], -r8, lsl #4
    ed7c:			; <UNDEFINED> instruction: 0xf7f34620
    ed80:	ldrbmi	lr, [r2], -lr, ror #18
    ed84:	strmi	r4, [r7], -r1, lsl #12
    ed88:			; <UNDEFINED> instruction: 0xf7fe4658
    ed8c:	mcrne	13, 0, pc, cr3, cr13, {0}	; <UNPREDICTABLE>
    ed90:			; <UNDEFINED> instruction: 0xf858db3f
    ed94:	strbmi	r1, [r8], -ip, lsl #24
    ed98:			; <UNDEFINED> instruction: 0xffaef7fb
    ed9c:	subsle	r2, r4, r0, lsl #16
    eda0:	strtmi	r4, [r6], #-1665	; 0xfffff97f
    eda4:	stccc	8, cr15, [r1], {22}
    eda8:	sbcsle	r2, r5, sl, lsl #22
    edac:	vst1.8	{d20-d22}, [pc :128], sl
    edb0:	strtmi	r5, [r0], -r0, lsl #3
    edb4:	svc	0x00aaf7f2
    edb8:	sbcle	r2, sp, r0, lsl #16
    edbc:			; <UNDEFINED> instruction: 0xf7f34620
    edc0:	strtmi	lr, [r0], #-2182	; 0xfffff77a
    edc4:	stccc	8, cr15, [r1], {16}
    edc8:	mvnle	r2, sl, lsl #22
    edcc:	vst1.8	{d20-d22}, [pc :128], sl
    edd0:	strtmi	r5, [r0], -r0, lsl #3
    edd4:	svc	0x009af7f2
    edd8:	bicle	r2, r5, r0, lsl #16
    eddc:	strtmi	r4, [r8], -r3, lsl #12
    ede0:			; <UNDEFINED> instruction: 0xf7f2461c
    ede4:	blls	18ac24 <ASN1_STRING_length@plt+0x188a10>
    ede8:	andls	pc, r0, r3, asr #17
    edec:			; <UNDEFINED> instruction: 0xf50d493b
    edf0:	bmi	d23bfc <ASN1_STRING_length@plt+0xd219e8>
    edf4:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    edf8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    edfc:	subsmi	r6, r1, sl, lsl r8
    ee00:			; <UNDEFINED> instruction: 0x4620d15b
    ee04:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    ee08:	ldc	0, cr11, [sp], #20
    ee0c:	pop	{r1, r8, r9, fp, pc}
    ee10:	usub8mi	r8, r8, r0
    ee14:			; <UNDEFINED> instruction: 0xf7fa9304
    ee18:	blls	14e9cc <ASN1_STRING_length@plt+0x14c7b8>
    ee1c:	stclle	8, cr2, [r0, #8]
    ee20:			; <UNDEFINED> instruction: 0xf7f24258
    ee24:			; <UNDEFINED> instruction: 0xf8dfef1a
    ee28:	bmi	bbf110 <ASN1_STRING_length@plt+0xbbcefc>
    ee2c:	orrsvs	pc, r1, #64, 4
    ee30:	strdcs	r4, [r3, -ip]
    ee34:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    ee38:	bmi	ad9e40 <ASN1_STRING_length@plt+0xad7c2c>
    ee3c:	ldrbtmi	r9, [sl], #-1794	; 0xfffff8fe
    ee40:	ldrbmi	r9, [r8], -r3
    ee44:	mcr2	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    ee48:	ldrbmi	lr, [r8], -fp, lsr #15
    ee4c:	mrc2	7, 6, pc, cr0, cr10, {7}
    ee50:	stcle	8, cr2, [r4], {2}
    ee54:	ldrdeq	pc, [r0], -sl
    ee58:			; <UNDEFINED> instruction: 0xfff4f7fe
    ee5c:	bls	208ce8 <ASN1_STRING_length@plt+0x206ad4>
    ee60:	orrsvs	pc, sl, #64, 4
    ee64:	tstcs	r3, r1, lsr #30
    ee68:	ldrbtmi	r4, [pc], #-1624	; ee70 <ASN1_STRING_length@plt+0xcc5c>
    ee6c:	strls	r9, [r0, -r1, lsl #4]
    ee70:			; <UNDEFINED> instruction: 0xf7fa9a06
    ee74:	strb	pc, [sp, sp, lsl #29]!	; <UNPREDICTABLE>
    ee78:	stmib	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee7c:	ldrbmi	r4, [r8], -r5, lsl #12
    ee80:	subsmi	r6, ip, #2818048	; 0x2b0000
    ee84:	mrc2	7, 5, pc, cr4, cr10, {7}
    ee88:	stcle	8, cr2, [pc, #8]!	; ee98 <ASN1_STRING_length@plt+0xcc84>
    ee8c:			; <UNDEFINED> instruction: 0xf7f26828
    ee90:	ldcmi	14, cr14, [r7, #-912]	; 0xfffffc70
    ee94:	vpmin.s8	d20, d0, d7
    ee98:	ldrbtmi	r6, [sp], #-900	; 0xfffffc7c
    ee9c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    eea0:	bmi	5582a8 <ASN1_STRING_length@plt+0x556094>
    eea4:			; <UNDEFINED> instruction: 0x4601447a
    eea8:	tstls	r2, r8, asr r6
    eeac:			; <UNDEFINED> instruction: 0xf7fa2103
    eeb0:	ldr	pc, [fp, pc, ror #28]
    eeb4:	streq	pc, [r1], #-111	; 0xffffff91
    eeb8:			; <UNDEFINED> instruction: 0xf7f3e798
    eebc:	svclt	0x0000e8ac
    eec0:	andeq	fp, r1, r2, asr #1
    eec4:	andeq	r0, r0, r4, lsl r2
    eec8:	strdeq	r8, [r0], -ip
    eecc:	andeq	r9, r0, r6, asr #12
    eed0:	andeq	r7, r0, r2, ror #19
    eed4:	andeq	r9, r0, r2, lsl #3
    eed8:	andeq	r7, r0, r4, ror #2
    eedc:	ldrdeq	sl, [r1], -r2
    eee0:	andeq	r9, r0, r8, ror r5
    eee4:	andeq	r9, r0, ip, asr #19
    eee8:	muleq	r0, r2, r0
    eeec:	muleq	r0, r6, r9
    eef0:	andeq	r9, r0, sl, ror #9
    eef4:	andeq	r9, r0, r4, ror #18
    eef8:	andeq	r9, r0, ip, lsr #32
    eefc:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    ef00:			; <UNDEFINED> instruction: 0xf7fe4604
    ef04:	ldrdlt	pc, [r8, -fp]
    ef08:	ldclt	0, cr2, [r0, #-0]
    ef0c:	pop	{r5, r9, sl, lr}
    ef10:			; <UNDEFINED> instruction: 0xf7fe4010
    ef14:			; <UNDEFINED> instruction: 0xf06fba8d
    ef18:	ldrbmi	r0, [r0, -r1]!
    ef1c:	svcmi	0x00f0e92d
    ef20:	blhi	ca3dc <ASN1_STRING_length@plt+0xc81c8>
    ef24:	andls	fp, fp, #151	; 0x97
    ef28:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    ef2c:			; <UNDEFINED> instruction: 0xf8df930e
    ef30:	ldrbtmi	r3, [sl], #-1376	; 0xfffffaa0
    ef34:	ldmpl	r3, {r3, r8, ip, pc}^
    ef38:	ldmdavs	fp, {r1, r5, r9, fp, ip, pc}
    ef3c:			; <UNDEFINED> instruction: 0xf04f9315
    ef40:	movwcs	r0, #768	; 0x300
    ef44:	blls	8f3b98 <ASN1_STRING_length@plt+0x8f1984>
    ef48:	andls	r9, pc, #9
    ef4c:	stmdacs	r0, {r1, r3, r8, r9, ip, pc}
    ef50:	subhi	pc, r7, #0
    ef54:	movweq	pc, #32785	; 0x8011	; <UNPREDICTABLE>
    ef58:			; <UNDEFINED> instruction: 0xf000930c
    ef5c:	blls	26f65c <ASN1_STRING_length@plt+0x26d448>
    ef60:	blcs	297d4 <ASN1_STRING_length@plt+0x275c0>
    ef64:	adchi	pc, r5, r0
    ef68:			; <UNDEFINED> instruction: 0xf4139b08
    ef6c:			; <UNDEFINED> instruction: 0xf0002580
    ef70:	stmdbls	r9, {r5, r7, pc}
    ef74:	bleq	24d0c0 <ASN1_STRING_length@plt+0x24aeac>
    ef78:	blx	10ccf78 <ASN1_STRING_length@plt+0x10cad64>
    ef7c:			; <UNDEFINED> instruction: 0xf0402800
    ef80:	ldcls	0, cr8, [r3], {136}	; 0x88
    ef84:			; <UNDEFINED> instruction: 0xf3c39b08
    ef88:	sfmcs	f0, 4, [r0], {128}	; 0x80
    ef8c:	subshi	pc, sp, #64	; 0x40
    ef90:	strtmi	r9, [r1], -r9, lsl #26
    ef94:	stmdavs	r8!, {r1, r2, r9, ip, pc}
    ef98:	stc2l	7, cr15, [r6], {251}	; 0xfb
    ef9c:	strtmi	r6, [r1], -r8, lsr #16
    efa0:	ldc2l	7, cr15, [r2], #1004	; 0x3ec
    efa4:	bls	1a084c <ASN1_STRING_length@plt+0x19e638>
    efa8:	tstcs	r1, r3, lsl fp
    efac:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    efb0:	vmull.p8	<illegal reg q8.5>, d0, d5
    efb4:	blls	4ef224 <ASN1_STRING_length@plt+0x4ed010>
    efb8:	blls	233bdc <ASN1_STRING_length@plt+0x2319c8>
    efbc:			; <UNDEFINED> instruction: 0xf10003da
    efc0:			; <UNDEFINED> instruction: 0xf8df81b1
    efc4:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    efc8:	bcc	44a7f0 <ASN1_STRING_length@plt+0x4485dc>
    efcc:	blcs	35bf0 <ASN1_STRING_length@plt+0x339dc>
    efd0:	addhi	pc, fp, r0
    efd4:	ldmvs	pc, {r0, r1, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    efd8:			; <UNDEFINED> instruction: 0xf7ff4638
    efdc:			; <UNDEFINED> instruction: 0x4604fbd1
    efe0:			; <UNDEFINED> instruction: 0xf7ff4638
    efe4:	blls	34e248 <ASN1_STRING_length@plt+0x34c034>
    efe8:	blcs	209f0 <ASN1_STRING_length@plt+0x1e7dc>
    efec:	adcshi	pc, sp, r0
    eff0:	adcsmi	r9, fp, #9216	; 0x2400
    eff4:	sbchi	pc, sl, r0
    eff8:			; <UNDEFINED> instruction: 0xf0002c00
    effc:			; <UNDEFINED> instruction: 0x462080d9
    f000:	svc	0x0064f7f2
    f004:			; <UNDEFINED> instruction: 0xf1bb4683
    f008:			; <UNDEFINED> instruction: 0xf0000f00
    f00c:			; <UNDEFINED> instruction: 0xf10b80d1
    f010:			; <UNDEFINED> instruction: 0xf04f0002
    f014:			; <UNDEFINED> instruction: 0xf7f20900
    f018:	strbmi	lr, [sl], ip, ror #31
    f01c:	strtmi	r9, [r1], -r6
    f020:	stmdals	r6, {r1, r3, r4, r6, r9, sl, lr}
    f024:	streq	pc, [r1], #-267	; 0xfffffef5
    f028:	svc	0x0058f7f2
    f02c:			; <UNDEFINED> instruction: 0x23209a06
    f030:	streq	lr, [sl], -r4, lsl #22
    f034:	andcc	pc, fp, r2, lsl #16
    f038:	svceq	0x0000f1b9
    f03c:	addhi	pc, lr, r0, asr #32
    f040:			; <UNDEFINED> instruction: 0xf04f9a06
    f044:	ldrpl	r0, [r1, #256]	; 0x100
    f048:	svceq	0x0000f1b8
    f04c:			; <UNDEFINED> instruction: 0xf897d04f
    f050:			; <UNDEFINED> instruction: 0x07993038
    f054:	blls	2c4188 <ASN1_STRING_length@plt+0x2c1f74>
    f058:	bcs	3b52c <ASN1_STRING_length@plt+0x39318>
    f05c:	orrshi	pc, r9, r0
    f060:	tstcs	r1, sl, lsl #22
    f064:			; <UNDEFINED> instruction: 0x47984638
    f068:			; <UNDEFINED> instruction: 0xf0139b08
    f06c:			; <UNDEFINED> instruction: 0xf0000b10
    f070:	stmdals	r6, {r0, r2, r6, r7, pc}
    f074:	mcr	7, 6, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
    f078:	mlascc	r8, r7, r8, pc	; <UNPREDICTABLE>
    f07c:	strle	r0, [r0], #-1883	; 0xfffff8a5
    f080:	blls	1d8488 <ASN1_STRING_length@plt+0x1d6274>
    f084:	ldmdavs	fp, {r0, r1, r4, fp, ip, pc}
    f088:	movwls	r4, #29315	; 0x7283
    f08c:			; <UNDEFINED> instruction: 0xf7fed19e
    f090:			; <UNDEFINED> instruction: 0xf8dffd57
    f094:	blmi	fff980ac <ASN1_STRING_length@plt+0xfff95e98>
    f098:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f09c:	blls	56910c <ASN1_STRING_length@plt+0x566ef8>
    f0a0:			; <UNDEFINED> instruction: 0xf040405a
    f0a4:	strtmi	r8, [r8], -r1, lsr #3
    f0a8:	ldc	0, cr11, [sp], #92	; 0x5c
    f0ac:	pop	{r1, r8, r9, fp, pc}
    f0b0:	blls	233078 <ASN1_STRING_length@plt+0x230e64>
    f0b4:	strcc	pc, [r0, #1043]	; 0x413
    f0b8:	svcge	0x005bf47f
    f0bc:	strcc	pc, [r0, #-1043]	; 0xfffffbed
    f0c0:	svcge	0x0057f47f
    f0c4:	ldmdavs	r8!, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    f0c8:	ldc2	7, cr15, [r2, #1000]	; 0x3e8
    f0cc:	vsub.i8	d2, d0, d2
    f0d0:	strbmi	r8, [r0], -r7, lsr #3
    f0d4:	mrc	7, 4, APSR_nzcv, cr14, cr2, {7}
    f0d8:			; <UNDEFINED> instruction: 0xf7f29806
    f0dc:			; <UNDEFINED> instruction: 0xf897ee9c
    f0e0:	smmlareq	pc, r8, r0, r3	; <UNPREDICTABLE>
    f0e4:			; <UNDEFINED> instruction: 0xf06fd5cc
    f0e8:	ldmdals	r3, {r0, r2, r4, r8, sl}
    f0ec:	blls	2c9030 <ASN1_STRING_length@plt+0x2c6e1c>
    f0f0:	blls	1bb604 <ASN1_STRING_length@plt+0x1b93f0>
    f0f4:			; <UNDEFINED> instruction: 0xf0002b00
    f0f8:			; <UNDEFINED> instruction: 0x461a81b2
    f0fc:	tstcs	r0, sl, lsl #22
    f100:			; <UNDEFINED> instruction: 0x47984638
    f104:	ldrbeq	r9, [lr], r8, lsl #22
    f108:			; <UNDEFINED> instruction: 0x4619d4b3
    f10c:	ldrtmi	r9, [r8], -r6, lsl #20
    f110:			; <UNDEFINED> instruction: 0xf9f8f7ff
    f114:	adcsmi	r9, fp, #9216	; 0x2400
    f118:			; <UNDEFINED> instruction: 0xf110bf08
    f11c:			; <UNDEFINED> instruction: 0x46050f11
    f120:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    f124:	stmdals	r6, {sl, sp}
    f128:	mrc	7, 3, APSR_nzcv, cr4, cr2, {7}
    f12c:	subsle	r2, r8, r0, lsl #24
    f130:	ldreq	r9, [r8], r8, lsl #22
    f134:	ldmdals	r3, {r2, r5, r7, r8, sl, ip, lr, pc}
    f138:	ldreq	pc, [r0, #-111]	; 0xffffff91
    f13c:	blls	308fe0 <ASN1_STRING_length@plt+0x306dcc>
    f140:	eorsle	r2, r5, r0, lsl #22
    f144:			; <UNDEFINED> instruction: 0xf7f2980b
    f148:	strmi	lr, [r6], -r2, asr #29
    f14c:	andcc	fp, r2, r0, lsl #7
    f150:			; <UNDEFINED> instruction: 0xf7f246b2
    f154:			; <UNDEFINED> instruction: 0xf8ddef4e
    f158:	andls	r9, r6, ip, lsr #32
    f15c:	ldrbmi	r9, [r2], -r6, lsl #22
    f160:	ldmdbne	r8, {r0, r3, r6, r9, sl, lr}
    f164:	mrc	7, 5, APSR_nzcv, cr10, cr2, {7}
    f168:	ldrtmi	lr, [r8], -sl, ror #14
    f16c:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    f170:			; <UNDEFINED> instruction: 0xf63f2801
    f174:	blls	27ae70 <ASN1_STRING_length@plt+0x278c5c>
    f178:			; <UNDEFINED> instruction: 0xf7fa6818
    f17c:	stmdacs	r6, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    f180:	adcshi	pc, lr, r0, lsl #6
    f184:	adcsmi	r9, fp, #9216	; 0x2400
    f188:			; <UNDEFINED> instruction: 0xe779d0d2
    f18c:	sbcsle	r2, r6, r0, lsl #24
    f190:			; <UNDEFINED> instruction: 0xf7f24620
    f194:	blls	30ac0c <ASN1_STRING_length@plt+0x3089f8>
    f198:	blcs	20bac <ASN1_STRING_length@plt+0x1e998>
    f19c:	svcge	0x0033f43f
    f1a0:			; <UNDEFINED> instruction: 0xf7f2980b
    f1a4:	b	170abfc <ASN1_STRING_length@plt+0x17089e8>
    f1a8:	strmi	r0, [r6], -r0, lsl #6
    f1ac:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    f1b0:	svceq	0x0000f1b8
    f1b4:			; <UNDEFINED> instruction: 0xf897d00d
    f1b8:			; <UNDEFINED> instruction: 0x079e3038
    f1bc:	subeq	pc, r0, r3, asr #7
    f1c0:	blls	2c41e4 <ASN1_STRING_length@plt+0x2c1fd0>
    f1c4:			; <UNDEFINED> instruction: 0xf0002b00
    f1c8:	bmi	fed2f434 <ASN1_STRING_length@plt+0xfed2d220>
    f1cc:	ldrbtmi	r9, [sl], #-6
    f1d0:	blls	2c8ef0 <ASN1_STRING_length@plt+0x2c6cdc>
    f1d4:	rsbsle	r2, lr, r0, lsl #22
    f1d8:	movwcs	r4, #2737	; 0xab1
    f1dc:	ldrbtmi	r9, [sl], #-774	; 0xfffffcfa
    f1e0:			; <UNDEFINED> instruction: 0xf115e78c
    f1e4:			; <UNDEFINED> instruction: 0xf43f0f11
    f1e8:			; <UNDEFINED> instruction: 0xf897af4b
    f1ec:	smmlareq	r9, r8, r0, r3
    f1f0:	svcge	0x0046f57f
    f1f4:			; <UNDEFINED> instruction: 0xf6bf2d00
    f1f8:	ldrb	sl, [r6, -r4, asr #30]!
    f1fc:			; <UNDEFINED> instruction: 0xf7ff4638
    f200:	strmi	pc, [r4], -r9, lsl #23
    f204:			; <UNDEFINED> instruction: 0xf0002800
    f208:	blls	1af6ec <ASN1_STRING_length@plt+0x1ad4d8>
    f20c:	rsbsle	r2, r1, r0, lsl #22
    f210:			; <UNDEFINED> instruction: 0x461d4618
    f214:	mrc	7, 2, APSR_nzcv, cr10, cr2, {7}
    f218:	blls	260c2c <ASN1_STRING_length@plt+0x25ea18>
    f21c:	blne	ff6e0aa4 <ASN1_STRING_length@plt+0xff6de890>
    f220:			; <UNDEFINED> instruction: 0xf383fab3
    f224:	tstls	r1, #1490944	; 0x16c000
    f228:	mrc	7, 2, APSR_nzcv, cr0, cr2, {7}
    f22c:	strtmi	r4, [r0], -r1, lsl #13
    f230:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
    f234:			; <UNDEFINED> instruction: 0xf948f7fa
    f238:	stmdacs	r0, {r7, r9, sl, lr}
    f23c:	sbchi	pc, r6, r0
    f240:	movweq	pc, #53675	; 0xd1ab	; <UNPREDICTABLE>
    f244:	movwls	r4, #54954	; 0xd6aa
    f248:	eor	r9, r7, r0, lsl r7
    f24c:			; <UNDEFINED> instruction: 0xf1a99b0d
    f250:	bl	fe910e8c <ASN1_STRING_length@plt+0xfe90ec78>
    f254:	strcc	r0, [sp], #-1544	; 0xfffff9f8
    f258:	blne	fefe04c4 <ASN1_STRING_length@plt+0xfefde2b0>
    f25c:	andeq	pc, r1, r9, lsl #2
    f260:	mcr	7, 6, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
    f264:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f268:	adchi	pc, ip, r0
    f26c:	ldrtmi	r4, [r2], -r1, asr #12
    f270:	mrc	7, 1, APSR_nzcv, cr4, cr2, {7}
    f274:			; <UNDEFINED> instruction: 0x4651465a
    f278:			; <UNDEFINED> instruction: 0xf7f219a8
    f27c:	bl	30ab44 <ASN1_STRING_length@plt+0x308930>
    f280:	strtmi	r0, [r8], #-6
    f284:			; <UNDEFINED> instruction: 0x4621463a
    f288:	mcr	7, 1, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
    f28c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f290:			; <UNDEFINED> instruction: 0xf8054640
    f294:	strtmi	r3, [r8], r9
    f298:	ldc	7, cr15, [ip, #968]!	; 0x3c8
    f29c:	bne	44ab04 <ASN1_STRING_length@plt+0x4488f0>
    f2a0:			; <UNDEFINED> instruction: 0xf7f24640
    f2a4:			; <UNDEFINED> instruction: 0x4604ee70
    f2a8:	bicle	r2, pc, r0, lsl #16
    f2ac:	svcls	0x00109b0e
    f2b0:	suble	r2, fp, r0, lsl #22
    f2b4:	strbmi	r9, [r1], -pc, lsl #20
    f2b8:			; <UNDEFINED> instruction: 0x47984638
    f2bc:			; <UNDEFINED> instruction: 0x46059b11
    f2c0:	svceq	0x0011f115
    f2c4:	svclt	0x00144640
    f2c8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    f2cc:	ldrmi	r4, [ip], -r3, lsr #32
    f2d0:	stc	7, cr15, [r0, #968]!	; 0x3c8
    f2d4:	movwls	lr, #26407	; 0x6727
    f2d8:			; <UNDEFINED> instruction: 0xf7ffe714
    f2dc:	stmdacs	r1, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    f2e0:	mrcge	6, 1, APSR_nzcv, cr13, cr15, {1}
    f2e4:			; <UNDEFINED> instruction: 0xf0139b08
    f2e8:	svclt	0x00140f20
    f2ec:	ldreq	pc, [r0, #-111]	; 0xffffff91
    f2f0:	strb	r2, [lr], r0, lsl #10
    f2f4:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    f2f8:	usada8	lr, sp, r6, r4
    f2fc:	ldrt	r9, [r3], r6, lsl #6
    f300:	vtst.8	d22, d16, d28
    f304:	stmdami	r8!, {r2, r5, r8, r9, ip, lr}^
    f308:	bmi	1a1772c <ASN1_STRING_length@plt+0x1a15518>
    f30c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    f310:	stmdals	r9, {r0, sl}
    f314:	andls	r4, r0, #2046820352	; 0x7a000000
    f318:	stmdavs	r0, {r0, r2, r5, r6, r9, fp, lr}
    f31c:			; <UNDEFINED> instruction: 0xf7fa447a
    f320:			; <UNDEFINED> instruction: 0xe72ffc37
    f324:	blge	535350 <ASN1_STRING_length@plt+0x53313c>
    f328:	tstcs	r1, r7, lsl #20
    f32c:	stmdavs	r0, {r2, r4, sl, ip, pc}
    f330:			; <UNDEFINED> instruction: 0xf9e2f7ff
    f334:			; <UNDEFINED> instruction: 0xf6ff1e05
    f338:	ldmdals	r3, {r2, r3, r5, r7, r9, sl, fp, sp, pc}
    f33c:	stc2	7, cr15, [r0], {254}	; 0xfe
    f340:	movwls	r9, #31508	; 0x7b14
    f344:	eorsle	r2, sl, r0, lsl #22
    f348:			; <UNDEFINED> instruction: 0xe63a9313
    f34c:			; <UNDEFINED> instruction: 0xf7ff4638
    f350:	strmi	pc, [r4], -r5, asr #16
    f354:			; <UNDEFINED> instruction: 0xf7fa6838
    f358:	stmdacs	r6, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
    f35c:	ldclmi	12, cr13, [r5, #-112]	; 0xffffff90
    f360:	strtmi	r2, [r1], -r1, lsl #4
    f364:			; <UNDEFINED> instruction: 0x4628447d
    f368:	svc	0x0018f7f2
    f36c:			; <UNDEFINED> instruction: 0xf7f24640
    f370:	strmi	lr, [r6], -r2, ror #25
    f374:			; <UNDEFINED> instruction: 0xf7f24628
    f378:	ldclne	12, cr14, [r2], #-544	; 0xfffffde0
    f37c:			; <UNDEFINED> instruction: 0xf416d036
    f380:			; <UNDEFINED> instruction: 0xf3c64f7f
    f384:			; <UNDEFINED> instruction: 0xf47f2507
    f388:			; <UNDEFINED> instruction: 0x4640ae9e
    f38c:	stcl	7, cr15, [r2, #-968]	; 0xfffffc38
    f390:	bmi	1288d54 <ASN1_STRING_length@plt+0x1286b40>
    f394:			; <UNDEFINED> instruction: 0xe663447a
    f398:	vadd.f32	q10, q0, q4
    f39c:	bmi	121c2e8 <ASN1_STRING_length@plt+0x121a0d4>
    f3a0:	ldmdavs	r8!, {r0, r1, r2, r8, sp}
    f3a4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    f3a8:	stmib	sp, {r1, r2, r6, r9, sl, fp, lr}^
    f3ac:	bmi	11987b4 <ASN1_STRING_length@plt+0x11965a0>
    f3b0:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    f3b4:	ldrbtmi	r6, [sl], #-2050	; 0xfffff7fe
    f3b8:	blx	ffacd3aa <ASN1_STRING_length@plt+0xffacb196>
    f3bc:	vst1.64	{d30}, [pc]
    f3c0:	strbt	r3, [r6], -r0, lsl #11
    f3c4:	svcls	0x00104640
    f3c8:	stc	7, cr15, [r4, #-968]!	; 0xfffffc38
    f3cc:			; <UNDEFINED> instruction: 0xf7f29806
    f3d0:			; <UNDEFINED> instruction: 0xf897ed22
    f3d4:	smmlareq	fp, r8, r0, r3
    f3d8:	mrcge	5, 2, APSR_nzcv, cr2, cr15, {3}
    f3dc:	streq	pc, [fp, #-111]	; 0xffffff91
    f3e0:			; <UNDEFINED> instruction: 0xf06fe683
    f3e4:	ldrb	r0, [r4], -r1, lsl #10
    f3e8:	mrc	7, 0, APSR_nzcv, cr4, cr2, {7}
    f3ec:			; <UNDEFINED> instruction: 0xf7fa6838
    f3f0:	stmdacs	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f3f4:	mcrge	7, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    f3f8:	vst1.8	{d20-d21}, [pc :256], r4
    f3fc:	ldcmi	3, cr7, [r4, #-472]!	; 0xfffffe28
    f400:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    f404:	andls	r4, r0, #3342336	; 0x330000
    f408:	bmi	ce0604 <ASN1_STRING_length@plt+0xcde3f0>
    f40c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    f410:	stmib	sp, {r0, r1, sl, pc}^
    f414:	ldrbtmi	r0, [sl], #-1281	; 0xfffffaff
    f418:			; <UNDEFINED> instruction: 0xf7fa6838
    f41c:			; <UNDEFINED> instruction: 0xe658fbb9
    f420:	vadd.i8	d20, d0, d30
    f424:	bmi	b9c3a4 <ASN1_STRING_length@plt+0xb9a190>
    f428:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    f42c:	ldrbtmi	r4, [sl], #-3629	; 0xfffff1d3
    f430:	andcs	lr, r0, sp, asr #19
    f434:	ldrbtmi	r4, [lr], #-2604	; 0xfffff5d4
    f438:	strmi	lr, [r4, #-2509]	; 0xfffff633
    f43c:	stmdavs	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    f440:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    f444:	blx	fe94d436 <ASN1_STRING_length@plt+0xfe94b222>
    f448:	blmi	a48d5c <ASN1_STRING_length@plt+0xa46b48>
    f44c:	adcmi	pc, r5, #64, 4
    f450:	stmdami	r8!, {r0, r1, r2, r5, r8, fp, lr}
    f454:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f458:			; <UNDEFINED> instruction: 0xf7f24478
    f45c:	bmi	9ca754 <ASN1_STRING_length@plt+0x9c8540>
    f460:			; <UNDEFINED> instruction: 0xe64b447a
    f464:	andeq	lr, r6, fp, lsl #22
    f468:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    f46c:	ldrtmi	r3, [r2], r2
    f470:	ldc	7, cr15, [lr, #968]!	; 0x3c8
    f474:	ldrb	r9, [r2, #6]
    f478:	vqdmulh.s<illegal width 8>	d20, d0, d16
    f47c:	stmdbmi	r0!, {r0, r2, r4, r5, r6, r7, r9, ip, sp}
    f480:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    f484:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f488:	stc	7, cr15, [r4], #968	; 0x3c8
    f48c:	muleq	r1, r6, lr
    f490:	andeq	r0, r0, r4, lsl r2
    f494:	andeq	r6, r0, sl, ror #1
    f498:	andeq	sl, r1, r0, lsr sp
    f49c:	andeq	r7, r0, r2, lsr #17
    f4a0:	muleq	r0, r2, r8
    f4a4:	andeq	r7, r0, sl, ror r7
    f4a8:	andeq	r9, r0, r8, ror #1
    f4ac:	andeq	r9, r0, r4, lsr #9
    f4b0:			; <UNDEFINED> instruction: 0x00008bb4
    f4b4:	andeq	r5, r0, ip, asr sp
    f4b8:	ldrdeq	r7, [r0], -ip
    f4bc:	andeq	r6, r0, r8, ror #23
    f4c0:	andeq	r9, r0, sl, asr #7
    f4c4:	ldrdeq	r5, [r0], -ip
    f4c8:	andeq	r8, r0, sl, lsl fp
    f4cc:	andeq	r9, r0, lr, ror #6
    f4d0:	andeq	r5, r0, r4, lsl #19
    f4d4:	andeq	r9, r0, r0, lsl r0
    f4d8:			; <UNDEFINED> instruction: 0x00008aba
    f4dc:	andeq	r9, r0, r6, lsr #32
    f4e0:	andeq	r9, r0, r2, asr #6
    f4e4:	andeq	r5, r0, r6, asr r9
    f4e8:	muleq	r0, r0, sl
    f4ec:	muleq	r0, ip, r1
    f4f0:	andeq	r8, r0, sl, ror sl
    f4f4:	andeq	r8, r0, ip, ror pc
    f4f8:	andeq	r7, r0, r0, lsl r6
    f4fc:	andeq	r9, r0, r2, asr r1
    f500:	andeq	r8, r0, ip, asr #20
    f504:	andeq	r5, r0, sl, lsr r9
    f508:	bmi	fe4e1b58 <ASN1_STRING_length@plt+0xfe4df944>
    f50c:	svcmi	0x00f0e92d
    f510:			; <UNDEFINED> instruction: 0xf5ad4479
    f514:			; <UNDEFINED> instruction: 0xf06f5d81
    f518:	addlt	r0, r3, r1, lsl #8
    f51c:			; <UNDEFINED> instruction: 0xf50d588a
    f520:			; <UNDEFINED> instruction: 0xf10d5381
    f524:	movwcc	r0, #18728	; 0x4928
    f528:	andsvs	r6, sl, r2, lsl r8
    f52c:	andeq	pc, r0, #79	; 0x4f
    f530:	ldcmi	8, cr15, [r0], {73}	; 0x49
    f534:	rsble	r2, ip, r0, lsl #16
    f538:			; <UNDEFINED> instruction: 0xf1a96882
    f53c:	cfstrsmi	mvf0, [r7, #16]
    f540:	orrpl	pc, r0, #1325400064	; 0x4f000000
    f544:			; <UNDEFINED> instruction: 0x46074619
    f548:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
    f54c:	strtmi	r2, [r0], -r1, lsl #4
    f550:			; <UNDEFINED> instruction: 0xf7f29500
    f554:	strtmi	lr, [r0], -r0, lsl #26
    f558:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    f55c:	stcl	7, cr15, [r8], #968	; 0x3c8
    f560:	movwls	r1, #24067	; 0x5e03
    f564:	ldmdbmi	lr!, {r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    f568:	andcs	pc, r0, #1325400064	; 0x4f000000
    f56c:			; <UNDEFINED> instruction: 0xf7f24479
    f570:	mcrne	12, 0, lr, cr5, cr14, {3}
    f574:	ldmdbmi	fp!, {r0, r1, r2, r3, r4, r6, r9, fp, ip, lr, pc}^
    f578:	ldrbtmi	r4, [r9], #-2171	; 0xfffff785
    f57c:			; <UNDEFINED> instruction: 0xf7f24478
    f580:			; <UNDEFINED> instruction: 0x4605ecb4
    f584:			; <UNDEFINED> instruction: 0xf0002800
    f588:			; <UNDEFINED> instruction: 0xf8df80c1
    f58c:			; <UNDEFINED> instruction: 0xf1a9b1e0
    f590:			; <UNDEFINED> instruction: 0xf04f0a0c
    f594:	ldrbtmi	r0, [fp], #2048	; 0x800
    f598:	vst1.8	{d20-d22}, [pc :128], sl
    f59c:	strtmi	r5, [r0], -r0, lsl #3
    f5a0:	bl	fed4d570 <ASN1_STRING_length@plt+0xfed4b35c>
    f5a4:	strtmi	fp, [r0], -r8, ror #6
    f5a8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f5ac:	stc	7, cr15, [lr], {242}	; 0xf2
    f5b0:			; <UNDEFINED> instruction: 0x46594652
    f5b4:	strtmi	r4, [r0], -r6, lsl #12
    f5b8:	ldcl	7, cr15, [r0, #-968]	; 0xfffffc38
    f5bc:	ldmvs	r9!, {r5, r8, ip, sp, pc}
    f5c0:	ldcl	7, cr15, [r2, #968]!	; 0x3c8
    f5c4:	rsble	r2, r1, r0, lsl #16
    f5c8:			; <UNDEFINED> instruction: 0xf8164426
    f5cc:	blcs	29e5d8 <ASN1_STRING_length@plt+0x29c3c4>
    f5d0:	strtmi	sp, [sl], -r2, ror #1
    f5d4:	orrpl	pc, r0, pc, asr #8
    f5d8:			; <UNDEFINED> instruction: 0xf7f24620
    f5dc:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    f5e0:			; <UNDEFINED> instruction: 0x4620d0da
    f5e4:	ldcl	7, cr15, [r2], #-968	; 0xfffffc38
    f5e8:			; <UNDEFINED> instruction: 0xf8104420
    f5ec:	blcs	29e5f8 <ASN1_STRING_length@plt+0x29c3e4>
    f5f0:	strtmi	sp, [sl], -pc, ror #3
    f5f4:	orrpl	pc, r0, pc, asr #8
    f5f8:			; <UNDEFINED> instruction: 0xf7f24620
    f5fc:	stmdacs	r0, {r3, r7, r8, r9, fp, sp, lr, pc}
    f600:			; <UNDEFINED> instruction: 0x4628d1d1
    f604:	bl	1f4d5d4 <ASN1_STRING_length@plt+0x1f4b3c0>
    f608:			; <UNDEFINED> instruction: 0xf7f29805
    f60c:			; <UNDEFINED> instruction: 0xf859ecc2
    f610:	ldmdbmi	r7, {r4, sl, fp, lr}^
    f614:	orrpl	pc, r1, #54525952	; 0x3400000
    f618:	movwcc	r4, #19023	; 0x4a4f
    f61c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    f620:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    f624:			; <UNDEFINED> instruction: 0xf0404051
    f628:			; <UNDEFINED> instruction: 0x46208093
    f62c:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    f630:	pop	{r0, r1, ip, sp, pc}
    f634:			; <UNDEFINED> instruction: 0xf1a98ff0
    f638:	andcs	r0, sl, #16, 12	; 0x1000000
    f63c:			; <UNDEFINED> instruction: 0xf7fa4631
    f640:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
    f644:	strtmi	sp, [r8], -sp, lsl #22
    f648:	stc	7, cr15, [r2], #968	; 0x3c8
    f64c:			; <UNDEFINED> instruction: 0xf7f29805
    f650:			; <UNDEFINED> instruction: 0xf859eca0
    f654:	bfi	r4, r0, #24, #5
    f658:	ldc	7, cr15, [r8, #968]!	; 0x3c8
    f65c:	rsbmi	r6, r4, #4, 16	; 0x40000
    f660:	ldmdavs	r8!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f664:	blx	ff14d654 <ASN1_STRING_length@plt+0xff14b440>
    f668:	stclle	8, cr2, [ip, #8]!
    f66c:	vceq.f32	q10, q0, <illegal reg q0.5>
    f670:	bmi	106c30c <ASN1_STRING_length@plt+0x106a0f8>
    f674:	strls	r2, [r2], #-259	; 0xfffffefd
    f678:	ldmdavs	r8!, {r1, r2, r3, r4, r5, r6, sl, lr}
    f67c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    f680:	bmi	f98e88 <ASN1_STRING_length@plt+0xf96c74>
    f684:			; <UNDEFINED> instruction: 0xf7fa447a
    f688:	ldrb	pc, [ip, r3, lsl #21]	; <UNPREDICTABLE>
    f68c:			; <UNDEFINED> instruction: 0x46594652
    f690:	stcl	7, cr15, [r4], #968	; 0x3c8
    f694:	tstlt	r8, #4, 12	; 0x400000
    f698:	smlatbeq	r8, r9, r1, pc	; <UNPREDICTABLE>
    f69c:			; <UNDEFINED> instruction: 0xf7f2220a
    f6a0:			; <UNDEFINED> instruction: 0xf859ec3c
    f6a4:	adcmi	r3, r3, #8, 24	; 0x800
    f6a8:	ldmdavc	fp, {r0, ip, lr, pc}
    f6ac:	ldmdavs	r8!, {r0, r1, r3, r5, r7, r8, ip, sp, pc}
    f6b0:	blx	fe7cd6a0 <ASN1_STRING_length@plt+0xfe7cb48c>
    f6b4:	stcle	8, cr2, [r4, #8]!
    f6b8:	vfma.f32	d20, d0, d17
    f6bc:	bmi	c6c3dc <ASN1_STRING_length@plt+0xc6a1c8>
    f6c0:			; <UNDEFINED> instruction: 0xf8cd2103
    f6c4:	ldrbtmi	r8, [ip], #-8
    f6c8:	ldrbtmi	r6, [sl], #-2104	; 0xfffff7c8
    f6cc:	strcs	lr, [r0], #-2509	; 0xfffff633
    f6d0:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    f6d4:	blx	174d6c4 <ASN1_STRING_length@plt+0x174b4b0>
    f6d8:			; <UNDEFINED> instruction: 0xf849e793
    f6dc:			; <UNDEFINED> instruction: 0xe7900c10
    f6e0:			; <UNDEFINED> instruction: 0xf7fa6838
    f6e4:	stmdacs	r2, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
    f6e8:	stcmi	13, cr13, [r8], #-556	; 0xfffffdd4
    f6ec:	teqvc	pc, #64, 4	; <UNPREDICTABLE>
    f6f0:	tstcs	r3, r7, lsr #20
    f6f4:	andhi	pc, r8, sp, asr #17
    f6f8:	ldmdavs	r8!, {r2, r3, r4, r5, r6, sl, lr}
    f6fc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    f700:	bmi	918708 <ASN1_STRING_length@plt+0x9164f4>
    f704:			; <UNDEFINED> instruction: 0xf7fa447a
    f708:	ldrb	pc, [sl, -r3, asr #20]!	; <UNPREDICTABLE>
    f70c:	ldcl	7, cr15, [lr, #-968]	; 0xfffffc38
    f710:	ldmdavs	r8!, {r0, r2, r9, sl, lr}
    f714:			; <UNDEFINED> instruction: 0xf7fa682c
    f718:	rsbmi	pc, r4, #438272	; 0x6b000
    f71c:	stcle	8, cr2, [r3], {2}
    f720:			; <UNDEFINED> instruction: 0xf7f29805
    f724:			; <UNDEFINED> instruction: 0xe774ec36
    f728:	ldmdavs	sp!, {r3, r5, fp, sp, lr}
    f72c:	b	fe54d6fc <ASN1_STRING_length@plt+0xfe54b4e8>
    f730:	vpmin.s8	d20, d0, d9
    f734:	ldmdbmi	r9, {r1, r2, r3, r5, r8, r9, ip, sp, lr}
    f738:	andls	r4, r0, #2046820352	; 0x7a000000
    f73c:	ldrbtmi	r4, [r9], #-2584	; 0xfffff5e8
    f740:	tstcs	r3, r1, lsl #2
    f744:	andls	r4, r2, sl, ror r4
    f748:			; <UNDEFINED> instruction: 0xf7fa4628
    f74c:	strb	pc, [r7, r1, lsr #20]!	; <UNPREDICTABLE>
    f750:	stcl	7, cr15, [r0], #-968	; 0xfffffc38
    f754:			; <UNDEFINED> instruction: 0x0001a8b8
    f758:	andeq	r0, r0, r4, lsl r2
    f75c:	andeq	r8, r0, r2, asr #30
    f760:	andeq	r8, r0, r0, lsr pc
    f764:	andeq	r7, r0, lr, lsr #27
    f768:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    f76c:	muleq	r0, r2, r1
    f770:	andeq	sl, r1, ip, lsr #15
    f774:	andeq	r8, r0, r0, lsr lr
    f778:			; <UNDEFINED> instruction: 0x000091bc
    f77c:	andeq	r8, r0, ip, asr #16
    f780:	andeq	r8, r0, r6, lsl #28
    f784:	andeq	r9, r0, lr, ror #2
    f788:	strdeq	r8, [r0], -lr
    f78c:	ldrdeq	r8, [r0], -r4
    f790:	andeq	r9, r0, ip, lsr r1
    f794:	andeq	r8, r0, ip, asr #15
    f798:	andeq	r9, r0, r0, lsl #2
    f79c:	andeq	r8, r0, r6, asr #24
    f7a0:	andeq	r8, r0, ip, lsl #15
    f7a4:	bmi	1121cb8 <ASN1_STRING_length@plt+0x111faa4>
    f7a8:	mvnsmi	lr, sp, lsr #18
    f7ac:			; <UNDEFINED> instruction: 0xf5ad4479
    f7b0:	addlt	r5, r6, r0, lsl #27
    f7b4:			; <UNDEFINED> instruction: 0xf50d588a
    f7b8:	tstcc	r4, #128, 6
    f7bc:	andsvs	r6, sl, r2, lsl r8
    f7c0:	andeq	pc, r0, #79	; 0x4f
    f7c4:	rsbsle	r2, r0, r0, lsl #16
    f7c8:	svcge	0x00066885
    f7cc:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    f7d0:	vst2.8	{d20,d22}, [pc :256], sl
    f7d4:	andcs	r5, r1, #128, 6
    f7d8:			; <UNDEFINED> instruction: 0x46044479
    f7dc:	strne	lr, [r0, #-2509]	; 0xfffff633
    f7e0:	ldrmi	r4, [r9], -r0, asr #12
    f7e4:	bl	fedcd7b4 <ASN1_STRING_length@plt+0xfedcb5a0>
    f7e8:	vst1.16	{d20-d22}, [pc], r0
    f7ec:			; <UNDEFINED> instruction: 0xf7f22100
    f7f0:	vmlane.f64	d14, d22, d16
    f7f4:			; <UNDEFINED> instruction: 0xf1a7db1e
    f7f8:	andcs	r0, sl, #8, 2
    f7fc:			; <UNDEFINED> instruction: 0xff7af7f9
    f800:	ldrtmi	r4, [r0], -r5, lsl #12
    f804:	bl	ff14d7d4 <ASN1_STRING_length@plt+0xff14b5c0>
    f808:	svclt	0x00a82d00
    f80c:	stcpl	8, cr15, [r8], {87}	; 0x57
    f810:	stmdbmi	fp!, {r4, r5, r8, r9, fp, ip, lr, pc}
    f814:	orrpl	pc, r0, #54525952	; 0x3400000
    f818:	tstcc	r4, #159744	; 0x27000
    f81c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    f820:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    f824:	qdaddle	r4, r1, r3
    f828:			; <UNDEFINED> instruction: 0xf50d4628
    f82c:	andlt	r5, r6, r0, lsl #27
    f830:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f834:	stcl	7, cr15, [sl], {242}	; 0xf2
    f838:	stmdavs	r0!, {r1, r2, r9, sl, lr}
    f83c:			; <UNDEFINED> instruction: 0xf7fa6835
    f840:	rsbmi	pc, sp, #3522560	; 0x35c000
    f844:	stclle	8, cr2, [r4, #24]!
    f848:	stmdavs	r4!, {r4, r5, fp, sp, lr}
    f84c:	b	14d81c <ASN1_STRING_length@plt+0x14b608>
    f850:	vpmin.s8	d20, d0, d12
    f854:	ldmdbmi	ip, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
    f858:	andls	r4, r0, #2046820352	; 0x7a000000
    f85c:	ldrbtmi	r4, [r9], #-2587	; 0xfffff5e5
    f860:	andhi	pc, r8, sp, asr #17
    f864:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    f868:	andls	r2, r3, r7, lsl #2
    f86c:			; <UNDEFINED> instruction: 0xf7fa4620
    f870:	strb	pc, [lr, pc, lsl #19]	; <UNPREDICTABLE>
    f874:			; <UNDEFINED> instruction: 0xf7fa6820
    f878:	stmdacs	r2, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    f87c:	rsbmi	sp, r8, #12864	; 0x3240
    f880:			; <UNDEFINED> instruction: 0xf7f26826
    f884:			; <UNDEFINED> instruction: 0x4c12e9ea
    f888:	vpmin.s8	d20, d0, d2
    f88c:	ldrbtmi	r7, [ip], #-886	; 0xfffffc8a
    f890:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    f894:	bmi	41889c <ASN1_STRING_length@plt+0x416688>
    f898:			; <UNDEFINED> instruction: 0x4601447a
    f89c:	stmib	sp, {r4, r5, r9, sl, lr}^
    f8a0:	tstcs	r3, r2, lsl #2
    f8a4:			; <UNDEFINED> instruction: 0xf974f7fa
    f8a8:			; <UNDEFINED> instruction: 0xf06fe7b3
    f8ac:	ldr	r0, [r0, r1, lsl #10]!
    f8b0:	bl	fec4d880 <ASN1_STRING_length@plt+0xfec4b66c>
    f8b4:	andeq	sl, r1, ip, lsl r6
    f8b8:	andeq	r0, r0, r4, lsl r2
    f8bc:	andeq	r8, r0, r0, lsr #26
    f8c0:	andeq	sl, r1, ip, lsr #11
    f8c4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    f8c8:	andeq	r8, r0, lr, lsl #13
    f8cc:	andeq	r8, r0, sl, ror #12
    f8d0:	andeq	r8, r0, r2, lsl #25
    f8d4:	andeq	r8, r0, r0, asr #31
    f8d8:	andeq	r8, r0, r8, lsr r6
    f8dc:	bmi	18a1e68 <ASN1_STRING_length@plt+0x189fc54>
    f8e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    f8e4:			; <UNDEFINED> instruction: 0xf5ad4479
    f8e8:	addlt	r5, r6, r0, lsl #27
    f8ec:			; <UNDEFINED> instruction: 0xf50d588a
    f8f0:	tstcc	r4, #128, 6
    f8f4:	andsvs	r6, sl, r2, lsl r8
    f8f8:	andeq	pc, r0, #79	; 0x4f
    f8fc:	rsble	r2, r0, r0, lsl #16
    f900:	strmi	r6, [r6], -r3, lsl #16
    f904:	subsle	r2, ip, r0, lsl #22
    f908:			; <UNDEFINED> instruction: 0xf10d6885
    f90c:			; <UNDEFINED> instruction: 0xf1a80818
    f910:	ldmdbmi	r6, {r2, sl}^
    f914:	orrpl	pc, r0, #1325400064	; 0x4f000000
    f918:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    f91c:	stmib	sp, {r5, r9, sl, lr}^
    f920:	ldrmi	r1, [r9], -r0, lsl #10
    f924:	bl	5cd8f4 <ASN1_STRING_length@plt+0x5cb6e0>
    f928:			; <UNDEFINED> instruction: 0xf7f24620
    f92c:			; <UNDEFINED> instruction: 0x4607e9ba
    f930:	rsbsle	r2, r5, r0, lsl #16
    f934:	bl	ff7cd904 <ASN1_STRING_length@plt+0xff7cb6f0>
    f938:			; <UNDEFINED> instruction: 0xf0002800
    f93c:			; <UNDEFINED> instruction: 0xf1a8808e
    f940:	strcs	r0, [r0, #-2312]	; 0xfffff6f8
    f944:	blcs	baec58 <ASN1_STRING_length@plt+0xbaca44>
    f948:	stfvcd	f5, [r3, #-16]
    f94c:	bhi	fe0fbfc0 <ASN1_STRING_length@plt+0xfe0f9dac>
    f950:	andsle	r2, r0, lr, lsr #22
    f954:	ldreq	pc, [r3], #-256	; 0xffffff00
    f958:	ldmdavs	r0!, {r1, r3, r6, r9, sl, lr}
    f95c:			; <UNDEFINED> instruction: 0xf7fd4621
    f960:			; <UNDEFINED> instruction: 0xf1b0ff33
    f964:	blle	f9216c <ASN1_STRING_length@plt+0xf8ff58>
    f968:	ldrdne	pc, [r0], -r9
    f96c:			; <UNDEFINED> instruction: 0xf7fb4628
    f970:	smlalbtlt	pc, r8, r3, r9	; <UNPREDICTABLE>
    f974:	ldrtmi	r4, [r8], -r5, lsl #12
    f978:	bl	fef4d948 <ASN1_STRING_length@plt+0xfef4b734>
    f97c:	mvnle	r2, r0, lsl #16
    f980:			; <UNDEFINED> instruction: 0xf7f24638
    f984:	ands	lr, sp, r8, lsl fp
    f988:			; <UNDEFINED> instruction: 0xf7fa6830
    f98c:	stmdacs	r2, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
    f990:	ldcmi	13, cr13, [r7], #-52	; 0xffffffcc
    f994:			; <UNDEFINED> instruction: 0x73b1f240
    f998:	tstcs	r3, r6, lsr sl
    f99c:	ldrbtmi	r6, [ip], #-2096	; 0xfffff7d0
    f9a0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    f9a4:	bmi	d189ac <ASN1_STRING_length@plt+0xd16798>
    f9a8:			; <UNDEFINED> instruction: 0xf7fa447a
    f9ac:			; <UNDEFINED> instruction: 0xf858f8f1
    f9b0:			; <UNDEFINED> instruction: 0xf7fe0c08
    f9b4:	ldrtmi	pc, [r8], -r7, asr #20	; <UNPREDICTABLE>
    f9b8:	b	fff4d988 <ASN1_STRING_length@plt+0xfff4b774>
    f9bc:			; <UNDEFINED> instruction: 0xf7fe4628
    f9c0:	strcs	pc, [r0, #-2239]	; 0xfffff741
    f9c4:			; <UNDEFINED> instruction: 0xf50d492d
    f9c8:	bmi	9e47d0 <ASN1_STRING_length@plt+0x9e25bc>
    f9cc:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    f9d0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    f9d4:	subsmi	r6, r1, sl, lsl r8
    f9d8:	strtmi	sp, [r8], -r1, asr #2
    f9dc:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    f9e0:	pop	{r1, r2, ip, sp, pc}
    f9e4:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f9e8:			; <UNDEFINED> instruction: 0xf902f7fa
    f9ec:	stclle	8, cr2, [r2, #8]!
    f9f0:	andeq	pc, r0, sl, asr #3
    f9f4:	ldrdhi	pc, [r0], -r6
    f9f8:	stmdb	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f9fc:	bmi	863284 <ASN1_STRING_length@plt+0x861070>
    fa00:	mvnsvs	pc, #1325400064	; 0x4f000000
    fa04:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    fa08:	strcs	lr, [r0], -sp, asr #19
    fa0c:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    fa10:	strbmi	r4, [r0], -r1, lsl #12
    fa14:	smlabtmi	r2, sp, r9, lr
    fa18:			; <UNDEFINED> instruction: 0xf7fa2103
    fa1c:			; <UNDEFINED> instruction: 0xe7caf8b9
    fa20:			; <UNDEFINED> instruction: 0xf7fa6830
    fa24:	stmdacs	r2, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    fa28:			; <UNDEFINED> instruction: 0xf7f2ddcb
    fa2c:	ldmdavs	r6!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    fa30:	stmdavs	r0, {r0, r2, r3, r4, r5, r9, sl, lr}
    fa34:	ldmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fa38:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
    fa3c:	orrsvc	pc, r5, #64, 4
    fa40:	andls	r4, r0, #2046820352	; 0x7a000000
    fa44:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    fa48:	tstls	r1, r2, lsl #8
    fa4c:	tstcs	r3, sl, ror r4
    fa50:	ldrtmi	r9, [r0], -r3
    fa54:			; <UNDEFINED> instruction: 0xf89cf7fa
    fa58:			; <UNDEFINED> instruction: 0x4605e7b4
    fa5c:			; <UNDEFINED> instruction: 0xf7f2e790
    fa60:	svclt	0x0000eada
    fa64:	andeq	sl, r1, r4, ror #9
    fa68:	andeq	r0, r0, r4, lsl r2
    fa6c:	andeq	r8, r0, lr, lsl ip
    fa70:	andeq	r6, r0, sl, lsl r5
    fa74:	andeq	r8, r0, r8, asr #29
    fa78:	andeq	r8, r0, r8, lsr #10
    fa7c:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    fa80:	andeq	r8, r0, ip, asr #22
    fa84:	andeq	r8, r0, r2, ror #28
    fa88:	andeq	r8, r0, r2, asr #9
    fa8c:	andeq	r8, r0, r8, lsr #28
    fa90:	andeq	r8, r0, r6, lsr #9
    fa94:	andeq	r8, r0, r4, lsl #9
    fa98:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    fa9c:	stmiavs	r0!, {r2, r9, sl, lr}
    faa0:	ldmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    faa4:			; <UNDEFINED> instruction: 0xf7fb4620
    faa8:	strmi	pc, [r4], -pc, ror #18
    faac:	mvnsle	r2, r0, lsl #16
    fab0:			; <UNDEFINED> instruction: 0x4770bd10
    fab4:	stmvs	r3, {r3, r8, ip, sp, pc}
    fab8:			; <UNDEFINED> instruction: 0x47706818
    fabc:	stmvs	r0, {r3, r8, ip, sp, pc}
    fac0:	ldrbmi	r3, [r0, -r4]!
    fac4:	svclt	0x00e8f7ff
    fac8:	ldrbmi	lr, [r0, sp, lsr #18]!
    facc:	ldclmi	0, cr11, [r5], #-584	; 0xfffffdb8
    fad0:	beq	64bf0c <ASN1_STRING_length@plt+0x649cf8>
    fad4:			; <UNDEFINED> instruction: 0x46814b74
    fad8:			; <UNDEFINED> instruction: 0x460f447c
    fadc:	ldrbmi	r2, [r0], -ip, lsr #4
    fae0:	smlattcs	r0, r3, r8, r5
    fae4:	tstls	r1, #1769472	; 0x1b0000
    fae8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    faec:	stmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    faf0:	svclt	0x00182f00
    faf4:	svceq	0x0000f1b9
    faf8:	sbchi	pc, r4, r0
    fafc:	blcs	29bf0 <ASN1_STRING_length@plt+0x279dc>
    fb00:	sbchi	pc, r3, r0, asr #32
    fb04:			; <UNDEFINED> instruction: 0xf7fd4648
    fb08:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    fb0c:			; <UNDEFINED> instruction: 0x4648d155
    fb10:	stc2	7, cr15, [r8], #1016	; 0x3f8
    fb14:			; <UNDEFINED> instruction: 0xf0002800
    fb18:	stmdbmi	r4!, {r0, r1, r2, r3, r5, r7, pc}^
    fb1c:	ldrbtmi	sl, [r9], #-2565	; 0xfffff5fb
    fb20:	blx	ff54bb2c <ASN1_STRING_length@plt+0xff549918>
    fb24:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    fb28:			; <UNDEFINED> instruction: 0xf1b8db3b
    fb2c:	subsle	r0, r2, r0, lsl #30
    fb30:	ands	r2, r1, r0, lsl #12
    fb34:	blne	1096c48 <ASN1_STRING_length@plt+0x1094a34>
    fb38:	ldrmi	r9, [r8], -r2, lsl #6
    fb3c:			; <UNDEFINED> instruction: 0xf7f29203
    fb40:	ldmib	sp, {r1, r2, r6, r7, r8, fp, sp, lr, pc}^
    fb44:	strtmi	r3, [r9], -r2, lsl #4
    fb48:	ldrtmi	r9, [r8], -r0
    fb4c:	blx	fea4db4a <ASN1_STRING_length@plt+0xfea4b936>
    fb50:			; <UNDEFINED> instruction: 0x3601b1d0
    fb54:	ldrhtle	r4, [lr], -r0
    fb58:	teqcs	sp, r5, lsl #22
    fb5c:	eorpl	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    fb60:			; <UNDEFINED> instruction: 0xf7f24628
    fb64:	strmi	lr, [r4], -lr, ror #17
    fb68:	mvnle	r2, r0, lsl #16
    fb6c:	strls	r4, [r2, #-1576]	; 0xfffff9d8
    fb70:	stmib	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fb74:	strtmi	r9, [r9], -r2, lsl #22
    fb78:	strtmi	r4, [r0], -r2, lsl #12
    fb7c:	ldrtmi	r9, [r8], -r0
    fb80:	blx	fe3cdb7e <ASN1_STRING_length@plt+0xfe3cb96a>
    fb84:	mvnle	r2, r0, lsl #16
    fb88:			; <UNDEFINED> instruction: 0xf06f4650
    fb8c:			; <UNDEFINED> instruction: 0xf003080b
    fb90:	ldmdavs	r8!, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    fb94:			; <UNDEFINED> instruction: 0xff96f7ff
    fb98:	stmdals	r5, {r8, r9, sp}
    fb9c:			; <UNDEFINED> instruction: 0xf7f2603b
    fba0:	bmi	110a090 <ASN1_STRING_length@plt+0x1107e7c>
    fba4:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    fba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fbac:	subsmi	r9, sl, r1, lsl fp
    fbb0:			; <UNDEFINED> instruction: 0x4640d175
    fbb4:	pop	{r1, r4, ip, sp, pc}
    fbb8:			; <UNDEFINED> instruction: 0x464887f0
    fbbc:	ldrdmi	pc, [r0], -r9
    fbc0:	stc2	7, cr15, [ip], {254}	; 0xfe
    fbc4:	strmi	sl, [r1], -r5, lsl #20
    fbc8:			; <UNDEFINED> instruction: 0xf0044620
    fbcc:			; <UNDEFINED> instruction: 0xf1b0f84d
    fbd0:	ble	fea91bd8 <ASN1_STRING_length@plt+0xfea8f9c4>
    fbd4:			; <UNDEFINED> instruction: 0xf8d9e7e5
    fbd8:	stmdacs	r0, {r2, r5}
    fbdc:	ldrbmi	sp, [r1], -r5, asr #32
    fbe0:	blx	12cbbf6 <ASN1_STRING_length@plt+0x12c99e2>
    fbe4:	suble	r2, r0, r0, lsl #16
    fbe8:	ldrmi	r9, [r8], -ip, lsl #22
    fbec:			; <UNDEFINED> instruction: 0xf7f29302
    fbf0:	ldmdbmi	r0!, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    fbf4:	andcs	r9, r6, #2048	; 0x800
    fbf8:	andls	r4, r0, r9, ror r4
    fbfc:			; <UNDEFINED> instruction: 0xf7fd4638
    fc00:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    fc04:	stcls	0, cr13, [r7], {192}	; 0xc0
    fc08:	stmdbmi	fp!, {r1, r2, r9, sp}
    fc0c:	blls	1a14f4 <ASN1_STRING_length@plt+0x19f2e0>
    fc10:	strls	r4, [r0], #-1145	; 0xfffffb87
    fc14:	blx	114dc12 <ASN1_STRING_length@plt+0x114b9fe>
    fc18:	adcsle	r2, r5, r0, lsl #16
    fc1c:	andcs	r9, r7, #2304	; 0x900
    fc20:	ldrtmi	r4, [r8], -r6, lsr #18
    fc24:	ldrbtmi	r9, [r9], #-2824	; 0xfffff4f8
    fc28:			; <UNDEFINED> instruction: 0xf7fd9400
    fc2c:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    fc30:	blls	303ee0 <ASN1_STRING_length@plt+0x301ccc>
    fc34:	movwls	r4, #9752	; 0x2618
    fc38:	stmdb	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc3c:	blls	a20c4 <ASN1_STRING_length@plt+0x9feb0>
    fc40:	ldrbtmi	r2, [r9], #-524	; 0xfffffdf4
    fc44:	ldrtmi	r9, [r8], -r0
    fc48:	blx	acdc46 <ASN1_STRING_length@plt+0xacba32>
    fc4c:	addsle	r2, fp, r0, lsl #16
    fc50:	andcs	r9, r9, #3584	; 0xe00
    fc54:			; <UNDEFINED> instruction: 0x4638491b
    fc58:			; <UNDEFINED> instruction: 0xf1089b0d
    fc5c:	ldrbtmi	r0, [r9], #-2053	; 0xfffff7fb
    fc60:			; <UNDEFINED> instruction: 0xf7fd9400
    fc64:	stmdacs	r0, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    fc68:	ldrbmi	sp, [r0], -lr, lsl #1
    fc6c:	ldc2	0, cr15, [r8], {3}
    fc70:			; <UNDEFINED> instruction: 0xf7f29805
    fc74:			; <UNDEFINED> instruction: 0xe794e8d0
    fc78:	b	fea4dc48 <ASN1_STRING_length@plt+0xfea4ba34>
    fc7c:			; <UNDEFINED> instruction: 0xf1c06800
    fc80:	str	r0, [lr, r0, lsl #16]
    fc84:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    fc88:	blmi	409abc <ASN1_STRING_length@plt+0x4078a8>
    fc8c:	rscseq	pc, r4, #64, 12	; 0x4000000
    fc90:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    fc94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    fc98:			; <UNDEFINED> instruction: 0xf7f24478
    fc9c:			; <UNDEFINED> instruction: 0xf7f2e89c
    fca0:	svclt	0x0000e9ba
    fca4:	strdeq	sl, [r1], -r0
    fca8:	andeq	r0, r0, r4, lsl r2
    fcac:	andeq	r8, r0, sl, asr sl
    fcb0:	andeq	sl, r1, r2, lsr #4
    fcb4:	andeq	r8, r0, ip, lsl #19
    fcb8:	andeq	r8, r0, ip, ror r9
    fcbc:	andeq	r8, r0, lr, ror #18
    fcc0:	andeq	r8, r0, sl, asr r9
    fcc4:	andeq	r8, r0, lr, asr #18
    fcc8:	muleq	r0, r4, r9
    fccc:	andeq	r8, r0, sl, lsr r2
    fcd0:	andeq	r8, r0, ip, asr #14
    fcd4:	stmvs	r0, {r4, r8, ip, sp, pc}
    fcd8:	andcc	fp, r8, r0, lsl #2
    fcdc:	svclt	0x00004770
    fce0:	stmvs	r3, {r5, r8, ip, sp, pc}
    fce4:	ldmib	r3, {r0, r1, r4, r8, ip, sp, pc}^
    fce8:	ldrbmi	r0, [r0, -r0, lsl #2]!
    fcec:	mrscs	r2, (UNDEF: 0)
    fcf0:	svclt	0x00004770
    fcf4:	mrclt	7, 6, APSR_nzcv, cr0, cr15, {7}
    fcf8:	stmdbcs	r0, {r2, r3, r4, r5, r9, fp, lr}
    fcfc:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    fd00:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    fd04:	mvnsmi	lr, #737280	; 0xb4000
    fd08:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    fd0c:	movwls	r6, #14363	; 0x381b
    fd10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fd14:	stmdavs	lr, {r0, r1, r3, r4, r6, ip, lr, pc}
    fd18:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx15
    fd1c:			; <UNDEFINED> instruction: 0xf7fed15a
    fd20:	stmdacs	r0, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    fd24:	stmdbge	r2, {r1, r6, ip, lr, pc}
    fd28:	blx	feb4bd34 <ASN1_STRING_length@plt+0xfeb49b20>
    fd2c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    fd30:	tstle	r2, r3, lsl #22
    fd34:			; <UNDEFINED> instruction: 0xf7f29802
    fd38:	bmi	bc9ef8 <ASN1_STRING_length@plt+0xbc7ce4>
    fd3c:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    fd40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fd44:	subsmi	r9, sl, r3, lsl #22
    fd48:	strbmi	sp, [r0], -lr, asr #2
    fd4c:	pop	{r0, r2, ip, sp, pc}
    fd50:			; <UNDEFINED> instruction: 0x360183f0
    fd54:	ldrmi	r6, [r0, #56]!	; 0x38
    fd58:	blls	c4110 <ASN1_STRING_length@plt+0xc1efc>
    fd5c:	movwne	lr, #27395	; 0x6b03
    fd60:	ldmib	r3, {r0, r3, r4, r6, r7, fp, sp, lr}^
    fd64:	strmi	r4, [r8], -r0, lsl #10
    fd68:			; <UNDEFINED> instruction: 0xf7f29101
    fd6c:			; <UNDEFINED> instruction: 0x4602e8b0
    fd70:	andcc	r3, r1, #9
    fd74:			; <UNDEFINED> instruction: 0xf7f29200
    fd78:	ldmib	sp, {r2, r3, r4, r5, r8, fp, sp, lr, pc}^
    fd7c:	strmi	r2, [r1], r0, lsl #2
    fd80:	stmia	r0!, {r4, r6, r7, r8, ip, sp, pc}^
    fd84:			; <UNDEFINED> instruction: 0xf7f24502
    fd88:	ldmdavs	r8!, {r1, r3, r5, r7, fp, sp, lr, pc}
    fd8c:			; <UNDEFINED> instruction: 0xf7fa4649
    fd90:			; <UNDEFINED> instruction: 0x4604ffb3
    fd94:	bicsle	r2, ip, r0, lsl #16
    fd98:			; <UNDEFINED> instruction: 0xf06f4648
    fd9c:			; <UNDEFINED> instruction: 0xf7f2080b
    fda0:	ldmdavs	r8!, {r1, r3, r4, r5, fp, sp, lr, pc}
    fda4:			; <UNDEFINED> instruction: 0xffa6f7ff
    fda8:			; <UNDEFINED> instruction: 0xe7c3603c
    fdac:	b	3cdd7c <ASN1_STRING_length@plt+0x3cbb68>
    fdb0:			; <UNDEFINED> instruction: 0xf1c06800
    fdb4:	strb	r0, [r0, r0, lsl #16]
    fdb8:	b	24dd88 <ASN1_STRING_length@plt+0x24bb74>
    fdbc:	ldmdavs	r8!, {r0, r1, fp, sp, lr}
    fdc0:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    fdc4:			; <UNDEFINED> instruction: 0xff96f7ff
    fdc8:	andls	pc, r0, r7, asr #17
    fdcc:			; <UNDEFINED> instruction: 0xf06fe7b2
    fdd0:	ldr	r0, [r2, r1, lsl #16]!
    fdd4:			; <UNDEFINED> instruction: 0xf6404b08
    fdd8:	stmdbmi	r8, {r2, r3, r4, r5, r7, r9, ip}
    fddc:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    fde0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    fde4:	svc	0x00f6f7f1
    fde8:	ldmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fdec:	andeq	sl, r1, r6, asr #1
    fdf0:	andeq	r0, r0, r4, lsl r2
    fdf4:	andeq	sl, r1, sl, lsl #1
    fdf8:	andeq	r8, r0, r2, ror #16
    fdfc:	strdeq	r8, [r0], -r0
    fe00:	andeq	r8, r0, r2, lsl #12
    fe04:	stmvs	r0, {r4, r8, ip, sp, pc}
    fe08:	andcc	fp, r8, r0, lsl #2
    fe0c:	svclt	0x00004770
    fe10:	stmvs	r3, {r5, r8, ip, sp, pc}
    fe14:	ldmib	r3, {r0, r1, r4, r8, ip, sp, pc}^
    fe18:	ldrbmi	r0, [r0, -r0, lsl #2]!
    fe1c:	mrscs	r2, (UNDEF: 0)
    fe20:	svclt	0x00004770
    fe24:	mrclt	7, 1, APSR_nzcv, cr8, cr15, {7}
    fe28:	stmdbcs	r0, {r2, r3, r4, r5, r9, fp, lr}
    fe2c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    fe30:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    fe34:	mvnsmi	lr, #737280	; 0xb4000
    fe38:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    fe3c:	movwls	r6, #14363	; 0x381b
    fe40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fe44:	stmdavs	lr, {r0, r1, r3, r4, r6, ip, lr, pc}
    fe48:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx15
    fe4c:			; <UNDEFINED> instruction: 0xf7fed15a
    fe50:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
    fe54:	stmdbge	r2, {r1, r6, ip, lr, pc}
    fe58:	cdp2	0, 11, cr15, cr4, cr1, {0}
    fe5c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    fe60:	tstle	r2, r3, lsl #22
    fe64:			; <UNDEFINED> instruction: 0xf7f19802
    fe68:	bmi	bcbdc8 <ASN1_STRING_length@plt+0xbc9bb4>
    fe6c:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    fe70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fe74:	subsmi	r9, sl, r3, lsl #22
    fe78:	strbmi	sp, [r0], -lr, asr #2
    fe7c:	pop	{r0, r2, ip, sp, pc}
    fe80:			; <UNDEFINED> instruction: 0x360183f0
    fe84:	ldrmi	r6, [r0, #56]!	; 0x38
    fe88:	blls	c4240 <ASN1_STRING_length@plt+0xc202c>
    fe8c:	movwne	lr, #27395	; 0x6b03
    fe90:	ldmib	r3, {r0, r3, r4, r6, r7, fp, sp, lr}^
    fe94:	strmi	r4, [r8], -r0, lsl #10
    fe98:			; <UNDEFINED> instruction: 0xf7f29101
    fe9c:			; <UNDEFINED> instruction: 0x4602e818
    fea0:	andcc	r3, r1, #9
    fea4:			; <UNDEFINED> instruction: 0xf7f29200
    fea8:	ldmib	sp, {r2, r5, r7, fp, sp, lr, pc}^
    feac:	strmi	r2, [r1], r0, lsl #2
    feb0:	stmia	r0!, {r4, r6, r7, r8, ip, sp, pc}^
    feb4:			; <UNDEFINED> instruction: 0xf7f24502
    feb8:	ldmdavs	r8!, {r1, r4, fp, sp, lr, pc}
    febc:			; <UNDEFINED> instruction: 0xf7fa4649
    fec0:			; <UNDEFINED> instruction: 0x4604ff1b
    fec4:	bicsle	r2, ip, r0, lsl #16
    fec8:			; <UNDEFINED> instruction: 0xf06f4648
    fecc:			; <UNDEFINED> instruction: 0xf7f1080b
    fed0:	ldmdavs	r8!, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    fed4:			; <UNDEFINED> instruction: 0xffa6f7ff
    fed8:			; <UNDEFINED> instruction: 0xe7c3603c
    fedc:	ldmdb	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fee0:			; <UNDEFINED> instruction: 0xf1c06800
    fee4:	strb	r0, [r0, r0, lsl #16]
    fee8:	ldmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    feec:	ldmdavs	r8!, {r0, r1, fp, sp, lr}
    fef0:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    fef4:			; <UNDEFINED> instruction: 0xff96f7ff
    fef8:	andls	pc, r0, r7, asr #17
    fefc:			; <UNDEFINED> instruction: 0xf06fe7b2
    ff00:	ldr	r0, [r2, r1, lsl #16]!
    ff04:			; <UNDEFINED> instruction: 0xf6404b08
    ff08:	stmdbmi	r8, {r3, r6, r9, sp}
    ff0c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    ff10:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ff14:	svc	0x005ef7f1
    ff18:	ldmda	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ff1c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    ff20:	andeq	r0, r0, r4, lsl r2
    ff24:	andeq	r9, r1, sl, asr pc
    ff28:	andeq	r8, r0, lr, asr #14
    ff2c:	andeq	r7, r0, r0, asr #31
    ff30:	ldrdeq	r8, [r0], -r2
    ff34:	stmvs	r0, {r4, r8, ip, sp, pc}
    ff38:	andcc	fp, r9, r0, lsl #2
    ff3c:	svclt	0x00004770
    ff40:	stmvs	r3, {r5, r8, ip, sp, pc}
    ff44:	ldmib	r3, {r0, r1, r4, r8, ip, sp, pc}^
    ff48:	ldrbmi	r0, [r0, -r0, lsl #2]!
    ff4c:	mrscs	r2, (UNDEF: 0)
    ff50:	svclt	0x00004770
    ff54:	stmvs	r0, {r4, r8, ip, sp, pc}
    ff58:	bvc	3c360 <ASN1_STRING_length@plt+0x3a14c>
    ff5c:	svclt	0x00004770
    ff60:	ldclt	7, cr15, [sl, #1020]	; 0x3fc
    ff64:	stmdbcs	r0, {r0, r6, r9, fp, lr}
    ff68:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ff6c:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    ff70:	ldrbmi	lr, [r0, sp, lsr #18]!
    ff74:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    ff78:	movwls	r6, #14363	; 0x381b
    ff7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ff80:	stmdavs	sp, {r0, r2, r5, r6, ip, lr, pc}
    ff84:	stccs	6, cr4, [r0, #-544]	; 0xfffffde0
    ff88:			; <UNDEFINED> instruction: 0xf7fed164
    ff8c:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    ff90:	stmdbge	r2, {r0, r1, r3, r6, ip, lr, pc}
    ff94:	stc2	0, cr15, [lr], {2}
    ff98:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    ff9c:	tstle	r3, r3, lsl #22
    ffa0:			; <UNDEFINED> instruction: 0xf7f19802
    ffa4:	bmi	d0bc8c <ASN1_STRING_length@plt+0xd09a78>
    ffa8:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    ffac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ffb0:	subsmi	r9, sl, r3, lsl #22
    ffb4:			; <UNDEFINED> instruction: 0x4648d158
    ffb8:	pop	{r2, ip, sp, pc}
    ffbc:	strcc	r8, [r1, #-2032]	; 0xfffff810
    ffc0:	andeq	pc, r0, r8, asr #17
    ffc4:	rscle	r4, fp, r9, lsr #11
    ffc8:	bl	f6bd8 <ASN1_STRING_length@plt+0xf49c4>
    ffcc:	ldmvs	r9, {r0, r2, r8, r9, ip}^
    ffd0:			; <UNDEFINED> instruction: 0x6700e9d3
    ffd4:	mulge	r8, r3, r8
    ffd8:	tstls	r1, r8, lsl #12
    ffdc:	svc	0x0076f7f1
    ffe0:	andscc	r4, r1, r2, lsl #12
    ffe4:	andls	r3, r0, #268435456	; 0x10000000
    ffe8:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffec:	ldrdcs	lr, [r0, -sp]
    fff0:	movwlt	r4, #1540	; 0x604
    fff4:	strvs	lr, [r0, -r0, asr #19]
    fff8:			; <UNDEFINED> instruction: 0xf8003009
    fffc:			; <UNDEFINED> instruction: 0xf7f1ac01
   10000:			; <UNDEFINED> instruction: 0xf8d8ef6e
   10004:	strtmi	r0, [r1], -r0
   10008:	mrc2	7, 3, pc, cr6, cr10, {7}
   1000c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   10010:			; <UNDEFINED> instruction: 0x4620d1d5
   10014:	stmdbeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   10018:	mrc	7, 7, APSR_nzcv, cr12, cr1, {7}
   1001c:	ldrdeq	pc, [r0], -r8
   10020:			; <UNDEFINED> instruction: 0xff9ef7ff
   10024:	andvs	pc, r0, r8, asr #17
   10028:			; <UNDEFINED> instruction: 0xf7f2e7ba
   1002c:	stmdavs	r0, {r4, r6, r7, fp, sp, lr, pc}
   10030:	stmdbeq	r0, {r6, r7, r8, ip, sp, lr, pc}
   10034:			; <UNDEFINED> instruction: 0xf7f2e7b7
   10038:	stmdavs	r3, {r1, r3, r6, r7, fp, sp, lr, pc}
   1003c:	ldrdeq	pc, [r0], -r8
   10040:	stmdbeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
   10044:			; <UNDEFINED> instruction: 0xff8cf7ff
   10048:	andmi	pc, r0, r8, asr #17
   1004c:			; <UNDEFINED> instruction: 0xf06fe7a8
   10050:	str	r0, [r8, r1, lsl #18]!
   10054:			; <UNDEFINED> instruction: 0xf6404b08
   10058:	stmdbmi	r8, {r0, r1, r2, r4, r6, r7, r9, sp}
   1005c:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   10060:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10064:	mrc	7, 5, APSR_nzcv, cr6, cr1, {7}
   10068:	svc	0x00d4f7f1
   1006c:	andeq	r9, r1, sl, asr lr
   10070:	andeq	r0, r0, r4, lsl r2
   10074:	andeq	r9, r1, lr, lsl lr
   10078:	andeq	r8, r0, r6, lsl r6
   1007c:	andeq	r7, r0, r0, ror lr
   10080:	andeq	r8, r0, r2, lsl #7
   10084:	mvnsmi	lr, #737280	; 0xb4000
   10088:	ldmdbmi	r0!, {r1, r2, r3, r9, sl, lr}
   1008c:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
   10090:	addlt	r4, r5, pc, lsr #20
   10094:			; <UNDEFINED> instruction: 0xf50d4479
   10098:	movwcc	r5, #50048	; 0xc380
   1009c:	stmpl	sl, {r0, r1, r2, r9, sl, lr}
   100a0:	andsvs	r6, sl, r2, lsl r8
   100a4:	andeq	pc, r0, #79	; 0x4f
   100a8:	blx	ffc4c0be <ASN1_STRING_length@plt+0xffc49eaa>
   100ac:	suble	r2, r5, r0, lsl #16
   100b0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   100b4:			; <UNDEFINED> instruction: 0xf1a84605
   100b8:			; <UNDEFINED> instruction: 0xf04f0408
   100bc:	ands	r0, r4, r0, lsl #18
   100c0:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
   100c4:	tstls	r1, r8, lsr #12
   100c8:	andls	pc, r0, r4, asr #17
   100cc:	ldc2	0, cr15, [r2, #-12]!
   100d0:			; <UNDEFINED> instruction: 0xb3289901
   100d4:	ldrtmi	r4, [r8], -r2, lsr #12
   100d8:	blx	1dce0d6 <ASN1_STRING_length@plt+0x1dcbec2>
   100dc:	ldmdavs	r0!, {r0, r5, fp, sp, lr}
   100e0:	movtvs	r2, #45826	; 0xb302
   100e4:	mcr2	7, 0, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
   100e8:			; <UNDEFINED> instruction: 0x46286030
   100ec:	mrrc2	0, 0, pc, r8, cr3	; <UNPREDICTABLE>
   100f0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   100f4:	strtmi	sp, [r8], -r4, ror #3
   100f8:			; <UNDEFINED> instruction: 0xf003461c
   100fc:	ldmdbmi	r5, {r0, r1, r6, sl, fp, ip, sp, lr, pc}
   10100:	orrpl	pc, r0, #54525952	; 0x3400000
   10104:	movwcc	r4, #51730	; 0xca12
   10108:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1010c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   10110:	tstle	r8, r1, asr r0
   10114:			; <UNDEFINED> instruction: 0xf50d4620
   10118:	andlt	r5, r5, r0, lsl #27
   1011c:	mvnshi	lr, #12386304	; 0xbd0000
   10120:			; <UNDEFINED> instruction: 0xf7f29001
   10124:	stmdavs	r4, {r2, r4, r6, fp, sp, lr, pc}
   10128:			; <UNDEFINED> instruction: 0xf0034628
   1012c:	ldmdavs	r0!, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   10130:	stc2	7, cr15, [r6, #-1012]	; 0xfffffc0c
   10134:	rsbmi	r9, r4, #4096	; 0x1000
   10138:			; <UNDEFINED> instruction: 0xe7e06032
   1013c:	stmda	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10140:	rsbmi	r6, r4, #4, 16	; 0x40000
   10144:			; <UNDEFINED> instruction: 0xf7f1e7db
   10148:	svclt	0x0000ef66
   1014c:	andeq	r9, r1, r4, lsr sp
   10150:	andeq	r0, r0, r4, lsl r2
   10154:	andeq	r9, r1, r0, asr #25
   10158:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   1015c:	stmibvs	r0, {r4, r5, r6, r8, r9, sl, lr}
   10160:	mrclt	7, 2, APSR_nzcv, cr6, cr1, {7}
   10164:	stmibvs	r0, {r0, r8, fp, sp, lr}
   10168:	svclt	0x00aaf7f1
   1016c:			; <UNDEFINED> instruction: 0x4604b5d0
   10170:	adclt	r4, r0, fp, lsl lr
   10174:	bge	122de8 <ASN1_STRING_length@plt+0x120bd4>
   10178:	stmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1017c:	ldmpl	r3!, {r0, r1, sp}^
   10180:	tstls	pc, #1769472	; 0x1b0000
   10184:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10188:	mcr	7, 1, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   1018c:	blle	7da194 <ASN1_STRING_length@plt+0x7d7f80>
   10190:	movwcs	r6, #10338	; 0x2862
   10194:			; <UNDEFINED> instruction: 0x26009811
   10198:	smladcs	r0, r0, r9, r9
   1019c:	andne	lr, r4, r4, asr #19
   101a0:	andls	r2, r0, #0
   101a4:	stmib	sp, {r0, r9, sp}^
   101a8:			; <UNDEFINED> instruction: 0xf7f16702
   101ac:	lsrvs	lr, r8, #30
   101b0:	svclt	0x001e3001
   101b4:	andcs	r2, r0, r1, lsl #6
   101b8:	andle	r7, r9, r3, lsr #4
   101bc:	blmi	2629ec <ASN1_STRING_length@plt+0x2607d8>
   101c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   101c4:	blls	7ea234 <ASN1_STRING_length@plt+0x7e8020>
   101c8:	qaddle	r4, sl, r6
   101cc:	ldcllt	0, cr11, [r0, #128]	; 0x80
   101d0:	svc	0x00fcf7f1
   101d4:	submi	r6, r0, #0, 16
   101d8:			; <UNDEFINED> instruction: 0xf7f1e7f0
   101dc:	svclt	0x0000ef1c
   101e0:	andeq	r9, r1, r0, asr ip
   101e4:	andeq	r0, r0, r4, lsl r2
   101e8:	andeq	r9, r1, r8, lsl #24
   101ec:	svcmi	0x00f0e92d
   101f0:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
   101f4:	svcmi	0x0089b08b
   101f8:			; <UNDEFINED> instruction: 0xf50dac09
   101fc:	strls	r5, [r6], #-2048	; 0xfffff800
   10200:	stmmi	r7, {r2, r9, sl, lr}
   10204:	tstls	r7, pc, ror r4
   10208:	stmdaeq	r4!, {r3, r8, ip, sp, lr, pc}
   1020c:	orrmi	pc, r0, sp, lsl #10
   10210:	ldmdapl	r8!, {r8, sl, sp}
   10214:	strtmi	r3, [fp], -r4, lsr #2
   10218:	stmdavs	r0, {r1, r2, r3, r5, r9, sl, lr}
   1021c:			; <UNDEFINED> instruction: 0xf04f6008
   10220:	strtmi	r0, [r9], r0
   10224:	rsbvs	r4, r5, sl, lsr #13
   10228:	vst1.16	{d20-d22}, [pc], r5
   1022c:	stmib	r4, {r9, ip, lr}^
   10230:	ldmdblt	r3!, {r2, r9, pc}^
   10234:	movwne	lr, #27101	; 0x69dd
   10238:	andpl	pc, r0, #1325400064	; 0x4f000000
   1023c:			; <UNDEFINED> instruction: 0xf7f16858
   10240:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   10244:	blls	1c6fa8 <ASN1_STRING_length@plt+0x1c4d94>
   10248:			; <UNDEFINED> instruction: 0xf04fbf08
   1024c:	stmib	r4, {r0, r1, r9, fp}^
   10250:	ldrbmi	r3, [r1], -r0
   10254:			; <UNDEFINED> instruction: 0xf7f14620
   10258:	stmdbvs	r2!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   1025c:			; <UNDEFINED> instruction: 0xf382fab2
   10260:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   10264:	movwcs	fp, #7960	; 0x1f18
   10268:	biclt	r4, fp, r7, lsl #12
   1026c:	andpl	pc, r0, #813694976	; 0x30800000
   10270:	bl	1a1b98 <ASN1_STRING_length@plt+0x19f984>
   10274:	andls	r0, r5, #2048	; 0x800
   10278:			; <UNDEFINED> instruction: 0xf7f14659
   1027c:	bls	18c04c <ASN1_STRING_length@plt+0x189e38>
   10280:	stmdacs	r0, {r7, r9, sl, lr}
   10284:	ldrtmi	sp, [r0], #-55	; 0xffffffc9
   10288:			; <UNDEFINED> instruction: 0xf7f14629
   1028c:	svccs	0x0001ee28
   10290:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   10294:	cmnvs	r3, r5, lsr #2
   10298:	bllt	4042b0 <ASN1_STRING_length@plt+0x40209c>
   1029c:			; <UNDEFINED> instruction: 0x46c1465e
   102a0:	strb	r6, [r6, r3, ror #16]
   102a4:			; <UNDEFINED> instruction: 0x465f463b
   102a8:	blls	1e1d1c <ASN1_STRING_length@plt+0x1dfb08>
   102ac:	ldrmi	r2, [r4], -r0, lsl #4
   102b0:	andlt	pc, r0, r3, lsl #17
   102b4:	andshi	pc, r8, r3, asr #17
   102b8:	cmpvs	sl, pc, lsl r1
   102bc:			; <UNDEFINED> instruction: 0xf50d4959
   102c0:	bmi	15e10c8 <ASN1_STRING_length@plt+0x15deeb4>
   102c4:	ldrbtmi	r3, [r9], #-804	; 0xfffffcdc
   102c8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   102cc:	subsmi	r6, r1, sl, lsl r8
   102d0:	adchi	pc, r1, r0, asr #32
   102d4:			; <UNDEFINED> instruction: 0xf50d4620
   102d8:	andlt	r4, fp, r0, lsl #27
   102dc:	svchi	0x00f0e8bd
   102e0:	svcne	0x007b9a07
   102e4:	bvs	421c00 <ASN1_STRING_length@plt+0x41f9ec>
   102e8:	stmdale	lr!, {r0, r2, r8, r9, fp, sp}^
   102ec:			; <UNDEFINED> instruction: 0xf003e8df
   102f0:	ldmdacs	sp!, {r1, r4, r6, r8, sl, fp, sp, lr}
   102f4:			; <UNDEFINED> instruction: 0xf7f10c13
   102f8:	strbmi	lr, [sp], -sl, ror #30
   102fc:	rsbmi	r6, r4, #4, 16	; 0x40000
   10300:			; <UNDEFINED> instruction: 0xf7f14628
   10304:	ldrb	lr, [r9, r8, lsl #27]
   10308:	ldc2l	7, cr15, [r2], #-996	; 0xfffffc1c
   1030c:	ldclle	8, cr2, [r1], #-8
   10310:	ldreq	pc, [r5], #-111	; 0xffffff91
   10314:			; <UNDEFINED> instruction: 0xf7f9e7f4
   10318:	stmdacs	r2, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   1031c:	stmdals	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   10320:	bmi	105905c <ASN1_STRING_length@plt+0x1056e48>
   10324:	stfmie	f2, [r1], {3}
   10328:	ldrbtmi	r6, [sl], #-2560	; 0xfffff600
   1032c:	ldrbtmi	r9, [ip], #-512	; 0xfffffe00
   10330:	strls	r4, [r1], #-2623	; 0xfffff5c1
   10334:	ldreq	pc, [r5], #-111	; 0xffffff91
   10338:			; <UNDEFINED> instruction: 0xf7f9447a
   1033c:	ldrb	pc, [pc, r9, lsr #24]	; <UNPREDICTABLE>
   10340:	mrrc2	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
   10344:	stclle	8, cr2, [r3, #8]!
   10348:	movtcs	r9, #43015	; 0xa807
   1034c:	tstcs	r3, r9, lsr sl
   10350:	bvs	2343c <ASN1_STRING_length@plt+0x21228>
   10354:	andls	r4, r0, #2046820352	; 0x7a000000
   10358:	bmi	e21550 <ASN1_STRING_length@plt+0xe1f33c>
   1035c:			; <UNDEFINED> instruction: 0xf06f9401
   10360:	ldrbtmi	r0, [sl], #-1045	; 0xfffffbeb
   10364:	ldc2	7, cr15, [r4], {249}	; 0xf9
   10368:			; <UNDEFINED> instruction: 0xf7f9e7ca
   1036c:	stmdacs	r2, {r0, r6, sl, fp, ip, sp, lr, pc}
   10370:	stmdals	r7, {r1, r2, r3, r6, r7, r8, sl, fp, ip, lr, pc}
   10374:	bmi	c99098 <ASN1_STRING_length@plt+0xc96e84>
   10378:	ldfmis	f2, [r2], #-12
   1037c:	ldrbtmi	r6, [sl], #-2560	; 0xfffff600
   10380:	ldrbtmi	r9, [ip], #-512	; 0xfffffe00
   10384:	strls	r4, [r1], #-2608	; 0xfffff5d0
   10388:	ldreq	pc, [r5], #-111	; 0xffffff91
   1038c:			; <UNDEFINED> instruction: 0xf7f9447a
   10390:			; <UNDEFINED> instruction: 0xe7b5fbff
   10394:	stc2	7, cr15, [ip], #-996	; 0xfffffc1c
   10398:	ldcle	8, cr2, [r9, #8]!
   1039c:	andcs	r9, ip, r7, lsl #22
   103a0:	bvs	7a3450 <ASN1_STRING_length@plt+0x7a123c>
   103a4:	mrrc	7, 15, pc, r8, cr1	; <UNPREDICTABLE>
   103a8:	ldrbtmi	r4, [ip], #-2601	; 0xfffff5d7
   103ac:	strls	r2, [r1], #-836	; 0xfffffcbc
   103b0:	andls	r4, r0, #2046820352	; 0x7a000000
   103b4:			; <UNDEFINED> instruction: 0xf06f4a27
   103b8:	ldrbtmi	r0, [sl], #-1045	; 0xfffffbeb
   103bc:	ldrtmi	r4, [r0], -r1, lsl #12
   103c0:	tstcs	r3, r2, lsl #2
   103c4:	blx	ff94e3b2 <ASN1_STRING_length@plt+0xff94c19e>
   103c8:			; <UNDEFINED> instruction: 0xf7f9e79a
   103cc:	stmdacs	r2, {r0, r4, sl, fp, ip, sp, lr, pc}
   103d0:	stmdals	r7, {r1, r2, r3, r4, r7, r8, sl, fp, ip, lr, pc}
   103d4:	bmi	819128 <ASN1_STRING_length@plt+0x816f14>
   103d8:	stfmis	f2, [r0], #-12
   103dc:	ldrbtmi	r6, [sl], #-2560	; 0xfffff600
   103e0:	ldrbtmi	r9, [ip], #-512	; 0xfffffe00
   103e4:	strls	r4, [r1], #-2590	; 0xfffff5e2
   103e8:	ldreq	pc, [r5], #-111	; 0xffffff91
   103ec:			; <UNDEFINED> instruction: 0xf7f9447a
   103f0:	str	pc, [r5, pc, asr #23]
   103f4:	cmpcs	r0, #458752	; 0x70000
   103f8:	tstcs	r3, sl, lsl sl
   103fc:	bvs	2346c <ASN1_STRING_length@plt+0x21258>
   10400:	andls	r4, r0, #2046820352	; 0x7a000000
   10404:	bmi	6615fc <ASN1_STRING_length@plt+0x65f3e8>
   10408:			; <UNDEFINED> instruction: 0xf06f9401
   1040c:	ldrbtmi	r0, [sl], #-1045	; 0xfffffbeb
   10410:	blx	fefce3fe <ASN1_STRING_length@plt+0xfefcc1ea>
   10414:			; <UNDEFINED> instruction: 0xf7f1e774
   10418:	svclt	0x0000edfe
   1041c:	andeq	r9, r1, r4, asr #23
   10420:	andeq	r0, r0, r4, lsl r2
   10424:	andeq	r9, r1, r2, lsl #22
   10428:	andeq	r8, r0, r6, lsl r6
   1042c:			; <UNDEFINED> instruction: 0x000085be
   10430:	andeq	r8, r0, r8, asr #10
   10434:	andeq	r8, r0, ip, ror #11
   10438:	andeq	r8, r0, ip, ror #10
   1043c:	andeq	r8, r0, lr, lsl r5
   10440:	andeq	r8, r0, r2, asr #11
   10444:	andeq	r8, r0, r2, lsr #10
   10448:	strdeq	r8, [r0], -r4
   1044c:	strdeq	r8, [r0], -r2
   10450:	muleq	r0, r0, r5
   10454:	andeq	r8, r0, r6, asr #9
   10458:	andeq	r8, r0, r2, ror #10
   1045c:	andeq	r8, r0, r2, asr #10
   10460:	muleq	r0, r4, r4
   10464:	andeq	r8, r0, r0, asr #10
   10468:	andeq	r8, r0, r0, lsl #10
   1046c:	andeq	r8, r0, r2, ror r4
   10470:	addslt	fp, ip, r0, ror r5
   10474:	stcge	14, cr4, [r4], {51}	; 0x33
   10478:	subscs	r4, r8, #52224	; 0xcc00
   1047c:	tstcs	r0, lr, ror r4
   10480:	strtmi	r4, [r0], -r5, lsl #12
   10484:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   10488:			; <UNDEFINED> instruction: 0xf04f931b
   1048c:			; <UNDEFINED> instruction: 0xf7f10300
   10490:	movwcs	lr, #35960	; 0x8c78
   10494:	movwls	r4, #1568	; 0x620
   10498:	rscscc	pc, pc, #79	; 0x4f
   1049c:	mvnscc	pc, #79	; 0x4f
   104a0:	mcr	7, 3, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   104a4:	eorle	r2, ip, r5, lsl #16
   104a8:			; <UNDEFINED> instruction: 0x4620b998
   104ac:			; <UNDEFINED> instruction: 0xf7ff4629
   104b0:			; <UNDEFINED> instruction: 0x4603fe9d
   104b4:	ldrmi	r4, [ip], -r0, lsr #12
   104b8:	ldcl	7, cr15, [ip, #964]	; 0x3c4
   104bc:	blmi	8a2d50 <ASN1_STRING_length@plt+0x8a0b3c>
   104c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   104c4:	blls	6ea534 <ASN1_STRING_length@plt+0x6e8320>
   104c8:	teqle	r8, sl, asr r0
   104cc:	andslt	r4, ip, r0, lsr #12
   104d0:	bvs	a3fa98 <ASN1_STRING_length@plt+0xa3d884>
   104d4:	blx	fe34e4c2 <ASN1_STRING_length@plt+0xfe34c2ae>
   104d8:	svclt	0x00d82802
   104dc:	ldreq	pc, [r5], #-111	; 0xffffff91
   104e0:	cdpmi	13, 1, cr13, cr11, cr12, {7}
   104e4:	bmi	6d9354 <ASN1_STRING_length@plt+0x6d7140>
   104e8:	bvs	a188fc <ASN1_STRING_length@plt+0xa166e8>
   104ec:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
   104f0:	strcs	lr, [r0], -sp, asr #19
   104f4:			; <UNDEFINED> instruction: 0xf06f4a18
   104f8:	ldrbtmi	r0, [sl], #-1045	; 0xfffffbeb
   104fc:	blx	124e4ea <ASN1_STRING_length@plt+0x124c2d6>
   10500:	bvs	a4a478 <ASN1_STRING_length@plt+0xa48264>
   10504:	blx	1d4e4f2 <ASN1_STRING_length@plt+0x1d4c2de>
   10508:	svclt	0x00d82802
   1050c:	streq	pc, [fp], #-111	; 0xffffff91
   10510:	ldrdcs	sp, [ip], -r4
   10514:			; <UNDEFINED> instruction: 0xf7f16a2d
   10518:	bmi	44b3a0 <ASN1_STRING_length@plt+0x44918c>
   1051c:	orrscs	r4, r7, #16, 24	; 0x1000
   10520:	andls	r4, r0, #2046820352	; 0x7a000000
   10524:	ldrbtmi	r4, [ip], #-2575	; 0xfffff5f1
   10528:			; <UNDEFINED> instruction: 0xf06f9401
   1052c:	ldrbtmi	r0, [sl], #-1035	; 0xfffffbf5
   10530:	strtmi	r4, [r8], -r1, lsl #12
   10534:	tstcs	r3, r2, lsl #2
   10538:	blx	ace526 <ASN1_STRING_length@plt+0xacc312>
   1053c:			; <UNDEFINED> instruction: 0xf7f1e7be
   10540:	svclt	0x0000ed6a
   10544:	andeq	r9, r1, ip, asr #18
   10548:	andeq	r0, r0, r4, lsl r2
   1054c:	andeq	r9, r1, r8, lsl #18
   10550:	andeq	r8, r0, r8, lsr r4
   10554:	andeq	r8, r0, r6, ror #8
   10558:	andeq	r8, r0, r6, lsl #7
   1055c:	andeq	r8, r0, r4, lsr r4
   10560:	andeq	r8, r0, r6, ror r3
   10564:	andeq	r8, r0, r2, asr r3
   10568:			; <UNDEFINED> instruction: 0x4604b510
   1056c:	tstlt	r0, r0, asr #20
   10570:	ldmib	r4, {r4, r8, sl, fp, ip, sp, pc}^
   10574:	stmibvs	r0!, {r2, r8, r9, sp}
   10578:			; <UNDEFINED> instruction: 0xf8d8f000
   1057c:	lfmlt	f6, 4, [r0, #-384]	; 0xfffffe80
   10580:	blmi	f62e78 <ASN1_STRING_length@plt+0xf60c64>
   10584:	push	{r1, r3, r4, r5, r6, sl, lr}
   10588:	strdlt	r4, [r5], r0
   1058c:	svcge	0x000258d3
   10590:	strmi	r4, [sp], -r6, lsl #12
   10594:			; <UNDEFINED> instruction: 0x21282001
   10598:	rsbsvs	r6, fp, fp, lsl r8
   1059c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   105a0:	bl	ff6ce56c <ASN1_STRING_length@plt+0xff6cc358>
   105a4:	cmnlt	r8, #4, 12	; 0x400000
   105a8:	vst1.8	{d20-d22}, [pc :128], r8
   105ac:			; <UNDEFINED> instruction: 0xf7f12100
   105b0:	stmdacs	r0, {r6, r7, sl, fp, sp, lr, pc}
   105b4:	blle	ca873c <ASN1_STRING_length@plt+0xca6528>
   105b8:			; <UNDEFINED> instruction: 0xf04fb082
   105bc:			; <UNDEFINED> instruction: 0xf10d0800
   105c0:	andcs	r0, r7, #8, 18	; 0x20000
   105c4:	andhi	pc, r8, r4, lsl #17
   105c8:			; <UNDEFINED> instruction: 0xf7f94649
   105cc:	andcs	pc, r0, #5308416	; 0x510000
   105d0:	strmi	r2, [r5], -r0, lsl #6
   105d4:			; <UNDEFINED> instruction: 0xf8cd6860
   105d8:			; <UNDEFINED> instruction: 0xf7f18000
   105dc:	stccs	13, cr14, [r6, #-16]
   105e0:	strbmi	sp, [r5, #-35]	; 0xffffffdd
   105e4:	ldrcs	fp, [r6, #-4008]	; 0xfffff058
   105e8:	rsbmi	sp, sp, #0, 20
   105ec:	stmdacs	r0, {r5, r6, fp, sp, lr}
   105f0:			; <UNDEFINED> instruction: 0xf7f1db01
   105f4:	strtmi	lr, [r0], -lr, asr #25
   105f8:			; <UNDEFINED> instruction: 0xf7f12400
   105fc:			; <UNDEFINED> instruction: 0xf7f1ec0c
   10600:	andvs	lr, r5, r6, ror #27
   10604:	blmi	722e80 <ASN1_STRING_length@plt+0x720c6c>
   10608:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1060c:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
   10610:	qsuble	r4, sl, sp
   10614:	strcc	r4, [ip, -r0, lsr #12]
   10618:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   1061c:			; <UNDEFINED> instruction: 0xf7f183f0
   10620:	stmdavs	r5, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   10624:	stclle	13, cr2, [sp]
   10628:			; <UNDEFINED> instruction: 0xf8d9e7e5
   1062c:	vhadd.s8	d18, d3, d0
   10630:			; <UNDEFINED> instruction: 0xf6c573fd
   10634:	addsmi	r0, sl, #-402653183	; 0xe8000001
   10638:	stmibvs	r3!, {r0, r1, r2, r3, ip, lr, pc}^
   1063c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   10640:	ldrmi	r4, [r8, r0, lsr #12]
   10644:	stmdacs	r0, {r1, r2, r5, r9, sp, lr}
   10648:	submi	sp, r5, #220, 20	; 0xdc000
   1064c:	bmi	34a58c <ASN1_STRING_length@plt+0x348378>
   10650:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   10654:	ldrbtmi	r6, [fp], #-482	; 0xfffffe1e
   10658:			; <UNDEFINED> instruction: 0xf8b9e7f2
   1065c:	blcs	169c674 <ASN1_STRING_length@plt+0x169a460>
   10660:	bmi	284e14 <ASN1_STRING_length@plt+0x282c00>
   10664:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   10668:	ldrbtmi	r3, [fp], #-520	; 0xfffffdf8
   1066c:	strb	r6, [r7, r2, ror #3]!
   10670:	ldcl	7, cr15, [r0], {241}	; 0xf1
   10674:	andeq	r9, r1, r4, asr #16
   10678:	andeq	r0, r0, r4, lsl r2
   1067c:	andeq	r9, r1, r0, asr #15
   10680:	andeq	r9, r1, r6, lsl #12
   10684:			; <UNDEFINED> instruction: 0xfffffb13
   10688:	ldrdeq	r9, [r1], -r2
   1068c:			; <UNDEFINED> instruction: 0xfffffe03
   10690:	ldrbmi	r6, [r0, -r0, lsl #19]!
   10694:	ldrdeq	lr, [r4, -r0]
   10698:	svclt	0x00004770
   1069c:	ldrbmi	r7, [r0, -r0, lsl #20]!
   106a0:	ldrbmi	r6, [r0, -r0, asr #16]!
   106a4:			; <UNDEFINED> instruction: 0x4604b510
   106a8:	tstlt	r8, r0, asr #20
   106ac:	blx	24c6b6 <ASN1_STRING_length@plt+0x24a4a2>
   106b0:	strtmi	r6, [r0], -r3, ror #19
   106b4:			; <UNDEFINED> instruction: 0x4798685b
   106b8:	stmdacs	r0, {r5, r6, fp, sp, lr}
   106bc:			; <UNDEFINED> instruction: 0xf7f1db01
   106c0:	strtmi	lr, [r0], -r8, ror #24
   106c4:			; <UNDEFINED> instruction: 0x4010e8bd
   106c8:	bllt	fe8ce694 <ASN1_STRING_length@plt+0xfe8cc480>
   106cc:	sbccs	r4, sl, #4, 18	; 0x10000
   106d0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   106d4:	blmi	1218c0 <ASN1_STRING_length@plt+0x11f6ac>
   106d8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   106dc:	bl	1ece6a8 <ASN1_STRING_length@plt+0x1ecc494>
   106e0:	muleq	r0, r0, r2
   106e4:	andeq	r8, r0, r8, lsr #5
   106e8:	andeq	r8, r0, r6, asr r3
   106ec:	addcs	r4, r9, #4, 18	; 0x10000
   106f0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   106f4:	blmi	1218e0 <ASN1_STRING_length@plt+0x11f6cc>
   106f8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   106fc:	bl	1ace6c8 <ASN1_STRING_length@plt+0x1acc4b4>
   10700:	andeq	r8, r0, r0, ror r2
   10704:	muleq	r0, ip, r2
   10708:	andeq	r8, r0, r6, lsr #6
   1070c:	sbcscs	r4, r6, #4, 18	; 0x10000
   10710:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   10714:	blmi	121900 <ASN1_STRING_length@plt+0x11f6ec>
   10718:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   1071c:	bl	16ce6e8 <ASN1_STRING_length@plt+0x16cc4d4>
   10720:	andeq	r8, r0, r0, asr r2
   10724:	muleq	r0, r8, r2
   10728:	andeq	r8, r0, r2, lsr #6
   1072c:	svclt	0x00082b00
   10730:	push	{r0, r4, r9, fp, sp}
   10734:			; <UNDEFINED> instruction: 0xb0914ff0
   10738:	ldrmi	sp, [pc], -r4, lsl #6
   1073c:	strmi	r7, [r0], r3, lsl #16
   10740:	andle	r2, r8, pc, ror fp
   10744:			; <UNDEFINED> instruction: 0xf7f12408
   10748:	tstcs	r0, r2, asr #26
   1074c:	strmi	r6, [r8], -r4
   10750:	pop	{r0, r4, ip, sp, pc}
   10754:	stmdavc	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   10758:	mcrrne	6, 1, r4, r2, cr6
   1075c:	mvnsle	r2, r5, asr #22
   10760:	svccc	0x0001f812
   10764:	mvnle	r2, ip, asr #22
   10768:	blcs	11ae8bc <ASN1_STRING_length@plt+0x11ac6a8>
   1076c:	stmdbvc	r3, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
   10770:			; <UNDEFINED> instruction: 0xf0002b01
   10774:	blcs	b0cd8 <ASN1_STRING_length@plt+0xaeac4>
   10778:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   1077c:	svclt	0x00082f00
   10780:			; <UNDEFINED> instruction: 0xf0c02e41
   10784:			; <UNDEFINED> instruction: 0xf8988112
   10788:	andcs	r3, r4, r5
   1078c:			; <UNDEFINED> instruction: 0xf0002b01
   10790:	blcs	b0ce4 <ASN1_STRING_length@plt+0xaead0>
   10794:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   10798:	ldreq	pc, [r0], #-64	; 0xffffffc0
   1079c:			; <UNDEFINED> instruction: 0xf7f12050
   107a0:	strmi	lr, [r1], -r8, lsr #24
   107a4:	sbcsle	r2, r2, r0, lsl #16
   107a8:	stmdbeq	r2, {r2, r4, ip, sp, lr, pc}
   107ac:	streq	pc, [r0, #-79]	; 0xffffffb1
   107b0:	andhi	pc, r0, r1, asr #17
   107b4:	strvs	lr, [r2, -r1, asr #19]
   107b8:	subvs	r6, sp, ip, lsl #2
   107bc:	rscshi	pc, r7, r0
   107c0:	svclt	0x00082f00
   107c4:			; <UNDEFINED> instruction: 0xf0c02e24
   107c8:			; <UNDEFINED> instruction: 0xf0148265
   107cc:			; <UNDEFINED> instruction: 0xf0000010
   107d0:			; <UNDEFINED> instruction: 0xf108815e
   107d4:			; <UNDEFINED> instruction: 0xf1080c1f
   107d8:	strtmi	r0, [ip], -r3, lsr #28
   107dc:	svccs	0x0001f81c
   107e0:	b	1111078 <ASN1_STRING_length@plt+0x110ee64>
   107e4:	strbmi	r6, [r6, #1045]!	; 0x415
   107e8:	strcs	lr, [r5, #-2626]	; 0xfffff5be
   107ec:	svccs	0x0000d1f6
   107f0:	strpl	lr, [r6], #-2497	; 0xfffff63f
   107f4:	cdpcs	15, 3, cr11, cr2, cr8, {0}
   107f8:	subhi	pc, ip, #192	; 0xc0
   107fc:	strhtgt	pc, [lr], -r8	; <UNPREDICTABLE>
   10800:			; <UNDEFINED> instruction: 0xf8b82f00
   10804:	svclt	0x00083030
   10808:	blx	fe71c0e0 <ASN1_STRING_length@plt+0xfe719ecc>
   1080c:			; <UNDEFINED> instruction: 0xf8a1fc9c
   10810:	blt	17008a0 <ASN1_STRING_length@plt+0x16fe68c>
   10814:	blx	7f1848 <ASN1_STRING_length@plt+0x7ef634>
   10818:			; <UNDEFINED> instruction: 0xf0c0fc8c
   1081c:			; <UNDEFINED> instruction: 0xf8b8823b
   10820:			; <UNDEFINED> instruction: 0xf8b83012
   10824:	blt	16d88f4 <ASN1_STRING_length@plt+0x16d66e0>
   10828:	strhi	fp, [sl, #-2642]	; 0xfffff5ae
   1082c:	eorcs	fp, r8, #-1342177271	; 0xb0000009
   10830:	subcc	pc, r8, r1, lsr #17
   10834:			; <UNDEFINED> instruction: 0xf0404594
   10838:			; <UNDEFINED> instruction: 0xf8b180ac
   1083c:	movwcs	lr, #32
   10840:	strmi	lr, [r6, #-2513]	; 0xfffff62f
   10844:	vqdmulh.s<illegal width 8>	d15, d14, d12
   10848:	beq	14b498 <ASN1_STRING_length@plt+0x149284>
   1084c:	bleq	18b5a0 <ASN1_STRING_length@plt+0x18938c>
   10850:	movwcs	fp, #7980	; 0x1f2c
   10854:	ldrbmi	r2, [pc, #-768]	; 1055c <ASN1_STRING_length@plt+0xe348>
   10858:	ldrbmi	fp, [r6, #-3848]	; 0xfffff0f8
   1085c:			; <UNDEFINED> instruction: 0xf043bf38
   10860:	blcs	1146c <ASN1_STRING_length@plt+0xf258>
   10864:	addshi	pc, r5, r0, asr #32
   10868:	bcs	33c98 <ASN1_STRING_length@plt+0x31a84>
   1086c:	andshi	pc, r6, #0
   10870:	vqrshl.s8	d20, d6, d16
   10874:	blx	3310ee <ASN1_STRING_length@plt+0x32eeda>
   10878:	bl	54f888 <ASN1_STRING_length@plt+0x54d674>
   1087c:	bl	11518b4 <ASN1_STRING_length@plt+0x114f6a0>
   10880:	adcsmi	r7, sp, #236, 10	; 0x3b000000
   10884:	adcsmi	fp, r4, #8, 30
   10888:	andhi	pc, r6, #128	; 0x80
   1088c:			; <UNDEFINED> instruction: 0xf1b917e5
   10890:			; <UNDEFINED> instruction: 0xf0000f00
   10894:			; <UNDEFINED> instruction: 0xf1148124
   10898:	andls	r0, r0, #20, 4	; 0x40000001
   1089c:	andeq	pc, r0, #1073741841	; 0x40000011
   108a0:			; <UNDEFINED> instruction: 0xf1149201
   108a4:	andls	r0, r4, #24, 4	; 0x80000001
   108a8:	andeq	pc, r0, #1073741841	; 0x40000011
   108ac:	ldmib	sp, {r0, r2, r9, ip, pc}^
   108b0:	ldrbmi	r9, [r7, #-2564]	; 0xfffff5fc
   108b4:	strbmi	fp, [lr, #-3848]	; 0xfffff0f8
   108b8:	mvnhi	pc, r0, asr #1
   108bc:	bl	2370c4 <ASN1_STRING_length@plt+0x234eb0>
   108c0:	stmdacs	r0, {r1, r9, sl, fp}
   108c4:			; <UNDEFINED> instruction: 0x81a7f000
   108c8:	ldmibcc	pc!, {r1, r2, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   108cc:	mvfeqs	f7, #0.5
   108d0:			; <UNDEFINED> instruction: 0x4618469c
   108d4:	svccs	0x0001f819
   108d8:	b	10110e0 <ASN1_STRING_length@plt+0x100eecc>
   108dc:	ldrbmi	r6, [r1, #28]!
   108e0:			; <UNDEFINED> instruction: 0x2c0cea42
   108e4:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   108e8:			; <UNDEFINED> instruction: 0xf1149a00
   108ec:	stmib	r1, {r4, r8, r9}^
   108f0:	ldrbmi	ip, [r7, #-12]
   108f4:	strbmi	fp, [lr, #-3848]	; 0xfffff0f8
   108f8:	bichi	pc, ip, r0, asr #1
   108fc:	mvfeqs	f7, #0.0
   10900:			; <UNDEFINED> instruction: 0x0c03eb08
   10904:	andcs	r4, r0, #-1644167168	; 0x9e000000
   10908:			; <UNDEFINED> instruction: 0xf81c2300
   1090c:	andseq	sl, r8, #1024	; 0x400
   10910:	andsvs	lr, r2, r0, asr #20
   10914:	b	12a20b4 <ASN1_STRING_length@plt+0x129fea0>
   10918:	strmi	r2, [r3], -r2, lsl #4
   1091c:	stfned	f5, [r0, #-980]!	; 0xfffffc2c
   10920:			; <UNDEFINED> instruction: 0xf1459008
   10924:	andls	r0, r9, r0
   10928:	bls	24b0a4 <ASN1_STRING_length@plt+0x248e90>
   1092c:	movwcs	lr, #59841	; 0xe9c1
   10930:	svclt	0x00084557
   10934:	svclt	0x0021454e
   10938:			; <UNDEFINED> instruction: 0xf1044444
   1093c:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   10940:			; <UNDEFINED> instruction: 0xf0c03403
   10944:			; <UNDEFINED> instruction: 0xf81581a7
   10948:	adcmi	sl, r5, #1, 30
   1094c:	andcs	lr, r0, sl, asr #20
   10950:	ldmib	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   10954:	strvs	r4, [r8], #-1292	; 0xfffffaf4
   10958:	beq	14b5a8 <ASN1_STRING_length@plt+0x149394>
   1095c:	bleq	18b6b0 <ASN1_STRING_length@plt+0x18949c>
   10960:	andcs	fp, r1, ip, lsr #30
   10964:	ldrbmi	r2, [pc, #-0]	; 1096c <ASN1_STRING_length@plt+0xe758>
   10968:	ldrbmi	fp, [r6, #-3848]	; 0xfffff0f8
   1096c:			; <UNDEFINED> instruction: 0xf040bf38
   10970:	ldmdblt	r0!, {r0}^
   10974:	svclt	0x000842bb
   10978:			; <UNDEFINED> instruction: 0xf08042b2
   1097c:	b	1530fb8 <ASN1_STRING_length@plt+0x152eda4>
   10980:	andle	r0, r6, r5
   10984:	ldrmi	r4, [r4], #-1090	; 0xfffffbbe
   10988:	stccc	8, cr15, [r1], {20}
   1098c:			; <UNDEFINED> instruction: 0xf43f2b00
   10990:			; <UNDEFINED> instruction: 0x4608aede
   10994:	b	fce960 <ASN1_STRING_length@plt+0xfcc74c>
   10998:	ldc	7, cr15, [r8], {241}	; 0xf1
   1099c:	tstcs	r6, #0, 2
   109a0:	strmi	r6, [r8], -r3
   109a4:	pop	{r0, r4, ip, sp, pc}
   109a8:	ldrcs	r8, [r6], #-4080	; 0xfffff010
   109ac:	svccs	0x0000e6cb
   109b0:	cdpcs	15, 3, cr11, cr0, cr8, {0}
   109b4:	msrhi	SPSR_fsx, r0, asr #1
   109b8:	andseq	pc, r0, r4, lsl r0	; <UNPREDICTABLE>
   109bc:			; <UNDEFINED> instruction: 0xf108d03f
   109c0:			; <UNDEFINED> instruction: 0xf1080c27
   109c4:	strbmi	r0, [sp], -pc, lsr #28
   109c8:			; <UNDEFINED> instruction: 0xf81c464c
   109cc:	eoreq	r2, r4, #1, 30
   109d0:	ldrvs	lr, [r5], #-2628	; 0xfffff5bc
   109d4:	b	10a2174 <ASN1_STRING_length@plt+0x109ff60>
   109d8:	mvnsle	r2, r5, lsl #10
   109dc:	stmib	r1, {r8, r9, sl, fp, sp}^
   109e0:	svclt	0x00085406
   109e4:			; <UNDEFINED> instruction: 0xf0c02e3e
   109e8:			; <UNDEFINED> instruction: 0xf8b88155
   109ec:	svccs	0x0000c03a
   109f0:	ldrhtcc	pc, [ip], -r8	; <UNPREDICTABLE>
   109f4:	cdpcs	15, 4, cr11, cr0, cr8, {0}
   109f8:	ldc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
   109fc:	eorgt	pc, r2, r1, lsr #17
   10a00:	strhi	fp, [fp], #-2651	; 0xfffff5a5
   10a04:	stc2	10, cr15, [ip], {31}	; <UNPREDICTABLE>
   10a08:	smlalbthi	pc, r4, r0, r0	; <UNPREDICTABLE>
   10a0c:			; <UNDEFINED> instruction: 0x3012f8b8
   10a10:	ldrhtcs	pc, [lr], -r8	; <UNPREDICTABLE>
   10a14:	blt	14bf388 <ASN1_STRING_length@plt+0x14bd174>
   10a18:	addslt	r8, fp, #41943040	; 0x2800000
   10a1c:			; <UNDEFINED> instruction: 0xf8a12240
   10a20:	str	r3, [r7, -r8, asr #32]
   10a24:	svclt	0x00082f00
   10a28:			; <UNDEFINED> instruction: 0xd3be2e35
   10a2c:	mulcc	r5, r8, r8
   10a30:	blcs	58a40 <ASN1_STRING_length@plt+0x5682c>
   10a34:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   10a38:	streq	pc, [r8], #-64	; 0xffffffc0
   10a3c:			; <UNDEFINED> instruction: 0xf108e6ae
   10a40:			; <UNDEFINED> instruction: 0xf1080c30
   10a44:	strmi	r0, [r5], -r8, lsr #28
   10a48:			; <UNDEFINED> instruction: 0xf81c4604
   10a4c:	eoreq	r2, r4, #1, 26	; 0x40
   10a50:	ldrvs	lr, [r5], #-2628	; 0xfffff5bc
   10a54:	b	10a21f4 <ASN1_STRING_length@plt+0x109ffe0>
   10a58:	mvnsle	r2, r5, lsl #10
   10a5c:	stmib	r1, {r8, r9, sl, fp, sp}^
   10a60:	svclt	0x00085406
   10a64:			; <UNDEFINED> instruction: 0xf0c02e3e
   10a68:			; <UNDEFINED> instruction: 0xf8b88115
   10a6c:	svccs	0x0000303c
   10a70:	ldrhtgt	pc, [sl], -r8	; <UNPREDICTABLE>
   10a74:	cdpcs	15, 4, cr11, cr0, cr8, {0}
   10a78:			; <UNDEFINED> instruction: 0xf8a1840b
   10a7c:			; <UNDEFINED> instruction: 0xf0c0c022
   10a80:			; <UNDEFINED> instruction: 0xf8b88109
   10a84:			; <UNDEFINED> instruction: 0xf8b8203e
   10a88:	strhi	r3, [sl, #-18]	; 0xffffffee
   10a8c:			; <UNDEFINED> instruction: 0xf108e7c6
   10a90:			; <UNDEFINED> instruction: 0xf1080c24
   10a94:	strmi	r0, [r5], -r0, lsr #28
   10a98:			; <UNDEFINED> instruction: 0xf81c4604
   10a9c:	eoreq	r2, r4, #1, 26	; 0x40
   10aa0:	ldrvs	lr, [r5], #-2628	; 0xfffff5bc
   10aa4:	b	10a2244 <ASN1_STRING_length@plt+0x10a0030>
   10aa8:	mvnsle	r2, r5, lsl #10
   10aac:	stmib	r1, {r8, r9, sl, fp, sp}^
   10ab0:	svclt	0x00085406
   10ab4:			; <UNDEFINED> instruction: 0xf0c02e32
   10ab8:			; <UNDEFINED> instruction: 0xf8b880ed
   10abc:	svccs	0x00003030
   10ac0:	strhtgt	pc, [lr], -r8	; <UNPREDICTABLE>
   10ac4:	cdpcs	15, 3, cr11, cr4, cr8, {0}
   10ac8:			; <UNDEFINED> instruction: 0xf8a1840b
   10acc:			; <UNDEFINED> instruction: 0xf0c0c022
   10ad0:			; <UNDEFINED> instruction: 0xf8b880e1
   10ad4:			; <UNDEFINED> instruction: 0xf8b82032
   10ad8:	strhi	r3, [sl, #-18]	; 0xffffffee
   10adc:			; <UNDEFINED> instruction: 0xf114e6a7
   10ae0:	movwls	r0, #8992	; 0x2320
   10ae4:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
   10ae8:			; <UNDEFINED> instruction: 0xf1149303
   10aec:	movwls	r0, #25384	; 0x6328
   10af0:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
   10af4:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   10af8:	addsmi	r2, pc, #402653184	; 0x18000000
   10afc:	addsmi	fp, r6, #8, 30
   10b00:	sbchi	pc, r8, r0, asr #1
   10b04:	bl	237714 <ASN1_STRING_length@plt+0x235500>
   10b08:	stmdacs	r0, {r0, r1, r9, sl, fp}
   10b0c:			; <UNDEFINED> instruction: 0xf10ed044
   10b10:			; <UNDEFINED> instruction: 0xf10e3cff
   10b14:	strbmi	r0, [r8], -r7, lsl #28
   10b18:	svccs	0x0001f81c
   10b1c:	b	1011324 <ASN1_STRING_length@plt+0x100f110>
   10b20:	strbmi	r6, [r6, #25]!
   10b24:	stmdbcs	r9, {r1, r6, r9, fp, sp, lr, pc}
   10b28:	stmib	r1, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10b2c:			; <UNDEFINED> instruction: 0xf114900c
   10b30:	ldmib	sp, {r3, r4, r8, r9}^
   10b34:	ldrbmi	r9, [r7, #-2562]	; 0xfffff5fe
   10b38:	strbmi	fp, [lr, #-3848]	; 0xfffff0f8
   10b3c:	adchi	pc, sl, r0, asr #1
   10b40:	mvfeqe	f7, #0.0
   10b44:			; <UNDEFINED> instruction: 0x0c03eb08
   10b48:	andcs	r4, r0, #-1644167168	; 0x9e000000
   10b4c:			; <UNDEFINED> instruction: 0xf81c2300
   10b50:	andseq	sl, r8, #1024	; 0x400
   10b54:	andsvs	lr, r2, r0, asr #20
   10b58:	b	12a22f8 <ASN1_STRING_length@plt+0x12a00e4>
   10b5c:	strmi	r2, [r3], -r2, lsl #4
   10b60:	stfned	f5, [r0, #-980]!	; 0xfffffc2c
   10b64:			; <UNDEFINED> instruction: 0xf145900c
   10b68:	andls	r0, sp, r0
   10b6c:	bls	34b2e8 <ASN1_STRING_length@plt+0x3490d4>
   10b70:	movwcs	lr, #59841	; 0xe9c1
   10b74:	svclt	0x00084557
   10b78:	svclt	0x0021454e
   10b7c:			; <UNDEFINED> instruction: 0xf1044444
   10b80:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   10b84:			; <UNDEFINED> instruction: 0xf0c03403
   10b88:			; <UNDEFINED> instruction: 0xf8158085
   10b8c:	adcmi	sl, ip, #1, 30
   10b90:	andcs	lr, r0, sl, asr #20
   10b94:			; <UNDEFINED> instruction: 0xe6dcd1f9
   10b98:	stmdbeq	r8, {r1, r2, r3, r8, ip, sp, lr, pc}
   10b9c:			; <UNDEFINED> instruction: 0xf8194684
   10ba0:	b	13dbfac <ASN1_STRING_length@plt+0x13d9d98>
   10ba4:	b	131bbdc <ASN1_STRING_length@plt+0x13199c8>
   10ba8:	strbmi	r6, [lr, #3088]	; 0xc10
   10bac:	andcs	lr, r0, r2, asr #20
   10bb0:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10bb4:			; <UNDEFINED> instruction: 0xf1142302
   10bb8:	stmib	r1, {r3, r4, r9, sl, fp}^
   10bbc:	addsmi	r0, pc, #12, 24	; 0xc00
   10bc0:	addsmi	fp, r6, #8, 30
   10bc4:			; <UNDEFINED> instruction: 0xf10ed366
   10bc8:	strbmi	r0, [r6], #3080	; 0xc08
   10bcc:	andcs	r4, r0, #196, 8	; 0xc4000000
   10bd0:			; <UNDEFINED> instruction: 0xf81c2300
   10bd4:	andseq	sl, r8, #1, 26	; 0x40
   10bd8:	andsvs	lr, r2, r0, asr #20
   10bdc:	b	12a237c <ASN1_STRING_length@plt+0x12a0168>
   10be0:	strmi	r2, [r3], -r2, lsl #4
   10be4:	stfned	f5, [r0, #-980]!	; 0xfffffc2c
   10be8:			; <UNDEFINED> instruction: 0xf145900e
   10bec:	andls	r0, pc, r0
   10bf0:	bls	3cb36c <ASN1_STRING_length@plt+0x3c9158>
   10bf4:	movwcs	lr, #59841	; 0xe9c1
   10bf8:	svclt	0x00084557
   10bfc:	svclt	0x0022454e
   10c00:	cfstrsne	mvf4, [r5, #-272]!	; 0xfffffef0
   10c04:	movtle	r2, #20480	; 0x5000
   10c08:	stcge	8, cr15, [r1, #-84]	; 0xffffffac
   10c0c:	b	12a16c4 <ASN1_STRING_length@plt+0x129f4b0>
   10c10:	mvnsle	r2, r0
   10c14:			; <UNDEFINED> instruction: 0xf10ee69d
   10c18:	strmi	r0, [r4], r4, lsl #18
   10c1c:	stccs	8, cr15, [r1, #-100]	; 0xffffff9c
   10c20:			; <UNDEFINED> instruction: 0x2c0cea4f
   10c24:			; <UNDEFINED> instruction: 0x6c10ea4c
   10c28:	b	10a2368 <ASN1_STRING_length@plt+0x10a0154>
   10c2c:	mvnsle	r2, r0
   10c30:	movwcs	lr, #2525	; 0x9dd
   10c34:	fixeq	pc, f4
   10c38:			; <UNDEFINED> instruction: 0x0c0ce9c1
   10c3c:	svclt	0x0008429f
   10c40:			; <UNDEFINED> instruction: 0xd3274296
   10c44:	stfeqd	f7, [r4], {14}
   10c48:	strbmi	r4, [r4], #1222	; 0x4c6
   10c4c:	movwcs	r2, #512	; 0x200
   10c50:	stcge	8, cr15, [r1, #-112]	; 0xffffff90
   10c54:	b	10114bc <ASN1_STRING_length@plt+0x100f2a8>
   10c58:	strbmi	r6, [r6, #18]!
   10c5c:	andcs	lr, r2, #303104	; 0x4a000
   10c60:	mvnsle	r4, r3, lsl #12
   10c64:	andls	r1, sl, r0, lsr #26
   10c68:	andeq	pc, r0, r5, asr #2
   10c6c:	ldmib	sp, {r0, r1, r3, ip, pc}^
   10c70:	stmib	r1, {r1, r3, r9, fp, ip, pc}^
   10c74:	ldrbmi	r2, [r7, #-782]	; 0xfffffcf2
   10c78:	strbmi	fp, [lr, #-3848]	; 0xfffff0f8
   10c7c:	strbmi	fp, [r4], #-3874	; 0xfffff0de
   10c80:	andcs	r1, r0, r5, lsr #26
   10c84:			; <UNDEFINED> instruction: 0xf815d306
   10c88:	adcmi	sl, r5, #1, 26	; 0x40
   10c8c:	andcs	lr, r0, sl, asr #20
   10c90:			; <UNDEFINED> instruction: 0xe65ed1f9
   10c94:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   10c98:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   10c9c:	sbcscs	r4, r5, #5120	; 0x1400
   10ca0:	stmdami	r6, {r0, r2, r8, fp, lr}
   10ca4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10ca8:			; <UNDEFINED> instruction: 0xf7f14478
   10cac:			; <UNDEFINED> instruction: 0xf7ffe894
   10cb0:	svclt	0x0000fd2d
   10cb4:	muleq	r0, r8, sp
   10cb8:			; <UNDEFINED> instruction: 0x00007cbe
   10cbc:	andeq	r7, r0, r0, lsr sp
   10cc0:			; <UNDEFINED> instruction: 0x4604b510
   10cc4:			; <UNDEFINED> instruction: 0xf7f16840
   10cc8:	strtmi	lr, [r0], -r6, lsr #17
   10ccc:			; <UNDEFINED> instruction: 0x4010e8bd
   10cd0:	ldmlt	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10cd4:	ldrbmi	r6, [r0, -r0, lsl #16]!
   10cd8:	svcmi	0x00f0e92d
   10cdc:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   10ce0:	strmi	r8, [ip], -r2, lsl #22
   10ce4:			; <UNDEFINED> instruction: 0x6702e9d9
   10ce8:	ldrdeq	lr, [lr, -r0]
   10cec:	bmi	44c514 <ASN1_STRING_length@plt+0x44a300>
   10cf0:	adcsmi	fp, r9, #157	; 0x9d
   10cf4:	adcsmi	fp, r0, #8, 30
   10cf8:	movwcs	lr, #63949	; 0xf9cd
   10cfc:	strcc	lr, [ip], #-2521	; 0xfffff627
   10d00:	strcc	lr, [ip], #-2509	; 0xfffff633
   10d04:	bicshi	pc, sl, r0, lsl #1
   10d08:	strhtmi	pc, [r0], -r9	; <UNPREDICTABLE>
   10d0c:	ldrdcc	pc, [r0], -r9
   10d10:			; <UNDEFINED> instruction: 0x2c019a0f
   10d14:	tstls	r2, #16, 18	; 0x40000
   10d18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10d1c:	andsvs	r9, r3, r1, lsl r4
   10d20:	andeq	pc, r0, #79	; 0x4f
   10d24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10d28:	stmib	r1, {r0, r1, r4, ip, pc}^
   10d2c:	vcgt.s8	d18, d0, d0
   10d30:	ldmib	r9, {r1, r2, r6, r7, pc}^
   10d34:			; <UNDEFINED> instruction: 0xf04f3406
   10d38:	stmib	sp, {r0, r9, fp}^
   10d3c:			; <UNDEFINED> instruction: 0xf8b9340a
   10d40:	movwls	r3, #57378	; 0xe022
   10d44:	strcc	lr, [r2], #-2521	; 0xfffff627
   10d48:	strcc	lr, [r0], #-2509	; 0xfffff633
   10d4c:	ldmib	sp, {r1, r2, r3, r8, r9, fp, ip, pc}^
   10d50:	blx	d1182 <ASN1_STRING_length@plt+0xcef6e>
   10d54:	stmiane	r0, {r1, r3, r8, r9, ip, sp, lr, pc}^
   10d58:	mvnvc	lr, r1, asr #22
   10d5c:	strcc	lr, [r0], #-2525	; 0xfffff623
   10d60:	svclt	0x000842a1
   10d64:			; <UNDEFINED> instruction: 0xf0804298
   10d68:			; <UNDEFINED> instruction: 0xf8d981a0
   10d6c:	strbne	r8, [r3, r0]
   10d70:	bl	622580 <ASN1_STRING_length@plt+0x62036c>
   10d74:			; <UNDEFINED> instruction: 0xf0000f00
   10d78:			; <UNDEFINED> instruction: 0xf8d9809a
   10d7c:	usada8eq	ip, r0, r0, r1
   10d80:	adchi	pc, r4, r0, asr #2
   10d84:	andls	r3, r2, r4, lsl r0
   10d88:	andeq	pc, r0, r3, asr #2
   10d8c:			; <UNDEFINED> instruction: 0xf1129003
   10d90:	andls	r0, r6, r8, lsl r0
   10d94:	andeq	pc, r0, r3, asr #2
   10d98:	ldmib	sp, {r0, r1, r2, ip, pc}^
   10d9c:	ldmib	sp, {r8, sl, lr}^
   10da0:	adcsmi	r6, sp, #1572864	; 0x180000
   10da4:	adcsmi	fp, r4, #8, 30
   10da8:	cmnhi	sp, r0, asr #1	; <UNPREDICTABLE>
   10dac:	bl	236dbc <ASN1_STRING_length@plt+0x234ba8>
   10db0:	strbeq	r0, [r8], r0, lsl #10
   10db4:	teqhi	r2, r0, asr #2	; <UNPREDICTABLE>
   10db8:	ldfccp	f7, [pc], #20	; 10dd4 <ASN1_STRING_length@plt+0xebc0>
   10dbc:	strcs	r3, [r0], -r3, lsl #10
   10dc0:	strtmi	r2, [r8], -r0, lsl #14
   10dc4:	svcmi	0x0001f81c
   10dc8:	b	10516b4 <ASN1_STRING_length@plt+0x104f4a0>
   10dcc:	strbmi	r6, [r0, #-278]!	; 0xfffffeea
   10dd0:	strcs	lr, [r6], -r4, asr #20
   10dd4:	mvnsle	r4, pc, lsl #12
   10dd8:	strmi	lr, [r0, #-2525]	; 0xfffff623
   10ddc:	tsteq	r0, r2, lsl r1	; <UNPREDICTABLE>
   10de0:			; <UNDEFINED> instruction: 0xbc02e9dd
   10de4:	svclt	0x00084565
   10de8:			; <UNDEFINED> instruction: 0xf0c0455c
   10dec:			; <UNDEFINED> instruction: 0xf108815c
   10df0:	bl	213a08 <ASN1_STRING_length@plt+0x2117f4>
   10df4:	strmi	r0, [fp], #3585	; 0xe01
   10df8:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   10dfc:	strbmi	r4, [ip], r0, asr #12
   10e00:	blhi	8ee80 <ASN1_STRING_length@plt+0x8cc6c>
   10e04:	b	10516b0 <ASN1_STRING_length@plt+0x104f49c>
   10e08:	ldrbmi	r6, [r3, #276]!	; 0x114
   10e0c:	strcs	lr, [r4], #-2632	; 0xfffff5b8
   10e10:	mvnsle	r4, sp, lsl #12
   10e14:	tstls	r4, r1, lsl sp
   10e18:	tsteq	r0, r3, asr #2	; <UNPREDICTABLE>
   10e1c:	pkhbtmi	r9, r0, r5, lsl #2
   10e20:	ldmib	sp, {r0, r5, r6, r7, r9, sl, lr}^
   10e24:	ldmib	sp, {r8}^
   10e28:	strbmi	fp, [r1, #-3092]!	; 0xfffff3ec
   10e2c:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   10e30:	teqhi	r9, r0, asr #1	; <UNPREDICTABLE>
   10e34:	movwcs	r4, #1090	; 0x442
   10e38:	ldfccp	f7, [pc], #8	; 10e48 <ASN1_STRING_length@plt+0xec34>
   10e3c:			; <UNDEFINED> instruction: 0xf81c3203
   10e40:	strbmi	r0, [r2, #-3841]!	; 0xfffff0ff
   10e44:	movwcs	lr, #14912	; 0x3a40
   10e48:	stmibne	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   10e4c:			; <UNDEFINED> instruction: 0xbc00e9dd
   10e50:	bl	15626bc <ASN1_STRING_length@plt+0x15604a8>
   10e54:	svclt	0x002c0307
   10e58:	andcs	r2, r0, r1
   10e5c:	svclt	0x0008459c
   10e60:	svclt	0x00384593
   10e64:	andeq	pc, r1, r0, asr #32
   10e68:	ldmib	sp, {r3, r8, r9, fp, ip, sp, pc}^
   10e6c:	movwcs	fp, #3084	; 0xc0c
   10e70:	svclt	0x00084563
   10e74:	andsle	r4, sl, #373293056	; 0x16400000
   10e78:	vmov.32	r9, d8[0]
   10e7c:	ldrmi	r0, [r9], #-2576	; 0xfffff5f0
   10e80:	ldrmi	r9, [r9], #-2834	; 0xfffff4ee
   10e84:	ldmib	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e88:	ldmib	sp, {r3, r7, r8, fp, ip, sp, pc}^
   10e8c:	strbmi	fp, [r5, #-3072]!	; 0xfffff400
   10e90:	ldrbmi	fp, [ip, #-3848]	; 0xfffff0f8
   10e94:	tsthi	r2, r0, lsl #1	; <UNPREDICTABLE>
   10e98:	strbmi	r9, [r4], #-2831	; 0xfffff4f1
   10e9c:	blls	428f14 <ASN1_STRING_length@plt+0x426d00>
   10ea0:	strvs	lr, [r0, -r3, asr #19]
   10ea4:	ldc	0, cr11, [sp], #116	; 0x74
   10ea8:	pop	{r1, r8, r9, fp, pc}
   10eac:			; <UNDEFINED> instruction: 0xf10a8ff0
   10eb0:	blls	4536bc <ASN1_STRING_length@plt+0x4514a8>
   10eb4:	blx	fe2cf738 <ASN1_STRING_length@plt+0xfe2cd524>
   10eb8:			; <UNDEFINED> instruction: 0xf4ff459a
   10ebc:			; <UNDEFINED> instruction: 0xf06faf47
   10ec0:	andslt	r0, sp, r1
   10ec4:	blhi	cc1c0 <ASN1_STRING_length@plt+0xc9fac>
   10ec8:	svchi	0x00f0e8bd
   10ecc:	andls	r3, r4, r0, lsr #32
   10ed0:	andeq	pc, r0, r3, asr #2
   10ed4:			; <UNDEFINED> instruction: 0xf1129005
   10ed8:	andls	r0, r8, r8, lsr #32
   10edc:	andeq	pc, r0, r3, asr #2
   10ee0:	ldmib	sp, {r0, r3, ip, pc}^
   10ee4:	ldmib	sp, {r8, sl, lr}^
   10ee8:	adcsmi	r6, sp, #8, 14	; 0x200000
   10eec:	adcsmi	fp, r4, #8, 30
   10ef0:	sbcshi	pc, r9, r0, asr #1
   10ef4:	strbeq	r9, [r9], r4, lsl #16
   10ef8:	streq	lr, [r0, #-2824]	; 0xfffff4f8
   10efc:			; <UNDEFINED> instruction: 0xf105d549
   10f00:	strcc	r3, [r7, #-3327]	; 0xfffff301
   10f04:	strcs	r2, [r0, -r0, lsl #12]
   10f08:			; <UNDEFINED> instruction: 0xf81c4628
   10f0c:	eorseq	r4, r9, #1, 30
   10f10:	tstvs	r6, r1, asr #20
   10f14:	b	112252c <ASN1_STRING_length@plt+0x1120318>
   10f18:	strmi	r2, [pc], -r6, lsl #12
   10f1c:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   10f20:			; <UNDEFINED> instruction: 0xf1124500
   10f24:	ldmib	sp, {r3, r4, r8}^
   10f28:	strbmi	fp, [r5, #-3076]!	; 0xfffff3fc
   10f2c:	ldrbmi	fp, [ip, #-3848]	; 0xfffff0f8
   10f30:	adcshi	pc, r9, r0, asr #1
   10f34:	bleq	24d35c <ASN1_STRING_length@plt+0x24b148>
   10f38:	vmlaeq.f64	d14, d1, d8
   10f3c:	strcs	r4, [r0], #-1163	; 0xfffffb75
   10f40:	strbmi	r2, [r0], -r0, lsl #10
   10f44:			; <UNDEFINED> instruction: 0xf81e46cc
   10f48:	eoreq	r8, r9, #1024	; 0x400
   10f4c:	tstvs	r4, r1, asr #20
   10f50:	b	1222724 <ASN1_STRING_length@plt+0x1220510>
   10f54:	strmi	r2, [sp], -r4, lsl #8
   10f58:	ldfned	f5, [r1, #-980]	; 0xfffffc2c
   10f5c:			; <UNDEFINED> instruction: 0xf1439118
   10f60:	tstls	r9, r0, lsl #2
   10f64:	strbtmi	r4, [r1], r0, lsl #13
   10f68:	ldrdeq	lr, [r0, -sp]
   10f6c:			; <UNDEFINED> instruction: 0xbc18e9dd
   10f70:	svclt	0x00084561
   10f74:			; <UNDEFINED> instruction: 0xf0c04558
   10f78:	strbmi	r8, [r2], #-150	; 0xffffff6a
   10f7c:			; <UNDEFINED> instruction: 0xf1022300
   10f80:	andcc	r3, r3, #65280	; 0xff00
   10f84:	svceq	0x0001f81c
   10f88:	b	1022518 <ASN1_STRING_length@plt+0x1020304>
   10f8c:	mvnsle	r2, r3, lsl #6
   10f90:			; <UNDEFINED> instruction: 0xf105e75b
   10f94:	strcs	r0, [r0], -r8, lsl #24
   10f98:	strtmi	r2, [r8], -r0, lsl #14
   10f9c:	stcmi	8, cr15, [r1, #-112]	; 0xffffff90
   10fa0:	b	105188c <ASN1_STRING_length@plt+0x104f678>
   10fa4:	strbmi	r6, [r0, #-278]!	; 0xfffffeea
   10fa8:	strcs	lr, [r6], -r4, asr #20
   10fac:	mvnsle	r4, pc, lsl #12
   10fb0:	ldrdeq	lr, [r0, -sp]
   10fb4:	bleq	64d404 <ASN1_STRING_length@plt+0x64b1f0>
   10fb8:	strmi	lr, [r4, #-2525]	; 0xfffff623
   10fbc:	svclt	0x000842a9
   10fc0:	cmnle	r0, #160, 4
   10fc4:	mvfeqe	f7, #3.0
   10fc8:	strbmi	r4, [r6], #1219	; 0x4c3
   10fcc:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   10fd0:	strbmi	r4, [ip], r0, asr #12
   10fd4:	stchi	8, cr15, [r1, #-120]	; 0xffffff88
   10fd8:	b	1051884 <ASN1_STRING_length@plt+0x104f670>
   10fdc:	ldrbmi	r6, [r3, #276]!	; 0x114
   10fe0:	strcs	lr, [r4], #-2632	; 0xfffff5b8
   10fe4:	mvnsle	r4, sp, lsl #12
   10fe8:	tstls	sl, r1, lsl sp
   10fec:	tsteq	r0, r3, asr #2	; <UNPREDICTABLE>
   10ff0:	pkhbtmi	r9, r0, fp, lsl #2
   10ff4:	ldmib	sp, {r0, r5, r6, r7, r9, sl, lr}^
   10ff8:	ldmib	sp, {r8}^
   10ffc:	strbmi	fp, [r1, #-3098]!	; 0xfffff3e6
   11000:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   11004:	strbmi	sp, [r2], #-847	; 0xfffffcb1
   11008:			; <UNDEFINED> instruction: 0xf1022300
   1100c:			; <UNDEFINED> instruction: 0xf81c0c04
   11010:	strbmi	r0, [r2, #-3329]!	; 0xfffff2ff
   11014:	movwcs	lr, #14912	; 0x3a40
   11018:			; <UNDEFINED> instruction: 0xe716d1f9
   1101c:	stfeqd	f7, [r4], {5}
   11020:	strcs	r2, [r0, -r0, lsl #12]
   11024:			; <UNDEFINED> instruction: 0xf81c4628
   11028:	eorseq	r4, r9, #1, 26	; 0x40
   1102c:	tstvs	r6, r1, asr #20
   11030:	b	11225b8 <ASN1_STRING_length@plt+0x11203a4>
   11034:	strmi	r2, [pc], -r6, lsl #12
   11038:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1103c:			; <UNDEFINED> instruction: 0xf1120100
   11040:	ldmib	sp, {r4, r8, r9, fp}^
   11044:	adcmi	r4, r9, #8388608	; 0x800000
   11048:	adcmi	fp, r0, #8, 30
   1104c:			; <UNDEFINED> instruction: 0xf10bd32b
   11050:	strbmi	r0, [r3], #3588	; 0xe04
   11054:	strcs	r4, [r0], #-1222	; 0xfffffb3a
   11058:	strbmi	r2, [r0], -r0, lsl #10
   1105c:			; <UNDEFINED> instruction: 0xf81e46cc
   11060:	eoreq	r8, r9, #1, 26	; 0x40
   11064:	tstvs	r4, r1, asr #20
   11068:	b	122283c <ASN1_STRING_length@plt+0x1220628>
   1106c:	strmi	r2, [sp], -r4, lsl #8
   11070:	ldfned	f5, [r1, #-980]	; 0xfffffc2c
   11074:			; <UNDEFINED> instruction: 0xf1439116
   11078:	tstls	r7, r0, lsl #2
   1107c:	strbtmi	r4, [r1], r0, lsl #13
   11080:	ldrdeq	lr, [r0, -sp]
   11084:			; <UNDEFINED> instruction: 0xbc16e9dd
   11088:	svclt	0x00084561
   1108c:	movwle	r4, #42328	; 0xa558
   11090:	movwcs	r4, #1090	; 0x442
   11094:	stfeqd	f7, [r4], {2}
   11098:	stceq	8, cr15, [r1, #-112]	; 0xffffff90
   1109c:	b	102262c <ASN1_STRING_length@plt+0x1020418>
   110a0:	mvnsle	r2, r3, lsl #6
   110a4:			; <UNDEFINED> instruction: 0xf7ffe6d1
   110a8:	blmi	18fd34 <ASN1_STRING_length@plt+0x18db20>
   110ac:	stmdbmi	r5, {r1, r3, r6, r7, r9, sp}
   110b0:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   110b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   110b8:	mcr	7, 4, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   110bc:	blx	1cf0c2 <ASN1_STRING_length@plt+0x1cceae>
   110c0:	andeq	r7, r0, lr, ror r9
   110c4:			; <UNDEFINED> instruction: 0x000078b0
   110c8:	andeq	r7, r0, sl, asr #17
   110cc:	svcmi	0x00f0e92d
   110d0:	stclmi	6, cr4, [r9], #-88	; 0xffffffa8
   110d4:	blmi	1a7d2f8 <ASN1_STRING_length@plt+0x1a7b0e4>
   110d8:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
   110dc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   110e0:			; <UNDEFINED> instruction: 0xf04f9305
   110e4:	eorsvs	r0, r2, r0, lsl #6
   110e8:	bge	7bcf8 <ASN1_STRING_length@plt+0x79ae4>
   110ec:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   110f0:	blle	79b0f8 <ASN1_STRING_length@plt+0x798ee4>
   110f4:	ldrdhi	pc, [r4], -sp
   110f8:	svceq	0x0000f1b8
   110fc:	ldmib	sp, {r3, r4, ip, lr, pc}^
   11100:	b	1522510 <ASN1_STRING_length@plt+0x15202fc>
   11104:	andsle	r0, r3, r5, lsl #6
   11108:	mulcc	r0, r8, r8
   1110c:			; <UNDEFINED> instruction: 0xf108b9eb
   11110:	and	r0, r9, r1, lsl #6
   11114:	ldrbtcc	pc, [pc], #276	; 1111c <ASN1_STRING_length@plt+0xef08>	; <UNPREDICTABLE>
   11118:			; <UNDEFINED> instruction: 0xf1454698
   1111c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   11120:	ldmdavc	sl, {r1, r8, sl, lr}
   11124:	stmiblt	r2, {r0, r8, r9, ip, sp}
   11128:	svclt	0x00082d00
   1112c:	mvnsle	r2, r1, lsl #24
   11130:	bmi	14d9138 <ASN1_STRING_length@plt+0x14d6f24>
   11134:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
   11138:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1113c:	subsmi	r9, sl, r5, lsl #22
   11140:	addshi	pc, r2, r0, asr #32
   11144:	pop	{r0, r1, r2, ip, sp, pc}
   11148:	stccs	15, cr8, [r0, #-960]	; 0xfffffc40
   1114c:	stccs	15, cr11, [r2], {8}
   11150:			; <UNDEFINED> instruction: 0xf04fd3ee
   11154:			; <UNDEFINED> instruction: 0xf1c80900
   11158:	strbmi	r0, [sl], -r1, lsl #24
   1115c:	and	r4, r8, r3, asr #12
   11160:	tstcs	r0, r1, lsl #4
   11164:	bl	221c10 <ASN1_STRING_length@plt+0x21f9fc>
   11168:	ldrmi	r0, [r0], -r2, lsl #6
   1116c:	adcmi	fp, r0, #8, 30
   11170:	ldmdavc	r9, {r0, r2, r3, r4, r9, ip, lr, pc}
   11174:	mvnsle	r2, r0, lsl #18
   11178:	adcmi	r2, r9, #0, 2
   1117c:	adcmi	fp, r2, #8, 30
   11180:	movwle	r4, #17936	; 0x4610
   11184:	adcmi	lr, r9, #13
   11188:	adcmi	fp, r2, #8, 30
   1118c:	bl	3459b0 <ASN1_STRING_length@plt+0x34379c>
   11190:			; <UNDEFINED> instruction: 0xf8130203
   11194:	tstcs	r0, r1, lsl #30
   11198:	svccs	0x00004610
   1119c:	bl	245570 <ASN1_STRING_length@plt+0x24335c>
   111a0:	adcmi	r0, r9, #134217728	; 0x8000000
   111a4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   111a8:	adcmi	fp, r0, #8, 30
   111ac:			; <UNDEFINED> instruction: 0xf813d3e1
   111b0:			; <UNDEFINED> instruction: 0xf1093c01
   111b4:	blcs	139c0 <ASN1_STRING_length@plt+0x117ac>
   111b8:	b	1405704 <ASN1_STRING_length@plt+0x14034f0>
   111bc:			; <UNDEFINED> instruction: 0x1c600a8a
   111c0:			; <UNDEFINED> instruction: 0xf7f04450
   111c4:	pkhbtmi	lr, r3, r6, lsl #30
   111c8:	stmdacs	r0, {r4, r5, sp, lr}
   111cc:	strmi	sp, [r2], #78	; 0x4e
   111d0:	strbmi	r4, [r1], -r2, lsr #12
   111d4:			; <UNDEFINED> instruction: 0xf7f04650
   111d8:			; <UNDEFINED> instruction: 0xf1b9ee82
   111dc:			; <UNDEFINED> instruction: 0xf04f0f01
   111e0:	svclt	0x00880300
   111e4:	andeq	pc, r1, #200, 2	; 0x32
   111e8:	andcc	pc, r4, sl, lsl #16
   111ec:			; <UNDEFINED> instruction: 0xf04fbf88
   111f0:			; <UNDEFINED> instruction: 0xf84b0c01
   111f4:			; <UNDEFINED> instruction: 0xf8cb3029
   111f8:	stmdale	r9, {sp, pc}
   111fc:	strbmi	lr, [ip, #45]	; 0x2d
   11200:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   11204:	tstcs	r0, r9, lsr #4
   11208:	svclt	0x000842a9
   1120c:	eorle	r4, r4, #805306378	; 0x3000000a
   11210:	andne	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   11214:	streq	lr, [r3, -sl, lsl #22]
   11218:	mvnsle	r2, r0, lsl #18
   1121c:	andne	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   11220:	streq	lr, [r3], -r8, lsl #22
   11224:			; <UNDEFINED> instruction: 0x2100b999
   11228:	svclt	0x000842a9
   1122c:	svclt	0x003842a3
   11230:	movwle	r4, #22065	; 0x5631
   11234:	strcs	lr, [r0, -fp]
   11238:	svclt	0x000842af
   1123c:	andle	r4, r4, #805306378	; 0x3000000a
   11240:			; <UNDEFINED> instruction: 0xf8111853
   11244:	stmdacs	r0, {r0, r8, r9, sl, fp}
   11248:	bl	2c5624 <ASN1_STRING_length@plt+0x2c3410>
   1124c:			; <UNDEFINED> instruction: 0xf84b0703
   11250:			; <UNDEFINED> instruction: 0xf10c702c
   11254:	strbmi	r0, [ip, #3073]	; 0xc01
   11258:			; <UNDEFINED> instruction: 0x4648d3d5
   1125c:			; <UNDEFINED> instruction: 0xf109e769
   11260:	ldrbmi	r0, [r1], r2, lsl #6
   11264:			; <UNDEFINED> instruction: 0xe7a8469a
   11268:	mrc	7, 6, APSR_nzcv, cr4, cr0, {7}
   1126c:	svc	0x00aef7f0
   11270:	submi	r6, r0, #0, 16
   11274:	svclt	0x0000e75d
   11278:	andeq	r8, r1, lr, ror #25
   1127c:	andeq	r0, r0, r4, lsl r2
   11280:	muleq	r1, r2, ip
   11284:	svcmi	0x00f0e92d
   11288:	ldcmi	0, cr11, [r5], {147}	; 0x93
   1128c:	blmi	fe55a694 <ASN1_STRING_length@plt+0xfe558480>
   11290:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
   11294:	andls	r9, sl, r8, lsl #2
   11298:	stmdbvs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
   1129c:	tstls	r1, #1769472	; 0x1b0000
   112a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   112a4:	ldmibmi	r0, {r0, r2, r3, sp, lr}
   112a8:	svceq	0x0002f012
   112ac:	bge	37beec <ASN1_STRING_length@plt+0x379cd8>
   112b0:	svclt	0x00144479
   112b4:	strcs	r2, [r8], #-1028	; 0xfffffbfc
   112b8:			; <UNDEFINED> instruction: 0xf7ff9401
   112bc:			; <UNDEFINED> instruction: 0xf1b0fd0d
   112c0:	vqdmlal.s<illegal width 8>	q8, d0, d0
   112c4:	cdpls	0, 0, cr8, cr13, cr11, {6}
   112c8:			; <UNDEFINED> instruction: 0xf0002e00
   112cc:	ldmib	sp, {r0, r3, r5, r6, r7, pc}^
   112d0:	b	1499f10 <ASN1_STRING_length@plt+0x1497cfc>
   112d4:			; <UNDEFINED> instruction: 0xf0000103
   112d8:			; <UNDEFINED> instruction: 0xf00280cd
   112dc:	stmib	sp, {r0, r1, r2, r3, r4, r5, r8}^
   112e0:	ldmib	sp, {r2, r8, sl, ip}^
   112e4:	movwmi	r0, #4356	; 0x1104
   112e8:	rschi	pc, r5, r0, asr #32
   112ec:	ldmdavs	r8!, {r2, r4, r7, r8, fp}
   112f0:	strvs	lr, [r3], #2628	; 0xa44
   112f4:	adcmi	r4, ip, #59768832	; 0x3900000
   112f8:	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   112fc:	andls	r4, r6, r2, lsl #12
   11300:	adchi	pc, r4, r0, asr #6
   11304:			; <UNDEFINED> instruction: 0xf1089b01
   11308:	strtmi	r0, [sl], r1, lsl #14
   1130c:	ldrmi	r4, [pc], #-1707	; 11314 <ASN1_STRING_length@plt+0xf100>
   11310:	strmi	r4, [r7], #-981	; 0xfffffc2b
   11314:	ldrdeq	lr, [r2, -r1]
   11318:	strls	r4, [r9], -r9, lsr #13
   1131c:	eorhi	pc, ip, sp, asr #17
   11320:	ldrbmi	r4, [r0], r6, lsr #12
   11324:	strmi	r4, [sp], -r4, lsl #12
   11328:	smlabteq	r2, sp, r9, lr
   1132c:	ldrbmi	lr, [r0], r0
   11330:	andeq	lr, r7, #9216	; 0x2400
   11334:	adcmi	r2, fp, #0, 6
   11338:	adcmi	fp, r2, #8, 30
   1133c:	adcshi	pc, r2, r0, lsl #1
   11340:	stceq	8, cr15, [r1], {23}
   11344:	beq	8d76c <ASN1_STRING_length@plt+0x8b558>
   11348:	svclt	0x000c282e
   1134c:	mrcne	6, 3, r4, cr8, cr8, {1}
   11350:			; <UNDEFINED> instruction: 0xf7f03740
   11354:	ldrbmi	lr, [r6, #-3516]	; 0xfffff244
   11358:	andeq	pc, r1, r0, lsl #2
   1135c:	mvnle	r4, r3, lsl #9
   11360:	mcrls	6, 0, r4, cr9, cr1, {6}
   11364:	strne	lr, [r9, -pc, asr #20]
   11368:	bl	1e2e78 <ASN1_STRING_length@plt+0x1e0c64>
   1136c:			; <UNDEFINED> instruction: 0xf8dd000b
   11370:			; <UNDEFINED> instruction: 0xf7f0802c
   11374:	blls	24cc74 <ASN1_STRING_length@plt+0x24aa60>
   11378:	stmdacs	r0, {r3, r4, sp, lr}
   1137c:	adchi	pc, r9, r0
   11380:	strmi	r9, [r7], #-2817	; 0xfffff4ff
   11384:	strmi	r9, [r4], -r6, lsl #20
   11388:	streq	lr, [r8, #-2819]	; 0xfffff4fd
   1138c:	eorge	pc, r4, sp, asr #17
   11390:			; <UNDEFINED> instruction: 0xf8dd442a
   11394:			; <UNDEFINED> instruction: 0xf8cda028
   11398:	ldrmi	r9, [r9], ip, lsr #32
   1139c:			; <UNDEFINED> instruction: 0x46184615
   113a0:			; <UNDEFINED> instruction: 0xf04f2100
   113a4:	stmib	sp, {r8, r9, fp}^
   113a8:			; <UNDEFINED> instruction: 0xf8cd0106
   113ac:	ldmib	sp, {r2, ip, sp, pc}^
   113b0:	ldmib	sp, {r1, r2, r8, r9, sp}^
   113b4:	bl	4917c4 <ASN1_STRING_length@plt+0x48f5b0>
   113b8:			; <UNDEFINED> instruction: 0xf1430208
   113bc:	addsmi	r0, r9, #0, 6
   113c0:	addsmi	fp, r0, #8, 30
   113c4:			; <UNDEFINED> instruction: 0xf8dad37a
   113c8:			; <UNDEFINED> instruction: 0x06db3010
   113cc:	ldmib	sp, {r2, r4, r6, r8, sl, ip, lr, pc}^
   113d0:	ldrtmi	r0, [r4], r4, lsl #2
   113d4:	ldrdlt	pc, [r4], -sp
   113d8:	strmi	r4, [fp], -r2, lsl #12
   113dc:	bleq	8f454 <ASN1_STRING_length@plt+0x8d240>
   113e0:	b	10d1c54 <ASN1_STRING_length@plt+0x10cfa40>
   113e4:	strbmi	r6, [r5, #-786]!	; 0xfffffcee
   113e8:	andcs	lr, r2, #64, 20	; 0x40000
   113ec:			; <UNDEFINED> instruction: 0xf8cdd1f6
   113f0:	bl	27d408 <ASN1_STRING_length@plt+0x27b1f4>
   113f4:	ldmib	sp, {r3}^
   113f8:	tstcs	r0, r2, lsl #24
   113fc:	svclt	0x00084561
   11400:	suble	r4, pc, #88, 10	; 0x16000000
   11404:	andne	pc, r9, r6, lsl r8	; <UNPREDICTABLE>
   11408:	stmdaeq	r0, {r3, r8, ip, sp, lr, pc}^
   1140c:	movwcs	lr, #2500	; 0x9c4
   11410:	stmdbcs	lr!, {r0, r2, r4, r6, r8, r9, sp}
   11414:	svclt	0x000860a3
   11418:	rscvs	r1, r7, r9, ror #24
   1141c:	qadd16mi	fp, r9, r8
   11420:	strmi	r9, [r8], -r8, lsl #2
   11424:			; <UNDEFINED> instruction: 0xf7f03540
   11428:	stmdbls	r8, {r1, r4, r6, r8, sl, fp, sp, lr, pc}
   1142c:			; <UNDEFINED> instruction: 0x36403410
   11430:	ldrtmi	r1, [r8], -r2, asr #24
   11434:			; <UNDEFINED> instruction: 0xf7f09208
   11438:	bls	24c988 <ASN1_STRING_length@plt+0x24a774>
   1143c:	ldrmi	r9, [r7], #-2305	; 0xfffff6ff
   11440:	mcrrne	10, 0, r9, fp, cr9
   11444:	mlale	r8, r1, r2, r4
   11448:	ldr	r9, [r0, r1, lsl #6]!
   1144c:			; <UNDEFINED> instruction: 0xf7f00120
   11450:	blls	24cb98 <ASN1_STRING_length@plt+0x24a984>
   11454:	stmdacs	r0, {r3, r4, sp, lr}
   11458:			; <UNDEFINED> instruction: 0x46a1d03b
   1145c:	blmi	863cf0 <ASN1_STRING_length@plt+0x861adc>
   11460:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11464:	blls	46b4d4 <ASN1_STRING_length@plt+0x4692c0>
   11468:	teqle	r0, sl, asr r0
   1146c:	andslt	r4, r3, r8, asr #12
   11470:	svchi	0x00f0e8bd
   11474:	ldrb	r4, [r1, r9, lsr #13]!
   11478:	ldrdeq	lr, [r4, -sp]
   1147c:			; <UNDEFINED> instruction: 0xf8dd46ac
   11480:	strmi	fp, [r2], -r4
   11484:			; <UNDEFINED> instruction: 0xf81c460b
   11488:	andseq	r0, fp, #1, 26	; 0x40
   1148c:	tstvs	r2, #274432	; 0x43000
   11490:	b	1022a30 <ASN1_STRING_length@plt+0x102081c>
   11494:	mvnsle	r2, r2, lsl #4
   11498:			; <UNDEFINED> instruction: 0xf8dde7a9
   1149c:	ldrb	r9, [sp, ip, lsr #32]
   114a0:			; <UNDEFINED> instruction: 0xe7db46b1
   114a4:	sbccs	r4, sl, #18432	; 0x4800
   114a8:	ldmdami	r3, {r1, r4, r8, fp, lr}
   114ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   114b0:			; <UNDEFINED> instruction: 0xf7f04478
   114b4:			; <UNDEFINED> instruction: 0xf06fec90
   114b8:	bfi	r0, r5, (invalid: 18:15)
   114bc:	addcs	r4, r9, #15360	; 0x3c00
   114c0:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
   114c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   114c8:			; <UNDEFINED> instruction: 0xf7f04478
   114cc:			; <UNDEFINED> instruction: 0xf7f0ec84
   114d0:			; <UNDEFINED> instruction: 0xf7f0eda2
   114d4:	stmdavs	r3, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   114d8:	stmdbeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
   114dc:	svclt	0x0000e7be
   114e0:	andeq	r8, r1, r6, lsr fp
   114e4:	andeq	r0, r0, r4, lsl r2
   114e8:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   114ec:	andeq	r8, r1, r8, ror #18
   114f0:	andeq	r7, r0, r4, lsl #11
   114f4:			; <UNDEFINED> instruction: 0x000074b6
   114f8:	ldrdeq	r7, [r0], -r0
   114fc:	andeq	r7, r0, ip, asr r5
   11500:	muleq	r0, lr, r4
   11504:	andeq	r7, r0, ip, asr #9
   11508:	svcmi	0x00f0e92d
   1150c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   11510:	ldmib	r0, {r1, r8, r9, fp, pc}^
   11514:	ldmib	r7, {r1, r2, r3, r8, r9, sp}^
   11518:	cfsh32	mvfx4, mvfx8, #12
   1151c:	ldmib	r0, {r4, r9, fp, ip}^
   11520:	adclt	r0, r3, r2, lsl #2
   11524:	svclt	0x0008428b
   11528:	stmib	sp, {r1, r7, r9, lr}^
   1152c:	stmib	sp, {r8}^
   11530:			; <UNDEFINED> instruction: 0xf0804512
   11534:	lfmhi	f0, 1, [r9], #-552	; 0xfffffdd8
   11538:	stmdbcs	r1, {r1, r2, r3, r4, r5, fp, sp, lr}
   1153c:	tstls	lr, lr, lsl r2
   11540:	subshi	pc, sp, #64, 4
   11544:	ldrdeq	lr, [r6, -r7]
   11548:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, fp, pc}^
   1154c:	stmiane	r0, {r4, r8}^
   11550:			; <UNDEFINED> instruction: 0xf141930f
   11554:	ldmib	sp, {r8}^
   11558:	adcmi	r3, r1, #0, 8
   1155c:	addsmi	fp, r8, #8, 30
   11560:	orrhi	pc, r3, r0, lsl #1
   11564:			; <UNDEFINED> instruction: 0xf1062301
   11568:	ldrmi	r0, [sl], r8, lsl #4
   1156c:	movwls	r9, #49696	; 0xc220
   11570:	eorls	r1, r1, #3200	; 0xc80
   11574:	b	13e2094 <ASN1_STRING_length@plt+0x13dfe80>
   11578:	strmi	r7, [r2], -r0, ror #7
   1157c:	cmphi	ip, r0	; <UNPREDICTABLE>
   11580:			; <UNDEFINED> instruction: 0xf0116939
   11584:	andsls	r0, pc, r2
   11588:	rschi	pc, lr, r0
   1158c:	andseq	pc, r4, r2, lsl r1	; <UNPREDICTABLE>
   11590:			; <UNDEFINED> instruction: 0xf1439004
   11594:	andls	r0, r5, r0
   11598:	andseq	pc, r8, r2, lsl r1	; <UNPREDICTABLE>
   1159c:			; <UNDEFINED> instruction: 0xf1439008
   115a0:	andls	r0, r9, r0
   115a4:	strmi	lr, [r0, #-2525]	; 0xfffff623
   115a8:	stmdbhi	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   115ac:	svclt	0x0008454d
   115b0:			; <UNDEFINED> instruction: 0xf0c04544
   115b4:	stmdals	r4, {r3, r6, r9, pc}
   115b8:	tsteq	r0, r1, lsl r0	; <UNPREDICTABLE>
   115bc:	bl	1b59f8 <ASN1_STRING_length@plt+0x1b37e4>
   115c0:			; <UNDEFINED> instruction: 0xf0000c00
   115c4:			; <UNDEFINED> instruction: 0xf10c81a4
   115c8:			; <UNDEFINED> instruction: 0xf10c38ff
   115cc:	andcs	r0, r0, r3, lsl #24
   115d0:	ldrtmi	r2, [r6], r0, lsl #2
   115d4:	svcpl	0x0001f818
   115d8:	b	1111e10 <ASN1_STRING_length@plt+0x110fbfc>
   115dc:	strbmi	r6, [r4, #1040]	; 0x410
   115e0:	andcs	lr, r0, r5, asr #20
   115e4:	mvnsle	r4, r1, lsr #12
   115e8:	strmi	lr, [r0, #-2525]	; 0xfffff623
   115ec:	bleq	44da3c <ASN1_STRING_length@plt+0x44b828>
   115f0:	stmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   115f4:	strbmi	r4, [sp, #-1654]	; 0xfffff98a
   115f8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   115fc:	eorhi	pc, r3, #192	; 0xc0
   11600:	bl	1b868c <ASN1_STRING_length@plt+0x1b6478>
   11604:	strcs	r0, [r0, #-3595]	; 0xfffff1f5
   11608:	strcs	r4, [r0], #-1187	; 0xfffffb5d
   1160c:	blhi	8f68c <ASN1_STRING_length@plt+0x8d478>
   11610:			; <UNDEFINED> instruction: 0x2c05ea4f
   11614:			; <UNDEFINED> instruction: 0x6c14ea4c
   11618:	b	1222dec <ASN1_STRING_length@plt+0x1220bd8>
   1161c:	strbtmi	r2, [r5], -r4, lsl #8
   11620:	stmib	sp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   11624:	cfldr32ne	mvfx4, [r4, #-8]
   11628:			; <UNDEFINED> instruction: 0xf1439414
   1162c:	ldrls	r0, [r5], #-1024	; 0xfffffc00
   11630:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11634:	strmi	lr, [r0, #-2525]	; 0xfffff623
   11638:	svclt	0x0008454d
   1163c:			; <UNDEFINED> instruction: 0xf0c04544
   11640:	ldrtmi	r8, [r2], #-514	; 0xfffffdfe
   11644:	strmi	lr, [r2, #-2525]	; 0xfffff623
   11648:	ldfccp	f7, [pc], #8	; 11658 <ASN1_STRING_length@plt+0xf444>
   1164c:	movwcs	r3, #515	; 0x203
   11650:	svchi	0x0001f81c
   11654:	b	1222be4 <ASN1_STRING_length@plt+0x12209d0>
   11658:	mvnsle	r2, r3, lsl #6
   1165c:	strmi	lr, [r2, #-2509]	; 0xfffff633
   11660:	ldmib	sp, {r2, r3, r4, r7, r9, sl, lr}^
   11664:	stmdane	r2!, {r1, r8, sl, lr}
   11668:	movweq	lr, #6997	; 0x1b55
   1166c:	strmi	lr, [r0, #-2525]	; 0xfffff623
   11670:	tstcs	r1, ip, lsr #30
   11674:	addsmi	r2, sp, #0, 2
   11678:	addsmi	fp, r4, #8, 30
   1167c:			; <UNDEFINED> instruction: 0xf041bf38
   11680:	stmdbcs	r0, {r0, r8}
   11684:	sbcshi	pc, r8, r0, asr #32
   11688:			; <UNDEFINED> instruction: 0x0112e9dd
   1168c:	addmi	r2, fp, #0, 6
   11690:	strmi	fp, [r4, #3848]	; 0xf08
   11694:	sbcshi	pc, r0, r0, lsl #1
   11698:	vmov.32	r9, d8[0]
   1169c:	bl	d3ee4 <ASN1_STRING_length@plt+0xd1cd0>
   116a0:	ldrtmi	r0, [r1], #-268	; 0xfffffef4
   116a4:	stc	7, cr15, [r0, #960]	; 0x3c0
   116a8:			; <UNDEFINED> instruction: 0xf0402800
   116ac:			; <UNDEFINED> instruction: 0xf8bd80c5
   116b0:			; <UNDEFINED> instruction: 0x46053030
   116b4:	addsmi	r9, r3, #57344	; 0xe000
   116b8:	bichi	pc, r9, r0, lsl #1
   116bc:	stmdbls	ip, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   116c0:			; <UNDEFINED> instruction: 0xf103fb01
   116c4:	tstcs	r0, #3620864	; 0x374000
   116c8:	bl	10d7818 <ASN1_STRING_length@plt+0x10d5604>
   116cc:	ldmib	sp, {r0, r5, r6, r7, r8, r9, ip, sp, lr}^
   116d0:	addmi	r0, fp, #0, 2
   116d4:	addmi	fp, r2, #8, 30
   116d8:			; <UNDEFINED> instruction: 0x81b7f080
   116dc:			; <UNDEFINED> instruction: 0xf11217d3
   116e0:	bls	7d3f08 <ASN1_STRING_length@plt+0x7d1cf4>
   116e4:	tsteq	r8, pc, asr #32	; <UNPREDICTABLE>
   116e8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   116ec:	bcs	23114 <ASN1_STRING_length@plt+0x20f00>
   116f0:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
   116f4:	andeq	lr, sl, r8, lsl fp
   116f8:	bl	10b5770 <ASN1_STRING_length@plt+0x10b355c>
   116fc:	tstls	sp, #201326592	; 0xc000000
   11700:			; <UNDEFINED> instruction: 0xbc1ce9dd
   11704:	strcc	lr, [r0], #-2525	; 0xfffff623
   11708:	svclt	0x00084564
   1170c:			; <UNDEFINED> instruction: 0xf0c0455b
   11710:	blls	371d80 <ASN1_STRING_length@plt+0x36fb6c>
   11714:	andeq	lr, sl, r6, lsl #22
   11718:			; <UNDEFINED> instruction: 0xf0002b00
   1171c:			; <UNDEFINED> instruction: 0xf04f8144
   11720:	strmi	r0, [r1], #-2304	; 0xfffff700
   11724:			; <UNDEFINED> instruction: 0xf810464c
   11728:	eoreq	r2, r4, #1024	; 0x400
   1172c:	ldrvs	lr, [r9], #-2628	; 0xfffff5bc
   11730:	b	10a213c <ASN1_STRING_length@plt+0x109ff28>
   11734:	mvnsle	r2, r9, lsl #18
   11738:			; <UNDEFINED> instruction: 0xf029687b
   1173c:	blcs	13b4c <ASN1_STRING_length@plt+0x11938>
   11740:	msrhi	SPSR_sc, r0
   11744:	ldrbmi	r4, [r0], #1178	; 0x49a
   11748:	stcls	8, cr15, [r1, #-32]	; 0xffffffe0
   1174c:	b	13e2e5c <ASN1_STRING_length@plt+0x13e0c48>
   11750:	b	10da3bc <ASN1_STRING_length@plt+0x10d81a8>
   11754:	b	13ebb6c <ASN1_STRING_length@plt+0x13e9958>
   11758:	mvnsle	r2, r4, lsl r4
   1175c:	eorlt	r4, r3, r8, lsr #12
   11760:	blhi	cca5c <ASN1_STRING_length@plt+0xca848>
   11764:	svchi	0x00f0e8bd
   11768:	eoreq	pc, r0, r2, lsl r1	; <UNPREDICTABLE>
   1176c:			; <UNDEFINED> instruction: 0xf1439006
   11770:	andls	r0, r7, r0
   11774:	eoreq	pc, r8, r2, lsl r1	; <UNPREDICTABLE>
   11778:			; <UNDEFINED> instruction: 0xf143900a
   1177c:	andls	r0, fp, r0
   11780:	strmi	lr, [r0, #-2525]	; 0xfffff623
   11784:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11788:	svclt	0x0008454d
   1178c:			; <UNDEFINED> instruction: 0xf0c04544
   11790:	stmdals	r6, {r1, r3, r4, r6, r8, pc}
   11794:	tsteq	r0, r1, lsl r0	; <UNPREDICTABLE>
   11798:	bl	1b5bd4 <ASN1_STRING_length@plt+0x1b39c0>
   1179c:	rsble	r0, sp, r0, lsl #24
   117a0:	ldmcc	pc!, {r2, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   117a4:	stfeqd	f7, [r7], {12}
   117a8:	mrscs	r2, (UNDEF: 0)
   117ac:			; <UNDEFINED> instruction: 0xf81846b6
   117b0:	andeq	r5, ip, #1, 30
   117b4:	ldrvs	lr, [r0], #-2628	; 0xfffff5bc
   117b8:	b	1162ed0 <ASN1_STRING_length@plt+0x1160cbc>
   117bc:	strtmi	r2, [r1], -r0
   117c0:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   117c4:			; <UNDEFINED> instruction: 0xf1124500
   117c8:	ldmib	sp, {r3, r4, r8, r9, fp}^
   117cc:	ldrbtmi	r8, [r6], -r6, lsl #18
   117d0:	svclt	0x0008454d
   117d4:			; <UNDEFINED> instruction: 0xf0c04544
   117d8:	stflsd	f0, [r0], #-216	; 0xffffff28
   117dc:	vmlaeq.f64	d14, d11, d6
   117e0:	strtmi	r2, [r3], #1280	; 0x500
   117e4:			; <UNDEFINED> instruction: 0xf81e2400
   117e8:	b	13f43f4 <ASN1_STRING_length@plt+0x13f21e0>
   117ec:	b	131c808 <ASN1_STRING_length@plt+0x131a5f4>
   117f0:	ldrbmi	r6, [lr, #3092]	; 0xc14
   117f4:	strcs	lr, [r4], #-2632	; 0xfffff5b8
   117f8:	mvnsle	r4, r5, ror #12
   117fc:	strmi	lr, [r2, #-2509]	; 0xfffff633
   11800:	ldrls	r1, [r8], #-3348	; 0xfffff2ec
   11804:	streq	pc, [r0], #-323	; 0xfffffebd
   11808:	ldmib	sp, {r0, r3, r4, sl, ip, pc}^
   1180c:	ldmib	sp, {r3, r4, r8, fp, pc}^
   11810:	strbmi	r4, [sp, #-1280]	; 0xfffffb00
   11814:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   11818:	tsthi	r5, r0, asr #1	; <UNPREDICTABLE>
   1181c:	ldmib	sp, {r1, r4, r5, sl, lr}^
   11820:			; <UNDEFINED> instruction: 0xf1024502
   11824:	andcc	r3, r3, #65280	; 0xff00
   11828:			; <UNDEFINED> instruction: 0xf81c2300
   1182c:	strbmi	r8, [r2, #-3841]!	; 0xfffff0ff
   11830:	movwcs	lr, #14920	; 0x3a48
   11834:			; <UNDEFINED> instruction: 0xe711d1f9
   11838:	beq	8dc68 <ASN1_STRING_length@plt+0x8ba54>
   1183c:	blx	7f847c <ASN1_STRING_length@plt+0x7f6268>
   11840:	ldrmi	pc, [sl, #2698]	; 0xa8a
   11844:	sbcshi	pc, fp, r0, lsl #1
   11848:	ldmib	sp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
   1184c:			; <UNDEFINED> instruction: 0xf8cd0110
   11850:	blx	f991a <ASN1_STRING_length@plt+0xf7706>
   11854:	stmiane	r0, {r1, r3, r8, r9, ip, sp, lr, pc}^
   11858:	mvnvc	lr, r1, asr #22
   1185c:	strcc	lr, [r0], #-2525	; 0xfffff623
   11860:	svclt	0x000842a1
   11864:			; <UNDEFINED> instruction: 0xf4ff4298
   11868:	blmi	1f3d284 <ASN1_STRING_length@plt+0x1f3b070>
   1186c:	ldmdbmi	ip!, {r1, r3, r6, r7, r9, sp}^
   11870:	ldrbtmi	r4, [fp], #-2172	; 0xfffff784
   11874:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11878:	b	feb4f840 <ASN1_STRING_length@plt+0xfeb4d62c>
   1187c:	stmdaeq	r8, {r2, r3, r8, ip, sp, lr, pc}
   11880:	mrscs	r2, (UNDEF: 0)
   11884:			; <UNDEFINED> instruction: 0xf81846b6
   11888:	andeq	r5, ip, #1, 26	; 0x40
   1188c:	ldrvs	lr, [r0], #-2628	; 0xfffff5bc
   11890:	b	1162fa8 <ASN1_STRING_length@plt+0x1160d94>
   11894:	strtmi	r2, [r1], -r0
   11898:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1189c:			; <UNDEFINED> instruction: 0xf1124500
   118a0:	ldmib	sp, {r3, r4, r8, r9, fp}^
   118a4:	ldrbtmi	r8, [r6], -r6, lsl #18
   118a8:	svclt	0x0008454d
   118ac:			; <UNDEFINED> instruction: 0xf0c04544
   118b0:			; <UNDEFINED> instruction: 0xf10b80ca
   118b4:	ldrtmi	r0, [r3], #3080	; 0xc08
   118b8:	strcs	r4, [r0], #-1204	; 0xfffffb4c
   118bc:			; <UNDEFINED> instruction: 0xf81c2500
   118c0:	b	13f4ccc <ASN1_STRING_length@plt+0x13f2ab8>
   118c4:	b	139d0e0 <ASN1_STRING_length@plt+0x139aecc>
   118c8:	strbmi	r6, [r3, #3604]!	; 0xe14
   118cc:	strcs	lr, [r4], #-2632	; 0xfffff5b8
   118d0:	mvnsle	r4, r5, ror r6
   118d4:	strmi	lr, [r2, #-2509]	; 0xfffff633
   118d8:	ldrls	r1, [sl], #-3348	; 0xfffff2ec
   118dc:	streq	pc, [r0], #-323	; 0xfffffebd
   118e0:	ldmib	sp, {r0, r1, r3, r4, sl, ip, pc}^
   118e4:	ldmib	sp, {r1, r3, r4, r8, fp, pc}^
   118e8:	strbmi	r4, [sp, #-1280]	; 0xfffffb00
   118ec:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   118f0:	adchi	pc, r9, r0, asr #1
   118f4:	ldmib	sp, {r1, r4, r5, sl, lr}^
   118f8:			; <UNDEFINED> instruction: 0xf1024502
   118fc:	movwcs	r0, #3076	; 0xc04
   11900:	stchi	8, cr15, [r1, #-112]	; 0xffffff90
   11904:	b	1222e94 <ASN1_STRING_length@plt+0x1220c80>
   11908:	mvnsle	r2, r3, lsl #6
   1190c:			; <UNDEFINED> instruction: 0xf10ce6a6
   11910:	andcs	r0, r0, r4, lsl #16
   11914:	ldrtmi	r2, [r6], r0, lsl #2
   11918:	stcpl	8, cr15, [r1, #-96]	; 0xffffffa0
   1191c:	b	1112154 <ASN1_STRING_length@plt+0x110ff40>
   11920:	strbmi	r6, [r4, #1040]	; 0x410
   11924:	andcs	lr, r0, r5, asr #20
   11928:	mvnsle	r4, r1, lsr #12
   1192c:	strmi	lr, [r0, #-2525]	; 0xfffff623
   11930:	bleq	44dd80 <ASN1_STRING_length@plt+0x44bb6c>
   11934:	stmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11938:	strbmi	r4, [sp, #-1654]	; 0xfffff98a
   1193c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   11940:	addhi	pc, r1, r0, asr #1
   11944:	stfeqd	f7, [r4], {11}
   11948:	ldrtmi	r4, [r4], #1203	; 0x4b3
   1194c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   11950:	stchi	8, cr15, [r1, #-112]	; 0xffffff90
   11954:	vmlscs.f32	s28, s10, s30
   11958:	vnmlavs.f32	s28, s8, s28
   1195c:	b	12230f0 <ASN1_STRING_length@plt+0x1220edc>
   11960:	ldrbtmi	r2, [r5], -r4, lsl #8
   11964:	stmib	sp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   11968:	cfldr32ne	mvfx4, [r4, #-8]
   1196c:			; <UNDEFINED> instruction: 0xf1439416
   11970:	ldrls	r0, [r7], #-1024	; 0xfffffc00
   11974:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   11978:	strmi	lr, [r0, #-2525]	; 0xfffff623
   1197c:	svclt	0x0008454d
   11980:	cmnle	r0, #68, 10	; 0x11000000
   11984:	ldmib	sp, {r1, r4, r5, sl, lr}^
   11988:			; <UNDEFINED> instruction: 0xf1024502
   1198c:	movwcs	r0, #3076	; 0xc04
   11990:	stchi	8, cr15, [r1, #-112]	; 0xffffff90
   11994:	b	1222f24 <ASN1_STRING_length@plt+0x1220d10>
   11998:	mvnsle	r2, r3, lsl #6
   1199c:	tstcs	r4, lr, asr r6
   119a0:	strmi	r2, [r8], r0, lsl #4
   119a4:			; <UNDEFINED> instruction: 0xf8dde6a6
   119a8:	bl	35a80 <ASN1_STRING_length@plt+0x3386c>
   119ac:	strbmi	r0, [ip], -r1, lsl #24
   119b0:	stccs	8, cr15, [r1, #-112]	; 0xffffff90
   119b4:	eoreq	r2, r4, #0, 6
   119b8:	ldrvs	lr, [r9], #-2628	; 0xfffff5bc
   119bc:	movwcs	lr, #10701	; 0x29cd
   119c0:	movweq	pc, #4556	; 0x11cc	; <UNPREDICTABLE>
   119c4:	bls	a29d8 <ASN1_STRING_length@plt+0xa07c4>
   119c8:	addmi	r4, fp, #184549376	; 0xb000000
   119cc:	stmdbcs	r9, {r1, r6, r9, fp, sp, lr, pc}
   119d0:	ldmdavs	fp!, {r1, r2, r3, r5, r6, r7, r8, fp, ip, lr, pc}^
   119d4:	stmdbeq	r2, {r0, r3, r5, ip, sp, lr, pc}
   119d8:	ldrmi	fp, [sl], #827	; 0x33b
   119dc:			; <UNDEFINED> instruction: 0xf80a44d0
   119e0:	ldrbmi	r9, [r0, #2817]	; 0xb01
   119e4:	tstcs	r9, #323584	; 0x4f000
   119e8:	stmdbvs	r4, {r0, r1, r6, r9, fp, sp, lr, pc}
   119ec:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
   119f0:			; <UNDEFINED> instruction: 0x4628d1f5
   119f4:	ldc	0, cr11, [sp], #140	; 0x8c
   119f8:	pop	{r1, r8, r9, fp, pc}
   119fc:			; <UNDEFINED> instruction: 0xf06f8ff0
   11a00:	strtmi	r0, [r8], -r1, lsl #10
   11a04:	ldc	0, cr11, [sp], #140	; 0x8c
   11a08:	pop	{r1, r8, r9, fp, pc}
   11a0c:	stmdals	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a10:	b	ffbcf9d8 <ASN1_STRING_length@plt+0xffbcd7c4>
   11a14:	rsbsvs	r4, r8, r3, lsl #13
   11a18:	bls	3e180 <ASN1_STRING_length@plt+0x3bf6c>
   11a1c:			; <UNDEFINED> instruction: 0xf7f04631
   11a20:	ldrbmi	lr, [sl], #2654	; 0xa5e
   11a24:	andlt	pc, r0, r7, asr #17
   11a28:	stmdals	r0, {r0, r2, r3, r7, r9, sl, sp, lr, pc}
   11a2c:	b	ff84f9f4 <ASN1_STRING_length@plt+0xff84d7e0>
   11a30:	rsbsvs	r4, r8, r3, lsl #13
   11a34:	bls	3dfdc <ASN1_STRING_length@plt+0x3bdc8>
   11a38:			; <UNDEFINED> instruction: 0xf7f04631
   11a3c:	ldrbmi	lr, [sl], #2640	; 0xa50
   11a40:	andlt	pc, r0, r7, asr #17
   11a44:			; <UNDEFINED> instruction: 0xf7fee7ca
   11a48:			; <UNDEFINED> instruction: 0xf7fefe51
   11a4c:			; <UNDEFINED> instruction: 0xf7fefe3f
   11a50:			; <UNDEFINED> instruction: 0xf7f0fe5d
   11a54:	stmdavs	r5, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   11a58:	ldrbt	r4, [pc], -sp, ror #4
   11a5c:			; <UNDEFINED> instruction: 0x000071be
   11a60:	strdeq	r7, [r0], -r0
   11a64:	andeq	r7, r0, sl, lsl #2
   11a68:	svcmi	0x00f0e92d
   11a6c:	ldclmi	0, cr11, [r0, #-548]	; 0xfffffddc
   11a70:	mrrcmi	11, 0, sl, r0, cr4
   11a74:	ldrbtmi	sl, [sp], #-2563	; 0xfffff5fd
   11a78:	strmi	r4, [r2], pc, asr #18
   11a7c:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
   11a80:	strls	r6, [r7], #-2084	; 0xfffff7dc
   11a84:	streq	pc, [r0], #-79	; 0xffffffb1
   11a88:			; <UNDEFINED> instruction: 0xf926f7ff
   11a8c:	blle	6592b0 <ASN1_STRING_length@plt+0x65709c>
   11a90:			; <UNDEFINED> instruction: 0xb1b69e03
   11a94:	strmi	lr, [r4, #-2525]	; 0xfffff623
   11a98:	movweq	lr, #23124	; 0x5a54
   11a9c:	ldmdavc	r3!, {r0, r4, ip, lr, pc}
   11aa0:			; <UNDEFINED> instruction: 0x1c73b9e3
   11aa4:			; <UNDEFINED> instruction: 0xf114e009
   11aa8:			; <UNDEFINED> instruction: 0x461e34ff
   11aac:	ldrbcc	pc, [pc, #325]!	; 11bf9 <ASN1_STRING_length@plt+0xf9e5>	; <UNPREDICTABLE>
   11ab0:	strmi	lr, [r4, #-2509]	; 0xfffff633
   11ab4:	movwcc	r7, #6170	; 0x181a
   11ab8:	vstrcs.16	s22, [r0, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
   11abc:	stccs	15, cr11, [r1], {8}
   11ac0:			; <UNDEFINED> instruction: 0x2700d1f1
   11ac4:	blmi	ee43c0 <ASN1_STRING_length@plt+0xee21ac>
   11ac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11acc:	blls	1ebb3c <ASN1_STRING_length@plt+0x1e9928>
   11ad0:	qdsuble	r4, sl, r5
   11ad4:	andlt	r4, r9, r8, lsr r6
   11ad8:	svchi	0x00f0e8bd
   11adc:	svclt	0x00082d00
   11ae0:	mvnle	r2, #512	; 0x200
   11ae4:			; <UNDEFINED> instruction: 0x46504936
   11ae8:	ldrtmi	r2, [r2], r0, lsl #4
   11aec:	movwcs	r4, #1145	; 0x479
   11af0:	strmi	r4, [pc], -r6, lsl #12
   11af4:	bleq	cc724 <ASN1_STRING_length@plt+0xca510>
   11af8:	stmdaeq	r1, {r1, r4, r8, ip, sp, lr, pc}
   11afc:	stmdbeq	r0, {r0, r1, r6, r8, ip, sp, lr, pc}
   11b00:	muleq	r0, fp, r8
   11b04:	strmi	fp, [r9, #808]!	; 0x328
   11b08:	strmi	fp, [r0, #3848]!	; 0xf08
   11b0c:			; <UNDEFINED> instruction: 0xf112d227
   11b10:	tstls	r0, r9, lsl #2
   11b14:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   11b18:	ldmib	sp, {r0, r8, r9, ip, pc}^
   11b1c:	adcmi	r2, fp, #0, 6
   11b20:	adcmi	fp, r2, #8, 30
   11b24:	andcs	sp, r9, #268435459	; 0x10000003
   11b28:			; <UNDEFINED> instruction: 0x46584639
   11b2c:	bl	34faf4 <ASN1_STRING_length@plt+0x34d8e0>
   11b30:	ldmib	r6, {r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   11b34:	ldrtmi	r5, [r2], r0, lsl #8
   11b38:	bl	feae335c <ASN1_STRING_length@plt+0xfeae1148>
   11b3c:	orrlt	r0, ip, r5, lsl #12
   11b40:			; <UNDEFINED> instruction: 0xf7f04658
   11b44:	smlabtcs	r0, r4, r9, lr
   11b48:	stmibne	r0!, {r1, r9, sl, lr}
   11b4c:	ldmdb	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11b50:			; <UNDEFINED> instruction: 0x4642e7b8
   11b54:	adcmi	r4, fp, #78643200	; 0x4b00000
   11b58:	adcmi	fp, r2, #8, 30
   11b5c:			; <UNDEFINED> instruction: 0xf06fd3ca
   11b60:	str	r0, [pc, r1, lsl #14]!
   11b64:	ldrdcs	pc, [r8], -sl
   11b68:	andls	r4, r0, #16, 12	; 0x1000000
   11b6c:	b	104fb34 <ASN1_STRING_length@plt+0x104d920>
   11b70:	strmi	r9, [r0], r0, lsl #20
   11b74:	andeq	pc, r4, sl, asr #17
   11b78:	strtmi	fp, [r9], -r0, lsr #3
   11b7c:	stmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11b80:	ldrdmi	pc, [r4], -sl
   11b84:	andhi	pc, r0, sl, asr #17
   11b88:			; <UNDEFINED> instruction: 0x4642e7da
   11b8c:	ldr	r4, [r1, fp, asr #12]!
   11b90:			; <UNDEFINED> instruction: 0xf7f04658
   11b94:	bl	64c20c <ASN1_STRING_length@plt+0x649ff8>
   11b98:			; <UNDEFINED> instruction: 0xf1490200
   11b9c:	ldrb	r0, [sl, r0, lsl #6]
   11ba0:	b	e4fb68 <ASN1_STRING_length@plt+0xe4d954>
   11ba4:	bl	4cfb6c <ASN1_STRING_length@plt+0x4cd958>
   11ba8:	rsbsmi	r6, pc, #458752	; 0x70000
   11bac:	svclt	0x0000e78a
   11bb0:	andeq	r8, r1, r2, asr r3
   11bb4:	andeq	r0, r0, r4, lsl r2
   11bb8:	strdeq	r6, [r0], -sl
   11bbc:	andeq	r8, r1, r0, lsl #6
   11bc0:	andeq	r6, r0, r0, lsl #30
   11bc4:	svcmi	0x00f0e92d
   11bc8:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   11bcc:			; <UNDEFINED> instruction: 0xf8df8b02
   11bd0:			; <UNDEFINED> instruction: 0xf8df5bb4
   11bd4:	ldrbtmi	r1, [sp], #-2996	; 0xfffff44c
   11bd8:	ldrbtmi	fp, [r9], #-215	; 0xffffff29
   11bdc:	bge	12fc91c <ASN1_STRING_length@plt+0x12fa708>
   11be0:			; <UNDEFINED> instruction: 0xf8df9416
   11be4:	stmdbpl	ip!, {r3, r5, r7, r8, r9, fp, lr}
   11be8:	ldrbls	r6, [r5], #-2084	; 0xfffff7dc
   11bec:	streq	pc, [r0], #-79	; 0xffffffb1
   11bf0:	andsls	r4, r8, r4, lsl #12
   11bf4:			; <UNDEFINED> instruction: 0xf870f7ff
   11bf8:	vmlal.s8	q9, d0, d0
   11bfc:			; <UNDEFINED> instruction: 0xf8df80dd
   11c00:	blge	1418a48 <ASN1_STRING_length@plt+0x1416834>
   11c04:	strtmi	sl, [r0], -ip, asr #20
   11c08:			; <UNDEFINED> instruction: 0xf7ff4479
   11c0c:	stmdacs	r0, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
   11c10:	sbcshi	pc, r2, r0, asr #5
   11c14:			; <UNDEFINED> instruction: 0xf0146924
   11c18:	movwls	r0, #58114	; 0xe302
   11c1c:	ldrcs	fp, [r8, #-3847]	; 0xfffff0f9
   11c20:	andscs	r2, r0, r0, lsl #6
   11c24:	svclt	0x000d2300
   11c28:	movwpl	lr, #63949	; 0xf9cd
   11c2c:	stmib	sp, {r4, r8, sl, sp}^
   11c30:	ldrcs	r0, [r8, #-783]	; 0xfffffcf1
   11c34:	movwcs	lr, #63965	; 0xf9dd
   11c38:	ldrsbeq	lr, [r0, #-157]	; 0xffffff63
   11c3c:	blx	24dc4c <ASN1_STRING_length@plt+0x24ba38>
   11c40:	movwcs	lr, #27085	; 0x69cd
   11c44:	ldmib	sp, {r2, r7, r9, sl, lr}^
   11c48:	andsls	r2, r3, r6, lsl #6
   11c4c:			; <UNDEFINED> instruction: 0xf0404313
   11c50:	ldmdbls	r8, {r0, r1, r4, r5, r7, pc}
   11c54:	ldrmi	r2, [r8], -r0, lsl #6
   11c58:	ldmib	sp, {r3, r8, r9, ip, pc}^
   11c5c:			; <UNDEFINED> instruction: 0xf8d1234b
   11c60:	bl	fe8f9c68 <ASN1_STRING_length@plt+0xfe8f7a54>
   11c64:	bl	fe892894 <ASN1_STRING_length@plt+0xfe890680>
   11c68:	ldrmi	r0, [sp], #-522	; 0xfffffdf6
   11c6c:	blcs	63600 <ASN1_STRING_length@plt+0x613ec>
   11c70:	strbvc	lr, [r2, pc, asr #20]!
   11c74:	strbls	r4, [r1, #-1558]	; 0xfffff9ea
   11c78:	strvs	lr, [r2, -sp, asr #19]
   11c7c:	addshi	pc, ip, r0, asr #6
   11c80:	tsteq	r0, #4	; <UNPREDICTABLE>
   11c84:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   11c88:			; <UNDEFINED> instruction: 0xf10a344e
   11c8c:	andsls	r0, r9, #4, 4	; 0x40000000
   11c90:	rscscc	pc, pc, #-2147483646	; 0x80000002
   11c94:			; <UNDEFINED> instruction: 0xf10a921a
   11c98:	stmib	sp, {r0, r1, r9}^
   11c9c:	ldmib	r1, {r2, r4, sl, ip, sp}^
   11ca0:	subls	r3, r0, #33554432	; 0x2000000
   11ca4:	bcs	ffb50028 <ASN1_STRING_length@plt+0xffb4de14>
   11ca8:	strcc	lr, [r0], #-2509	; 0xfffff633
   11cac:	ldrmi	r2, [fp], r1, lsl #6
   11cb0:	ldrbtmi	r9, [sl], #-2830	; 0xfffff4f2
   11cb4:	stmib	sp, {r2, r3, r5, r9, sl, lr}^
   11cb8:			; <UNDEFINED> instruction: 0x46050011
   11cbc:	blcs	23520 <ASN1_STRING_length@plt+0x2130c>
   11cc0:	stcne	0, cr13, [r3, #-336]!	; 0xfffffeb0
   11cc4:			; <UNDEFINED> instruction: 0xf145930a
   11cc8:	movwls	r0, #45824	; 0xb300
   11ccc:	ldrdeq	lr, [sl, -sp]
   11cd0:	movwcs	lr, #2525	; 0x9dd
   11cd4:	svclt	0x0008428b
   11cd8:			; <UNDEFINED> instruction: 0xf0c04282
   11cdc:	blls	272f60 <ASN1_STRING_length@plt+0x270d4c>
   11ce0:	vmlaeq.f64	d14, d4, d10
   11ce4:	blcs	2377c <ASN1_STRING_length@plt+0x21568>
   11ce8:	adchi	pc, r6, r0
   11cec:	bls	1b89f4 <ASN1_STRING_length@plt+0x1b67e0>
   11cf0:	blls	6a2f68 <ASN1_STRING_length@plt+0x6a0d54>
   11cf4:			; <UNDEFINED> instruction: 0xf8134423
   11cf8:	ldrmi	r0, [ip, #3841]	; 0xf01
   11cfc:	andcs	lr, r2, #64, 20	; 0x40000
   11d00:	ldmib	sp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   11d04:	movwcs	r0, #276	; 0x114
   11d08:	svclt	0x0008428b
   11d0c:	subsle	r4, r3, #536870920	; 0x20000008
   11d10:	bl	4b8120 <ASN1_STRING_length@plt+0x4b5f0c>
   11d14:	stmdbls	r3, {r0, fp}
   11d18:	stmdbeq	r1, {r0, r1, r6, r8, r9, fp, sp, lr, pc}
   11d1c:	movwcs	lr, #2525	; 0x9dd
   11d20:	svclt	0x00084599
   11d24:			; <UNDEFINED> instruction: 0xf0804590
   11d28:	bl	2b318c <ASN1_STRING_length@plt+0x2b0f78>
   11d2c:	andcs	r0, r6, #8, 12	; 0x800000
   11d30:			; <UNDEFINED> instruction: 0x46304639
   11d34:	b	24fcfc <ASN1_STRING_length@plt+0x24dae8>
   11d38:	blls	4c0260 <ASN1_STRING_length@plt+0x4be04c>
   11d3c:	movwcc	r1, #7600	; 0x1db0
   11d40:			; <UNDEFINED> instruction: 0xf7f09312
   11d44:	cdpls	8, 1, cr14, cr1, cr4, {6}
   11d48:	stmibne	r3, {r0, r9, sl, ip, sp}
   11d4c:	blls	3f6998 <ASN1_STRING_length@plt+0x3f4784>
   11d50:	stmiane	r4!, {r4, r9, fp, ip, pc}^
   11d54:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   11d58:	streq	lr, [r5, #-2882]	; 0xfffff4be
   11d5c:	addsmi	r9, sl, #77824	; 0x13000
   11d60:	tsthi	ip, r0	; <UNPREDICTABLE>
   11d64:	blls	3a37d8 <ASN1_STRING_length@plt+0x3a15c4>
   11d68:			; <UNDEFINED> instruction: 0xd1aa2b00
   11d6c:	movwls	r1, #52515	; 0xcd23
   11d70:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
   11d74:	ldmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
   11d78:	ldmib	sp, {r2, r3, r8}^
   11d7c:	addmi	r2, fp, #0, 6
   11d80:	addmi	fp, r2, #8, 30
   11d84:	strbhi	pc, [sl], #-192	; 0xffffff40	; <UNPREDICTABLE>
   11d88:	bl	2b89b4 <ASN1_STRING_length@plt+0x2b67a0>
   11d8c:	strtmi	r0, [r4], r4, lsl #28
   11d90:	subsle	r2, fp, r0, lsl #22
   11d94:	bls	1b8a9c <ASN1_STRING_length@plt+0x1b6888>
   11d98:	blls	6a3010 <ASN1_STRING_length@plt+0x6a0dfc>
   11d9c:			; <UNDEFINED> instruction: 0xf8134423
   11da0:	ldrmi	r0, [ip, #3841]	; 0xf01
   11da4:	andcs	lr, r2, #64, 20	; 0x40000
   11da8:	ldmib	sp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   11dac:	movwcs	r0, #276	; 0x114
   11db0:	svclt	0x0008428b
   11db4:			; <UNDEFINED> instruction: 0xd3ab4282
   11db8:	andcs	r9, r0, #360448	; 0x58000
   11dbc:	ldmdals	r8, {r1, r4, r6, r8, r9, fp, sp, pc}
   11dc0:	bge	1369df0 <ASN1_STRING_length@plt+0x1367bdc>
   11dc4:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11dc8:			; <UNDEFINED> instruction: 0xf7fe4479
   11dcc:	cdpne	15, 0, cr15, cr3, cr5, {4}
   11dd0:	blle	836a00 <ASN1_STRING_length@plt+0x8347ec>
   11dd4:	teqhi	r4, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
   11dd8:	svceq	0x0000f1b8
   11ddc:	ldmib	sp, {r0, r3, r4, ip, lr, pc}^
   11de0:	b	1523330 <ASN1_STRING_length@plt+0x152111c>
   11de4:	andsle	r0, r4, r5, lsl #6
   11de8:	mulcc	r0, r8, r8
   11dec:	teqle	r7, r0, lsl #22
   11df0:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   11df4:			; <UNDEFINED> instruction: 0xf114e009
   11df8:			; <UNDEFINED> instruction: 0x469834ff
   11dfc:	ldrbcc	pc, [pc, #325]!	; 11f49 <ASN1_STRING_length@plt+0xfd35>	; <UNPREDICTABLE>
   11e00:	ldrbmi	lr, [r2, #-2509]	; 0xfffff633
   11e04:	movwcc	r7, #6170	; 0x181a
   11e08:	vstrcs	d11, [r0, #-328]	; 0xfffffeb8
   11e0c:	stccs	15, cr11, [r1], {8}
   11e10:	movwcs	sp, #497	; 0x1f1
   11e14:			; <UNDEFINED> instruction: 0xf8df930a
   11e18:			; <UNDEFINED> instruction: 0xf8df2984
   11e1c:	ldrbtmi	r3, [sl], #-2416	; 0xfffff690
   11e20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11e24:	subsmi	r9, sl, r5, asr fp
   11e28:	strthi	pc, [r1], #64	; 0x40
   11e2c:	subslt	r9, r7, sl, lsl #16
   11e30:	blhi	cd12c <ASN1_STRING_length@plt+0xcaf18>
   11e34:	svchi	0x00f0e8bd
   11e38:	bls	1b8aa4 <ASN1_STRING_length@plt+0x1b6890>
   11e3c:			; <UNDEFINED> instruction: 0xf8134423
   11e40:	ldrbmi	r0, [r3, #-3329]!	; 0xfffff2ff
   11e44:	andcs	lr, r2, #64, 20	; 0x40000
   11e48:	smmlsr	sl, r9, r1, sp
   11e4c:	bls	1b8ab8 <ASN1_STRING_length@plt+0x1b68a4>
   11e50:			; <UNDEFINED> instruction: 0xf8134423
   11e54:	ldrmi	r0, [lr, #3329]	; 0xd01
   11e58:	andcs	lr, r2, #64, 20	; 0x40000
   11e5c:	smmlsr	r0, r9, r1, sp
   11e60:	svclt	0x00082d00
   11e64:	bicsle	r2, r4, #512	; 0x200
   11e68:	movweq	lr, #19208	; 0x4b08
   11e6c:	beq	4dfb0 <ASN1_STRING_length@plt+0x4bd9c>
   11e70:	bleq	4dfb4 <ASN1_STRING_length@plt+0x4bda0>
   11e74:	ldfccp	f7, [pc], #32	; 11e9c <ASN1_STRING_length@plt+0xfc88>
   11e78:	nrmcce	f7, f3
   11e7c:	ldrbmi	r9, [r2], -r8, lsl #6
   11e80:	ssatmi	r4, #2, r9, asr #12
   11e84:			; <UNDEFINED> instruction: 0xf81c2300
   11e88:	ldrmi	r0, [r6], -r1, lsl #30
   11e8c:	strmi	r3, [pc], -r1, lsl #4
   11e90:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   11e94:	ldrbmi	fp, [pc, #-2352]	; 1156c <ASN1_STRING_length@plt+0xf358>
   11e98:	svclt	0x0008468b
   11e9c:			; <UNDEFINED> instruction: 0x46924556
   11ea0:	movwcc	fp, #7960	; 0x1f18
   11ea4:	strdle	r4, [lr, #84]!	; 0x54
   11ea8:	andeq	lr, r9, #8, 22	; 0x2000
   11eac:	stccs	8, cr15, [r1], {18}
   11eb0:	cmnle	r1, r0, lsl #20
   11eb4:			; <UNDEFINED> instruction: 0xf109011e
   11eb8:	ldrtmi	r0, [r0], #-1
   11ebc:	ldm	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ec0:	andls	r9, r2, r6, lsl sl
   11ec4:	stmdacs	r0, {r4, sp, lr}
   11ec8:	ldrbhi	pc, [r3], #-0	; <UNPREDICTABLE>
   11ecc:	andcs	r9, r0, r2, lsl #22
   11ed0:	andcs	r2, r0, #0, 2
   11ed4:			; <UNDEFINED> instruction: 0x460f4433
   11ed8:	ldrmi	r4, [r2], r6, lsl #12
   11edc:	tstls	r6, r4
   11ee0:	strmi	lr, [r0, #-2509]	; 0xfffff633
   11ee4:	bl	fe8c9f78 <ASN1_STRING_length@plt+0xfe8c7d64>
   11ee8:	bls	94af0 <ASN1_STRING_length@plt+0x928dc>
   11eec:	bl	238f04 <ASN1_STRING_length@plt+0x236cf0>
   11ef0:	bl	922f8 <ASN1_STRING_length@plt+0x900e4>
   11ef4:	ldrmi	r1, [r8], -sl, lsl #24
   11ef8:			; <UNDEFINED> instruction: 0xf10a465a
   11efc:			; <UNDEFINED> instruction: 0xf8cc0a01
   11f00:	stcls	0, cr4, [r6], {-0}
   11f04:	andmi	pc, r4, ip, asr #17
   11f08:	stmib	ip, {r0, r1, r2, r6, sl, sp}^
   11f0c:			; <UNDEFINED> instruction: 0xf7ef4302
   11f10:			; <UNDEFINED> instruction: 0xf10befe6
   11f14:	ldrtmi	r0, [r9], -r1, lsl #24
   11f18:	strbtmi	r4, [r3], #-1539	; 0xfffff9fd
   11f1c:	andls	pc, fp, r0, lsl #16
   11f20:	ldmib	sp, {r4, r5, r9, sl, lr}^
   11f24:	adcsmi	r4, sp, #0, 10
   11f28:	adcsmi	fp, r4, #8, 30
   11f2c:			; <UNDEFINED> instruction: 0xf818d015
   11f30:	ldrtmi	r9, [r2], -r6
   11f34:	ldrtmi	r3, [ip], r1, lsl #12
   11f38:	streq	pc, [r0, -r7, asr #2]
   11f3c:	svceq	0x0000f1b9
   11f40:	strmi	sp, [ip, #495]	; 0x1ef
   11f44:	addmi	fp, r2, #8, 30
   11f48:	ldmib	sp, {r0, r2, r3, r6, r7, r8, ip, lr, pc}^
   11f4c:	ldrtmi	r4, [r0], -r0, lsl #10
   11f50:	adcsmi	r4, sp, #59768832	; 0x3900000
   11f54:	adcsmi	fp, r4, #8, 30
   11f58:	bls	246704 <ASN1_STRING_length@plt+0x2444f0>
   11f5c:	eorge	pc, r8, sp, asr #17
   11f60:	stccs	8, cr15, [r1], {18}
   11f64:			; <UNDEFINED> instruction: 0xf43f2a00
   11f68:	bls	bdcc8 <ASN1_STRING_length@plt+0xbbab4>
   11f6c:	bl	218804 <ASN1_STRING_length@plt+0x2165f0>
   11f70:	ldrbmi	r0, [r6], -r0, lsl #2
   11f74:	strne	lr, [sl, #-2818]	; 0xfffff4fe
   11f78:			; <UNDEFINED> instruction: 0x46224618
   11f7c:	rscvs	r2, fp, r0, lsl #14
   11f80:			; <UNDEFINED> instruction: 0x26001c73
   11f84:	strvs	lr, [r0, -r5, asr #19]
   11f88:	adcvs	r2, lr, r7, asr #12
   11f8c:			; <UNDEFINED> instruction: 0xf7ef930a
   11f90:	andcs	lr, r0, #664	; 0x298
   11f94:	ldr	r5, [lr, -r2, lsl #10]!
   11f98:	str	r3, [fp, r1, lsl #6]
   11f9c:			; <UNDEFINED> instruction: 0x6711e9dd
   11fa0:	rsblt	pc, r4, sp, asr #17
   11fa4:			; <UNDEFINED> instruction: 0xf43f2f00
   11fa8:	teqeq	pc, r7, lsl #30
   11fac:			; <UNDEFINED> instruction: 0xf7f019b8
   11fb0:	bls	5cc038 <ASN1_STRING_length@plt+0x5c9e24>
   11fb4:	andsvs	r9, r0, r0, asr #32
   11fb8:			; <UNDEFINED> instruction: 0xf0002800
   11fbc:	blls	1072f2c <ASN1_STRING_length@plt+0x1070d18>
   11fc0:	andls	r1, r4, #1664	; 0x680
   11fc4:	ldrmi	r9, [r8], r0, asr #20
   11fc8:	bl	b8c08 <ASN1_STRING_length@plt+0xb69f4>
   11fcc:	bls	214bf0 <ASN1_STRING_length@plt+0x2129dc>
   11fd0:	sublt	pc, r8, sp, asr #17
   11fd4:	andeq	pc, r0, #-2147483632	; 0x80000010
   11fd8:	andcs	r9, r0, #1342177280	; 0x50000000
   11fdc:	andcs	r9, r1, #-1610612736	; 0xa0000000
   11fe0:			; <UNDEFINED> instruction: 0xf10a9211
   11fe4:	andsls	r0, r4, #4, 4	; 0x40000000
   11fe8:	sbfxcs	pc, pc, #17, #21
   11fec:	mcr	4, 0, r4, cr8, cr10, {3}
   11ff0:			; <UNDEFINED> instruction: 0xf8df2a10
   11ff4:	ldrbtmi	r2, [sl], #-1968	; 0xfffff850
   11ff8:	blcs	36904 <ASN1_STRING_length@plt+0x346f0>
   11ffc:	orrshi	pc, r6, r0
   12000:	strcc	lr, [r0], #-2525	; 0xfffff623
   12004:	andne	lr, r4, #3620864	; 0x374000
   12008:	svclt	0x00084294
   1200c:			; <UNDEFINED> instruction: 0xf0c0428b
   12010:	blls	272c2c <ASN1_STRING_length@plt+0x270a18>
   12014:	streq	lr, [r8, #-2826]	; 0xfffff4f6
   12018:	blcs	23928 <ASN1_STRING_length@plt+0x21714>
   1201c:	subhi	pc, r7, #0
   12020:	ldrbtcc	pc, [pc], #266	; 12028 <ASN1_STRING_length@plt+0xfe14>	; <UNPREDICTABLE>
   12024:	streq	pc, [r3, #-266]	; 0xfffffef6
   12028:	strbmi	r9, [r4], #-2822	; 0xfffff4fa
   1202c:			; <UNDEFINED> instruction: 0xf8144445
   12030:	adcmi	r0, ip, #1, 30
   12034:	movwcs	lr, #14912	; 0x3a40
   12038:			; <UNDEFINED> instruction: 0xf118d1f9
   1203c:			; <UNDEFINED> instruction: 0x91260108
   12040:			; <UNDEFINED> instruction: 0xf1419908
   12044:			; <UNDEFINED> instruction: 0x91270100
   12048:	strmi	lr, [r6, #-2525]!	; 0xfffff623
   1204c:	ldrdeq	lr, [r0, -sp]
   12050:	svclt	0x000842a9
   12054:			; <UNDEFINED> instruction: 0xf0c042a0
   12058:	ldmib	sp, {r0, r5, r6, r7, r9, pc}^
   1205c:	strcs	fp, [r0], #-3076	; 0xfffff3fc
   12060:	strcs	r9, [r0, #-2324]	; 0xfffff6ec
   12064:	streq	lr, [fp, -sl, lsl #22]
   12068:	bl	638b0 <ASN1_STRING_length@plt+0x6169c>
   1206c:	ldrmi	r0, [lr], -fp, lsl #24
   12070:	blcs	900d4 <ASN1_STRING_length@plt+0x8dec0>
   12074:	b	1052920 <ASN1_STRING_length@plt+0x105070c>
   12078:	ldrmi	r6, [ip, #276]!	; 0x114
   1207c:	strcs	lr, [r4], #-2626	; 0xfffff5be
   12080:	mvnsle	r4, sp, lsl #12
   12084:	tsteq	sp, r8, lsl r1	; <UNPREDICTABLE>
   12088:	stmdbls	r8, {r2, r5, r8, ip, pc}
   1208c:	ldrtmi	r4, [r3], -r2, lsl #12
   12090:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12094:	ldmib	sp, {r0, r2, r5, r8, ip, pc}^
   12098:	ldmib	sp, {r2, r5, r8, r9, sl, sp, lr}^
   1209c:	adcsmi	r0, r9, #0, 2
   120a0:	adcsmi	fp, r0, #8, 30
   120a4:	adcshi	pc, sl, #192	; 0xc0
   120a8:			; <UNDEFINED> instruction: 0xf1189808
   120ac:			; <UNDEFINED> instruction: 0x91220110
   120b0:	tsteq	ip, sl, lsl #2	; <UNPREDICTABLE>
   120b4:	andeq	pc, r0, r0, asr #2
   120b8:	ldmib	sp, {r0, r1, r5, ip, pc}^
   120bc:	stcpl	12, cr11, [pc], {34}	; 0x22
   120c0:	ldrdeq	lr, [r0, -sp]
   120c4:	svclt	0x00084561
   120c8:			; <UNDEFINED> instruction: 0xf0c04558
   120cc:	ldrbmi	r8, [r2], #-679	; 0xfffffd59
   120d0:	blt	1db4830 <ASN1_STRING_length@plt+0x1db261c>
   120d4:	ldmib	sp, {r1, r2, r4, r5, r7, r9, ip, sp, pc}^
   120d8:	stmiane	r0, {r1, r8}^
   120dc:	movwcs	lr, #2525	; 0x9dd
   120e0:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   120e4:	svclt	0x00084299
   120e8:			; <UNDEFINED> instruction: 0xf0804290
   120ec:	bl	2b2dec <ASN1_STRING_length@plt+0x2b0bd8>
   120f0:	vnmls.f16	s0, s16, s0
   120f4:	andcs	r1, r6, #16, 20	; 0x10000
   120f8:			; <UNDEFINED> instruction: 0xf7f04648
   120fc:	stmdacs	r0, {r1, r2, r5, fp, sp, lr, pc}
   12100:	rscshi	pc, sl, r0, asr #32
   12104:	ldmdbeq	fp!, {r1, r3, r9, fp, ip, pc}
   12108:			; <UNDEFINED> instruction: 0xf1099313
   1210c:	blls	101452c <ASN1_STRING_length@plt+0x1012318>
   12110:	movwne	lr, #11011	; 0x2b03
   12114:			; <UNDEFINED> instruction: 0xf64f930c
   12118:	mcrcs	3, 0, r7, cr0, cr1, {7}
   1211c:	addsmi	fp, lr, #24, 30	; 0x60
   12120:	sbchi	pc, ip, r0
   12124:			; <UNDEFINED> instruction: 0x8c1b9b18
   12128:	vqsub.s8	d20, d16, d19
   1212c:	bls	632dd8 <ASN1_STRING_length@plt+0x630bc4>
   12130:			; <UNDEFINED> instruction: 0xbc00e9dd
   12134:	ldmib	r2, {r0, r1, r4, r6, sl, fp, pc}^
   12138:	blx	19255a <ASN1_STRING_length@plt+0x190346>
   1213c:	stmibne	r0, {r0, r1, r9, sl, ip, sp, lr, pc}
   12140:	mvnvc	lr, r1, asr #22
   12144:	svclt	0x00084561
   12148:			; <UNDEFINED> instruction: 0xf0804558
   1214c:	bl	6b2d8c <ASN1_STRING_length@plt+0x6b0b78>
   12150:	b	13d5d58 <ASN1_STRING_length@plt+0x13d3b44>
   12154:	strmi	r7, [r6], -r0, ror #15
   12158:	ldrvs	lr, [r6, -sp, asr #19]
   1215c:	rsbhi	pc, r0, #0
   12160:	blcs	38da0 <ASN1_STRING_length@plt+0x36b8c>
   12164:	mvnshi	pc, r0
   12168:	tsteq	r4, #16, 2	; <UNPREDICTABLE>
   1216c:			; <UNDEFINED> instruction: 0xf1479336
   12170:	teqls	r7, #0, 6
   12174:	tsteq	r8, #16, 2	; <UNPREDICTABLE>
   12178:			; <UNDEFINED> instruction: 0xf147933c
   1217c:	teqls	sp, #0, 6
   12180:	teqcs	ip, #3620864	; 0x374000
   12184:	svclt	0x0008459c
   12188:			; <UNDEFINED> instruction: 0xf0c04593
   1218c:	blls	db2ab0 <ASN1_STRING_length@plt+0xdb089c>
   12190:			; <UNDEFINED> instruction: 0x0c03eb0a
   12194:	blcs	38dc0 <ASN1_STRING_length@plt+0x36bac>
   12198:	addshi	pc, sl, #0
   1219c:	ldrbcc	pc, [pc, ip, lsl #2]!	; <UNPREDICTABLE>
   121a0:	stfeqd	f7, [r3], {12}
   121a4:	movwcs	r2, #512	; 0x200
   121a8:	strbmi	r4, [r6], -r8, asr #12
   121ac:	svchi	0x0001f817
   121b0:	b	1052a1c <ASN1_STRING_length@plt+0x1050808>
   121b4:	ldrmi	r6, [ip, #274]!	; 0x112
   121b8:	andcs	lr, r2, #72, 20	; 0x48000
   121bc:	mvnsle	r4, fp, lsl #12
   121c0:	pkhbtmi	r9, r1, r6, lsl #18
   121c4:	ldmib	sp, {r4, r5, r7, r9, sl, lr}^
   121c8:			; <UNDEFINED> instruction: 0xf1116736
   121cc:	ldmib	sp, {r4, r8, r9, fp}^
   121d0:	adcsmi	r0, r9, #0, 2
   121d4:	adcsmi	fp, r0, #8, 30
   121d8:	eorhi	pc, r0, #192	; 0xc0
   121dc:	bl	2b8634 <ASN1_STRING_length@plt+0x2b6420>
   121e0:	andcs	r0, r0, fp, lsl #28
   121e4:	strmi	r4, [fp], #1615	; 0x64f
   121e8:	smlabtcs	r0, r4, r6, r4
   121ec:	blhi	9026c <ASN1_STRING_length@plt+0x8e058>
   121f0:	b	1192a30 <ASN1_STRING_length@plt+0x119081c>
   121f4:	ldrbmi	r6, [r3, #1552]!	; 0x610
   121f8:	andcs	lr, r0, r8, asr #20
   121fc:	mvnsle	r4, r1, lsr r6
   12200:	ldmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
   12204:	stmib	sp, {r1, r2, r4, r8, r9, sl, sp, lr}^
   12208:	usatmi	r0, #0, sl, lsl #2
   1220c:	cmpls	r2, r1, lsr sp
   12210:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
   12214:	ldmib	sp, {r0, r1, r6, r8, ip, pc}^
   12218:	ldmib	sp, {r1, r6, r8, r9, sl, sp, lr}^
   1221c:	adcsmi	r0, r9, #0, 2
   12220:	adcsmi	fp, r0, #8, 30
   12224:	mvnshi	pc, r0, asr #1
   12228:			; <UNDEFINED> instruction: 0x011ae9dd
   1222c:	bl	145844c <ASN1_STRING_length@plt+0x1456238>
   12230:	ldmib	sp, {r0, r1, r8, r9, sl}^
   12234:	svclt	0x002c0100
   12238:	stceq	0, cr15, [r1], {79}	; 0x4f
   1223c:	stceq	0, cr15, [r0], {79}	; 0x4f
   12240:	svclt	0x000842b9
   12244:	svclt	0x003442b0
   12248:	streq	pc, [r1], -ip, asr #32
   1224c:	cfmadd32cs	mvax3, mvfx4, mvfx0, mvfx6
   12250:	mvnhi	pc, r0, asr #32
   12254:	tstls	ip, r1, lsl pc
   12258:	mvnscc	pc, #-1073741808	; 0xc0000010
   1225c:	ldmib	sp, {r0, r2, r3, r4, r8, r9, ip, pc}^
   12260:	adcmi	r2, fp, #28, 6	; 0x70000000
   12264:	adcmi	fp, r2, #8, 30
   12268:	bicshi	pc, sl, r0, asr #1
   1226c:	andsne	lr, sl, #3620864	; 0x374000
   12270:	ldrmi	r1, [r3], -r0, ror #16
   12274:	movweq	lr, #15173	; 0x3b45
   12278:	eorsls	r1, sl, #2, 26	; 0x80
   1227c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   12280:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, ip, pc}^
   12284:	ldmib	sp, {r1, r3, r4, r5, r9, ip}^
   12288:	addsmi	r3, r4, #0, 8
   1228c:	addmi	fp, fp, #8, 30
   12290:	bichi	pc, r4, r0, asr #1
   12294:	ldrbmi	r9, [r0], #-2825	; 0xfffff4f7
   12298:			; <UNDEFINED> instruction: 0xf0002b00
   1229c:	sqtnedm	f0, f6
   122a0:	strcs	r3, [r0], #-3
   122a4:	strmi	r2, [r2], -r0, lsl #10
   122a8:	svceq	0x0001f816
   122ac:	b	10d2b60 <ASN1_STRING_length@plt+0x10d094c>
   122b0:	adcsmi	r6, r2, #20, 6	; 0x50000000
   122b4:	strcs	lr, [r4], #-2624	; 0xfffff5c0
   122b8:	mvnsle	r4, sp, lsl r6
   122bc:	strbmi	r9, [r8], -ip, lsl #22
   122c0:	strmi	lr, [r0, #-2499]	; 0xfffff63d
   122c4:	vldrls	d9, [r2, #-76]	; 0xffffffb4
   122c8:	svclt	0x00962b02
   122cc:	movwcs	r9, #2625	; 0xa41
   122d0:	bls	329624 <ASN1_STRING_length@plt+0x327410>
   122d4:	smullsvs	r6, r5, r3, r0
   122d8:	ldcl	7, cr15, [r8, #956]!	; 0x3bc
   122dc:	strbmi	r9, [r9], -sl, lsl #22
   122e0:	movwls	r3, #41729	; 0xa301
   122e4:	strtmi	r4, [r8], -r4, lsl #12
   122e8:			; <UNDEFINED> instruction: 0xf7ef4622
   122ec:	stclne	13, cr14, [r3], #-992	; 0xfffffc20
   122f0:	andcs	r1, r0, #15400960	; 0xeb0000
   122f4:	strpl	r9, [sl, #-786]!	; 0xfffffcee
   122f8:	stmdals	r8, {r0, r1, r2, r3, r9, fp, ip, pc}
   122fc:	bl	639344 <ASN1_STRING_length@plt+0x637130>
   12300:	ldmdbls	r1, {r1, fp}
   12304:	andeq	lr, r0, r4, asr #22
   12308:	stmdals	r4, {r3, ip, pc}
   1230c:	stmne	r2, {r0, r1, r3, r6, sl, fp, ip}
   12310:	bls	176b28 <ASN1_STRING_length@plt+0x174914>
   12314:	andeq	lr, r2, #68, 22	; 0x11000
   12318:	bls	676b34 <ASN1_STRING_length@plt+0x674920>
   1231c:			; <UNDEFINED> instruction: 0xf43f428a
   12320:	tstls	r1, #7808	; 0x1e80
   12324:	blcs	38f64 <ASN1_STRING_length@plt+0x36d50>
   12328:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1232c:	strcc	lr, [r0], #-2525	; 0xfffff623
   12330:	andne	lr, r4, #3620864	; 0x374000
   12334:	svclt	0x00084294
   12338:			; <UNDEFINED> instruction: 0xf0c0428b
   1233c:	blls	272900 <ASN1_STRING_length@plt+0x2706ec>
   12340:	streq	lr, [r8, #-2826]	; 0xfffff4f6
   12344:	blcs	23c54 <ASN1_STRING_length@plt+0x21a40>
   12348:			; <UNDEFINED> instruction: 0xf10ad059
   1234c:			; <UNDEFINED> instruction: 0xf10a34ff
   12350:	blls	193764 <ASN1_STRING_length@plt+0x191550>
   12354:	strbmi	r4, [r5], #-1092	; 0xfffffbbc
   12358:	svceq	0x0001f814
   1235c:	b	1022e14 <ASN1_STRING_length@plt+0x1020c00>
   12360:	mvnsle	r2, r3, lsl #6
   12364:	tsteq	r0, r8, lsl r1	; <UNPREDICTABLE>
   12368:	stmdbls	r8, {r1, r4, r5, r8, ip, pc}
   1236c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12370:	ldmib	sp, {r0, r1, r4, r5, r8, ip, pc}^
   12374:	ldmib	sp, {r1, r4, r5, r8, sl, lr}^
   12378:	adcmi	r0, r9, #0, 2
   1237c:	adcmi	fp, r0, #8, 30
   12380:	smlalbthi	pc, ip, r0, r0	; <UNPREDICTABLE>
   12384:	ldreq	pc, [r0], -sl, lsl #2
   12388:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
   1238c:			; <UNDEFINED> instruction: 0xf8dd4416
   12390:	bl	823d8 <ASN1_STRING_length@plt+0x801c4>
   12394:	strcs	r0, [r0], #-2818	; 0xfffff4fe
   12398:	ldrtmi	r2, [r0], -r0, lsl #10
   1239c:	blvs	90410 <ASN1_STRING_length@plt+0x8e1fc>
   123a0:	b	1052c4c <ASN1_STRING_length@plt+0x1050a38>
   123a4:	strmi	r6, [r3, #276]	; 0x114
   123a8:	strcs	lr, [r4], #-2630	; 0xfffff5ba
   123ac:	mvnsle	r4, sp, lsl #12
   123b0:	tsteq	r5, r8, lsl r1	; <UNPREDICTABLE>
   123b4:	stmdbls	r8, {r4, r5, r8, ip, pc}
   123b8:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   123bc:	ldmib	sp, {r0, r4, r5, r8, ip, pc}^
   123c0:	ldmib	sp, {r4, r5, r8, r9, sl, sp, lr}^
   123c4:	adcsmi	r0, r9, #0, 2
   123c8:	adcsmi	fp, r0, #8, 30
   123cc:	smlawthi	r6, r0, r0, pc	; <UNPREDICTABLE>
   123d0:	tsteq	r8, r8, lsl r1	; <UNPREDICTABLE>
   123d4:	stmdbls	r8, {r1, r2, r3, r5, r8, ip, pc}
   123d8:	andvc	pc, ip, sl, lsl r8	; <UNPREDICTABLE>
   123dc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   123e0:	ldmib	sp, {r0, r1, r2, r3, r5, r8, ip, pc}^
   123e4:	ldmib	sp, {r1, r2, r3, r5, sl, fp, ip, sp, pc}^
   123e8:	strbmi	r0, [r1, #-256]!	; 0xffffff00
   123ec:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   123f0:	tsthi	r4, r0, asr #1	; <UNPREDICTABLE>
   123f4:	ldmhi	r6, {r1, r4, r6, sl, lr}^
   123f8:	adcslt	fp, r6, #483328	; 0x76000
   123fc:	blls	54bdb0 <ASN1_STRING_length@plt+0x549b9c>
   12400:	streq	lr, [r8], #-2819	; 0xfffff4fd
   12404:			; <UNDEFINED> instruction: 0xf8149b06
   12408:	adcmi	r0, r5, #1, 26	; 0x40
   1240c:	movwcs	lr, #14912	; 0x3a40
   12410:			; <UNDEFINED> instruction: 0xf118d1f9
   12414:	teqls	r4, r0, lsl r1
   12418:			; <UNDEFINED> instruction: 0xf1419908
   1241c:	teqls	r5, r0, lsl #2
   12420:	ldrmi	lr, [r4, #-2525]!	; 0xfffff623
   12424:	ldrdeq	lr, [r0, -sp]
   12428:	svclt	0x000842a9
   1242c:			; <UNDEFINED> instruction: 0xf0c042a0
   12430:			; <UNDEFINED> instruction: 0xf10a80f5
   12434:			; <UNDEFINED> instruction: 0xf10a0610
   12438:			; <UNDEFINED> instruction: 0xf8dd0108
   1243c:	ldrmi	ip, [r6], #-16
   12440:	bleq	cd04c <ASN1_STRING_length@plt+0xcae38>
   12444:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   12448:			; <UNDEFINED> instruction: 0x461f4610
   1244c:	stccs	8, cr15, [r1, #-88]	; 0xffffffa8
   12450:	b	1052cfc <ASN1_STRING_length@plt+0x1050ae8>
   12454:	ldrmi	r6, [r3, #276]!	; 0x114
   12458:	strcs	lr, [r4], #-2626	; 0xfffff5be
   1245c:	mvnsle	r4, sp, lsl #12
   12460:	tsteq	r5, r8, lsl r1	; <UNPREDICTABLE>
   12464:	stmdbls	r8, {r2, r3, r5, r8, ip, pc}
   12468:	ldrtmi	r4, [fp], -r2, lsl #12
   1246c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12470:	ldmib	sp, {r0, r2, r3, r5, r8, ip, pc}^
   12474:	ldmib	sp, {r2, r3, r5, r8, r9, sl, sp, lr}^
   12478:	adcsmi	r0, r9, #0, 2
   1247c:	adcsmi	fp, r0, #8, 30
   12480:	sbchi	pc, ip, r0, asr #1
   12484:	tsteq	r8, r8, lsl r1	; <UNPREDICTABLE>
   12488:	stmdbls	r8, {r1, r3, r5, r8, ip, pc}
   1248c:	andvc	pc, ip, sl, lsl r8	; <UNPREDICTABLE>
   12490:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12494:	ldmib	sp, {r0, r1, r3, r5, r8, ip, pc}^
   12498:	ldmib	sp, {r1, r3, r5, sl, fp, ip, sp, pc}^
   1249c:	strbmi	r0, [r1, #-256]!	; 0xffffff00
   124a0:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   124a4:	adcshi	pc, sl, r0, asr #1
   124a8:	ldmhi	r6, {r1, r4, r6, sl, lr}^
   124ac:	blls	54bd00 <ASN1_STRING_length@plt+0x549aec>
   124b0:	streq	lr, [r8], #-2819	; 0xfffff4fd
   124b4:			; <UNDEFINED> instruction: 0xf8149b06
   124b8:	adcmi	r0, ip, #1, 26	; 0x40
   124bc:	movwcs	lr, #14912	; 0x3a40
   124c0:			; <UNDEFINED> instruction: 0xf118d1f9
   124c4:			; <UNDEFINED> instruction: 0x91280108
   124c8:			; <UNDEFINED> instruction: 0xf1419908
   124cc:			; <UNDEFINED> instruction: 0x91290100
   124d0:	strmi	lr, [r8, #-2525]!	; 0xfffff623
   124d4:	ldrdeq	lr, [r0, -sp]
   124d8:	svclt	0x000842a9
   124dc:			; <UNDEFINED> instruction: 0xf0c042a0
   124e0:	ldmib	sp, {r0, r2, r3, r4, r7, pc}^
   124e4:	strcs	fp, [r0], #-3076	; 0xfffff3fc
   124e8:	strcs	r9, [r0, #-2324]	; 0xfffff6ec
   124ec:			; <UNDEFINED> instruction: 0x0c0beb0a
   124f0:			; <UNDEFINED> instruction: 0x4658461e
   124f4:	ldrmi	r1, [r0], -pc, lsl #16
   124f8:	stccs	8, cr15, [r1, #-92]	; 0xffffffa4
   124fc:	b	1052da8 <ASN1_STRING_length@plt+0x1050b94>
   12500:	strbmi	r6, [r7, #-276]!	; 0xfffffeec
   12504:	strcs	lr, [r4], #-2626	; 0xfffff5be
   12508:	mvnsle	r4, sp, lsl #12
   1250c:	tsteq	sp, r8, lsl r1	; <UNPREDICTABLE>
   12510:	stmdbls	r8, {r5, r8, ip, pc}
   12514:	ldrtmi	r4, [r3], -r2, lsl #12
   12518:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   1251c:	ldmib	sp, {r0, r5, r8, ip, pc}^
   12520:	ldmib	sp, {r5, r8, r9, sl, sp, lr}^
   12524:	adcsmi	r0, r9, #0, 2
   12528:	adcsmi	fp, r0, #8, 30
   1252c:	stmdals	r8, {r1, r2, r4, r5, r6, r8, r9, ip, lr, pc}
   12530:	tsteq	r0, r8, lsl r1	; <UNPREDICTABLE>
   12534:			; <UNDEFINED> instruction: 0xf10a911e
   12538:			; <UNDEFINED> instruction: 0xf140010c
   1253c:	andsls	r0, pc, r0
   12540:			; <UNDEFINED> instruction: 0xbc1ee9dd
   12544:	ldmib	sp, {r0, r1, r2, r3, r7, sl, fp, ip, lr}^
   12548:	strbmi	r0, [r1, #-256]!	; 0xffffff00
   1254c:	ldrbmi	fp, [r8, #-3848]	; 0xfffff0f8
   12550:	ldrbmi	sp, [r2], #-868	; 0xfffffc9c
   12554:	ldr	r8, [lr, #2518]!	; 0x9d6
   12558:	andsne	lr, r6, #3620864	; 0x374000
   1255c:	msreq	CPSR_, #1073741828	; 0x40000004
   12560:			; <UNDEFINED> instruction: 0xf1429338
   12564:	teqls	r9, #0, 6
   12568:	msreq	CPSR_f, #1073741828	; 0x40000004
   1256c:			; <UNDEFINED> instruction: 0xf142933e
   12570:	teqls	pc, #0, 6
   12574:	teqeq	lr, sp	; <illegal shifter operand>
   12578:	movwcs	lr, #2525	; 0x9dd
   1257c:	svclt	0x0008428b
   12580:	movtle	r4, #45698	; 0xb282
   12584:	bl	2b926c <ASN1_STRING_length@plt+0x2b7058>
   12588:	blls	25559c <ASN1_STRING_length@plt+0x253388>
   1258c:	subsle	r2, fp, r0, lsl #22
   12590:	ldrbcc	pc, [pc, ip, lsl #2]!	; <UNPREDICTABLE>
   12594:	stfeqd	f7, [r7], {12}
   12598:	movwcs	r2, #512	; 0x200
   1259c:	strbmi	r4, [r6], -r8, asr #12
   125a0:	svchi	0x0001f817
   125a4:	b	1052e10 <ASN1_STRING_length@plt+0x1050bfc>
   125a8:	ldrmi	r6, [ip, #274]!	; 0x112
   125ac:	andcs	lr, r2, #72, 20	; 0x48000
   125b0:	mvnsle	r4, fp, lsl #12
   125b4:	pkhbtmi	r9, r1, r6, lsl #18
   125b8:	ldmib	sp, {r4, r5, r7, r9, sl, lr}^
   125bc:			; <UNDEFINED> instruction: 0xf1116738
   125c0:	ldmib	sp, {r3, r4, r8, r9, fp}^
   125c4:	adcsmi	r0, r9, #0, 2
   125c8:	adcsmi	fp, r0, #8, 30
   125cc:			; <UNDEFINED> instruction: 0xf10ad326
   125d0:	bl	2929f8 <ASN1_STRING_length@plt+0x2907e4>
   125d4:	andcs	r0, r0, fp, lsl #28
   125d8:	strbmi	r4, [pc], -fp, lsl #9
   125dc:	strbmi	r2, [r4], r0, lsl #2
   125e0:	blhi	90660 <ASN1_STRING_length@plt+0x8e44c>
   125e4:	b	1192e24 <ASN1_STRING_length@plt+0x1190c10>
   125e8:	ldrbmi	r6, [r3, #1552]!	; 0x610
   125ec:	andcs	lr, r0, r8, asr #20
   125f0:	mvnsle	r4, r1, lsr r6
   125f4:	ldmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
   125f8:	stmib	sp, {r1, r2, r4, r8, r9, sl, sp, lr}^
   125fc:	usatmi	r0, #0, sl, lsl #2
   12600:	cmpls	r6, r1, lsr sp
   12604:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
   12608:	ldmib	sp, {r0, r1, r2, r6, r8, ip, pc}^
   1260c:	ldmib	sp, {r1, r2, r6, r8, r9, sl, sp, lr}^
   12610:	adcsmi	r0, r9, #0, 2
   12614:	adcsmi	fp, r0, #8, 30
   12618:	mcrge	4, 0, pc, cr6, cr15, {5}	; <UNPREDICTABLE>
   1261c:			; <UNDEFINED> instruction: 0xf866f7fe
   12620:	ldrbtcc	pc, [pc], #79	; 12628 <ASN1_STRING_length@plt+0x10414>	; <UNPREDICTABLE>
   12624:	ldrbcc	pc, [pc, #79]!	; 1267b <ASN1_STRING_length@plt+0x10467>	; <UNPREDICTABLE>
   12628:	stcne	6, cr14, [r6, #-288]	; 0xfffffee0
   1262c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   12630:			; <UNDEFINED> instruction: 0xf8164602
   12634:	eoreq	r0, fp, #1, 26	; 0x40
   12638:	tstvs	r4, #274432	; 0x43000
   1263c:	b	102310c <ASN1_STRING_length@plt+0x1020ef8>
   12640:	ldrmi	r2, [sp], -r4, lsl #8
   12644:			; <UNDEFINED> instruction: 0xe639d1f5
   12648:	streq	pc, [r8, -ip, lsl #2]
   1264c:	movwcs	r2, #512	; 0x200
   12650:	strbmi	r4, [r6], -r8, asr #12
   12654:	stchi	8, cr15, [r1, #-92]	; 0xffffffa4
   12658:	b	1052ec4 <ASN1_STRING_length@plt+0x1050cb0>
   1265c:	ldrmi	r6, [ip, #274]!	; 0x112
   12660:	andcs	lr, r2, #72, 20	; 0x48000
   12664:	mvnsle	r4, fp, lsl #12
   12668:	pkhbtmi	r9, r1, r6, lsl #18
   1266c:	ldmib	sp, {r4, r5, r7, r9, sl, lr}^
   12670:			; <UNDEFINED> instruction: 0xf1116738
   12674:	ldmib	sp, {r3, r4, r8, r9, fp}^
   12678:	adcsmi	r0, r9, #0, 2
   1267c:	adcsmi	fp, r0, #8, 30
   12680:			; <UNDEFINED> instruction: 0xf10bd3cc
   12684:	ldrbmi	r0, [r3], #3592	; 0xe08
   12688:	ldrdcs	r4, [r0], -r6
   1268c:	strbmi	r2, [pc], -r0, lsl #2
   12690:			; <UNDEFINED> instruction: 0xf81e46c4
   12694:	andeq	r8, lr, #1, 26	; 0x40
   12698:	ldrvs	lr, [r0], -r6, asr #20
   1269c:	b	1223e70 <ASN1_STRING_length@plt+0x1221c5c>
   126a0:	ldrtmi	r2, [r1], -r0
   126a4:			; <UNDEFINED> instruction: 0x46b9d1f5
   126a8:			; <UNDEFINED> instruction: 0x6716e9dd
   126ac:	tsteq	sl, sp, asr #19
   126b0:	ldcne	6, cr4, [r1, #-896]!	; 0xfffffc80
   126b4:			; <UNDEFINED> instruction: 0xf1479148
   126b8:	mrsls	r0, (UNDEF: 89)
   126bc:			; <UNDEFINED> instruction: 0x6748e9dd
   126c0:	ldrdeq	lr, [r0, -sp]
   126c4:	svclt	0x000842b9
   126c8:			; <UNDEFINED> instruction: 0xf4bf42b0
   126cc:	str	sl, [r5, sp, lsr #27]!
   126d0:	streq	pc, [r4, -ip, lsl #2]
   126d4:	movwcs	r2, #512	; 0x200
   126d8:	strbmi	r4, [r6], -r8, asr #12
   126dc:	stchi	8, cr15, [r1, #-92]	; 0xffffffa4
   126e0:	b	1052f4c <ASN1_STRING_length@plt+0x1050d38>
   126e4:	ldrmi	r6, [ip, #274]!	; 0x112
   126e8:	andcs	lr, r2, #72, 20	; 0x48000
   126ec:	mvnsle	r4, fp, lsl #12
   126f0:	pkhbtmi	r9, r1, r6, lsl #18
   126f4:	ldmib	sp, {r4, r5, r7, r9, sl, lr}^
   126f8:			; <UNDEFINED> instruction: 0xf1116736
   126fc:	ldmib	sp, {r4, r8, r9, fp}^
   12700:	adcsmi	r0, r9, #0, 2
   12704:	adcsmi	fp, r0, #8, 30
   12708:			; <UNDEFINED> instruction: 0xf10bd388
   1270c:	ldrbmi	r0, [r3], #3588	; 0xe04
   12710:	ldrdcs	r4, [r0], -r6
   12714:	strbmi	r2, [pc], -r0, lsl #2
   12718:			; <UNDEFINED> instruction: 0xf81e46c4
   1271c:	andeq	r8, lr, #1, 26	; 0x40
   12720:	ldrvs	lr, [r0], -r6, asr #20
   12724:	b	1223ef8 <ASN1_STRING_length@plt+0x1221ce4>
   12728:	ldrtmi	r2, [r1], -r0
   1272c:			; <UNDEFINED> instruction: 0x46b9d1f5
   12730:			; <UNDEFINED> instruction: 0x6716e9dd
   12734:	tsteq	sl, sp, asr #19
   12738:	ldcne	6, cr4, [r1, #-896]!	; 0xfffffc80
   1273c:			; <UNDEFINED> instruction: 0xf1479144
   12740:	mrsls	r0, (UNDEF: 85)
   12744:			; <UNDEFINED> instruction: 0x6744e9dd
   12748:	ldrdeq	lr, [r0, -sp]
   1274c:	svclt	0x000842b9
   12750:			; <UNDEFINED> instruction: 0xf4bf42b0
   12754:	strb	sl, [r1, -r9, ror #26]!
   12758:	sbccs	r4, sl, #19456	; 0x4c00
   1275c:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   12760:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12764:			; <UNDEFINED> instruction: 0xf7ef4478
   12768:			; <UNDEFINED> instruction: 0xf7fdeb36
   1276c:			; <UNDEFINED> instruction: 0xf7efffaf
   12770:			; <UNDEFINED> instruction: 0xf7efec52
   12774:	stmdavs	r3, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
   12778:	movwls	r4, #41563	; 0xa25b
   1277c:	bllt	1310780 <ASN1_STRING_length@plt+0x130e56c>
   12780:			; <UNDEFINED> instruction: 0xffc4f7fd
   12784:	strdeq	r8, [r1], -r2
   12788:	andeq	r6, r0, lr, lsl lr
   1278c:	andeq	r0, r0, r4, lsl r2
   12790:	strdeq	r6, [r0], -r8
   12794:	andeq	r6, r0, r2, lsr #27
   12798:	andeq	r6, r0, r0, asr #24
   1279c:	andeq	r7, r1, sl, lsr #31
   127a0:	andeq	r6, r0, r8, ror #20
   127a4:	andeq	r6, r0, r6, lsr #20
   127a8:	ldrdeq	r6, [r0], -r0
   127ac:	andeq	r6, r0, r2, lsl #4
   127b0:	andeq	r6, r0, ip, lsl r2
   127b4:	svcmi	0x00f0e92d
   127b8:			; <UNDEFINED> instruction: 0xf8dfb0e9
   127bc:	strmi	r5, [ip], -r8, ror #20
   127c0:	blge	1837930 <ASN1_STRING_length@plt+0x183571c>
   127c4:	bmi	1850b48 <ASN1_STRING_length@plt+0x184e934>
   127c8:			; <UNDEFINED> instruction: 0xf8df447d
   127cc:	bge	1759154 <ASN1_STRING_length@plt+0x1756f40>
   127d0:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
   127d4:	strbtls	r6, [r7], #-2084	; 0xfffff7dc
   127d8:	streq	pc, [r0], #-79	; 0xffffffb1
   127dc:			; <UNDEFINED> instruction: 0xf7fe9017
   127e0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   127e4:	strbhi	pc, [r0], #704	; 0x2c0	; <UNPREDICTABLE>
   127e8:	strcs	r9, [r0], #-2327	; 0xfffff6e9
   127ec:	strtmi	r9, [r3], -r0, ror #16
   127f0:			; <UNDEFINED> instruction: 0xf0006909
   127f4:			; <UNDEFINED> instruction: 0xf011023f
   127f8:	svclt	0x00140f02
   127fc:	tstcs	r8, r4, lsl #2
   12800:	cmpls	r1, r3, lsl r3
   12804:	ldrbls	fp, [sp], #-3871	; 0xfffff0e1
   12808:	andcs	r2, r0, #0, 6
   1280c:	cmncs	r0, #3358720	; 0x334000
   12810:	movtls	r2, #832	; 0x340
   12814:	bne	650b98 <ASN1_STRING_length@plt+0x64e984>
   12818:	ldmdals	r7, {r1, r5, r6, r8, r9, fp, sp, pc}
   1281c:	ldrbtmi	sl, [r9], #-2654	; 0xfffff5a2
   12820:	blx	16d0820 <ASN1_STRING_length@plt+0x16ce60c>
   12824:	vmlal.s8	q9, d0, d0
   12828:	cfldrsls	mvf8, [r7], {224}	; 0xe0
   1282c:			; <UNDEFINED> instruction: 0xf8dfab64
   12830:	bge	17d9048 <ASN1_STRING_length@plt+0x17d6e34>
   12834:			; <UNDEFINED> instruction: 0x46204479
   12838:	blx	13d0838 <ASN1_STRING_length@plt+0x13ce624>
   1283c:	vmlal.s8	q9, d0, d0
   12840:	stmdbvs	r3!, {r2, r4, r6, r7, sl, pc}
   12844:			; <UNDEFINED> instruction: 0xf0139355
   12848:	movwls	r0, #45826	; 0xb302
   1284c:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   12850:	tstcs	r8, #24, 8	; 0x18000000
   12854:	movwcs	r9, #787	; 0x313
   12858:	bls	4f7490 <ASN1_STRING_length@plt+0x4f527c>
   1285c:	ldmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
   12860:			; <UNDEFINED> instruction: 0xf0010164
   12864:	stmib	sp, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   12868:	ldmib	sp, {r1, r2, r8, r9, sp}^
   1286c:	subsls	r2, r6, r6, lsl #6
   12870:			; <UNDEFINED> instruction: 0xf0404313
   12874:	ldmib	sp, {r1, r3, r4, r5, r7, sl, pc}^
   12878:	b	1412e00 <ASN1_STRING_length@plt+0x1410bec>
   1287c:	stmib	sp, {r0, r8, r9}^
   12880:			; <UNDEFINED> instruction: 0xf000012e
   12884:	bls	1033a3c <ASN1_STRING_length@plt+0x1031828>
   12888:			; <UNDEFINED> instruction: 0xf0012300
   1288c:	smlattcs	r1, r1, fp, pc	; <UNPREDICTABLE>
   12890:			; <UNDEFINED> instruction: 0xf7ef9059
   12894:	eorsls	lr, r1, r2, ror #20
   12898:			; <UNDEFINED> instruction: 0xf0002800
   1289c:	cdpls	4, 1, cr8, cr7, cr12, {5}
   128a0:	svcls	0x00562108
   128a4:	ldmdavs	r5!, {r1, r2, r3, r4, r6, r9, fp, ip, pc}
   128a8:	strhvs	pc, [r8], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   128ac:	blls	17e4194 <ASN1_STRING_length@plt+0x17e1f80>
   128b0:			; <UNDEFINED> instruction: 0x2e2b1b52
   128b4:	mcrcs	15, 0, fp, cr2, cr8, {0}
   128b8:	bl	fe8f84f8 <ASN1_STRING_length@plt+0xfe8f62e4>
   128bc:	b	13d34d8 <ASN1_STRING_length@plt+0x13d12c4>
   128c0:	ldrmi	r7, [ip], #-3042	; 0xfffff41e
   128c4:	svclt	0x000c4692
   128c8:	movwcs	r2, #769	; 0x301
   128cc:	blge	54d008 <ASN1_STRING_length@plt+0x54adf4>
   128d0:	ldrbls	r9, [r7], #-790	; 0xfffffcea
   128d4:	b	1050898 <ASN1_STRING_length@plt+0x104e684>
   128d8:	cmpls	r8, #0, 6
   128dc:	stmdacs	r0, {r0, r2, r4, r5, ip, pc}
   128e0:	strhi	pc, [ip], #0
   128e4:	vpmax.f32	d18, d0, d1
   128e8:	blls	2f3a48 <ASN1_STRING_length@plt+0x2f1834>
   128ec:	ldmib	sp, {r0, r8, r9, sl, sp}^
   128f0:	blcs	17280 <ASN1_STRING_length@plt+0x1506c>
   128f4:	mrrcls	11, 5, r9, r7, cr13
   128f8:			; <UNDEFINED> instruction: 0xf04fbf14
   128fc:			; <UNDEFINED> instruction: 0xf04f0a04
   12900:	stmib	sp, {r3, r9, fp}^
   12904:	blne	16971bc <ASN1_STRING_length@plt+0x1694fa8>
   12908:	tstcs	r0, r0, asr r6
   1290c:	smlalbteq	lr, r2, sp, r9
   12910:	andeq	lr, r2, sl, lsl fp
   12914:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12918:	teqeq	r2, sp, asr #19
   1291c:			; <UNDEFINED> instruction: 0xf1149917
   12920:	cdpls	8, 5, cr0, cr8, cr4, {0}
   12924:	ldrbmi	r4, [r3], #-1555	; 0xfffff9ed
   12928:	ldmib	r1, {r0, r1, r3, r4, r6, r9, ip, pc}^
   1292c:			; <UNDEFINED> instruction: 0xf1460102
   12930:	stmiane	fp!, {r8, fp}^
   12934:	teqls	r4, #84, 4	; 0x40000005
   12938:	stmib	sp, {r8, r9, sp}^
   1293c:	ldmdbls	r5, {r8}^
   12940:			; <UNDEFINED> instruction: 0xf0019312
   12944:	teqls	r0, #16, 2
   12948:	stfned	f1, [r9, #-60]!	; 0xffffffc4
   1294c:	mcrne	1, 3, r9, cr9, cr6, {1}
   12950:	stfnep	f1, [r9], #220	; 0xdc
   12954:			; <UNDEFINED> instruction: 0xf1059138
   12958:	teqls	r9, ip, lsl #2
   1295c:	blcs	39590 <ASN1_STRING_length@plt+0x3737c>
   12960:	adcshi	pc, r5, #0
   12964:	movwcs	lr, #2525	; 0x9dd
   12968:	svclt	0x0008454b
   1296c:			; <UNDEFINED> instruction: 0xf0c04542
   12970:	blls	3f35c0 <ASN1_STRING_length@plt+0x3f13ac>
   12974:	vmlaeq.f64	d14, d4, d5
   12978:	blcs	24200 <ASN1_STRING_length@plt+0x21fec>
   1297c:	tsthi	r4, #0	; <UNPREDICTABLE>
   12980:	stmdbls	r6, {r0, r1, r2, r4, r5, r8, r9, fp, ip, pc}
   12984:			; <UNDEFINED> instruction: 0x0c04eb03
   12988:	bl	f9670 <ASN1_STRING_length@plt+0xf745c>
   1298c:			; <UNDEFINED> instruction: 0xf81c0e04
   12990:	ldrbmi	r2, [r4, #3841]!	; 0xf01
   12994:	tstcs	r1, r2, asr #20
   12998:			; <UNDEFINED> instruction: 0xf114d1f9
   1299c:			; <UNDEFINED> instruction: 0x93220310
   129a0:	movweq	pc, #326	; 0x146	; <UNPREDICTABLE>
   129a4:	ldmib	sp, {r0, r1, r5, r8, r9, ip, pc}^
   129a8:	strmi	fp, [lr], r2, lsr #24
   129ac:	movwcs	lr, #2525	; 0x9dd
   129b0:	svclt	0x00084563
   129b4:			; <UNDEFINED> instruction: 0xf0c0455a
   129b8:			; <UNDEFINED> instruction: 0xf11482ee
   129bc:	bl	1531f8 <ASN1_STRING_length@plt+0x150fe4>
   129c0:	eorls	r0, r0, #0, 6
   129c4:	andeq	pc, r0, #-2147483631	; 0x80000011
   129c8:	ldmib	sp, {r0, r5, r9, ip, pc}^
   129cc:	ldmib	sp, {r5, sl, fp, ip, sp, pc}^
   129d0:	ldmibhi	fp, {r9, ip}^
   129d4:	blt	16e3f64 <ASN1_STRING_length@plt+0x16e1d50>
   129d8:	ldrbmi	fp, [r9, #-3848]	; 0xfffff0f8
   129dc:			; <UNDEFINED> instruction: 0xf0c0b29b
   129e0:	bls	e73550 <ASN1_STRING_length@plt+0xe7133c>
   129e4:	blcs	29a34 <ASN1_STRING_length@plt+0x27820>
   129e8:	sbchi	pc, sl, r0, asr #32
   129ec:			; <UNDEFINED> instruction: 0xb1239b16
   129f0:	andeq	pc, pc, #2
   129f4:			; <UNDEFINED> instruction: 0xf0002a0d
   129f8:	ldmib	sp, {r0, r1, r6, r7, pc}^
   129fc:	movwcs	r0, #300	; 0x12c
   12a00:	svclt	0x0008428b
   12a04:			; <UNDEFINED> instruction: 0xf0804586
   12a08:	ldmib	sp, {r0, r2, r3, r4, r5, r7, r8, r9, pc}^
   12a0c:	bl	7c1a64 <ASN1_STRING_length@plt+0x7bf850>
   12a10:	tstls	r4, fp, lsl #2
   12a14:	movweq	lr, #52035	; 0xcb43
   12a18:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
   12a1c:	ldmib	sp, {r2, r8, r9, sp}^
   12a20:	addmi	r0, fp, #0, 2
   12a24:	addmi	fp, r2, #8, 30
   12a28:	blls	147384 <ASN1_STRING_length@plt+0x145170>
   12a2c:	bleq	10d648 <ASN1_STRING_length@plt+0x10b434>
   12a30:	mulcs	r0, fp, r8
   12a34:			; <UNDEFINED> instruction: 0xf0002a00
   12a38:	blls	4b2ccc <ASN1_STRING_length@plt+0x4b0ab8>
   12a3c:	movwcc	r4, #5720	; 0x1658
   12a40:			; <UNDEFINED> instruction: 0xf7ef9312
   12a44:	bls	c4d35c <ASN1_STRING_length@plt+0xc4b148>
   12a48:	stmne	r3, {r0, r9, ip, sp}
   12a4c:	ldmib	sp, {r4, r5, r8, r9, ip, pc}^
   12a50:	tstmi	r3, #-1207959552	; 0xb8000000
   12a54:			; <UNDEFINED> instruction: 0xf04fbf04
   12a58:	strbtmi	r0, [r3], -r0, lsl #24
   12a5c:	addhi	pc, sl, r0
   12a60:	teqcs	r2, #3620864	; 0x374000
   12a64:	ldrdeq	lr, [r0, -sp]
   12a68:	svclt	0x0008428b
   12a6c:	eorsle	r4, r2, #536870920	; 0x20000008
   12a70:	andcs	r9, r0, r4, asr fp
   12a74:	ldrls	r2, [lr, -r0, lsl #2]!
   12a78:	ldmdbhi	ip!, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   12a7c:	ldrtls	r4, [pc], -r9, lsr #13
   12a80:	ldrbmi	r4, [lr], -sp, lsl #12
   12a84:	ssatmi	r4, #4, pc, lsl #12	; <UNPREDICTABLE>
   12a88:	andcs	r4, r0, #4, 12	; 0x400000
   12a8c:	blls	d372b4 <ASN1_STRING_length@plt+0xd350a0>
   12a90:	ldmdbne	r9, {r4, r5, r9, sl, lr}
   12a94:	bl	fe250a58 <ASN1_STRING_length@plt+0xfe24e844>
   12a98:	strbcc	fp, [r0], #-888	; 0xfffffc88
   12a9c:			; <UNDEFINED> instruction: 0x232ee9dd
   12aa0:	streq	pc, [r0, #-325]	; 0xfffffebb
   12aa4:	svclt	0x0008429d
   12aa8:			; <UNDEFINED> instruction: 0xf0804294
   12aac:	ldmib	sp, {r1, r2, r3, r7, r8, r9, pc}^
   12ab0:	smlaldxcc	r1, r0, r2, r2
   12ab4:			; <UNDEFINED> instruction: 0xf1439b08
   12ab8:	movwls	r0, #33536	; 0x8300
   12abc:	tstls	sl, #180224	; 0x2c000
   12ac0:	movweq	lr, #23362	; 0x5b42
   12ac4:	ldmib	sp, {r0, r1, r3, r4, r8, r9, ip, pc}^
   12ac8:	ldmib	sp, {r1, r3, r4, r8, r9, sp}^
   12acc:	addmi	r0, fp, #0, 2
   12ad0:	addmi	fp, r2, #8, 30
   12ad4:			; <UNDEFINED> instruction: 0xf8dfd3db
   12ad8:	sbccs	r3, sl, #96, 14	; 0x1800000
   12adc:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
   12ae0:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
   12ae4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12ae8:			; <UNDEFINED> instruction: 0xf7ef4478
   12aec:	tstcs	r0, #116, 18	; 0x1d0000
   12af0:	tstls	r3, #16, 8	; 0x10000000
   12af4:	movwls	r2, #49920	; 0xc300
   12af8:	ldmib	sp, {r0, r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
   12afc:	ldrtmi	r0, [fp], -r2, asr #2
   12b00:	ldrmi	lr, [sl, #-2509]!	; 0xfffff633
   12b04:	ldmdane	sl, {r2, r3, r4, r6, r9, sl, lr}
   12b08:	bls	237370 <ASN1_STRING_length@plt+0x23515c>
   12b0c:	cfmsuba32ls	mvax2, mvax4, mvfx15, mvfx13
   12b10:	andeq	lr, r2, #66560	; 0x10400
   12b14:	ldmib	sp, {r0, r3, r4, r9, ip, pc}^
   12b18:	ldmib	sp, {r3, r4, sl, fp, ip, sp, pc}^
   12b1c:	ldmib	sp, {r9, ip}^
   12b20:	strbmi	r8, [r2, #-2364]!	; 0xfffff6c4
   12b24:	svclt	0x00089f3e
   12b28:			; <UNDEFINED> instruction: 0xf0c04559
   12b2c:	bl	173404 <ASN1_STRING_length@plt+0x1711f0>
   12b30:	blls	3d6344 <ASN1_STRING_length@plt+0x3d4130>
   12b34:			; <UNDEFINED> instruction: 0xf0002b00
   12b38:	ldmib	sp, {r0, r1, r3, r4, r7, r9, pc}^
   12b3c:			; <UNDEFINED> instruction: 0xf10e2306
   12b40:			; <UNDEFINED> instruction: 0x46943bff
   12b44:	andcc	r4, r2, #94371840	; 0x5a00000
   12b48:	andeq	lr, lr, #165888	; 0x28800
   12b4c:	svceq	0x0001f81b
   12b50:	b	13e40a0 <ASN1_STRING_length@plt+0x13e1e8c>
   12b54:	b	10db768 <ASN1_STRING_length@plt+0x10d9554>
   12b58:	b	102b7d0 <ASN1_STRING_length@plt+0x10295bc>
   12b5c:	mvnsle	r2, #12, 24	; 0xc00
   12b60:	teqlt	sl, r1, lsr sl
   12b64:	tstcs	r1, sl, lsr sl
   12b68:	ldmibeq	r2, {r0, r1, r3, r4, r5, fp, ip, pc}
   12b6c:	addvs	lr, r0, #270336	; 0x42000
   12b70:	strpl	r9, [r1], #2097	; 0x831
   12b74:	bl	79050 <ASN1_STRING_length@plt+0x76e3c>
   12b78:			; <UNDEFINED> instruction: 0xf84102c7
   12b7c:	subsvs	ip, r3, r7, lsr r0
   12b80:	smladcc	r1, r3, fp, r9
   12b84:	stmiane	r4!, {r2, r3, r9, fp, ip, pc}^
   12b88:	streq	lr, [r6], -r2, asr #22
   12b8c:	stmdaeq	r3, {r3, r4, r8, r9, fp, sp, lr, pc}
   12b90:	bl	12797d0 <ASN1_STRING_length@plt+0x12775bc>
   12b94:	adcsmi	r0, fp, #32768	; 0x8000
   12b98:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   12b9c:	blcs	39868 <ASN1_STRING_length@plt+0x37654>
   12ba0:	blls	1706c94 <ASN1_STRING_length@plt+0x1704a80>
   12ba4:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   12ba8:	blls	1664610 <ASN1_STRING_length@plt+0x16623fc>
   12bac:	vldmdble	r4!, {d2-d1}
   12bb0:	strcs	r9, [r0, -r1, asr #22]
   12bb4:	bl	639c7c <ASN1_STRING_length@plt+0x637a68>
   12bb8:	blls	c54bcc <ASN1_STRING_length@plt+0xc529b8>
   12bbc:	ldrdge	pc, [r0, -sp]
   12bc0:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
   12bc4:			; <UNDEFINED> instruction: 0xf8dd1e5e
   12bc8:	strls	fp, [r0, #-356]	; 0xfffffe9c
   12bcc:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   12bd0:			; <UNDEFINED> instruction: 0x46b94635
   12bd4:			; <UNDEFINED> instruction: 0x462f461e
   12bd8:	svceq	0x0001f815
   12bdc:	blls	6012a4 <ASN1_STRING_length@plt+0x5ff090>
   12be0:	ldrdeq	lr, [r4, -sp]
   12be4:	movwcs	lr, #10707	; 0x29d3
   12be8:	andeq	lr, r9, r0, lsl fp
   12bec:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   12bf0:	svclt	0x00084299
   12bf4:			; <UNDEFINED> instruction: 0xf4bf4290
   12bf8:	blls	3e9b8 <ASN1_STRING_length@plt+0x3c7a4>
   12bfc:	ldrmi	r3, [r8], #-1025	; 0xfffffbff
   12c00:	movwcc	r9, #6930	; 0x1b12
   12c04:			; <UNDEFINED> instruction: 0xf7ef9312
   12c08:	strmi	lr, [r4], #-2402	; 0xfffff69e
   12c0c:	ldrbmi	r1, [r1], #3259	; 0xcbb
   12c10:	ldrmi	r1, [fp, #2971]	; 0xb9b
   12c14:	stcls	12, cr13, [r0, #-892]	; 0xfffffc84
   12c18:	blls	4b7ce0 <ASN1_STRING_length@plt+0x4b5acc>
   12c1c:			; <UNDEFINED> instruction: 0xf0002b00
   12c20:	tsteq	ip, r9, asr #5
   12c24:	strtmi	r9, [r3], #-2864	; 0xfffff4d0
   12c28:			; <UNDEFINED> instruction: 0xf7ef4618
   12c2c:	bls	16cd3bc <ASN1_STRING_length@plt+0x16cb1a8>
   12c30:	andsvs	r9, r0, r0
   12c34:			; <UNDEFINED> instruction: 0xf0002800
   12c38:	blls	337dc <ASN1_STRING_length@plt+0x315c8>
   12c3c:	blls	15a3cb4 <ASN1_STRING_length@plt+0x15a1aa0>
   12c40:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   12c44:	svcls	0x005782d5
   12c48:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12c4c:	ldrdls	pc, [ip], #-141	; 0xffffff73
   12c50:	ldcne	6, cr2, [fp, #-4]!
   12c54:	blls	5f7864 <ASN1_STRING_length@plt+0x5f5650>
   12c58:	andshi	pc, r0, sp, asr #17
   12c5c:	blge	cd3b0 <ASN1_STRING_length@plt+0xcb19c>
   12c60:			; <UNDEFINED> instruction: 0xf1439b58
   12c64:	andls	r0, r3, #0, 4
   12c68:			; <UNDEFINED> instruction: 0x46989a55
   12c6c:	andseq	pc, r0, #2
   12c70:	sfmne	f1, 1, [sl, #-32]!	; 0xffffffe0
   12c74:	mcrne	2, 3, r9, cr10, cr8, {0}
   12c78:	blls	2f74e8 <ASN1_STRING_length@plt+0x2f52d4>
   12c7c:			; <UNDEFINED> instruction: 0xf0002b00
   12c80:	ldmib	sp, {r1, r2, r3, r4, r5, r7, r8, pc}^
   12c84:	ldrmi	r2, [fp, #770]	; 0x302
   12c88:	ldrmi	fp, [r2, #3848]	; 0xf08
   12c8c:	orrhi	pc, r3, r0, asr #1
   12c90:	bl	1798b8 <ASN1_STRING_length@plt+0x1776a4>
   12c94:	ldrtmi	r0, [ip], r7, lsl #28
   12c98:			; <UNDEFINED> instruction: 0xf0002b00
   12c9c:	blls	6b3584 <ASN1_STRING_length@plt+0x6b1370>
   12ca0:	mvfeqs	f7, f5
   12ca4:	ldmibne	sl, {r1, r2, r3, r4, r5, r7, sl, lr}^
   12ca8:			; <UNDEFINED> instruction: 0xf8129b06
   12cac:	ldrmi	r0, [r6, #3841]	; 0xf01
   12cb0:	movwcs	lr, #14912	; 0x3a40
   12cb4:			; <UNDEFINED> instruction: 0xf117d1f9
   12cb8:			; <UNDEFINED> instruction: 0x469e0210
   12cbc:			; <UNDEFINED> instruction: 0xf148924a
   12cc0:	movtls	r0, #45824	; 0xb300
   12cc4:	movtcs	lr, #43485	; 0xa9dd
   12cc8:	svclt	0x0008459b
   12ccc:			; <UNDEFINED> instruction: 0xf0c04592
   12cd0:			; <UNDEFINED> instruction: 0xf1178162
   12cd4:	bl	153510 <ASN1_STRING_length@plt+0x1512fc>
   12cd8:	subls	r0, r8, #12, 6	; 0x30000000
   12cdc:	andeq	pc, r0, #72, 2
   12ce0:	ldmib	sp, {r0, r3, r6, r9, ip, pc}^
   12ce4:	ldmibhi	fp, {r3, r6, r9, ip}^
   12ce8:	blt	16e433c <ASN1_STRING_length@plt+0x16e2128>
   12cec:	strmi	fp, [sl, #3848]	; 0xf08
   12cf0:			; <UNDEFINED> instruction: 0xf0c0b29b
   12cf4:			; <UNDEFINED> instruction: 0xf1058150
   12cf8:			; <UNDEFINED> instruction: 0xf812020c
   12cfc:	blcs	12d34 <ASN1_STRING_length@plt+0x10b20>
   12d00:	blls	5c7204 <ASN1_STRING_length@plt+0x5c4ff0>
   12d04:			; <UNDEFINED> instruction: 0xf000b11b
   12d08:	blcs	35394c <ASN1_STRING_length@plt+0x351738>
   12d0c:	ldmib	sp, {r0, r3, r4, r5, ip, lr, pc}^
   12d10:	bl	49b968 <ASN1_STRING_length@plt+0x499754>
   12d14:			; <UNDEFINED> instruction: 0xf143020e
   12d18:	ldrbmi	r0, [fp, #-768]	; 0xfffffd00
   12d1c:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
   12d20:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {5}
   12d24:	stmdavc	fp, {r0, r3, r5, r7, fp, ip}
   12d28:	stmdbeq	r3, {r0, r1, r3, r4, r6, r8, r9, ip, sp, pc}
   12d2c:	blcs	a4554 <ASN1_STRING_length@plt+0xa2340>
   12d30:	svclt	0x000c9112
   12d34:	cmpcs	r5, #1543503873	; 0x5c000001
   12d38:			; <UNDEFINED> instruction: 0xf7ef930f
   12d3c:	blls	d8d064 <ASN1_STRING_length@plt+0xd8ae50>
   12d40:	bl	f9190 <ASN1_STRING_length@plt+0xf6f7c>
   12d44:	blls	16064 <ASN1_STRING_length@plt+0x13e50>
   12d48:	blls	1245b8 <ASN1_STRING_length@plt+0x1223a4>
   12d4c:	bl	a476c <ASN1_STRING_length@plt+0xa2558>
   12d50:	ldmib	ip, {r0, r1, ip}^
   12d54:	sbcvs	r2, r4, r0, lsl #6
   12d58:	movwcs	lr, #2496	; 0x9c0
   12d5c:	blls	3e472c <ASN1_STRING_length@plt+0x3e2518>
   12d60:	eors	pc, ip, sp, asr #17
   12d64:	strtmi	r6, [r0], -r3, lsl #1
   12d68:	movwcc	r9, #6916	; 0x1b04
   12d6c:			; <UNDEFINED> instruction: 0xf7ef9304
   12d70:			; <UNDEFINED> instruction: 0xf8dde8b6
   12d74:	tstcs	r0, ip, lsr r0
   12d78:	movweq	pc, #4366	; 0x110e	; <UNPREDICTABLE>
   12d7c:	andne	pc, lr, r4, lsl #16
   12d80:	blls	323df8 <ASN1_STRING_length@plt+0x321be4>
   12d84:	smladeq	r9, r7, fp, lr
   12d88:			; <UNDEFINED> instruction: 0xf1069a02
   12d8c:	bl	1214598 <ASN1_STRING_length@plt+0x1212384>
   12d90:	bl	494da4 <ASN1_STRING_length@plt+0x492b90>
   12d94:	andls	r0, r2, #-1879048192	; 0x90000000
   12d98:	bl	10f95ac <ASN1_STRING_length@plt+0x10f7398>
   12d9c:	blls	3935ac <ASN1_STRING_length@plt+0x391398>
   12da0:	adcsmi	r9, r3, #805306368	; 0x30000000
   12da4:	svcge	0x0069f47f
   12da8:			; <UNDEFINED> instruction: 0x8010f8dd
   12dac:			; <UNDEFINED> instruction: 0xf7ef9835
   12db0:	bls	c8ce80 <ASN1_STRING_length@plt+0xc8ac6c>
   12db4:	rsbsle	r2, sp, r0, lsl #20
   12db8:	blne	16f9b34 <ASN1_STRING_length@plt+0x16f7920>
   12dbc:			; <UNDEFINED> instruction: 0x461817d9
   12dc0:	stmib	sp, {r0, r3, r4, r6, r8, r9, fp, ip, pc}^
   12dc4:	blcs	131fc <ASN1_STRING_length@plt+0x10fe8>
   12dc8:			; <UNDEFINED> instruction: 0x4618dd71
   12dcc:	ldrmi	r4, [r0], #-1555	; 0xfffff9ed
   12dd0:			; <UNDEFINED> instruction: 0xf1039a55
   12dd4:	movwcs	r3, #2559	; 0x9ff
   12dd8:	andseq	pc, r0, #2
   12ddc:	cdpne	2, 4, cr9, cr2, cr15, {0}
   12de0:	bls	1077614 <ASN1_STRING_length@plt+0x1075400>
   12de4:	strls	r4, [r4, #-1690]	; 0xfffff966
   12de8:			; <UNDEFINED> instruction: 0xf8cd464d
   12dec:	andls	r8, lr, #8
   12df0:	svccc	0x0001f815
   12df4:	cmple	r3, r0, lsl #22
   12df8:	ldmib	sp, {r0, r1, r2, r4, r8, r9, fp, ip, pc}^
   12dfc:	ldmib	r3, {r2, r3, r8, r9, sl, sp, lr}^
   12e00:	bl	5b5210 <ASN1_STRING_length@plt+0x5b2ffc>
   12e04:	blls	394634 <ASN1_STRING_length@plt+0x392420>
   12e08:	streq	pc, [r0, -r7, asr #2]
   12e0c:	tstls	r0, #2539520	; 0x26c000
   12e10:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
   12e14:	ldmib	sp, {r0, r4, r8, r9, ip, pc}^
   12e18:	strbmi	r1, [sl, #-528]	; 0xfffffdf0
   12e1c:	strbmi	fp, [r1, #-3848]	; 0xfffff0f8
   12e20:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {5}
   12e24:	ldmdane	r9, {r2, r8, r9, fp, ip, pc}^
   12e28:	strmi	r9, [r8], -r8, lsl #2
   12e2c:	stmda	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e30:	andsne	lr, r0, #3620864	; 0x374000
   12e34:	svclt	0x00084591
   12e38:	strmi	r4, [r3], r8, lsl #11
   12e3c:	adchi	pc, fp, r0, asr #1
   12e40:	stmdbls	r8, {r2, r8, r9, fp, ip, pc}
   12e44:	blls	3e3ec4 <ASN1_STRING_length@plt+0x3e1cb0>
   12e48:			; <UNDEFINED> instruction: 0xf0402b00
   12e4c:	blls	10732f8 <ASN1_STRING_length@plt+0x10710e4>
   12e50:			; <UNDEFINED> instruction: 0xf0002b00
   12e54:	ldmib	sp, {r0, r1, r4, r7, r8, pc}^
   12e58:	blls	1070e78 <ASN1_STRING_length@plt+0x106ec64>
   12e5c:	ldmne	r2!, {r3, r4, r5, r9, sl, lr}^
   12e60:			; <UNDEFINED> instruction: 0xf8124643
   12e64:	andseq	r8, fp, #1, 26	; 0x40
   12e68:	tstvs	r0, #274432	; 0x43000
   12e6c:	b	122393c <ASN1_STRING_length@plt+0x1221728>
   12e70:	mvnsle	r2, r0
   12e74:	cdpls	15, 0, cr9, cr0, cr2, {0}
   12e78:	smladxcc	r1, sl, r1, r0
   12e7c:	ldrmi	r9, [r6], #-1794	; 0xfffff8fe
   12e80:	adcspl	r9, r8, r0, lsl #30
   12e84:			; <UNDEFINED> instruction: 0x4620465a
   12e88:	cmpcs	r5, #115	; 0x73
   12e8c:	strcc	lr, [r2], #-2502	; 0xfffff63a
   12e90:	stmda	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e94:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   12e98:			; <UNDEFINED> instruction: 0xf8042200
   12e9c:	ldrmi	r2, [ip], #-11
   12ea0:	ldrmi	r9, [sl], #2880	; 0xb40
   12ea4:	addsmi	r9, sp, #11264	; 0x2c00
   12ea8:			; <UNDEFINED> instruction: 0xf8ddd1a2
   12eac:	ldmdals	r1!, {r3, pc}
   12eb0:	svc	0x00b0f7ee
   12eb4:	blmi	ff725a48 <ASN1_STRING_length@plt+0xff723834>
   12eb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12ebc:	blls	19ecf2c <ASN1_STRING_length@plt+0x19ead18>
   12ec0:			; <UNDEFINED> instruction: 0xf040405a
   12ec4:	strbmi	r8, [r0], -sp, lsr #3
   12ec8:	pop	{r0, r3, r5, r6, ip, sp, pc}
   12ecc:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   12ed0:	strbmi	r2, [fp, #-768]	; 0xfffffd00
   12ed4:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
   12ed8:	blls	407c54 <ASN1_STRING_length@plt+0x405a40>
   12edc:	vmlaeq.f64	d14, d4, d5
   12ee0:	orrlt	r4, r3, #32, 12	; 0x2000000
   12ee4:	stmdbls	r6, {r0, r1, r2, r4, r5, r8, r9, fp, ip, pc}
   12ee8:			; <UNDEFINED> instruction: 0x0c04eb03
   12eec:	bl	f9bd4 <ASN1_STRING_length@plt+0xf79c0>
   12ef0:			; <UNDEFINED> instruction: 0xf81c0e04
   12ef4:	ldrbmi	r2, [r4, #3841]!	; 0xf01
   12ef8:	tstcs	r1, r2, asr #20
   12efc:			; <UNDEFINED> instruction: 0xf114d1f9
   12f00:			; <UNDEFINED> instruction: 0x932a0308
   12f04:	movweq	pc, #326	; 0x146	; <UNPREDICTABLE>
   12f08:	ldmib	sp, {r0, r1, r3, r5, r8, r9, ip, pc}^
   12f0c:	strmi	fp, [lr], sl, lsr #24
   12f10:	movwcs	lr, #2525	; 0x9dd
   12f14:	svclt	0x00084563
   12f18:	teqle	ip, #377487360	; 0x16800000
   12f1c:	strtmi	r1, [r8], #-3427	; 0xfffff29d
   12f20:			; <UNDEFINED> instruction: 0xf1469328
   12f24:			; <UNDEFINED> instruction: 0x93290300
   12f28:	andne	lr, r0, #3620864	; 0x374000
   12f2c:			; <UNDEFINED> instruction: 0xbc28e9dd
   12f30:	strbmi	r8, [r2, #-2243]!	; 0xfffff73d
   12f34:	svclt	0x0008ba5b
   12f38:	addslt	r4, fp, #373293056	; 0x16400000
   12f3c:	bl	187bf0 <ASN1_STRING_length@plt+0x1859dc>
   12f40:	ldmdavc	r2, {r3, r9}
   12f44:	blls	dcc488 <ASN1_STRING_length@plt+0xdca274>
   12f48:	bl	f9368 <ASN1_STRING_length@plt+0xf7154>
   12f4c:			; <UNDEFINED> instruction: 0xf81c0c04
   12f50:	ldrbmi	r2, [r4, #3329]!	; 0xd01
   12f54:	tstcs	r1, r2, asr #20
   12f58:			; <UNDEFINED> instruction: 0xf114d1f9
   12f5c:			; <UNDEFINED> instruction: 0x93260308
   12f60:	movweq	pc, #326	; 0x146	; <UNPREDICTABLE>
   12f64:	ldmib	sp, {r0, r1, r2, r5, r8, r9, ip, pc}^
   12f68:	strmi	fp, [lr], r6, lsr #24
   12f6c:	movwcs	lr, #2525	; 0x9dd
   12f70:	svclt	0x00084563
   12f74:	movwle	r4, #58714	; 0xe55a
   12f78:			; <UNDEFINED> instruction: 0x93241d63
   12f7c:	movweq	pc, #326	; 0x146	; <UNPREDICTABLE>
   12f80:	ldmib	sp, {r0, r2, r5, r8, r9, ip, pc}^
   12f84:	strtmi	r1, [r8], #-512	; 0xfffffe00
   12f88:			; <UNDEFINED> instruction: 0xbc24e9dd
   12f8c:	strbmi	r8, [r2, #-2243]!	; 0xfffff73d
   12f90:	ldrbmi	fp, [r9, #-3848]	; 0xfffff0f8
   12f94:	blmi	feb47ae8 <ASN1_STRING_length@plt+0xfeb458d4>
   12f98:	stmibmi	ip!, {r0, r3, r7, r9, sp}
   12f9c:	ldrbtmi	r4, [fp], #-2220	; 0xfffff754
   12fa0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12fa4:	svc	0x0016f7ee
   12fa8:	stmdbls	r6, {r1, r2, r4, r5, r8, r9, fp, ip, pc}
   12fac:			; <UNDEFINED> instruction: 0x0c04eb03
   12fb0:	stccs	8, cr15, [r1, #-112]	; 0xffffff90
   12fb4:	b	10a4754 <ASN1_STRING_length@plt+0x10a2540>
   12fb8:	mvnsle	r2, r1, lsl #2
   12fbc:	tsteq	r0, #20, 2	; <UNPREDICTABLE>
   12fc0:			; <UNDEFINED> instruction: 0xf146931e
   12fc4:	tstls	pc, #0, 6
   12fc8:			; <UNDEFINED> instruction: 0xbc1ee9dd
   12fcc:	ldmib	sp, {r1, r2, r3, r7, r9, sl, lr}^
   12fd0:	strbmi	r2, [r3, #-768]!	; 0xfffffd00
   12fd4:	ldrbmi	fp, [sl, #-3848]	; 0xfffff0f8
   12fd8:			; <UNDEFINED> instruction: 0xf114d3dd
   12fdc:	tstls	ip, #872415232	; 0x34000000
   12fe0:	andeq	pc, r0, #-2147483631	; 0x80000011
   12fe4:	ldmib	sp, {r0, r2, r3, r4, r9, ip, pc}^
   12fe8:	stmdane	fp!, {sl, fp, ip, sp, pc}
   12fec:	andsne	lr, ip, #3620864	; 0x374000
   12ff0:	ldrmi	r8, [r4, #2523]	; 0x9db
   12ff4:	strmi	fp, [fp, #3848]	; 0xf08
   12ff8:	cfldrdge	mvd15, [r3], #764	; 0x2fc
   12ffc:	ldmib	sp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   13000:	ldrmi	r2, [fp, #770]	; 0x302
   13004:	ldrmi	fp, [r2, #3848]	; 0xf08
   13008:	blls	247f24 <ASN1_STRING_length@plt+0x245d10>
   1300c:	vmlaeq.f64	d14, d7, d5
   13010:	blcs	24b08 <ASN1_STRING_length@plt+0x228f4>
   13014:	blls	6c7170 <ASN1_STRING_length@plt+0x6c4f5c>
   13018:	mvfeqs	f7, f5
   1301c:	ldmibne	sl, {r1, r2, r3, r4, r5, r7, sl, lr}^
   13020:			; <UNDEFINED> instruction: 0xf8129b06
   13024:	ldrmi	r0, [r6, #3841]	; 0xf01
   13028:	movwcs	lr, #14912	; 0x3a40
   1302c:			; <UNDEFINED> instruction: 0xf117d1f9
   13030:	ldrmi	r0, [lr], r8, lsl #4
   13034:			; <UNDEFINED> instruction: 0xf1489252
   13038:	cmpls	r3, #0, 6
   1303c:	cmpcs	r2, #3620864	; 0x374000
   13040:	svclt	0x0008459b
   13044:			; <UNDEFINED> instruction: 0xd3a64592
   13048:	strtmi	r1, [ip], #3451	; 0xd7b
   1304c:			; <UNDEFINED> instruction: 0xf1489350
   13050:	cmpls	r1, #0, 6
   13054:	subsne	lr, r0, #3620864	; 0x374000
   13058:			; <UNDEFINED> instruction: 0x3006f8bc
   1305c:	blt	16e46b0 <ASN1_STRING_length@plt+0x16e249c>
   13060:	strmi	fp, [sl, #3848]	; 0xf08
   13064:	orrsle	fp, r6, #-1342177271	; 0xb0000009
   13068:	stmiane	sl!, {r1, r9, fp, ip, pc}
   1306c:			; <UNDEFINED> instruction: 0xe6467810
   13070:	ldrdeq	lr, [r6, -sp]
   13074:	andeq	lr, sl, #14336	; 0x3800
   13078:	strmi	r4, [fp], -r4, lsl #13
   1307c:	stceq	8, cr15, [r1, #-72]	; 0xffffffb8
   13080:	andseq	r2, fp, #0, 2
   13084:	tstvs	ip, #274432	; 0x43000
   13088:	smlabteq	r8, sp, r9, lr
   1308c:	smlabteq	r1, r2, r1, pc	; <UNPREDICTABLE>
   13090:	stmdals	r8, {r0, r4, r6, sl, lr}
   13094:	ldrbmi	r4, [r1, #-1137]	; 0xfffffb8f
   13098:			; <UNDEFINED> instruction: 0x2c0cea40
   1309c:	ldrb	sp, [pc, #-2542]	; 126b6 <ASN1_STRING_length@plt+0x104a2>
   130a0:	blcs	39dac <ASN1_STRING_length@plt+0x37b98>
   130a4:	ldmne	r7!, {r1, r3, r5, r6, ip, lr, pc}^
   130a8:	movwcs	lr, #27101	; 0x69dd
   130ac:			; <UNDEFINED> instruction: 0xf8164610
   130b0:	andseq	r8, fp, #1024	; 0x400
   130b4:	tstvs	r0, #274432	; 0x43000
   130b8:	b	1223b9c <ASN1_STRING_length@plt+0x1221988>
   130bc:	mvnsle	r2, r0
   130c0:	blls	64cc28 <ASN1_STRING_length@plt+0x64aa14>
   130c4:	ldmibne	r8, {r1, r2, r8, fp, ip, pc}^
   130c8:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
   130cc:	b	10a46ec <ASN1_STRING_length@plt+0x10a24d8>
   130d0:	mvnsle	r2, r1, lsl #2
   130d4:	movweq	pc, #33047	; 0x8117	; <UNPREDICTABLE>
   130d8:			; <UNDEFINED> instruction: 0xf148934e
   130dc:	movtls	r0, #62208	; 0xf300
   130e0:	movtcs	lr, #59869	; 0xe9dd
   130e4:	ldrmi	r4, [fp, #1678]	; 0x68e
   130e8:	ldrmi	fp, [r2, #3848]	; 0xf08
   130ec:	svcge	0x0053f4ff
   130f0:	movtls	r1, #52603	; 0xcd7b
   130f4:	movweq	pc, #328	; 0x148	; <UNPREDICTABLE>
   130f8:	ldmib	sp, {r0, r2, r3, r6, r8, r9, ip, pc}^
   130fc:	strtmi	r1, [ip], #588	; 0x24c
   13100:			; <UNDEFINED> instruction: 0xf8bc4593
   13104:	svclt	0x00083006
   13108:	adcle	r4, sp, #578813952	; 0x22800000
   1310c:	blls	64ce20 <ASN1_STRING_length@plt+0x64ac0c>
   13110:	ldmibne	r8, {r1, r2, r8, fp, ip, pc}^
   13114:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
   13118:	b	10a4738 <ASN1_STRING_length@plt+0x10a2524>
   1311c:	mvnsle	r2, r1, lsl #2
   13120:	tsteq	r0, #-1073741819	; 0xc0000005	; <UNPREDICTABLE>
   13124:			; <UNDEFINED> instruction: 0xf1489346
   13128:	movtls	r0, #29440	; 0x7300
   1312c:	movtcs	lr, #27101	; 0x69dd
   13130:	ldrmi	r4, [fp, #1678]	; 0x68e
   13134:	ldrmi	fp, [r2, #3848]	; 0xf08
   13138:	svcge	0x002df4ff
   1313c:	movweq	pc, #53527	; 0xd117	; <UNPREDICTABLE>
   13140:			; <UNDEFINED> instruction: 0xf1489344
   13144:	subls	r0, r5, #0, 4
   13148:	subne	lr, r4, #3620864	; 0x374000
   1314c:	movweq	lr, #51973	; 0xcb05
   13150:	ldmibhi	fp, {r0, r1, r4, r7, r8, sl, lr}^
   13154:	strmi	fp, [sl, #3848]	; 0xf08
   13158:	cfstrdge	mvd15, [sp, #764]	; 0x2fc
   1315c:	movwcs	lr, #1819	; 0x71b
   13160:	cmpls	r9, #-1006632960	; 0xc4000000
   13164:	bllt	fe711168 <ASN1_STRING_length@plt+0xfe70ef54>
   13168:	andcs	r2, r0, r0, lsl #6
   1316c:	movtls	r2, #4352	; 0x1100
   13170:	movtls	r9, #861	; 0x35d
   13174:	cmneq	r0, sp, asr #19
   13178:	bllt	135117c <ASN1_STRING_length@plt+0x134ef68>
   1317c:	movwcs	lr, #27101	; 0x69dd
   13180:			; <UNDEFINED> instruction: 0xe6774610
   13184:			; <UNDEFINED> instruction: 0xf06f9831
   13188:			; <UNDEFINED> instruction: 0xf7ee0815
   1318c:	ldmdals	r5!, {r2, r6, r9, sl, fp, sp, lr, pc}
   13190:	cdp	7, 4, cr15, cr0, cr14, {7}
   13194:	blls	c8cbd4 <ASN1_STRING_length@plt+0xc8a9c0>
   13198:	blls	177f72c <ASN1_STRING_length@plt+0x177d518>
   1319c:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   131a0:	blcs	39f0c <ASN1_STRING_length@plt+0x37cf8>
   131a4:	stmibvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   131a8:	movwcs	fp, #4034	; 0xfc2
   131ac:	teqls	r0, #1207959552	; 0x48000000
   131b0:	ldclge	7, cr15, [lr], #252	; 0xfc
   131b4:			; <UNDEFINED> instruction: 0xf7ee9831
   131b8:	ldmdals	r5!, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
   131bc:	cdp	7, 2, cr15, cr10, cr14, {7}
   131c0:	movwcs	r9, #2650	; 0xa5a
   131c4:	mulsvs	r3, r8, r6
   131c8:	ldmib	sp, {r2, r4, r5, r6, r9, sl, sp, lr, pc}^
   131cc:	strbmi	r2, [sp], -r6, lsl #6
   131d0:	uasxmi	r9, ip, lr
   131d4:			; <UNDEFINED> instruction: 0x46949935
   131d8:	ldmdbhi	ip!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   131dc:	sbceq	lr, r7, #1024	; 0x400
   131e0:			; <UNDEFINED> instruction: 0xf8419e3f
   131e4:	subsvs	ip, r3, r7, lsr r0
   131e8:			; <UNDEFINED> instruction: 0xf06fe4ca
   131ec:			; <UNDEFINED> instruction: 0xe6610815
   131f0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   131f4:			; <UNDEFINED> instruction: 0xf06fe5da
   131f8:	ldrb	r0, [fp], -fp, lsl #16
   131fc:			; <UNDEFINED> instruction: 0xf06f9831
   13200:			; <UNDEFINED> instruction: 0xf7ee080b
   13204:	ldrb	lr, [r5], -r8, lsl #28
   13208:			; <UNDEFINED> instruction: 0xf7ee9831
   1320c:	ldmdals	r5!, {r2, r9, sl, fp, sp, lr, pc}
   13210:	cdp	7, 0, cr15, cr0, cr14, {7}
   13214:	svc	0x00daf7ee
   13218:			; <UNDEFINED> instruction: 0xf1c36803
   1321c:	strb	r0, [r9], -r0, lsl #16
   13220:	cdp	7, 15, cr15, cr8, cr14, {7}
   13224:	andeq	r7, r1, r0, lsl #12
   13228:	andeq	r0, r0, r4, lsl r2
   1322c:	andeq	r5, r0, r6, ror sl
   13230:	ldrdeq	r6, [r0], -sl
   13234:	andeq	r6, r0, ip, asr #3
   13238:	andeq	r5, r0, ip, asr #30
   1323c:	andeq	r5, r0, lr, ror lr
   13240:	muleq	r0, r8, lr
   13244:	andeq	r6, r1, r0, lsl pc
   13248:	andeq	r5, r0, r2, lsl #21
   1324c:	andeq	r5, r0, r4, asr #19
   13250:	strdeq	r5, [r0], -r2
   13254:			; <UNDEFINED> instruction: 0x4604b538
   13258:	stmdavs	r8!, {r0, r2, r7, r9, fp, sp, lr}
   1325c:	svc	0x003ef7ee
   13260:			; <UNDEFINED> instruction: 0xf7ee68a8
   13264:	stmdavs	r8!, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   13268:	ldcl	7, cr15, [r4, #952]	; 0x3b8
   1326c:			; <UNDEFINED> instruction: 0xf7ee4628
   13270:	movwcs	lr, #3538	; 0xdd2
   13274:	lfmlt	f6, 4, [r8, #-652]!	; 0xfffffd74
   13278:	blmi	ff025d7c <ASN1_STRING_length@plt+0xff023b68>
   1327c:	push	{r1, r3, r4, r5, r6, sl, lr}
   13280:	strdlt	r4, [r9], r0
   13284:			; <UNDEFINED> instruction: 0x460658d3
   13288:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   1328c:			; <UNDEFINED> instruction: 0xf04f9307
   13290:			; <UNDEFINED> instruction: 0xf7fd0300
   13294:			; <UNDEFINED> instruction: 0x4603f9ff
   13298:			; <UNDEFINED> instruction: 0x461c4630
   1329c:			; <UNDEFINED> instruction: 0xf7fd460d
   132a0:			; <UNDEFINED> instruction: 0x2c1cf9f7
   132a4:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   132a8:	pkhbtmi	sp, r0, r8, lsl #22
   132ac:			; <UNDEFINED> instruction: 0xf1b448b4
   132b0:			; <UNDEFINED> instruction: 0xf04f0a1c
   132b4:	ldrbtmi	r0, [r8], #-540	; 0xfffffde4
   132b8:	tsteq	sl, r8, lsl #22
   132bc:	blcc	f7d8 <ASN1_STRING_length@plt+0xd5c4>
   132c0:	ldcl	7, cr15, [r4], #952	; 0x3b8
   132c4:	svceq	0x000cf1ba
   132c8:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
   132cc:	andcs	fp, r1, #180, 30	; 0x2d0
   132d0:	stmdacs	r0, {r9, sp}
   132d4:	ldrmi	fp, [r6], -ip, lsl #30
   132d8:	cmnlt	lr, r1, lsl #12
   132dc:	bmi	fea5cae4 <ASN1_STRING_length@plt+0xfea5a8d0>
   132e0:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
   132e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   132e8:	subsmi	r9, sl, r7, lsl #22
   132ec:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
   132f0:	andlt	r4, r9, r0, lsr r6
   132f4:	svchi	0x00f0e8bd
   132f8:	msreq	CPSR_f, #180, 2	; 0x2d
   132fc:			; <UNDEFINED> instruction: 0xf1459300
   13300:	movwls	r3, #5119	; 0x13ff
   13304:	bls	4da80 <ASN1_STRING_length@plt+0x4b86c>
   13308:	streq	lr, [r9], #-2824	; 0xfffff4f8
   1330c:	bcs	7139c <ASN1_STRING_length@plt+0x6f188>
   13310:	stmdavc	r5!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
   13314:	stmiale	r2!, {r0, r1, r2, r8, sl, fp, sp}^
   13318:	mulgt	r2, r4, r8
   1331c:	svceq	0x0002f1bc
   13320:	stmiavs	r1!, {r0, r2, r3, r4, r6, r7, fp, ip, lr, pc}
   13324:	stmdbcs	r0, {r0, r1, r3, r9, fp, ip, sp, pc}
   13328:	stmdbvc	r1!, {r0, r3, r4, r6, r7, ip, lr, pc}
   1332c:	mullt	r3, r4, r8
   13330:	andeq	lr, r1, fp, lsl #22
   13334:	ldrmi	r9, [r8], #-256	; 0xffffff00
   13338:	strmi	r2, [r1, #256]	; 0x100
   1333c:	tsteq	r1, sl, ror fp
   13340:	bl	fee8a27c <ASN1_STRING_length@plt+0xfee88068>
   13344:			; <UNDEFINED> instruction: 0xf1bc0003
   13348:	bl	216f58 <ASN1_STRING_length@plt+0x214d44>
   1334c:	eorle	r0, r0, r0, lsl #28
   13350:	stcmi	14, cr9, [sp], {0}
   13354:	stmdbeq	r6, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
   13358:	vdivmi.f16	s8, s27, s24	; <UNPREDICTABLE>
   1335c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   13360:	ldrbtmi	r6, [lr], #-571	; 0xfffffdc5
   13364:	eorcs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
   13368:	eorne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   1336c:	streq	lr, [fp], #-3001	; 0xfffff447
   13370:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   13374:	cfstrsls	mvf4, [r0, #-272]	; 0xfffffef0
   13378:	movweq	lr, #39688	; 0x9b08
   1337c:			; <UNDEFINED> instruction: 0xf8c72601
   13380:	stmib	r7, {r2, r3, r4, sp, lr, pc}^
   13384:	rscsvs	r4, sp, r0, lsl #22
   13388:	stmib	r7, {r0, r1, r3, r4, r5, r7, sp, lr}^
   1338c:			; <UNDEFINED> instruction: 0x61b92004
   13390:	ldrmi	lr, [r9], -r5, lsr #15
   13394:			; <UNDEFINED> instruction: 0xf7ee4670
   13398:			; <UNDEFINED> instruction: 0x4631edb4
   1339c:			; <UNDEFINED> instruction: 0xf7ee4680
   133a0:			; <UNDEFINED> instruction: 0x4605ed52
   133a4:	stccs	6, cr4, [r0, #-256]	; 0xffffff00
   133a8:	sbchi	pc, lr, r0
   133ac:	cdp	7, 11, cr15, cr4, cr14, {7}
   133b0:			; <UNDEFINED> instruction: 0xf7ee4628
   133b4:	stmdacs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
   133b8:	sbchi	pc, r2, r0
   133bc:			; <UNDEFINED> instruction: 0xf7ee2100
   133c0:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
   133c4:	adcshi	pc, ip, r0
   133c8:	ldrdgt	pc, [r4], -r0
   133cc:	svceq	0x0000f1bc
   133d0:	adcshi	pc, r6, r0
   133d4:			; <UNDEFINED> instruction: 0x9014f8d0
   133d8:	svceq	0x0000f1b9
   133dc:	adcshi	pc, r0, r0
   133e0:	tstcs	r0, r4, lsl #20
   133e4:			; <UNDEFINED> instruction: 0xf8dcab05
   133e8:			; <UNDEFINED> instruction: 0xf8dca004
   133ec:			; <UNDEFINED> instruction: 0xf7ee8000
   133f0:	strbmi	lr, [r8], -r6, asr #24
   133f4:	stc	7, cr15, [r0, #-952]	; 0xfffffc48
   133f8:	strbmi	r4, [r8], -r3, lsl #12
   133fc:			; <UNDEFINED> instruction: 0xf7ee61fb
   13400:	tstcs	r0, sl, lsl #30
   13404:			; <UNDEFINED> instruction: 0x46506238
   13408:	stcl	7, cr15, [r6], {238}	; 0xee
   1340c:	andls	r4, r0, r2, lsl #13
   13410:			; <UNDEFINED> instruction: 0xf0002800
   13414:			; <UNDEFINED> instruction: 0xf7ee8095
   13418:			; <UNDEFINED> instruction: 0xf100ecd2
   1341c:	andcc	r0, r7, lr, lsl #22
   13420:	ldrbmi	fp, [r8], -r8, asr #30
   13424:	andls	r1, r3, #194	; 0xc2
   13428:			; <UNDEFINED> instruction: 0xf7ee4610
   1342c:	strmi	lr, [r1], r2, ror #27
   13430:			; <UNDEFINED> instruction: 0xf0002800
   13434:	strmi	r8, [r1], -r2, lsl #1
   13438:			; <UNDEFINED> instruction: 0xf7ee4650
   1343c:	bls	10ed6c <ASN1_STRING_length@plt+0x10cb58>
   13440:	beq	4f584 <ASN1_STRING_length@plt+0x4d370>
   13444:			; <UNDEFINED> instruction: 0xf8c7463b
   13448:			; <UNDEFINED> instruction: 0xf04f9008
   1344c:	ldrshtvs	r3, [sl], #191	; 0xbf
   13450:	strls	r4, [r3], #-1591	; 0xfffff9c9
   13454:	stcls	6, cr4, [r2], {46}	; 0x2e
   13458:			; <UNDEFINED> instruction: 0x469a4655
   1345c:	strtmi	lr, [r9], -ip
   13460:			; <UNDEFINED> instruction: 0xf7ee4640
   13464:	strmi	lr, [r4], -r6, lsr #25
   13468:	stcl	7, cr15, [lr, #952]	; 0x3b8
   1346c:	ldc	7, cr15, [ip], #-952	; 0xfffffc48
   13470:	strmi	r2, [r3], sp, lsl #16
   13474:	strcc	sp, [r1, #-115]	; 0xffffff8d
   13478:			; <UNDEFINED> instruction: 0xf7ee4640
   1347c:	addmi	lr, r5, #216, 26	; 0x3600
   13480:			; <UNDEFINED> instruction: 0xf1bbdbed
   13484:	shsub8mi	r3, r5, pc	; <UNPREDICTABLE>
   13488:	ldrtmi	r9, [lr], -r2, lsl #8
   1348c:	ldrbmi	r9, [r7], -r3, lsl #24
   13490:	stmdals	r2, {r0, r3, ip, lr, pc}
   13494:	ldc	7, cr15, [r8], {238}	; 0xee
   13498:	stc	7, cr15, [lr], #952	; 0x3b8
   1349c:	eorsvs	fp, r8, r8, lsl r1
   134a0:	ldc	7, cr15, [r4, #-952]	; 0xfffffc48
   134a4:	andcs	r6, r0, #120	; 0x78
   134a8:	stmdage	r6, {r2, r8, r9, fp, ip, pc}
   134ac:			; <UNDEFINED> instruction: 0xf7ee4611
   134b0:	stmdals	r6, {r1, r5, r6, sl, fp, sp, lr, pc}
   134b4:	ldc	7, cr15, [r8], {238}	; 0xee
   134b8:	svcvc	0x0029f5b0
   134bc:	ble	15a4cd0 <ASN1_STRING_length@plt+0x15a2abc>
   134c0:	svcvc	0x0028f5b0
   134c4:	ldmdacs	r5!, {r0, r1, r2, r5, r9, fp, ip, lr, pc}^
   134c8:	movwcs	fp, #16136	; 0x3f08
   134cc:	ldcle	0, cr13, [lr], #-36	; 0xffffffdc
   134d0:	svclt	0x00082b04
   134d4:	andle	r2, r4, r1, lsl #6
   134d8:	svclt	0x00142b40
   134dc:	mvnscc	pc, #79	; 0x4f
   134e0:	stmdbmi	ip!, {r1, r8, r9, sp}
   134e4:	bmi	b1b51c <ASN1_STRING_length@plt+0xb19308>
   134e8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   134ec:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   134f0:	stmiavc	r1!, {r0, r1, r3, r4, r5, r6, r8, sp, lr}
   134f4:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   134f8:			; <UNDEFINED> instruction: 0xf7ee61bb
   134fc:	biclt	lr, r8, sl, ror sp
   13500:	strcs	r9, [r1], -r0, lsl #20
   13504:	andvs	r4, r5, r5, lsr #22
   13508:			; <UNDEFINED> instruction: 0xf8c0447b
   1350c:	addvs	r9, r2, r4
   13510:	andcc	lr, r9, r7, asr #19
   13514:	vld1.64	{d30-d32}, [pc :128], r3
   13518:	ldrmi	r7, [r3], #-552	; 0xfffffdd8
   1351c:	stmdale	r9!, {r1, r8, r9, fp, sp}
   13520:			; <UNDEFINED> instruction: 0xf003e8df
   13524:	andeq	r0, r4, r2, lsl #12
   13528:	ldrb	r2, [sl, r5, lsl #6]
   1352c:	ldrb	r2, [r8, r7, lsl #6]
   13530:	ldrb	r2, [r6, r6, lsl #6]
   13534:			; <UNDEFINED> instruction: 0xf7ee4648
   13538:	stmdals	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
   1353c:	cdp	7, 5, cr15, cr8, cr14, {7}
   13540:			; <UNDEFINED> instruction: 0xf7ee4628
   13544:	strb	lr, [sl], ip, asr #27
   13548:	stcl	7, cr15, [r6, #952]!	; 0x3b8
   1354c:	vmax.s8	q15, q8, <illegal reg q3.5>
   13550:	addsmi	r1, r3, #268435456	; 0x10000000
   13554:			; <UNDEFINED> instruction: 0xf04fbf14
   13558:	movwcs	r3, #1023	; 0x3ff
   1355c:	ldrtmi	lr, [r5], -r1, asr #15
   13560:	ldrtmi	r9, [lr], -r2, lsl #8
   13564:	ldrbmi	r9, [r7], -r3, lsl #24
   13568:			; <UNDEFINED> instruction: 0xf7eee793
   1356c:			; <UNDEFINED> instruction: 0xf04fed54
   13570:			; <UNDEFINED> instruction: 0xe7b633ff
   13574:	ldr	r2, [r4, r4, lsl #6]!
   13578:	andeq	r6, r1, ip, asr #22
   1357c:	andeq	r0, r0, r4, lsl r2
   13580:	andeq	r5, r0, r6, lsr #15
   13584:	andeq	r6, r1, r6, ror #21
   13588:	andeq	r6, r1, r4, lsl #18
   1358c:	andeq	r6, r1, sl, lsr #18
   13590:	andeq	r6, r1, r6, lsl #18
   13594:	andeq	r6, r1, r0, lsl #15
   13598:	muleq	r1, lr, r7
   1359c:			; <UNDEFINED> instruction: 0xfffffd49
   135a0:	tstlt	r3, r3, asr #20
   135a4:			; <UNDEFINED> instruction: 0x47704718
   135a8:	ldrblt	r0, [r0, #-1619]!	; 0xfffff9ad
   135ac:	svclt	0x00184614
   135b0:	ldrbteq	pc, [pc], #-34	; 135b8 <ASN1_STRING_length@plt+0x113a4>	; <UNPREDICTABLE>
   135b4:	svclt	0x00184605
   135b8:	stmdavs	r0, {r7, sl, ip, sp}
   135bc:	strtmi	r4, [r1], -lr, lsl #12
   135c0:	stcl	7, cr15, [lr, #952]	; 0x3b8
   135c4:			; <UNDEFINED> instruction: 0xf380fab0
   135c8:			; <UNDEFINED> instruction: 0x2c00095b
   135cc:	movwcs	fp, #3848	; 0xf08
   135d0:	eorvs	fp, r8, fp, lsl r9
   135d4:	eorsvs	r2, r4, r1
   135d8:	andcs	fp, r0, r0, ror sp
   135dc:	svclt	0x0000bd70
   135e0:	stmib	r0, {r8, r9, sp}^
   135e4:	addvs	r3, r3, r0, lsl #6
   135e8:	svclt	0x00004770
   135ec:			; <UNDEFINED> instruction: 0xf7ee6800
   135f0:	svclt	0x0000bc0f
   135f4:	ldrlt	r6, [r8, #-2177]!	; 0xfffff77f
   135f8:	strmi	r3, [r4], -r1, lsl #2
   135fc:			; <UNDEFINED> instruction: 0xf7ee6800
   13600:			; <UNDEFINED> instruction: 0x4605edb0
   13604:	stmiavs	r3!, {r5, r8, ip, sp, pc}
   13608:	strbpl	r2, [r2], #512	; 0x200
   1360c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   13610:			; <UNDEFINED> instruction: 0xf7ee6820
   13614:	ldrb	lr, [r9, r0, lsl #24]!
   13618:	movwne	lr, #6608	; 0x19d0
   1361c:	cfldr64ne	mvdx11, [sl], {16}
   13620:	strmi	r4, [r4], -sl, lsl #5
   13624:	vstrne.16	s26, [r1, #-8]	; <UNPREDICTABLE>
   13628:			; <UNDEFINED> instruction: 0xffbef7ff
   1362c:	stmiavs	r3!, {r5, r8, ip, sp, pc}
   13630:	tstcs	r0, r2, lsr #16
   13634:	stmdavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
   13638:	svclt	0x0000bd10
   1363c:			; <UNDEFINED> instruction: 0x460db538
   13640:	movwne	lr, #6608	; 0x19d0
   13644:	mrrcne	6, 0, r4, sl, cr4
   13648:	stmdble	r4, {r1, r3, r7, r9, lr}
   1364c:			; <UNDEFINED> instruction: 0xf7ff1d01
   13650:	teqlt	r0, fp, lsr #31	; <UNPREDICTABLE>
   13654:	stmdavs	r2!, {r0, r1, r5, r7, fp, sp, lr}
   13658:	ldrbpl	r2, [r5], #1
   1365c:	strmi	r6, [r3], #-2211	; 0xfffff75d
   13660:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
   13664:	movtlt	fp, #5488	; 0x1570
   13668:	mvnlt	r4, r4, lsl #12
   1366c:	strmi	r4, [lr], -r8, lsl #12
   13670:	stc	7, cr15, [ip], #-952	; 0xfffffc48
   13674:	stmdavs	r1!, {r0, r1, r5, r7, fp, sp, lr}^
   13678:			; <UNDEFINED> instruction: 0x4605181a
   1367c:	stmdble	r5, {r1, r3, r7, r9, lr}
   13680:	strtmi	r1, [r0], -r1, lsr #26
   13684:			; <UNDEFINED> instruction: 0xff90f7ff
   13688:	stmiavs	r3!, {r3, r4, r6, r8, ip, sp, pc}
   1368c:	ldrtmi	r6, [r1], -r0, lsr #16
   13690:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   13694:	stc	7, cr15, [r2], #-952	; 0xfffffc48
   13698:	strtmi	r6, [r8], -r3, lsr #17
   1369c:	adcvs	r4, r3, fp, lsr #8
   136a0:			; <UNDEFINED> instruction: 0x4605bd70
   136a4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   136a8:	rsbcs	r4, r3, #8, 22	; 0x2000
   136ac:	stmdami	r9, {r3, r8, fp, lr}
   136b0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   136b4:			; <UNDEFINED> instruction: 0xf7ee4478
   136b8:	blmi	20e4f8 <ASN1_STRING_length@plt+0x20c2e4>
   136bc:	stmdbmi	r7, {r1, r5, r6, r9, sp}
   136c0:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   136c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   136c8:	bl	fe151688 <ASN1_STRING_length@plt+0xfe14f474>
   136cc:	andeq	r5, r0, ip, ror #8
   136d0:	andeq	r5, r0, lr, lsl r4
   136d4:	andeq	r5, r0, ip, lsr r4
   136d8:	andeq	r5, r0, sl, asr r4
   136dc:	andeq	r5, r0, ip, lsl #8
   136e0:	andeq	r5, r0, lr, lsl r4
   136e4:	stmvs	r3, {r3, r8, sl, ip, sp, pc}
   136e8:	blcc	7fb3c <ASN1_STRING_length@plt+0x7d928>
   136ec:	stclt	0, cr6, [r8, #-524]	; 0xfffffdf4
   136f0:	rsbscs	r4, r2, #4, 22	; 0x1000
   136f4:	stmdami	r5, {r2, r8, fp, lr}
   136f8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   136fc:			; <UNDEFINED> instruction: 0xf7ee4478
   13700:	svclt	0x0000eb6a
   13704:	andeq	r5, r0, r8, lsr r4
   13708:	ldrdeq	r5, [r0], -r6
   1370c:	andeq	r5, r0, r0, lsl #8
   13710:	stmvs	r3, {r3, r8, sl, ip, sp, pc}
   13714:	movwle	r4, #8843	; 0x228b
   13718:	addvs	r1, r1, r9, asr sl
   1371c:	blmi	142b44 <ASN1_STRING_length@plt+0x140930>
   13720:	stmdbmi	r4, {r3, r4, r5, r6, r9, sp}
   13724:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   13728:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1372c:	bl	14d16ec <ASN1_STRING_length@plt+0x14cf4d8>
   13730:	andeq	r5, r0, sl, lsl r4
   13734:	andeq	r5, r0, r8, lsr #7
   13738:	andeq	r5, r0, r2, ror #7
   1373c:	addvs	r2, r3, r0, lsl #6
   13740:	svclt	0x00004770
   13744:	svcmi	0x00f0e92d
   13748:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   1374c:	ldrmi	fp, [r6], -r7, lsl #1
   13750:	tstpl	r1, sp, lsl #10	; <UNPREDICTABLE>
   13754:	ldrmi	r4, [pc], -sl, asr #20
   13758:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   1375c:	ldrdge	pc, [r0], -r1
   13760:	tstpl	r1, sp, lsl #10	; <UNPREDICTABLE>
   13764:	tstcc	r4, #4, 2
   13768:	strmi	sl, [r4], -r5, lsl #26
   1376c:			; <UNDEFINED> instruction: 0xf04f6809
   13770:	tstls	r3, r0, lsl #16
   13774:	ldrbtmi	r4, [r9], #-2371	; 0xfffff6bd
   13778:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1377c:			; <UNDEFINED> instruction: 0xf04f601a
   13780:	stmib	sp, {r9}^
   13784:	vst1.8	{d22}, [pc], r0
   13788:	stmdavs	r0!, {r9, ip, lr}^
   1378c:			; <UNDEFINED> instruction: 0xf7ee4629
   13790:			; <UNDEFINED> instruction: 0xf1b0eb8c
   13794:	blle	71639c <ASN1_STRING_length@plt+0x714188>
   13798:	qaddcs	sp, r5, r0
   1379c:			; <UNDEFINED> instruction: 0x4628465a
   137a0:	ldcl	7, cr15, [r6], #952	; 0x3b8
   137a4:			; <UNDEFINED> instruction: 0x1c09e9d4
   137a8:	blne	10c0550 <ASN1_STRING_length@plt+0x10be33c>
   137ac:	stmdbeq	r1, {r1, r8, ip, sp, lr, pc}
   137b0:			; <UNDEFINED> instruction: 0x0609eb16
   137b4:	bleq	24e3e0 <ASN1_STRING_length@plt+0x24c1cc>
   137b8:	streq	pc, [r0, -r7, asr #2]
   137bc:	eorsle	r4, r2, #373293056	; 0x16400000
   137c0:	ldrbmi	r4, [r9], -r0, ror #12
   137c4:	eorlt	pc, r4, r4, asr #17
   137c8:	stcl	7, cr15, [sl], {238}	; 0xee
   137cc:	stmdacs	r0, {r5, r7, r9, sp, lr}
   137d0:			; <UNDEFINED> instruction: 0xf7eed13d
   137d4:			; <UNDEFINED> instruction: 0xf04fecfc
   137d8:			; <UNDEFINED> instruction: 0xf04f36ff
   137dc:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   137e0:	stmdbmi	r9!, {r0, r1, sp, lr}
   137e4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   137e8:	tstcc	r4, #151552	; 0x25000
   137ec:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   137f0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   137f4:	qdaddle	r4, r1, r0
   137f8:			; <UNDEFINED> instruction: 0x46394630
   137fc:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   13800:	pop	{r0, r1, r2, ip, sp, pc}
   13804:	bl	5b77cc <ASN1_STRING_length@plt+0x5b55b8>
   13808:	bl	2d503c <ASN1_STRING_length@plt+0x2d2e28>
   1380c:	bl	11d5c34 <ASN1_STRING_length@plt+0x11d3a20>
   13810:	strbmi	r7, [r9, #-2027]	; 0xfffff815
   13814:	bl	3484a0 <ASN1_STRING_length@plt+0x34628c>
   13818:	ldrbmi	r0, [sl], -r8
   1381c:	strbmi	r4, [r8], r9, lsr #12
   13820:	b	1a517e0 <ASN1_STRING_length@plt+0x1a4f5cc>
   13824:	bl	34d6e0 <ASN1_STRING_length@plt+0x34b4cc>
   13828:	strbmi	r0, [sl], -r8
   1382c:			; <UNDEFINED> instruction: 0xf7ee4629
   13830:			; <UNDEFINED> instruction: 0xf1bbea62
   13834:	sbcsle	r0, r4, r0, lsl #30
   13838:			; <UNDEFINED> instruction: 0xf8ca6aa3
   1383c:	blls	df844 <ASN1_STRING_length@plt+0xdd630>
   13840:	andlt	pc, r0, r3, asr #17
   13844:	strbmi	lr, [r3], sp, asr #15
   13848:	strcs	r2, [r0, -r0, lsl #12]
   1384c:	strbmi	lr, [r0], #-2033	; 0xfffff80f
   13850:	strtmi	r4, [r9], -sl, asr #12
   13854:	b	13d1814 <ASN1_STRING_length@plt+0x13cf600>
   13858:	strbtmi	lr, [r0], -fp, ror #15
   1385c:			; <UNDEFINED> instruction: 0xf8c44649
   13860:			; <UNDEFINED> instruction: 0xf7ee9024
   13864:	adcvs	lr, r0, #32256	; 0x7e00
   13868:	adcsle	r2, r2, r0, lsl #16
   1386c:	ldrbmi	r4, [sl], -r0, asr #8
   13870:	strbmi	r4, [r8], r9, lsr #12
   13874:	b	fd1834 <ASN1_STRING_length@plt+0xfcf620>
   13878:			; <UNDEFINED> instruction: 0xf7eee783
   1387c:	svclt	0x0000ebcc
   13880:	andeq	r0, r0, r4, lsl r2
   13884:	andeq	r6, r1, r2, asr r6
   13888:	ldrdeq	r6, [r1], -ip
   1388c:	bmi	e65d74 <ASN1_STRING_length@plt+0xe63b60>
   13890:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   13894:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
   13898:			; <UNDEFINED> instruction: 0xf50d588a
   1389c:	tstcc	ip, #201326594	; 0xc000002
   138a0:	ldmdavs	r2, {r0, r2, r9, sl, lr}
   138a4:			; <UNDEFINED> instruction: 0xf04f601a
   138a8:			; <UNDEFINED> instruction: 0xf7f60200
   138ac:			; <UNDEFINED> instruction: 0x4604f999
   138b0:	bl	351870 <ASN1_STRING_length@plt+0x34f65c>
   138b4:	tsteq	r9, #0, 2	; <UNPREDICTABLE>
   138b8:	svcpl	0x0080f5b3
   138bc:	strls	sp, [r1], #-573	; 0xfffffdc3
   138c0:	pushmi	{r0, r1, r2, r3, r4, sl, fp, sp, pc}
   138c4:	orrpl	pc, r0, #1325400064	; 0x4f000000
   138c8:	strtmi	r4, [r0], -ip, lsr #20
   138cc:	tstls	r2, r9, ror r4
   138d0:			; <UNDEFINED> instruction: 0x4619447a
   138d4:	andcs	r9, r1, #0, 4
   138d8:	bl	f51898 <ASN1_STRING_length@plt+0xf4f684>
   138dc:	vst1.8	{d20-d22}, [pc :128], r0
   138e0:			; <UNDEFINED> instruction: 0xf7ee2100
   138e4:	vmlane.f64	d14, d6, d22
   138e8:			; <UNDEFINED> instruction: 0xac04db36
   138ec:	andcs	r4, r3, r1, lsr r6
   138f0:			; <UNDEFINED> instruction: 0xf7ee4622
   138f4:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
   138f8:	eorscs	sp, r0, r6, lsr #22
   138fc:	bl	1e518bc <ASN1_STRING_length@plt+0x1e4f6a8>
   13900:	blvs	8c0728 <ASN1_STRING_length@plt+0x8be514>
   13904:	strcs	r2, [r0], #-768	; 0xfffffd00
   13908:	stmib	r0, {r0, r2, sp, lr}^
   1390c:	strcs	r3, [r0, #-776]	; 0xfffffcf8
   13910:	andvs	lr, r1, #192, 18	; 0x300000
   13914:	stmib	r0, {r0, r1, r7, r9, sp, lr}^
   13918:	stmib	r0, {r2, r8, sl, lr}^
   1391c:	ldmdbmi	r8, {r1, r2, r8, sl, lr}
   13920:	orrpl	pc, r3, #54525952	; 0x3400000
   13924:	tstcc	ip, #77824	; 0x13000
   13928:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1392c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   13930:	tstle	r6, r1, asr r0
   13934:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
   13938:			; <UNDEFINED> instruction: 0xf7eebd70
   1393c:	strcs	lr, [r4, #-3144]!	; 0xfffff3b8
   13940:	andcs	r4, r0, r4, lsl #12
   13944:	strb	r6, [sl, r5, lsr #32]!
   13948:	mcrr	7, 14, pc, r0, cr14	; <UNPREDICTABLE>
   1394c:	strmi	r6, [r4], -r5, lsl #16
   13950:			; <UNDEFINED> instruction: 0xf7ee4630
   13954:			; <UNDEFINED> instruction: 0xe7f4eb1e
   13958:	ldc	7, cr15, [r8], #-952	; 0xfffffc48
   1395c:	strmi	r6, [r4], -r5, lsl #16
   13960:			; <UNDEFINED> instruction: 0xf7eee7ef
   13964:			; <UNDEFINED> instruction: 0xf7eeeb58
   13968:	strcs	lr, [ip, #-3122]	; 0xfffff3ce
   1396c:	strb	r4, [pc, r4, lsl #12]!
   13970:	andeq	r6, r1, r8, lsr r5
   13974:	andeq	r0, r0, r4, lsl r2
   13978:	andeq	r5, r0, r4, lsl #5
   1397c:	andeq	r3, r0, r0, asr #25
   13980:	andeq	r6, r1, r0, lsr #9
   13984:			; <UNDEFINED> instruction: 0x4604b510
   13988:			; <UNDEFINED> instruction: 0xf7ee6840
   1398c:	bvs	fe84e59c <ASN1_STRING_length@plt+0xfe84c388>
   13990:	b	1051950 <ASN1_STRING_length@plt+0x104f73c>
   13994:	pop	{r5, r9, sl, lr}
   13998:			; <UNDEFINED> instruction: 0xf7ee4010
   1399c:	svclt	0x0000ba39
   139a0:	blmi	1726314 <ASN1_STRING_length@plt+0x1724100>
   139a4:	push	{r1, r3, r4, r5, r6, sl, lr}
   139a8:	strdlt	r4, [sp], r0
   139ac:			; <UNDEFINED> instruction: 0x270058d3
   139b0:	strmi	r6, [r6], -r2, lsl #17
   139b4:	strmi	lr, [r6, #-2512]	; 0xfffff630
   139b8:	movwls	r6, #47131	; 0xb81b
   139bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   139c0:	ldrbne	r6, [r3, r7, lsl #4]
   139c4:	bl	1d6441c <ASN1_STRING_length@plt+0x1d62208>
   139c8:	vsubw.s8	q0, q0, d3
   139cc:			; <UNDEFINED> instruction: 0xf10d809b
   139d0:	blge	256678 <ASN1_STRING_length@plt+0x254464>
   139d4:	ldrbmi	r9, [sl], r5, lsl #6
   139d8:	strbmi	lr, [fp, #-19]	; 0xffffffed
   139dc:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
   139e0:			; <UNDEFINED> instruction: 0x4659d135
   139e4:			; <UNDEFINED> instruction: 0xf7ee4638
   139e8:	bllt	fe04e8b0 <ASN1_STRING_length@plt+0xfe04c69c>
   139ec:	bvs	c6dcbc <ASN1_STRING_length@plt+0xc6baa8>
   139f0:	b	13e4448 <ASN1_STRING_length@plt+0x13e2234>
   139f4:			; <UNDEFINED> instruction: 0xf10173e2
   139f8:	bl	1d53e04 <ASN1_STRING_length@plt+0x1d51bf0>
   139fc:	eorsvs	r0, r1, #201326592	; 0xc000000
   13a00:	stmdbls	r5, {r0, r5, r6, r9, fp, ip, lr, pc}
   13a04:	strtmi	r4, [r2], -fp, lsr #12
   13a08:			; <UNDEFINED> instruction: 0xf8cd4630
   13a0c:	tstls	r0, r4
   13a10:	strmi	lr, [r6, #-2509]	; 0xfffff633
   13a14:	mrc2	7, 4, pc, cr6, cr15, {7}
   13a18:	strmi	r2, [r4], -r1, lsl #16
   13a1c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   13a20:	blle	ce525c <ASN1_STRING_length@plt+0xce3048>
   13a24:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   13a28:	ldrbmi	r2, [r8], -lr, lsr #2
   13a2c:	stmib	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13a30:	eorsle	r2, r5, r0, lsl #16
   13a34:	andeq	lr, fp, r0, lsr #23
   13a38:	strmi	r1, [r2], -r3, asr #15
   13a3c:	bicle	r2, ip, r0, lsl #30
   13a40:			; <UNDEFINED> instruction: 0x46904658
   13a44:			; <UNDEFINED> instruction: 0xf7ee4699
   13a48:	strmi	lr, [r7], -r8, asr #21
   13a4c:	ldmib	sp, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   13a50:	ldmib	r6, {r1, r2, r8, fp, pc}^
   13a54:	ldrtmi	r4, [r8], -r6, lsl #10
   13a58:	strmi	lr, [r4, #-2502]	; 0xfffff63a
   13a5c:	stmdbhi	r6, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   13a60:	ldmib	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13a64:	addsmi	r6, r4, #11665408	; 0xb20000
   13a68:	mvnvc	lr, #323584	; 0x4f000
   13a6c:	bl	1d6631c <ASN1_STRING_length@plt+0x1d64108>
   13a70:	blmi	a14684 <ASN1_STRING_length@plt+0xa12470>
   13a74:	svclt	0x00b4447a
   13a78:	andcs	r2, r0, r1
   13a7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13a80:	subsmi	r9, sl, fp, lsl #22
   13a84:	andlt	sp, sp, r1, asr #2
   13a88:	svchi	0x00f0e8bd
   13a8c:	movweq	lr, #23124	; 0x5a54
   13a90:	ldmvs	r3!, {r1, r2, r3, r4, r8, ip, lr, pc}
   13a94:	strmi	lr, [r6, #-2518]	; 0xfffff62a
   13a98:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   13a9c:	bfi	r4, r8, #13, #14
   13aa0:			; <UNDEFINED> instruction: 0xf7f66830
   13aa4:	stmdacs	r2, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   13aa8:	ldcmi	13, cr13, [ip], {243}	; 0xf3
   13aac:	ldmdami	ip, {r0, r6, r7, r8, r9, sp}
   13ab0:	bmi	71bec4 <ASN1_STRING_length@plt+0x719cb0>
   13ab4:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   13ab8:	streq	lr, [r0], #-2509	; 0xfffff633
   13abc:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   13ac0:			; <UNDEFINED> instruction: 0xf866f7f6
   13ac4:	strtmi	lr, [r0], r5, ror #15
   13ac8:	ldmib	r6, {r0, r3, r5, r7, r9, sl, lr}^
   13acc:	strb	r4, [r2, r6, lsl #10]
   13ad0:			; <UNDEFINED> instruction: 0xf7f66830
   13ad4:	stmdacs	r2, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
   13ad8:			; <UNDEFINED> instruction: 0xf7eedddb
   13adc:	ldmdavs	r4!, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   13ae0:			; <UNDEFINED> instruction: 0xf7ee6800
   13ae4:	bmi	44ddd4 <ASN1_STRING_length@plt+0x44bbc0>
   13ae8:			; <UNDEFINED> instruction: 0x23ba4910
   13aec:	andls	r4, r0, #2046820352	; 0x7a000000
   13af0:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
   13af4:	tstcs	r3, r1, lsl #2
   13af8:	andls	r4, r2, sl, ror r4
   13afc:			; <UNDEFINED> instruction: 0xf7f64620
   13b00:	strb	pc, [r6, r7, asr #16]	; <UNPREDICTABLE>
   13b04:	strtmi	r4, [r9], r0, lsr #13
   13b08:			; <UNDEFINED> instruction: 0xf7eee7a5
   13b0c:	svclt	0x0000ea84
   13b10:	andeq	r6, r1, r4, lsr #8
   13b14:	andeq	r0, r0, r4, lsl r2
   13b18:	andeq	r6, r1, r4, asr r3
   13b1c:	andeq	r5, r0, r4, ror #1
   13b20:	andeq	r5, r0, r2, ror r1
   13b24:	andeq	r5, r0, ip, lsr #1
   13b28:	andeq	r5, r0, ip, lsr r1
   13b2c:	muleq	r0, r6, r0
   13b30:	andeq	r5, r0, r0, ror r0
   13b34:	blmi	1126448 <ASN1_STRING_length@plt+0x1124234>
   13b38:	push	{r1, r3, r4, r5, r6, sl, lr}
   13b3c:	strdlt	r4, [r8], r0
   13b40:	ldmpl	r3, {r1, r2, r7, fp, sp, lr}^
   13b44:	movwls	r6, #30747	; 0x781b
   13b48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13b4c:	movwcs	lr, #18896	; 0x49d0
   13b50:	adcsmi	r1, fp, #64749568	; 0x3dc0000
   13b54:	adcsmi	fp, r2, #4, 30
   13b58:	eorle	r2, r4, r0
   13b5c:	stmdbge	r6, {r0, r2, r3, r9, sl, lr}
   13b60:	stmdbge	r5, {r0, r8, ip, pc}
   13b64:	strmi	r9, [r4], -r0, lsl #2
   13b68:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13b6c:	andshi	pc, r4, sp, asr #17
   13b70:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
   13b74:	strmi	r2, [r6], -r1, lsl #16
   13b78:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   13b7c:	blle	9a53c0 <ASN1_STRING_length@plt+0x9a31ac>
   13b80:			; <UNDEFINED> instruction: 0x212e9e05
   13b84:			; <UNDEFINED> instruction: 0xf7ee4630
   13b88:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
   13b8c:	blne	fe147c90 <ASN1_STRING_length@plt+0xfe145a7c>
   13b90:	svcpl	0x0080f5b4
   13b94:			; <UNDEFINED> instruction: 0xf7eed912
   13b98:			; <UNDEFINED> instruction: 0xf04feb1a
   13b9c:	strmi	r0, [r5], -r4, lsr #16
   13ba0:			; <UNDEFINED> instruction: 0xf8c52000
   13ba4:	bmi	a73bac <ASN1_STRING_length@plt+0xa71998>
   13ba8:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   13bac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13bb0:	subsmi	r9, sl, r7, lsl #22
   13bb4:	andlt	sp, r8, r3, asr #2
   13bb8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13bbc:			; <UNDEFINED> instruction: 0x46224631
   13bc0:			; <UNDEFINED> instruction: 0xf7ee4628
   13bc4:	mulcs	r1, r8, r8
   13bc8:	andhi	pc, r4, r5, lsl #16
   13bcc:			; <UNDEFINED> instruction: 0xf7eee7eb
   13bd0:	b	15ce7d0 <ASN1_STRING_length@plt+0x15cc5bc>
   13bd4:			; <UNDEFINED> instruction: 0xf8d00307
   13bd8:	strmi	r8, [r5], -r0
   13bdc:	stmdavs	r0!, {r5, r6, r7, ip, lr, pc}
   13be0:			; <UNDEFINED> instruction: 0xf806f7f6
   13be4:	ldclle	8, cr2, [fp, #8]
   13be8:	stmdavs	r4!, {r3, r5, fp, sp, lr}
   13bec:	ldmda	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13bf0:	mvncs	r4, #94208	; 0x17000
   13bf4:	ldrbtmi	r4, [sl], #-2327	; 0xfffff6e9
   13bf8:	bmi	5f8400 <ASN1_STRING_length@plt+0x5f61ec>
   13bfc:	tstls	r1, r9, ror r4
   13c00:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
   13c04:	strtmi	r9, [r0], -r2
   13c08:			; <UNDEFINED> instruction: 0xffc2f7f5
   13c0c:			; <UNDEFINED> instruction: 0xf7eee7c8
   13c10:			; <UNDEFINED> instruction: 0x4605eade
   13c14:			; <UNDEFINED> instruction: 0xf8d56820
   13c18:			; <UNDEFINED> instruction: 0xf7f58000
   13c1c:	stmdacs	r2, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   13c20:	mcrmi	13, 0, sp, cr14, cr14, {5}
   13c24:	bmi	39cbf8 <ASN1_STRING_length@plt+0x39a9e4>
   13c28:	stmdavs	r0!, {r0, r1, r8, sp}
   13c2c:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
   13c30:	strcs	lr, [r0], -sp, asr #19
   13c34:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   13c38:			; <UNDEFINED> instruction: 0xffaaf7f5
   13c3c:			; <UNDEFINED> instruction: 0xf7eee7b0
   13c40:	svclt	0x0000e9ea
   13c44:	muleq	r1, r0, r2
   13c48:	andeq	r0, r0, r4, lsl r2
   13c4c:	andeq	r6, r1, lr, lsl r2
   13c50:	andeq	r5, r0, sl, asr #32
   13c54:	andeq	r4, r0, ip, lsl #31
   13c58:	andeq	r4, r0, r6, ror #30
   13c5c:			; <UNDEFINED> instruction: 0x00004fb0
   13c60:	andeq	r5, r0, r2, lsl r0
   13c64:	andeq	r4, r0, r2, lsr pc
   13c68:	svcmi	0x00f0e92d
   13c6c:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   13c70:	strmi	fp, [lr], -r7, lsl #1
   13c74:			; <UNDEFINED> instruction: 0xf50d4954
   13c78:	andls	r5, r5, #67108866	; 0x4000002
   13c7c:	bmi	14e08d4 <ASN1_STRING_length@plt+0x14de6c0>
   13c80:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   13c84:	andsvs	r6, sl, r2, lsl r8
   13c88:	andeq	pc, r0, #79	; 0x4f
   13c8c:	movwls	r2, #45824	; 0xb300
   13c90:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
   13c94:			; <UNDEFINED> instruction: 0xf0002800
   13c98:	stcge	0, cr8, [lr, #-564]	; 0xfffffdcc
   13c9c:	stccc	6, cr4, [r4, #-16]
   13ca0:			; <UNDEFINED> instruction: 0xf7ff4620
   13ca4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   13ca8:	addhi	pc, r1, r0
   13cac:	strtmi	r4, [r0], -r9, lsr #12
   13cb0:			; <UNDEFINED> instruction: 0xff40f7ff
   13cb4:	rsbsle	r2, r5, r0, lsl #16
   13cb8:	ldrtmi	r4, [r0], -r9, lsr #12
   13cbc:	b	1d51c7c <ASN1_STRING_length@plt+0x1d4fa68>
   13cc0:	mvnle	r2, r0, lsl #16
   13cc4:	ldrtmi	r9, [r0], -r2
   13cc8:	stmdb	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13ccc:	ldmib	r4, {r0, r1, r2, r5, r9, fp, sp, lr}^
   13cd0:	ldmib	r4, {r1, r2, r8, fp, pc}^
   13cd4:			; <UNDEFINED> instruction: 0x1c7eab04
   13cd8:	andeq	lr, sl, #168, 22	; 0x2a000
   13cdc:	ldrtmi	r0, [r2], #-182	; 0xffffff4a
   13ce0:	movwls	r1, #27715	; 0x6c43
   13ce4:	andvc	pc, r7, r0, lsl #22
   13ce8:			; <UNDEFINED> instruction: 0xf7ee1a10
   13cec:	blls	18e2fc <ASN1_STRING_length@plt+0x18c0e8>
   13cf0:	blls	abd58 <ASN1_STRING_length@plt+0xa9b44>
   13cf4:	subsle	r2, r5, r0, lsl #16
   13cf8:	bl	1ee5408 <ASN1_STRING_length@plt+0x1ee31f4>
   13cfc:	ble	f54528 <ASN1_STRING_length@plt+0xf52314>
   13d00:	bge	2e576c <ASN1_STRING_length@plt+0x2e3558>
   13d04:	stmib	sp, {r2, r3, r8, r9, fp, sp, pc}^
   13d08:	strls	r6, [r9, -r7]
   13d0c:			; <UNDEFINED> instruction: 0xf8dd464d
   13d10:			; <UNDEFINED> instruction: 0x46168018
   13d14:	ands	r4, pc, pc, lsl r6	; <UNPREDICTABLE>
   13d18:	bls	23a93c <ASN1_STRING_length@plt+0x238728>
   13d1c:	ldmdavs	r1!, {r0, r1, r3, r5, sl, lr}
   13d20:	strbmi	r4, [r1], #-1043	; 0xfffffbed
   13d24:			; <UNDEFINED> instruction: 0xf7ee4618
   13d28:	bls	18e128 <ASN1_STRING_length@plt+0x18bf14>
   13d2c:	andls	r6, r6, #1179648	; 0x120000
   13d30:	bl	fe8ade20 <ASN1_STRING_length@plt+0xfe8abc0c>
   13d34:	ldrmi	r0, [r5], #-520	; 0xfffffdf8
   13d38:	ldmib	r4, {r0, r1, r9, sl, lr}^
   13d3c:	stmib	sp, {r1, r2, r8}^
   13d40:	stmdbls	r6, {r1, r8}
   13d44:	andcc	pc, r9, r1, asr #16
   13d48:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   13d4c:	movwcs	lr, #10717	; 0x29dd
   13d50:	bl	1ee53a0 <ASN1_STRING_length@plt+0x1ee318c>
   13d54:	ble	c94968 <ASN1_STRING_length@plt+0xc92754>
   13d58:			; <UNDEFINED> instruction: 0x4652465b
   13d5c:	strls	r4, [r1, -r0, lsr #12]
   13d60:			; <UNDEFINED> instruction: 0xf7ff9600
   13d64:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   13d68:			; <UNDEFINED> instruction: 0xf1714682
   13d6c:	strmi	r0, [fp], r0, lsl #6
   13d70:	b	16ca8c0 <ASN1_STRING_length@plt+0x16c86ac>
   13d74:	svclt	0x0008030b
   13d78:	tstle	r3, r1, lsl #14
   13d7c:			; <UNDEFINED> instruction: 0xf7ff4620
   13d80:	ldmdbmi	r3, {r0, r9, sl, fp, ip, sp, lr, pc}
   13d84:	orrpl	pc, r1, #54525952	; 0x3400000
   13d88:	tstcc	r4, #16, 20	; 0x10000
   13d8c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   13d90:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   13d94:	tstle	r4, r1, asr r0
   13d98:			; <UNDEFINED> instruction: 0xf50d4638
   13d9c:	andlt	r5, r7, r1, lsl #27
   13da0:	svchi	0x00f0e8bd
   13da4:	b	4d1d64 <ASN1_STRING_length@plt+0x4cfb50>
   13da8:	rsbsmi	r6, pc, #458752	; 0x70000
   13dac:			; <UNDEFINED> instruction: 0xf06fe7e6
   13db0:	strb	r0, [r3, r5, lsr #14]!
   13db4:	b	2d1d74 <ASN1_STRING_length@plt+0x2cfb60>
   13db8:	rsbsmi	r6, pc, #458752	; 0x70000
   13dbc:	svcls	0x0009e7e1
   13dc0:			; <UNDEFINED> instruction: 0xf7eee7dc
   13dc4:	svclt	0x0000e928
   13dc8:	andeq	r6, r1, r8, asr #2
   13dcc:	andeq	r0, r0, r4, lsl r2
   13dd0:	andeq	r6, r1, ip, lsr r0
   13dd4:	andeq	r0, r0, r0
   13dd8:	svclt	0x00081e4a
   13ddc:			; <UNDEFINED> instruction: 0xf0c04770
   13de0:	addmi	r8, r8, #36, 2
   13de4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   13de8:			; <UNDEFINED> instruction: 0xf0004211
   13dec:	blx	fec34250 <ASN1_STRING_length@plt+0xfec3203c>
   13df0:	blx	fec90bf8 <ASN1_STRING_length@plt+0xfec8e9e4>
   13df4:	bl	fe8d0800 <ASN1_STRING_length@plt+0xfe8ce5ec>
   13df8:			; <UNDEFINED> instruction: 0xf1c30303
   13dfc:	andge	r0, r4, #2080374784	; 0x7c000000
   13e00:	movwne	lr, #15106	; 0x3b02
   13e04:	andeq	pc, r0, #79	; 0x4f
   13e08:	svclt	0x0000469f
   13e0c:	andhi	pc, r0, pc, lsr #7
   13e10:	svcvc	0x00c1ebb0
   13e14:	bl	10c3a1c <ASN1_STRING_length@plt+0x10c1808>
   13e18:	svclt	0x00280202
   13e1c:	sbcvc	lr, r1, r0, lsr #23
   13e20:	svcvc	0x0081ebb0
   13e24:	bl	10c3a2c <ASN1_STRING_length@plt+0x10c1818>
   13e28:	svclt	0x00280202
   13e2c:	addvc	lr, r1, r0, lsr #23
   13e30:	svcvc	0x0041ebb0
   13e34:	bl	10c3a3c <ASN1_STRING_length@plt+0x10c1828>
   13e38:	svclt	0x00280202
   13e3c:	subvc	lr, r1, r0, lsr #23
   13e40:	svcvc	0x0001ebb0
   13e44:	bl	10c3a4c <ASN1_STRING_length@plt+0x10c1838>
   13e48:	svclt	0x00280202
   13e4c:	andvc	lr, r1, r0, lsr #23
   13e50:	svcvs	0x00c1ebb0
   13e54:	bl	10c3a5c <ASN1_STRING_length@plt+0x10c1848>
   13e58:	svclt	0x00280202
   13e5c:	sbcvs	lr, r1, r0, lsr #23
   13e60:	svcvs	0x0081ebb0
   13e64:	bl	10c3a6c <ASN1_STRING_length@plt+0x10c1858>
   13e68:	svclt	0x00280202
   13e6c:	addvs	lr, r1, r0, lsr #23
   13e70:	svcvs	0x0041ebb0
   13e74:	bl	10c3a7c <ASN1_STRING_length@plt+0x10c1868>
   13e78:	svclt	0x00280202
   13e7c:	subvs	lr, r1, r0, lsr #23
   13e80:	svcvs	0x0001ebb0
   13e84:	bl	10c3a8c <ASN1_STRING_length@plt+0x10c1878>
   13e88:	svclt	0x00280202
   13e8c:	andvs	lr, r1, r0, lsr #23
   13e90:	svcpl	0x00c1ebb0
   13e94:	bl	10c3a9c <ASN1_STRING_length@plt+0x10c1888>
   13e98:	svclt	0x00280202
   13e9c:	sbcpl	lr, r1, r0, lsr #23
   13ea0:	svcpl	0x0081ebb0
   13ea4:	bl	10c3aac <ASN1_STRING_length@plt+0x10c1898>
   13ea8:	svclt	0x00280202
   13eac:	addpl	lr, r1, r0, lsr #23
   13eb0:	svcpl	0x0041ebb0
   13eb4:	bl	10c3abc <ASN1_STRING_length@plt+0x10c18a8>
   13eb8:	svclt	0x00280202
   13ebc:	subpl	lr, r1, r0, lsr #23
   13ec0:	svcpl	0x0001ebb0
   13ec4:	bl	10c3acc <ASN1_STRING_length@plt+0x10c18b8>
   13ec8:	svclt	0x00280202
   13ecc:	andpl	lr, r1, r0, lsr #23
   13ed0:	svcmi	0x00c1ebb0
   13ed4:	bl	10c3adc <ASN1_STRING_length@plt+0x10c18c8>
   13ed8:	svclt	0x00280202
   13edc:	sbcmi	lr, r1, r0, lsr #23
   13ee0:	svcmi	0x0081ebb0
   13ee4:	bl	10c3aec <ASN1_STRING_length@plt+0x10c18d8>
   13ee8:	svclt	0x00280202
   13eec:	addmi	lr, r1, r0, lsr #23
   13ef0:	svcmi	0x0041ebb0
   13ef4:	bl	10c3afc <ASN1_STRING_length@plt+0x10c18e8>
   13ef8:	svclt	0x00280202
   13efc:	submi	lr, r1, r0, lsr #23
   13f00:	svcmi	0x0001ebb0
   13f04:	bl	10c3b0c <ASN1_STRING_length@plt+0x10c18f8>
   13f08:	svclt	0x00280202
   13f0c:	andmi	lr, r1, r0, lsr #23
   13f10:	svccc	0x00c1ebb0
   13f14:	bl	10c3b1c <ASN1_STRING_length@plt+0x10c1908>
   13f18:	svclt	0x00280202
   13f1c:	sbccc	lr, r1, r0, lsr #23
   13f20:	svccc	0x0081ebb0
   13f24:	bl	10c3b2c <ASN1_STRING_length@plt+0x10c1918>
   13f28:	svclt	0x00280202
   13f2c:	addcc	lr, r1, r0, lsr #23
   13f30:	svccc	0x0041ebb0
   13f34:	bl	10c3b3c <ASN1_STRING_length@plt+0x10c1928>
   13f38:	svclt	0x00280202
   13f3c:	subcc	lr, r1, r0, lsr #23
   13f40:	svccc	0x0001ebb0
   13f44:	bl	10c3b4c <ASN1_STRING_length@plt+0x10c1938>
   13f48:	svclt	0x00280202
   13f4c:	andcc	lr, r1, r0, lsr #23
   13f50:	svccs	0x00c1ebb0
   13f54:	bl	10c3b5c <ASN1_STRING_length@plt+0x10c1948>
   13f58:	svclt	0x00280202
   13f5c:	sbccs	lr, r1, r0, lsr #23
   13f60:	svccs	0x0081ebb0
   13f64:	bl	10c3b6c <ASN1_STRING_length@plt+0x10c1958>
   13f68:	svclt	0x00280202
   13f6c:	addcs	lr, r1, r0, lsr #23
   13f70:	svccs	0x0041ebb0
   13f74:	bl	10c3b7c <ASN1_STRING_length@plt+0x10c1968>
   13f78:	svclt	0x00280202
   13f7c:	subcs	lr, r1, r0, lsr #23
   13f80:	svccs	0x0001ebb0
   13f84:	bl	10c3b8c <ASN1_STRING_length@plt+0x10c1978>
   13f88:	svclt	0x00280202
   13f8c:	andcs	lr, r1, r0, lsr #23
   13f90:	svcne	0x00c1ebb0
   13f94:	bl	10c3b9c <ASN1_STRING_length@plt+0x10c1988>
   13f98:	svclt	0x00280202
   13f9c:	sbcne	lr, r1, r0, lsr #23
   13fa0:	svcne	0x0081ebb0
   13fa4:	bl	10c3bac <ASN1_STRING_length@plt+0x10c1998>
   13fa8:	svclt	0x00280202
   13fac:	addne	lr, r1, r0, lsr #23
   13fb0:	svcne	0x0041ebb0
   13fb4:	bl	10c3bbc <ASN1_STRING_length@plt+0x10c19a8>
   13fb8:	svclt	0x00280202
   13fbc:	subne	lr, r1, r0, lsr #23
   13fc0:	svcne	0x0001ebb0
   13fc4:	bl	10c3bcc <ASN1_STRING_length@plt+0x10c19b8>
   13fc8:	svclt	0x00280202
   13fcc:	andne	lr, r1, r0, lsr #23
   13fd0:	svceq	0x00c1ebb0
   13fd4:	bl	10c3bdc <ASN1_STRING_length@plt+0x10c19c8>
   13fd8:	svclt	0x00280202
   13fdc:	sbceq	lr, r1, r0, lsr #23
   13fe0:	svceq	0x0081ebb0
   13fe4:	bl	10c3bec <ASN1_STRING_length@plt+0x10c19d8>
   13fe8:	svclt	0x00280202
   13fec:	addeq	lr, r1, r0, lsr #23
   13ff0:	svceq	0x0041ebb0
   13ff4:	bl	10c3bfc <ASN1_STRING_length@plt+0x10c19e8>
   13ff8:	svclt	0x00280202
   13ffc:	subeq	lr, r1, r0, lsr #23
   14000:	svceq	0x0001ebb0
   14004:	bl	10c3c0c <ASN1_STRING_length@plt+0x10c19f8>
   14008:	svclt	0x00280202
   1400c:	andeq	lr, r1, r0, lsr #23
   14010:			; <UNDEFINED> instruction: 0x47704610
   14014:	andcs	fp, r1, ip, lsl #30
   14018:	ldrbmi	r2, [r0, -r0]!
   1401c:			; <UNDEFINED> instruction: 0xf281fab1
   14020:	andseq	pc, pc, #-2147483600	; 0x80000030
   14024:			; <UNDEFINED> instruction: 0xf002fa20
   14028:	tstlt	r8, r0, ror r7
   1402c:	rscscc	pc, pc, pc, asr #32
   14030:	stmdalt	r6!, {ip, sp, lr, pc}
   14034:	rscsle	r2, r8, r0, lsl #18
   14038:	andmi	lr, r3, sp, lsr #18
   1403c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   14040:			; <UNDEFINED> instruction: 0x4006e8bd
   14044:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   14048:	smlatbeq	r3, r1, fp, lr
   1404c:	svclt	0x00004770
   14050:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   14054:	svclt	0x00082900
   14058:	svclt	0x001c2800
   1405c:	mvnscc	pc, pc, asr #32
   14060:	rscscc	pc, pc, pc, asr #32
   14064:	stmdalt	ip, {ip, sp, lr, pc}
   14068:	stfeqd	f7, [r8], {173}	; 0xad
   1406c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   14070:			; <UNDEFINED> instruction: 0xf80cf000
   14074:	ldrd	pc, [r4], -sp
   14078:	movwcs	lr, #10717	; 0x29dd
   1407c:	ldrbmi	fp, [r0, -r4]!
   14080:			; <UNDEFINED> instruction: 0xf04fb502
   14084:			; <UNDEFINED> instruction: 0xf7ed0008
   14088:	stclt	15, cr14, [r2, #-384]	; 0xfffffe80
   1408c:	svclt	0x00084299
   14090:	push	{r4, r7, r9, lr}
   14094:			; <UNDEFINED> instruction: 0x46044ff0
   14098:	andcs	fp, r0, r8, lsr pc
   1409c:			; <UNDEFINED> instruction: 0xf8dd460d
   140a0:	svclt	0x0038c024
   140a4:	cmnle	fp, #1048576	; 0x100000
   140a8:			; <UNDEFINED> instruction: 0x46994690
   140ac:			; <UNDEFINED> instruction: 0xf283fab3
   140b0:	rsbsle	r2, r0, r0, lsl #22
   140b4:			; <UNDEFINED> instruction: 0xf385fab5
   140b8:	rsble	r2, r8, r0, lsl #26
   140bc:			; <UNDEFINED> instruction: 0xf1a21ad2
   140c0:	blx	257948 <ASN1_STRING_length@plt+0x255734>
   140c4:	blx	252cd4 <ASN1_STRING_length@plt+0x250ac0>
   140c8:			; <UNDEFINED> instruction: 0xf1c2f30e
   140cc:	b	12d5d54 <ASN1_STRING_length@plt+0x12d3b40>
   140d0:	blx	a16ce4 <ASN1_STRING_length@plt+0xa14ad0>
   140d4:	b	1310cf8 <ASN1_STRING_length@plt+0x130eae4>
   140d8:	blx	216cec <ASN1_STRING_length@plt+0x214ad8>
   140dc:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   140e0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   140e4:	andcs	fp, r0, ip, lsr pc
   140e8:	movwle	r4, #42497	; 0xa601
   140ec:	bl	fed1c0f8 <ASN1_STRING_length@plt+0xfed19ee4>
   140f0:	blx	15120 <ASN1_STRING_length@plt+0x12f0c>
   140f4:	blx	850534 <ASN1_STRING_length@plt+0x84e320>
   140f8:	bl	1990d1c <ASN1_STRING_length@plt+0x198eb08>
   140fc:	tstmi	r9, #46137344	; 0x2c00000
   14100:	bcs	24348 <ASN1_STRING_length@plt+0x22134>
   14104:	b	14081fc <ASN1_STRING_length@plt+0x1405fe8>
   14108:	b	13d6278 <ASN1_STRING_length@plt+0x13d4064>
   1410c:	b	1216680 <ASN1_STRING_length@plt+0x121446c>
   14110:	ldrmi	r7, [r6], -fp, asr #17
   14114:	bl	fed4c148 <ASN1_STRING_length@plt+0xfed49f34>
   14118:	bl	1954d40 <ASN1_STRING_length@plt+0x1952b2c>
   1411c:	ldmne	fp, {r0, r3, r9, fp}^
   14120:	beq	2cee50 <ASN1_STRING_length@plt+0x2ccc3c>
   14124:			; <UNDEFINED> instruction: 0xf14a1c5c
   14128:	cfsh32cc	mvfx0, mvfx1, #0
   1412c:	strbmi	sp, [sp, #-7]
   14130:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   14134:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   14138:	adfccsz	f4, f1, #5.0
   1413c:	blx	188920 <ASN1_STRING_length@plt+0x18670c>
   14140:	blx	951d64 <ASN1_STRING_length@plt+0x94fb50>
   14144:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   14148:	vseleq.f32	s30, s28, s11
   1414c:	blx	95a554 <ASN1_STRING_length@plt+0x958340>
   14150:	b	1112160 <ASN1_STRING_length@plt+0x110ff4c>
   14154:			; <UNDEFINED> instruction: 0xf1a2040e
   14158:			; <UNDEFINED> instruction: 0xf1c20720
   1415c:	blx	2159e4 <ASN1_STRING_length@plt+0x2137d0>
   14160:	blx	150d70 <ASN1_STRING_length@plt+0x14eb5c>
   14164:	blx	151d88 <ASN1_STRING_length@plt+0x14fb74>
   14168:	b	1110978 <ASN1_STRING_length@plt+0x110e764>
   1416c:	blx	914d90 <ASN1_STRING_length@plt+0x912b7c>
   14170:	bl	1191990 <ASN1_STRING_length@plt+0x118f77c>
   14174:	teqmi	r3, #1073741824	; 0x40000000
   14178:	strbmi	r1, [r5], -r0, lsl #21
   1417c:	tsteq	r3, r1, ror #22
   14180:	svceq	0x0000f1bc
   14184:	stmib	ip, {r0, ip, lr, pc}^
   14188:	pop	{r8, sl, lr}
   1418c:	blx	fed38154 <ASN1_STRING_length@plt+0xfed35f40>
   14190:	msrcc	CPSR_, #132, 6	; 0x10000002
   14194:	blx	fee4dfe4 <ASN1_STRING_length@plt+0xfee4bdd0>
   14198:	blx	fed90bc0 <ASN1_STRING_length@plt+0xfed8e9ac>
   1419c:	eorcc	pc, r0, #335544322	; 0x14000002
   141a0:	orrle	r2, fp, r0, lsl #26
   141a4:	svclt	0x0000e7f3
   141a8:	mvnsmi	lr, #737280	; 0xb4000
   141ac:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   141b0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   141b4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   141b8:	stc	7, cr15, [sl, #-948]!	; 0xfffffc4c
   141bc:	blne	1da53b8 <ASN1_STRING_length@plt+0x1da31a4>
   141c0:	strhle	r1, [sl], -r6
   141c4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   141c8:	svccc	0x0004f855
   141cc:	strbmi	r3, [sl], -r1, lsl #8
   141d0:	ldrtmi	r4, [r8], -r1, asr #12
   141d4:	adcmi	r4, r6, #152, 14	; 0x2600000
   141d8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   141dc:	svclt	0x000083f8
   141e0:	muleq	r1, sl, r4
   141e4:	muleq	r1, r0, r4
   141e8:	svclt	0x00004770

Disassembly of section .fini:

000141ec <.fini>:
   141ec:	push	{r3, lr}
   141f0:	pop	{r3, pc}
