%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/debug/Greg_ZCD_Test.X.debug.obj
cinit CODE 0 15A 15A 3A 1
text0 CODE 0 20E 20E 1E 1
text1 CODE 0 27E 27E 6 1
text2 CODE 0 22C 22C 1E 1
text3 CODE 0 260 260 10 1
text4 CODE 0 1CC 1CC 22 1
text5 CODE 0 294 294 4 1
text6 CODE 0 194 194 38 1
text7 CODE 0 298 298 4 1
text8 CODE 0 24A 24A 16 1
text9 CODE 0 9C 9C BE 1
nvCOMRAM COMRAM 1 1D 1D 2 1
text10 CODE 0 1EE 1EE 20 1
text11 CODE 0 29C 29C 4 1
text13 CODE 0 284 284 6 1
text14 CODE 0 270 270 E 1
text15 CODE 0 28A 28A 6 1
idataCOMRAM CODE 0 290 290 4 1
cstackCOMRAM COMRAM 1 1 1 10 1
temp COMRAM 1 1F 1F 1 1
intcode CODE 0 8 8 90 1
dataCOMRAM COMRAM 1 19 19 4 1
bssCOMRAM COMRAM 1 11 11 8 1
$/tmp/xcsNU89YA.obj
idloc IDLOC 0 200000 200000 10 1
init CODE 0 98 98 4 1
reset_vec CODE 0 0 0 6 1
config CONFIG 0 300000 300000 C 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 60-E7D 1
SFR E7E-FFF 1
BANK0 60-FF 1
BANK1 100-1FF 1
BANK2 200-2FF 1
BANK3 300-3FF 1
BANK4 400-4FF 1
BANK5 500-5FF 1
BANK6 600-6FF 1
BANK7 700-7FF 1
BANK8 800-8FF 1
BANK9 900-9FF 1
CONST 6-7 1
CONST 2A0-FFFF 1
STACK 60-E7D 1
SMALLCONST F00-FFFF 1
CODE 6-7 1
CODE 2A0-FFFF 1
BANK10 A00-AFF 1
BANK11 B00-BFF 1
BANK12 C00-CFF 1
BANK13 D00-DFF 1
BANK14 E00-E7D 1
BIGRAM 20-E7D 1
COMRAM 20-5F 1
EEDATA 310000-3103FF 1
MEDIUMCONST F00-FFFF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug/Greg_ZCD_Test.X.debug.obj
8 intcode CODE >55:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
8 intcode CODE >57:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
42 intcode CODE >60:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
52 intcode CODE >62:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
56 intcode CODE >63:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
58 intcode CODE >66:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
5C intcode CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
28A text15 CODE >22:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
28A text15 CODE >23:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
28E text15 CODE >24:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
270 text14 CODE >77:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
270 text14 CODE >80:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
274 text14 CODE >81:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
278 text14 CODE >82:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
27C text14 CODE >83:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
284 text13 CODE >28:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
284 text13 CODE >29:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
288 text13 CODE >30:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
29C text11 CODE >51:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
29C text11 CODE >54:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
29E text11 CODE >55:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/interrupt_manager.c
1EE text10 CODE >119:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
1EE text10 CODE >122:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
1F4 text10 CODE >124:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
1FA text10 CODE >126:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
200 text10 CODE >128:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
206 text10 CODE >130:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
20C text10 CODE >133:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
9C text9 CODE >51:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
9C text9 CODE >56:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
A0 text9 CODE >57:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
A4 text9 CODE >58:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
A8 text9 CODE >59:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
AC text9 CODE >60:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
B0 text9 CODE >65:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
B4 text9 CODE >66:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
B6 text9 CODE >67:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
B8 text9 CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
BC text9 CODE >69:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
BE text9 CODE >74:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
C4 text9 CODE >75:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
C8 text9 CODE >76:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
CC text9 CODE >77:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
D2 text9 CODE >78:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
D6 text9 CODE >83:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
DC text9 CODE >84:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
E2 text9 CODE >85:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
E8 text9 CODE >86:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
EE text9 CODE >87:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
F4 text9 CODE >92:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
FA text9 CODE >93:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
100 text9 CODE >94:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
106 text9 CODE >95:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
10C text9 CODE >96:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
112 text9 CODE >103:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
11A text9 CODE >104:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
11C text9 CODE >105:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
122 text9 CODE >106:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
128 text9 CODE >107:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
12C text9 CODE >109:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
132 text9 CODE >110:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
13E text9 CODE >112:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
144 text9 CODE >113:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
14A text9 CODE >114:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
14E text9 CODE >116:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
158 text9 CODE >117:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pin_manager.c
24A text8 CODE >63:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pwm1.c
24A text8 CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pwm1.c
24E text8 CODE >71:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pwm1.c
252 text8 CODE >74:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pwm1.c
256 text8 CODE >77:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pwm1.c
25E text8 CODE >78:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/pwm1.c
298 text7 CODE >95:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
298 text7 CODE >98:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
29A text7 CODE >99:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
194 text6 CODE >63:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
194 text6 CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
198 text6 CODE >71:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
19C text6 CODE >74:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1A0 text6 CODE >77:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1A4 text6 CODE >80:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1A8 text6 CODE >83:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1AC text6 CODE >86:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1C2 text6 CODE >89:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1C6 text6 CODE >92:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
1CA text6 CODE >93:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr1.c
294 text5 CODE >104:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
294 text5 CODE >107:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
296 text5 CODE >108:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1CC text4 CODE >63:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1CC text4 CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1D0 text4 CODE >71:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1D4 text4 CODE >74:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1D8 text4 CODE >77:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1DC text4 CODE >80:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1E0 text4 CODE >83:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1E4 text4 CODE >86:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1E8 text4 CODE >89:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
1EC text4 CODE >90:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/tmr4.c
260 text3 CODE >57:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
260 text3 CODE >62:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
266 text3 CODE >65:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
26A text3 CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
26E text3 CODE >69:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/zcd.c
22C text2 CODE >107:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
22C text2 CODE >110:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
230 text2 CODE >111:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
234 text2 CODE >112:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
238 text2 CODE >113:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
23C text2 CODE >114:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
240 text2 CODE >115:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
244 text2 CODE >116:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
248 text2 CODE >117:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/mcc_generated_files/mcc.c
27E text1 CODE >28:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
27E text1 CODE >29:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
282 text1 CODE >30:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
20E text0 CODE >53:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
20E text0 CODE >55:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
212 text0 CODE >56:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
216 text0 CODE >57:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
21A text0 CODE >58:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
21E text0 CODE >59:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
222 text0 CODE >61:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
226 text0 CODE >68:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
22A text0 CODE >67:/Users/GregoryLE32FH/MPLABXProjects/Greg_ZCD_Test.X/main.c
15A cinit CODE >7380:/tmp/xcE65NDWZ
15A cinit CODE >7382:/tmp/xcE65NDWZ
15A cinit CODE >7385:/tmp/xcE65NDWZ
15A cinit CODE >7424:/tmp/xcE65NDWZ
15C cinit CODE >7425:/tmp/xcE65NDWZ
15E cinit CODE >7426:/tmp/xcE65NDWZ
160 cinit CODE >7427:/tmp/xcE65NDWZ
162 cinit CODE >7428:/tmp/xcE65NDWZ
164 cinit CODE >7429:/tmp/xcE65NDWZ
166 cinit CODE >7430:/tmp/xcE65NDWZ
16A cinit CODE >7431:/tmp/xcE65NDWZ
16E cinit CODE >7432:/tmp/xcE65NDWZ
16E cinit CODE >7433:/tmp/xcE65NDWZ
170 cinit CODE >7434:/tmp/xcE65NDWZ
174 cinit CODE >7435:/tmp/xcE65NDWZ
176 cinit CODE >7436:/tmp/xcE65NDWZ
178 cinit CODE >7437:/tmp/xcE65NDWZ
17A cinit CODE >7441:/tmp/xcE65NDWZ
17E cinit CODE >7442:/tmp/xcE65NDWZ
180 cinit CODE >7443:/tmp/xcE65NDWZ
180 cinit CODE >7444:/tmp/xcE65NDWZ
182 cinit CODE >7445:/tmp/xcE65NDWZ
184 cinit CODE >7446:/tmp/xcE65NDWZ
186 cinit CODE >7452:/tmp/xcE65NDWZ
186 cinit CODE >7454:/tmp/xcE65NDWZ
188 cinit CODE >7455:/tmp/xcE65NDWZ
18A cinit CODE >7457:/tmp/xcE65NDWZ
18C cinit CODE >7458:/tmp/xcE65NDWZ
18E cinit CODE >7459:/tmp/xcE65NDWZ
190 cinit CODE >7460:/tmp/xcE65NDWZ
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
_n 11 0 COMRAM 1 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_y 1B 0 COMRAM 1 dataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hspace_0 30000C 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hspace_1 20 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hspace_2 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_PWM1_Initialize 260 0 CODE 0 text8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hibigdata 0 0 CODE 0 ibigdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__mediumconst 0 0 MEDIUMCONST 0 mediumconst /tmp/xcsNU89YA.obj
__Heeprom_data 0 0 EEDATA 0 eeprom_data dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_INTERRUPT_Initialize 2A0 0 CODE 0 text11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T1CONbits FCF 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_RSTOSC$HFINTOSC_64MHZ 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WDTCCS$SC 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/default/debug/Greg_ZCD_Test.X.debug.obj
_LATA F83 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_LATB F84 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_LATC F85 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_LATD F86 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_LATE F87 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4PR FB6 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR4 FB5 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_WPUA F10 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_WPUB F18 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_WPUC F20 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_WPUD F25 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_WPUE F2D 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
___sp 0 0 STACK 2 stack /tmp/xcsNU89YA.obj
_main 20E 0 CODE 0 text0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
btemp 1F 0 COMRAM 1 temp dist/default/debug/Greg_ZCD_Test.X.debug.obj
start 98 0 CODE 0 init /tmp/xcsNU89YA.obj
__size_of_main 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_DEBUG$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4INPPSbits EAC 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hpowerup 98 0 CODE 0 powerup dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_TMR4_Start 298 0 CODE 0 text5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_TMR1_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_TMR1_StartTimer 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__LnvCOMRAM 0 0 ABS 0 nvCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_SYSTEM_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__accesstop 60 0 ABS 0 - /tmp/xcsNU89YA.obj
intlevel0 0 0 CODE 0 text /tmp/xcsNU89YA.obj
intlevel1 0 0 CODE 0 text /tmp/xcsNU89YA.obj
intlevel2 0 0 CODE 0 text /tmp/xcsNU89YA.obj
intlevel3 0 0 CODE 0 text /tmp/xcsNU89YA.obj
_PWM1_Initialize 24A 0 CODE 0 text8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_EBTR0$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_EBTR1$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_EBTR2$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_EBTR3$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_EBTRB$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hifardata 0 0 CODE 0 ifardata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hclrtext 0 0 ABS 0 clrtext dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pidataCOMRAM 290 0 CODE 0 idataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ANSELA F11 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ANSELB F19 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ANSELC F21 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ANSELD F26 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ANSELE F2E 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
___inthi_sp 0 0 STACK 2 stack /tmp/xcsNU89YA.obj
___intlo_sp 0 0 STACK 2 stack /tmp/xcsNU89YA.obj
__LdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_CCPR1H FAB 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_CCPR1L FAA 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_INTERRUPT_InterruptManager 98 0 CODE 0 intcode dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hintcode_body 0 0 ABS 0 intcode_body dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hintcodelo 98 0 CODE 0 intcodelo dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_FEXTOSC$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ZCD_Initialize 260 0 CODE 0 text3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_phase_2 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_phase_4 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_INTCON FF2 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
PIN_MANAGER_Initialize@state F 0 COMRAM 1 cstackCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4HLTbits FB8 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__LidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_ZCD_ISR 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HnvCOMRAM 0 0 ABS 0 nvCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lintcodelo 98 0 CODE 0 intcodelo dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PIN_MANAGER_Initialize 9C 0 CODE 0 text9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
start_initialization 15A 0 CODE 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ODCONA F0F 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ODCONB F17 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ODCONC F1F 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ODCOND F24 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ODCONE F2C 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_CCPTMRSbits FAE 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_OSCFRQ EDE 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_PWM1_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WDTCPS$WDTCPS_31 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
___rparam_used 1 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_RC0PPS EF7 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_SYSTEM_Initialize 24A 0 CODE 0 text2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4RSTbits FBA 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T1GATE FD1 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T1GCON FD0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_ZCD_Initialize 270 0 CODE 0 text3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_TMR4_Initialize 1EE 0 CODE 0 text4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank0 0 0 ABS 0 bank0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank1 0 0 ABS 0 bank1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank2 0 0 ABS 0 bank2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank3 0 0 ABS 0 bank3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank4 0 0 ABS 0 bank4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank5 0 0 ABS 0 bank5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank6 0 0 ABS 0 bank6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank7 0 0 ABS 0 bank7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank8 0 0 ABS 0 bank8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank9 0 0 ABS 0 bank9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hcinit 0 0 ABS 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hconst 0 0 CONST 0 const dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hidata 0 0 CODE 0 idata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hidloc 200010 0 IDLOC 0 idloc dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hnvbit 0 0 COMRAM 1 nvbit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hparam 0 0 COMRAM 1 rparam dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_OSCILLATOR_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hrdata 0 0 COMRAM 1 rdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hstack 0 0 STACK 2 stack dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext0 0 0 ABS 0 text0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext1 0 0 ABS 0 text1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext2 0 0 ABS 0 text2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext3 0 0 ABS 0 text3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext4 0 0 ABS 0 text4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext5 0 0 ABS 0 text5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext6 0 0 ABS 0 text6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext7 0 0 ABS 0 text7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext8 0 0 ABS 0 text8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext9 0 0 ABS 0 text9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank10 0 0 ABS 0 bank10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank11 0 0 ABS 0 bank11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank12 0 0 ABS 0 bank12 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank13 0 0 ABS 0 bank13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbank14 0 0 ABS 0 bank14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_TMR4_Start 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbigbss 0 0 BIGRAM 1 bigbss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbigram 0 0 ABS 0 bigram dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ZCDCON F32 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__smallconst 0 0 SMALLCONST 0 smallconst /tmp/xcsNU89YA.obj
__Hcomram 0 0 ABS 0 comram dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hconfig 30000C 0 CONFIG 0 config dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank0 0 0 ABS 0 bank0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank1 0 0 ABS 0 bank1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank2 0 0 ABS 0 bank2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank3 0 0 ABS 0 bank3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank4 0 0 ABS 0 bank4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank5 0 0 ABS 0 bank5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank6 0 0 ABS 0 bank6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank7 0 0 ABS 0 bank7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank8 0 0 ABS 0 bank8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank9 0 0 ABS 0 bank9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lcinit 0 0 ABS 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lconst 0 0 CONST 0 const dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T1GCONbits FD0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lidata 0 0 CODE 0 idata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lidloc 200000 0 IDLOC 0 idloc dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lnvbit 0 0 COMRAM 1 nvbit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lparam 0 0 COMRAM 1 rparam dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_phase_2 290 0 CODE 0 text15 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_phase_4 284 0 CODE 0 text1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lrdata 0 0 COMRAM 1 rdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lstack 0 0 STACK 2 stack dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext0 0 0 ABS 0 text0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext1 0 0 ABS 0 text1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext2 0 0 ABS 0 text2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext3 0 0 ABS 0 text3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext4 0 0 ABS 0 text4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext5 0 0 ABS 0 text5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext6 0 0 ABS 0 text6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext7 0 0 ABS 0 text7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext8 0 0 ABS 0 text8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext9 0 0 ABS 0 text9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hfarbss 0 0 FARRAM 0 farbss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lintcode_body 0 0 ABS 0 intcode_body dist/default/debug/Greg_ZCD_Test.X.debug.obj
_INTCONbits FF2 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_INTERRUPT_Initialize 29C 0 CODE 0 text11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Habs1 0 0 ABS 0 abs1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hdata 0 0 ABS 0 data dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hinit 9C 0 CODE 0 init dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hrbit 0 0 COMRAM 1 rbit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hrbss 0 0 COMRAM 1 rbss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htemp 20 0 COMRAM 1 temp dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext 0 0 ABS 0 text dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Labs1 0 0 ABS 0 abs1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ldata 0 0 ABS 0 data dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Linit 98 0 CODE 0 init dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lrbit 0 0 COMRAM 1 rbit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lrbss 0 0 COMRAM 1 rbss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltemp 1F 0 COMRAM 1 temp dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext 0 0 ABS 0 text dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_XINST$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WDTCWS$WDTCWS_7 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_SCANE$ON 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
int$flags 1F 0 COMRAM 1 temp dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_INTERRUPT_InterruptManager 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hintret 0 0 ABS 0 intret dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hirdata 0 0 CODE 0 irdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_ZCD_ISR 27E 0 CODE 0 text14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_GIE 7F97 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PR4 FB6 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__S0 30000C 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__S1 20 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__S2 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR4_Initialize 1CC 0 CODE 0 text4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pnvCOMRAM 1D 0 COMRAM 1 nvCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbigdata 0 0 BIGRAM 1 bigdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hnvrram 0 0 COMRAM 1 nvrram dist/default/debug/Greg_ZCD_Test.X.debug.obj
_SYSTEM_Initialize 22C 0 CODE 0 text2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lintentry 0 0 ABS 0 intentry dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hramtop F00 0 RAM 0 ramtop dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hrparam 0 0 COMRAM 1 rparam dist/default/debug/Greg_ZCD_Test.X.debug.obj
__activetblptr 2 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hstruct 0 0 COMRAM 1 struct dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext10 0 0 ABS 0 text10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext11 0 0 ABS 0 text11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext13 0 0 ABS 0 text13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext14 0 0 ABS 0 text14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Htext15 0 0 ABS 0 text15 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_FCMEN$ON 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_timer_value 13 0 COMRAM 1 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_INTERRUPT_InterruptManager 8 0 CODE 0 intcode dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PIE2bits EC4 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext10 1EE 0 CODE 0 text10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext11 29C 0 CODE 0 text11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext13 284 0 CODE 0 text13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext14 270 0 CODE 0 text14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext15 28A 0 CODE 0 text15 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_PIN_MANAGER_Initialize 15A 0 CODE 0 text9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank10 0 0 ABS 0 bank10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank11 0 0 ABS 0 bank11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank12 0 0 ABS 0 bank12 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank13 0 0 ABS 0 bank13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbank14 0 0 ABS 0 bank14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbigbss 0 0 BIGRAM 1 bigbss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbigram 0 0 ABS 0 bigram dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lcomram 0 0 ABS 0 comram dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lconfig 300000 0 CONFIG 0 config dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_CP$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WDTE$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lfarbss 0 0 FARRAM 0 farbss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lfardata 0 0 FARRAM 0 fardata dist/default/debug/Greg_ZCD_Test.X.debug.obj
stackhi E7D 0 ABS 0 - /tmp/xcsNU89YA.obj
stacklo 60 0 ABS 0 - /tmp/xcsNU89YA.obj
__Lintcode 8 0 CODE 0 intcode dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_TMR4_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_OSCCON1 ED8 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_OSCCON3 EDA 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_OSCTUNE EDD 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lintret 0 0 ABS 0 intret dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lirdata 0 0 CODE 0 irdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lspace_0 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lspace_1 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lspace_2 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pbssCOMRAM 11 0 COMRAM 1 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_LPBOREN$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PIR2bits ECC 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PIR4bits ECE 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_LVP$ON 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_CSWEN$ON 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_ZCD$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
end_of_initialization 186 0 CODE 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lnvrram 0 0 COMRAM 1 nvrram dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hintentry 0 0 ABS 0 intentry dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_STVREN$ON 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PPSLOCKbits EA0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hreset_vec 6 0 CODE 0 reset_vec dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lramtop F00 0 RAM 0 ramtop dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lrparam 0 0 COMRAM 1 rparam dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pcinit 15A 0 CODE 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext0 20E 0 CODE 0 text0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext1 27E 0 CODE 0 text1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext2 22C 0 CODE 0 text2 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext3 260 0 CODE 0 text3 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext4 1CC 0 CODE 0 text4 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext5 294 0 CODE 0 text5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext6 194 0 CODE 0 text6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext7 298 0 CODE 0 text7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext8 24A 0 CODE 0 text8 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ptext9 9C 0 CODE 0 text9 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lstruct 0 0 COMRAM 1 struct dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext10 0 0 ABS 0 text10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext11 0 0 ABS 0 text11 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext13 0 0 ABS 0 text13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext14 0 0 ABS 0 text14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Ltext15 0 0 ABS 0 text15 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR4_InterruptHandler 15 0 COMRAM 1 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__ramtop F00 0 RAM 0 ramtop /tmp/xcsNU89YA.obj
__Lpowerup 98 0 CODE 0 powerup dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Leeprom_data 0 0 EEDATA 0 eeprom_data dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_TMR1_Initialize 1CC 0 CODE 0 text6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_TMR1_StartTimer 29C 0 CODE 0 text7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_ZCD_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4CONbits FB7 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_phase_2 28A 0 CODE 0 text15 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_phase_4 27E 0 CODE 0 text1 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lreset_vec 0 0 CODE 0 reset_vec dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_CLKOUTEN$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
___param_bank 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbigdata 0 0 BIGRAM 1 bigdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of__initialization 186 0 CODE 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRT0$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRT1$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRT2$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRT3$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRTB$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Libigdata 0 0 CODE 0 ibigdata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRTC$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_WRTD$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ZCD_ISR 270 0 CODE 0 text14 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lclrtext 0 0 ABS 0 clrtext dist/default/debug/Greg_ZCD_Test.X.debug.obj
_timer1ReloadVal 1D 0 COMRAM 1 nvCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_BORV$VBOR_2P45 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_ofi2_phase_4 28A 0 CODE 0 text13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_ofi2_phase_4 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_BOREN$SBORDIS 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_main 22C 0 CODE 0 text0 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pintcode 8 0 CODE 0 intcode dist/default/debug/Greg_ZCD_Test.X.debug.obj
_OSCEN EDC 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T1CLK FD2 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T1CON FCF 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4CON FB7 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4HLT FB8 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4RST FBA 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4TMR FB5 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR1H FCE 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR1L FCD 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TRISA F88 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TRISB F89 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TRISC F8A 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TRISD F8B 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TRISE F8C 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__HRAM 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hbss 0 0 RAM 1 bss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hram 0 0 ABS 0 ram dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hsfr 0 0 ABS 0 sfr dist/default/debug/Greg_ZCD_Test.X.debug.obj
__LRAM 1 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lbss 0 0 RAM 1 bss dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lram 0 0 ABS 0 ram dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lsfr 0 0 ABS 0 sfr dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR1_Initialize 194 0 CODE 0 text6 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR1_StartTimer 298 0 CODE 0 text7 dist/default/debug/Greg_ZCD_Test.X.debug.obj
_delay 19 0 COMRAM 1 dataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_CPD$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_CCP1CON FAC 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
i2_phase_4 284 0 CODE 0 text13 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__end_of_OSCILLATOR_Initialize 20E 0 CODE 0 text10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_PPS1WAY$ON 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__initialization 15A 0 CODE 0 cinit dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_PWRTE$OFF 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__pdataCOMRAM 19 0 COMRAM 1 dataCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_ZCDCONbits F32 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_T4CLKCON FB9 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_PPSLOCK EA0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hfardata 0 0 FARRAM 0 fardata dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR4_Start 294 0 CODE 0 text5 dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Lifardata 0 0 CODE 0 ifardata dist/default/debug/Greg_ZCD_Test.X.debug.obj
_CCP1CONbits FAC 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/debug/Greg_ZCD_Test.X.debug.obj
__CFG_MCLRE$EXTMCLR 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
__Hintcode 98 0 CODE 0 intcode dist/default/debug/Greg_ZCD_Test.X.debug.obj
__size_of_INTERRUPT_Initialize 0 0 ABS 0 - dist/default/debug/Greg_ZCD_Test.X.debug.obj
_TMR1_InterruptHandler 17 0 COMRAM 1 bssCOMRAM dist/default/debug/Greg_ZCD_Test.X.debug.obj
_OSCILLATOR_Initialize 1EE 0 CODE 0 text10 dist/default/debug/Greg_ZCD_Test.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
idloc 0 200000 200000 10 1
cstackCOMRAM 1 1 1 1F 1
reset_vec 0 0 0 6 1
intcode 0 8 8 298 1
config 0 300000 300000 C 1
