{"id": "2602.04991", "categories": ["cs.AR", "cs.CR"], "pdf": "https://arxiv.org/pdf/2602.04991", "abs": "https://arxiv.org/abs/2602.04991", "authors": ["Simone Manoni", "Emanuele Parisi", "Riccardo Tedeschi", "Davide Rossi", "Andrea Acquaviva", "Andrea Bartolini"], "title": "CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions", "comment": "Accepted as a lecture at the 2026 IEEE International Symposium on Circuits and Systems. Preprint version", "summary": "This work presents the first design, integration, and evaluation of the standard RISC-V extensions for Control-Flow Integrity (CFI). The Zicfiss and Zicfilp extensions aim at protecting the execution of a vulnerable program from control-flow hijacking attacks through the implementation of security mechanisms based on shadow stack and landing pad primitives. We introduce two independent and configurable hardware units implementing forward-edge and backward-edge control-flow protection, fully integrated into the open-source CVA6 core. Our design incurs in only 1.0% area overhead when synthesized in 22 nm FDX technology, and up to 15.6% performance overhead based on evaluation with the MiBench automotive benchmark subset. We release the complete implementation as open source.", "AI": {"tldr": "\u9996\u4e2aRISC-V\u63a7\u5236\u6d41\u5b8c\u6574\u6027\u6269\u5c55(Zicfiss\u548cZicfilp)\u7684\u8bbe\u8ba1\u3001\u96c6\u6210\u4e0e\u8bc4\u4f30\uff0c\u901a\u8fc7\u786c\u4ef6\u5b9e\u73b0\u5f71\u5b50\u6808\u548c\u7740\u9646\u57ab\u673a\u5236\uff0c\u5728CVA6\u6838\u5fc3\u4e2d\u4ec5\u589e\u52a01.0%\u9762\u79ef\u5f00\u9500", "motivation": "\u4fdd\u62a4\u6613\u53d7\u653b\u51fb\u7a0b\u5e8f\u514d\u53d7\u63a7\u5236\u6d41\u52ab\u6301\u653b\u51fb\uff0c\u4e3aRISC-V\u67b6\u6784\u63d0\u4f9b\u6807\u51c6\u5316\u7684\u63a7\u5236\u6d41\u5b8c\u6574\u6027\u786c\u4ef6\u6269\u5c55", "method": "\u8bbe\u8ba1\u4e86\u4e24\u4e2a\u72ec\u7acb\u53ef\u914d\u7f6e\u7684\u786c\u4ef6\u5355\u5143\uff1a\u524d\u5411\u8fb9\u63a7\u5236\u6d41\u4fdd\u62a4(\u5f71\u5b50\u6808)\u548c\u540e\u5411\u8fb9\u63a7\u5236\u6d41\u4fdd\u62a4(\u7740\u9646\u57ab)\uff0c\u5b8c\u5168\u96c6\u6210\u5230\u5f00\u6e90CVA6\u6838\u5fc3\u4e2d", "result": "\u572822nm FDX\u5de5\u827a\u4e0b\u4ec5\u589e\u52a01.0%\u9762\u79ef\u5f00\u9500\uff0c\u4f7f\u7528MiBench\u6c7d\u8f66\u57fa\u51c6\u6d4b\u8bd5\u5b50\u96c6\u8bc4\u4f30\u663e\u793a\u6700\u9ad815.6%\u6027\u80fd\u5f00\u9500\uff0c\u5b8c\u6574\u5b9e\u73b0\u5df2\u5f00\u6e90", "conclusion": "\u6210\u529f\u5b9e\u73b0\u4e86\u9996\u4e2aRISC-V\u63a7\u5236\u6d41\u5b8c\u6574\u6027\u6807\u51c6\u6269\u5c55\uff0c\u4ee5\u6781\u5c0f\u7684\u786c\u4ef6\u5f00\u9500\u63d0\u4f9b\u4e86\u6709\u6548\u7684\u63a7\u5236\u6d41\u4fdd\u62a4\uff0c\u4e3aRISC-V\u751f\u6001\u7cfb\u7edf\u7684\u5b89\u5168\u6027\u505a\u51fa\u4e86\u91cd\u8981\u8d21\u732e"}}
{"id": "2602.05018", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2602.05018", "abs": "https://arxiv.org/abs/2602.05018", "authors": ["Hongbang Wu", "Xuesi Chen", "Shubham Jadhav", "Amit Lal", "Lillian Pentecost", "Udit Gupta"], "title": "COFFEE: A Carbon-Modeling and Optimization Framework for HZO-based FeFET eNVMs", "comment": null, "summary": "Information and communication technologies account for a growing portion of global environmental impacts. While emerging technologies, such as emerging non-volatile memories (eNVM), offer a promising solution to energy efficient computing, their end-to-end footprint is not well understood. Understanding the environmental impact of hardware systems over their life cycle is the first step to realizing sustainable computing. This work conducts a detailed study of one example eNVM device: hafnium-zirconium-oxide (HZO)-based ferroelectric field-effect transistors (FeFETs). We present COFFEE, the first carbon modeling framework for HZO-based FeFET eNVMs across life cycle, from hardware manufacturing (embodied carbon) to use (operational carbon). COFFEE builds on data gathered from a real semiconductor fab and device fabrication recipes to estimate embodied carbon, and architecture level eNVM design space exploration tools to quantify use-phase performance and energy. Our evaluation shows that, at 2 MB capacity, the embodied carbon per unit area overhead of HZO-FeFETs can be up to 11% higher than the CMOS baseline, while the embodied carbon per MB remains consistently about 4.3x lower than SRAM across different memory capacity. A further case study applies COFFEE to an edge ML accelerator, showing that replacing the SRAM-based weight buffer with HZO-based FeFET eNVMs reduces embodied carbon by 42.3% and operational carbon by up to 70%.", "AI": {"tldr": "COFFEE\u662f\u9996\u4e2a\u9488\u5bf9HZO-FeFET eNVM\u7684\u78b3\u8db3\u8ff9\u5efa\u6a21\u6846\u67b6\uff0c\u6db5\u76d6\u5236\u9020\u5230\u4f7f\u7528\u7684\u5168\u751f\u547d\u5468\u671f\u3002\u7814\u7a76\u8868\u660eHZO-FeFET\u5728\u5355\u4f4d\u9762\u79ef\u78b3\u8db3\u8ff9\u6bd4CMOS\u9ad811%\uff0c\u4f46\u5355\u4f4dMB\u78b3\u8db3\u8ff9\u6bd4SRAM\u4f4e4.3\u500d\u3002\u5728\u8fb9\u7f18ML\u52a0\u901f\u5668\u4e2d\u66ff\u6362SRAM\u53ef\u51cf\u5c1142.3%\u5236\u9020\u78b3\u548c70%\u4f7f\u7528\u78b3\u3002", "motivation": "ICT\u6280\u672f\u5bf9\u5168\u7403\u73af\u5883\u5f71\u54cd\u65e5\u76ca\u663e\u8457\uff0c\u65b0\u5174\u975e\u6613\u5931\u6027\u5b58\u50a8\u5668(eNVM)\u867d\u80fd\u63d0\u9ad8\u80fd\u6548\uff0c\u4f46\u5176\u5168\u751f\u547d\u5468\u671f\u78b3\u8db3\u8ff9\u5c1a\u4e0d\u660e\u786e\u3002\u7406\u89e3\u786c\u4ef6\u7cfb\u7edf\u7684\u73af\u5883\u5f71\u54cd\u662f\u5b9e\u73b0\u53ef\u6301\u7eed\u8ba1\u7b97\u7684\u7b2c\u4e00\u6b65\u3002", "method": "\u63d0\u51faCOFFEE\u6846\u67b6\uff0c\u57fa\u4e8e\u771f\u5b9e\u534a\u5bfc\u4f53\u5de5\u5382\u6570\u636e\u548c\u5668\u4ef6\u5236\u9020\u5de5\u827a\u4f30\u7b97\u5236\u9020\u78b3\u8db3\u8ff9\uff0c\u7ed3\u5408\u67b6\u6784\u7ea7eNVM\u8bbe\u8ba1\u7a7a\u95f4\u63a2\u7d22\u5de5\u5177\u91cf\u5316\u4f7f\u7528\u9636\u6bb5\u6027\u80fd\u548c\u80fd\u8017\u3002\u4ee5HZO-FeFET\u4e3a\u4f8b\u8fdb\u884c\u8be6\u7ec6\u7814\u7a76\u3002", "result": "2MB\u5bb9\u91cf\u4e0b\uff0cHZO-FeFET\u7684\u5355\u4f4d\u9762\u79ef\u5236\u9020\u78b3\u8db3\u8ff9\u6bd4CMOS\u57fa\u7ebf\u9ad811%\uff0c\u4f46\u5355\u4f4dMB\u5236\u9020\u78b3\u8db3\u8ff9\u59cb\u7ec8\u6bd4SRAM\u4f4e4.3\u500d\u3002\u5728\u8fb9\u7f18ML\u52a0\u901f\u5668\u6848\u4f8b\u4e2d\uff0c\u7528HZO-FeFET\u66ff\u6362SRAM\u6743\u91cd\u7f13\u5b58\u53ef\u51cf\u5c1142.3%\u5236\u9020\u78b3\u548c70%\u4f7f\u7528\u78b3\u3002", "conclusion": "HZO-FeFET eNVM\u5728\u78b3\u8db3\u8ff9\u65b9\u9762\u5177\u6709\u663e\u8457\u4f18\u52bf\uff0c\u7279\u522b\u662f\u5355\u4f4d\u5bb9\u91cf\u5236\u9020\u78b3\u8fdc\u4f4e\u4e8eSRAM\u3002COFFEE\u6846\u67b6\u4e3a\u8bc4\u4f30eNVM\u73af\u5883\u53ef\u6301\u7eed\u6027\u63d0\u4f9b\u4e86\u91cd\u8981\u5de5\u5177\uff0c\u6709\u52a9\u4e8e\u63a8\u52a8\u53ef\u6301\u7eed\u8ba1\u7b97\u53d1\u5c55\u3002"}}
{"id": "2602.05743", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2602.05743", "abs": "https://arxiv.org/abs/2602.05743", "authors": ["Liang Zhao", "Kunming Shao", "Zhipeng Liao", "Xijie Huang", "Tim Kwang-Ting Cheng", "Chi-Ying Tsui", "Yi Zou"], "title": "Balancing FP8 Computation Accuracy and Efficiency on Digital CIM via Shift-Aware On-the-fly Aligned-Mantissa Bitwidth Prediction", "comment": "This paper is under review by IEEE Transactions On Very Large Scale Integration Systems (TVLSI-00144-2026)", "summary": "FP8 low-precision formats have gained significant adoption in Transformer inference and training. However, existing digital compute-in-memory (DCIM) architectures face challenges in supporting variable FP8 aligned-mantissa bitwidths, as unified alignment strategies and fixed-precision multiply-accumulate (MAC) units struggle to handle input data with diverse distributions. This work presents a flexible FP8 DCIM accelerator with three innovations: (1) a dynamic shift-aware bitwidth prediction (DSBP) with on-the-fly input prediction that adaptively adjusts weight (2/4/6/8b) and input (2$\\sim$12b) aligned-mantissa precision; (2) a FIFO-based input alignment unit (FIAU) replacing complex barrel shifters with pointer-based control; and (3) a precision-scalable INT MAC array achieving flexible weight precision with minimal overhead. Implemented in 28nm CMOS with a 64$\\times$96 CIM array, the design achieves 20.4 TFLOPS/W for fixed E5M7, demonstrating 2.8$\\times$ higher FP8 efficiency than previous work while supporting all FP8 formats. Results on Llama-7b show that the DSBP achieves higher efficiency than fixed bitwidth mode at the same accuracy level on both BoolQ and Winogrande datasets, with configurable parameters enabling flexible accuracy-efficiency trade-offs.", "AI": {"tldr": "\u63d0\u51fa\u4e00\u79cd\u7075\u6d3b\u7684FP8\u6570\u5b57\u8ba1\u7b97\u5185\u5b58\u52a0\u901f\u5668\uff0c\u901a\u8fc7\u52a8\u6001\u4f4d\u5bbd\u9884\u6d4b\u3001FIFO\u8f93\u5165\u5bf9\u9f50\u5355\u5143\u548c\u53ef\u6269\u5c55INT MAC\u9635\u5217\uff0c\u652f\u6301\u6240\u6709FP8\u683c\u5f0f\u5e76\u663e\u8457\u63d0\u5347\u80fd\u6548", "motivation": "\u73b0\u6709\u6570\u5b57\u8ba1\u7b97\u5185\u5b58\u67b6\u6784\u96be\u4ee5\u652f\u6301\u53ef\u53d8FP8\u5bf9\u9f50\u5c3e\u6570\u4f4d\u5bbd\uff0c\u7edf\u4e00\u5bf9\u9f50\u7b56\u7565\u548c\u56fa\u5b9a\u7cbe\u5ea6\u4e58\u7d2f\u52a0\u5355\u5143\u65e0\u6cd5\u6709\u6548\u5904\u7406\u5206\u5e03\u591a\u6837\u7684\u8f93\u5165\u6570\u636e", "method": "1) \u52a8\u6001\u79fb\u4f4d\u611f\u77e5\u4f4d\u5bbd\u9884\u6d4b(DSBP)\u5b9e\u65f6\u9884\u6d4b\u8f93\u5165\uff0c\u81ea\u9002\u5e94\u8c03\u6574\u6743\u91cd(2/4/6/8b)\u548c\u8f93\u5165(2~12b)\u5bf9\u9f50\u5c3e\u6570\u7cbe\u5ea6\uff1b2) FIFO\u8f93\u5165\u5bf9\u9f50\u5355\u5143(FIAU)\u7528\u6307\u9488\u63a7\u5236\u66ff\u4ee3\u590d\u6742\u6876\u5f62\u79fb\u4f4d\u5668\uff1b3) \u7cbe\u5ea6\u53ef\u6269\u5c55INT MAC\u9635\u5217\u4ee5\u6700\u5c0f\u5f00\u9500\u5b9e\u73b0\u7075\u6d3b\u6743\u91cd\u7cbe\u5ea6", "result": "28nm CMOS\u5b9e\u73b064\u00d796 CIM\u9635\u5217\uff0c\u56fa\u5b9aE5M7\u683c\u5f0f\u4e0b\u8fbe\u523020.4 TFLOPS/W\uff0cFP8\u80fd\u6548\u6bd4\u5148\u524d\u5de5\u4f5c\u9ad82.8\u500d\uff0c\u652f\u6301\u6240\u6709FP8\u683c\u5f0f\u3002Llama-7b\u5728BoolQ\u548cWinogrande\u6570\u636e\u96c6\u4e0a\uff0cDSBP\u5728\u76f8\u540c\u7cbe\u5ea6\u6c34\u5e73\u4e0b\u6bd4\u56fa\u5b9a\u4f4d\u5bbd\u6a21\u5f0f\u6548\u7387\u66f4\u9ad8", "conclusion": "\u8be5\u7075\u6d3bFP8 DCIM\u52a0\u901f\u5668\u901a\u8fc7\u521b\u65b0\u7684\u52a8\u6001\u4f4d\u5bbd\u9884\u6d4b\u3001\u7b80\u5316\u5bf9\u9f50\u5355\u5143\u548c\u53ef\u6269\u5c55MAC\u8bbe\u8ba1\uff0c\u6210\u529f\u89e3\u51b3\u4e86\u53ef\u53d8FP8\u683c\u5f0f\u652f\u6301\u95ee\u9898\uff0c\u5728\u4fdd\u6301\u7cbe\u5ea6\u7684\u540c\u65f6\u663e\u8457\u63d0\u5347\u4e86\u80fd\u6548"}}
