<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: RSTGEN_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_r_s_t_g_e_n___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RSTGEN_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>MCU Reset Generator (RSTGEN)  
 <a href="struct_r_s_t_g_e_n___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af83622dbd9eadb77a6ea1c1bba3dae8e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a61051ab77b3253ee7c1fc30aadd89893"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a61051ab77b3253ee7c1fc30aadd89893">CFG</a></td></tr>
<tr class="separator:a61051ab77b3253ee7c1fc30aadd89893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0815dbad474f1d58d118ad895906178"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa98ca62f01ea51000704c69dee215155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#aa98ca62f01ea51000704c69dee215155">BODHREN</a>: 1</td></tr>
<tr class="separator:aa98ca62f01ea51000704c69dee215155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295674eceab55fad91cbedba52b5b9df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a295674eceab55fad91cbedba52b5b9df">WDREN</a>: 1</td></tr>
<tr class="separator:a295674eceab55fad91cbedba52b5b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0815dbad474f1d58d118ad895906178"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ad0815dbad474f1d58d118ad895906178">CFG_b</a></td></tr>
<tr class="separator:ad0815dbad474f1d58d118ad895906178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83622dbd9eadb77a6ea1c1bba3dae8e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af83622dbd9eadb77a6ea1c1bba3dae8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa20956196780175de4dd2cfea20b61f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2a2501b9fee3a5de89b72525166c636f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a2a2501b9fee3a5de89b72525166c636f">SWPOI</a></td></tr>
<tr class="separator:a2a2501b9fee3a5de89b72525166c636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbc6fcfce89b0ef747562d836157f83"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8fa154d2d6dbb644802535faa7790b4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a8fa154d2d6dbb644802535faa7790b4d">SWPOIKEY</a>: 8</td></tr>
<tr class="separator:a8fa154d2d6dbb644802535faa7790b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbc6fcfce89b0ef747562d836157f83"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#acbbc6fcfce89b0ef747562d836157f83">SWPOI_b</a></td></tr>
<tr class="separator:acbbc6fcfce89b0ef747562d836157f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa20956196780175de4dd2cfea20b61f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afa20956196780175de4dd2cfea20b61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0139a1e73db371c87784f52948728a2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a93dceb561b5ba246b59f16908a36eb1c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a93dceb561b5ba246b59f16908a36eb1c">SWPOR</a></td></tr>
<tr class="separator:a93dceb561b5ba246b59f16908a36eb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acd03a6edfeca0f3b300f8f93cf8ff5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a21a79b482bce0f60d5f0048a5bfc6759"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a21a79b482bce0f60d5f0048a5bfc6759">SWPORKEY</a>: 8</td></tr>
<tr class="separator:a21a79b482bce0f60d5f0048a5bfc6759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acd03a6edfeca0f3b300f8f93cf8ff5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a0acd03a6edfeca0f3b300f8f93cf8ff5">SWPOR_b</a></td></tr>
<tr class="separator:a0acd03a6edfeca0f3b300f8f93cf8ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0139a1e73db371c87784f52948728a2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab0139a1e73db371c87784f52948728a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebac12244d411d92ca955de613ff447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_s_t_g_e_n___type.html#acebac12244d411d92ca955de613ff447">RESERVED</a> [2]</td></tr>
<tr class="separator:acebac12244d411d92ca955de613ff447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0737ac913c2a882996440b3e16831512"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad377fe1487748ce65c20c1d24813a33d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ad377fe1487748ce65c20c1d24813a33d">SIMOBODM</a></td></tr>
<tr class="separator:ad377fe1487748ce65c20c1d24813a33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3add3028af0022408f2f001559f324c1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1310196c05719aca6fbf0e916a858496"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a1310196c05719aca6fbf0e916a858496">DIGBOEC</a>: 1</td></tr>
<tr class="separator:a1310196c05719aca6fbf0e916a858496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b4db5b3b00e9e3dc14fa6c9e543129"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a34b4db5b3b00e9e3dc14fa6c9e543129">DIGBOEF</a>: 1</td></tr>
<tr class="separator:a34b4db5b3b00e9e3dc14fa6c9e543129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ff0be3af6c4ed2225c1fe51f5801dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a06ff0be3af6c4ed2225c1fe51f5801dd">DIGBOES</a>: 1</td></tr>
<tr class="separator:a06ff0be3af6c4ed2225c1fe51f5801dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0de48586687637d55980ff980719aa0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ab0de48586687637d55980ff980719aa0">DIGBOECLV</a>: 1</td></tr>
<tr class="separator:ab0de48586687637d55980ff980719aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3add3028af0022408f2f001559f324c1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3add3028af0022408f2f001559f324c1">SIMOBODM_b</a></td></tr>
<tr class="separator:a3add3028af0022408f2f001559f324c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0737ac913c2a882996440b3e16831512"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0737ac913c2a882996440b3e16831512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4169fee7ba20f237371be3737c7a1237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_s_t_g_e_n___type.html#a4169fee7ba20f237371be3737c7a1237">RESERVED1</a> [122]</td></tr>
<tr class="separator:a4169fee7ba20f237371be3737c7a1237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c72124078027bfe653998947e0b444d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8eb20b60fef6cb173e865f7d7c55617"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9de9443426d435770be11f960c4213f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a9de9443426d435770be11f960c4213f5">BODH</a>: 1</td></tr>
<tr class="separator:a9de9443426d435770be11f960c4213f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a4491fa6ce5dc78e0fd322f626835"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a081a4491fa6ce5dc78e0fd322f626835">BODDIGC</a>: 1</td></tr>
<tr class="separator:a081a4491fa6ce5dc78e0fd322f626835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ae6064dd98aa9f6106a206fc8b3d047e9">BODDIGF</a>: 1</td></tr>
<tr class="separator:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01377854f5fa2b457538cfec7528fc74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a01377854f5fa2b457538cfec7528fc74">BODDIGS</a>: 1</td></tr>
<tr class="separator:a01377854f5fa2b457538cfec7528fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c5a577644cd0211ff631b00bb8d67e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a84c5a577644cd0211ff631b00bb8d67e">BODDIGCLV</a>: 1</td></tr>
<tr class="separator:a84c5a577644cd0211ff631b00bb8d67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8eb20b60fef6cb173e865f7d7c55617"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ad8eb20b60fef6cb173e865f7d7c55617">INTEN_b</a></td></tr>
<tr class="separator:ad8eb20b60fef6cb173e865f7d7c55617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c72124078027bfe653998947e0b444d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5c72124078027bfe653998947e0b444d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3dabbd8f48ec45da8cad383ae914274"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983d01c65e898a16a8067ae0c78eb1ed"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9de9443426d435770be11f960c4213f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a9de9443426d435770be11f960c4213f5">BODH</a>: 1</td></tr>
<tr class="separator:a9de9443426d435770be11f960c4213f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a4491fa6ce5dc78e0fd322f626835"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a081a4491fa6ce5dc78e0fd322f626835">BODDIGC</a>: 1</td></tr>
<tr class="separator:a081a4491fa6ce5dc78e0fd322f626835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ae6064dd98aa9f6106a206fc8b3d047e9">BODDIGF</a>: 1</td></tr>
<tr class="separator:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01377854f5fa2b457538cfec7528fc74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a01377854f5fa2b457538cfec7528fc74">BODDIGS</a>: 1</td></tr>
<tr class="separator:a01377854f5fa2b457538cfec7528fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c5a577644cd0211ff631b00bb8d67e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a84c5a577644cd0211ff631b00bb8d67e">BODDIGCLV</a>: 1</td></tr>
<tr class="separator:a84c5a577644cd0211ff631b00bb8d67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983d01c65e898a16a8067ae0c78eb1ed"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a983d01c65e898a16a8067ae0c78eb1ed">INTSTAT_b</a></td></tr>
<tr class="separator:a983d01c65e898a16a8067ae0c78eb1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3dabbd8f48ec45da8cad383ae914274"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae3dabbd8f48ec45da8cad383ae914274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d208824ef470010b4602262566e122"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf87e24b186aa8c03cd199a4ceaeead2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9de9443426d435770be11f960c4213f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a9de9443426d435770be11f960c4213f5">BODH</a>: 1</td></tr>
<tr class="separator:a9de9443426d435770be11f960c4213f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a4491fa6ce5dc78e0fd322f626835"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a081a4491fa6ce5dc78e0fd322f626835">BODDIGC</a>: 1</td></tr>
<tr class="separator:a081a4491fa6ce5dc78e0fd322f626835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ae6064dd98aa9f6106a206fc8b3d047e9">BODDIGF</a>: 1</td></tr>
<tr class="separator:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01377854f5fa2b457538cfec7528fc74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a01377854f5fa2b457538cfec7528fc74">BODDIGS</a>: 1</td></tr>
<tr class="separator:a01377854f5fa2b457538cfec7528fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c5a577644cd0211ff631b00bb8d67e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a84c5a577644cd0211ff631b00bb8d67e">BODDIGCLV</a>: 1</td></tr>
<tr class="separator:a84c5a577644cd0211ff631b00bb8d67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf87e24b186aa8c03cd199a4ceaeead2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#acf87e24b186aa8c03cd199a4ceaeead2">INTCLR_b</a></td></tr>
<tr class="separator:acf87e24b186aa8c03cd199a4ceaeead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d208824ef470010b4602262566e122"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a34d208824ef470010b4602262566e122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8608889245b04f7859d55213465bef2d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ac1ef6cb764f5d8e7e55f8d3a00e98"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9de9443426d435770be11f960c4213f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a9de9443426d435770be11f960c4213f5">BODH</a>: 1</td></tr>
<tr class="separator:a9de9443426d435770be11f960c4213f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a4491fa6ce5dc78e0fd322f626835"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a081a4491fa6ce5dc78e0fd322f626835">BODDIGC</a>: 1</td></tr>
<tr class="separator:a081a4491fa6ce5dc78e0fd322f626835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ae6064dd98aa9f6106a206fc8b3d047e9">BODDIGF</a>: 1</td></tr>
<tr class="separator:ae6064dd98aa9f6106a206fc8b3d047e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01377854f5fa2b457538cfec7528fc74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a01377854f5fa2b457538cfec7528fc74">BODDIGS</a>: 1</td></tr>
<tr class="separator:a01377854f5fa2b457538cfec7528fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c5a577644cd0211ff631b00bb8d67e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a84c5a577644cd0211ff631b00bb8d67e">BODDIGCLV</a>: 1</td></tr>
<tr class="separator:a84c5a577644cd0211ff631b00bb8d67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ac1ef6cb764f5d8e7e55f8d3a00e98"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#af7ac1ef6cb764f5d8e7e55f8d3a00e98">INTSET_b</a></td></tr>
<tr class="separator:af7ac1ef6cb764f5d8e7e55f8d3a00e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8608889245b04f7859d55213465bef2d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8608889245b04f7859d55213465bef2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071e537c873241a611bcabb159edee68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_s_t_g_e_n___type.html#a071e537c873241a611bcabb159edee68">RESERVED2</a> [8595]</td></tr>
<tr class="separator:a071e537c873241a611bcabb159edee68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec2e76ef691566b57338ad65362c235"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae3fce0189cab1eebb2446fbda264eb1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ae3fce0189cab1eebb2446fbda264eb1e">STAT</a></td></tr>
<tr class="separator:ae3fce0189cab1eebb2446fbda264eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97964ef9aeda9e5a1888a26563acd2b3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab93f8e2a730b23a09312d8496854f7b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ab93f8e2a730b23a09312d8496854f7b3">EXRSTAT</a>: 1</td></tr>
<tr class="separator:ab93f8e2a730b23a09312d8496854f7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1dfc2f5bafb629f197db4b4d717a64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a7a1dfc2f5bafb629f197db4b4d717a64">PORSTAT</a>: 1</td></tr>
<tr class="separator:a7a1dfc2f5bafb629f197db4b4d717a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9920b9ab682d84b6ed224212accbac5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#af9920b9ab682d84b6ed224212accbac5">BORSTAT</a>: 1</td></tr>
<tr class="separator:af9920b9ab682d84b6ed224212accbac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf88453900df06682fa5792741e8bedb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#abf88453900df06682fa5792741e8bedb">SWRSTAT</a>: 1</td></tr>
<tr class="separator:abf88453900df06682fa5792741e8bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0c1178995bcb7e5fa1b56c6a112483"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3c0c1178995bcb7e5fa1b56c6a112483">POIRSTAT</a>: 1</td></tr>
<tr class="separator:a3c0c1178995bcb7e5fa1b56c6a112483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d954da4d516b6a2705c9856a685347"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a75d954da4d516b6a2705c9856a685347">DBGRSTAT</a>: 1</td></tr>
<tr class="separator:a75d954da4d516b6a2705c9856a685347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1303242bff65d7fccc20c1a7b7850f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#aeb1303242bff65d7fccc20c1a7b7850f">WDRSTAT</a>: 1</td></tr>
<tr class="separator:aeb1303242bff65d7fccc20c1a7b7850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cabe6df57e97e769fd262f57e6b078"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ab4cabe6df57e97e769fd262f57e6b078">BOUSTAT</a>: 1</td></tr>
<tr class="separator:ab4cabe6df57e97e769fd262f57e6b078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee24f84814ed59ac32d49f191a9b2917"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#aee24f84814ed59ac32d49f191a9b2917">BOCSTAT</a>: 1</td></tr>
<tr class="separator:aee24f84814ed59ac32d49f191a9b2917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8045906613cb98971a885f70b46ce31"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#ac8045906613cb98971a885f70b46ce31">BOFSTAT</a>: 1</td></tr>
<tr class="separator:ac8045906613cb98971a885f70b46ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55e5794a420988ce8995b4d0b968246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#aa55e5794a420988ce8995b4d0b968246">BOSSTAT</a>: 1</td></tr>
<tr class="separator:aa55e5794a420988ce8995b4d0b968246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97964ef9aeda9e5a1888a26563acd2b3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_r_s_t_g_e_n___type.html#a97964ef9aeda9e5a1888a26563acd2b3">STAT_b</a></td></tr>
<tr class="separator:a97964ef9aeda9e5a1888a26563acd2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec2e76ef691566b57338ad65362c235"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0ec2e76ef691566b57338ad65362c235"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >MCU Reset Generator (RSTGEN) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af83622dbd9eadb77a6ea1c1bba3dae8e" name="af83622dbd9eadb77a6ea1c1bba3dae8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83622dbd9eadb77a6ea1c1bba3dae8e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3664</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40000000) RSTGEN Structure <br  />
 </p>

</div>
</div>
<a id="afa20956196780175de4dd2cfea20b61f" name="afa20956196780175de4dd2cfea20b61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa20956196780175de4dd2cfea20b61f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3666</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0139a1e73db371c87784f52948728a2" name="ab0139a1e73db371c87784f52948728a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0139a1e73db371c87784f52948728a2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3668</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0737ac913c2a882996440b3e16831512" name="a0737ac913c2a882996440b3e16831512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0737ac913c2a882996440b3e16831512">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3670</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c72124078027bfe653998947e0b444d" name="a5c72124078027bfe653998947e0b444d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c72124078027bfe653998947e0b444d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3672</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3dabbd8f48ec45da8cad383ae914274" name="ae3dabbd8f48ec45da8cad383ae914274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3dabbd8f48ec45da8cad383ae914274">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3674</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d208824ef470010b4602262566e122" name="a34d208824ef470010b4602262566e122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d208824ef470010b4602262566e122">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3676</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8608889245b04f7859d55213465bef2d" name="a8608889245b04f7859d55213465bef2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8608889245b04f7859d55213465bef2d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3678</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec2e76ef691566b57338ad65362c235" name="a0ec2e76ef691566b57338ad65362c235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec2e76ef691566b57338ad65362c235">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3680</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee24f84814ed59ac32d49f191a9b2917" name="aee24f84814ed59ac32d49f191a9b2917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee24f84814ed59ac32d49f191a9b2917">&#9670;&nbsp;</a></span>BOCSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOCSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] VDDC Analog Brownout Event occured. <br  />
 </p>

</div>
</div>
<a id="a081a4491fa6ce5dc78e0fd322f626835" name="a081a4491fa6ce5dc78e0fd322f626835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a4491fa6ce5dc78e0fd322f626835">&#9670;&nbsp;</a></span>BODDIGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODDIGC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enables an interrupt that triggers when simobuck digital detects inactivity on VDDC <br  />
 </p>

</div>
</div>
<a id="a84c5a577644cd0211ff631b00bb8d67e" name="a84c5a577644cd0211ff631b00bb8d67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c5a577644cd0211ff631b00bb8d67e">&#9670;&nbsp;</a></span>BODDIGCLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODDIGCLV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Enables an interrupt that triggers when simobuck digital detects inactivity on VDDC_LV <br  />
 </p>

</div>
</div>
<a id="ae6064dd98aa9f6106a206fc8b3d047e9" name="ae6064dd98aa9f6106a206fc8b3d047e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6064dd98aa9f6106a206fc8b3d047e9">&#9670;&nbsp;</a></span>BODDIGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODDIGF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enables an interrupt that triggers when simobuck digital detects inactivity on VDDF <br  />
 </p>

</div>
</div>
<a id="a01377854f5fa2b457538cfec7528fc74" name="a01377854f5fa2b457538cfec7528fc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01377854f5fa2b457538cfec7528fc74">&#9670;&nbsp;</a></span>BODDIGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODDIGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enables an interrupt that triggers when simobuck digital detects inactivity on VDDS <br  />
 </p>

</div>
</div>
<a id="a9de9443426d435770be11f960c4213f5" name="a9de9443426d435770be11f960c4213f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de9443426d435770be11f960c4213f5">&#9670;&nbsp;</a></span>BODH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enables an interrupt that triggers when VCC is below BODH level. <br  />
 </p>

</div>
</div>
<a id="aa98ca62f01ea51000704c69dee215155" name="aa98ca62f01ea51000704c69dee215155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa98ca62f01ea51000704c69dee215155">&#9670;&nbsp;</a></span>BODHREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODHREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Brown out high (2.1v) reset enable. <br  />
 </p>

</div>
</div>
<a id="ac8045906613cb98971a885f70b46ce31" name="ac8045906613cb98971a885f70b46ce31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8045906613cb98971a885f70b46ce31">&#9670;&nbsp;</a></span>BOFSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOFSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] VDDF Analog Brownout Event occured. <br  />
 </p>

</div>
</div>
<a id="af9920b9ab682d84b6ed224212accbac5" name="af9920b9ab682d84b6ed224212accbac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9920b9ab682d84b6ed224212accbac5">&#9670;&nbsp;</a></span>BORSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BORSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Reset was initiated by a Brown-Out Reset. <br  />
 </p>

</div>
</div>
<a id="aa55e5794a420988ce8995b4d0b968246" name="aa55e5794a420988ce8995b4d0b968246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55e5794a420988ce8995b4d0b968246">&#9670;&nbsp;</a></span>BOSSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOSSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] VDDS Analog Brownout Event occured. <br  />
 </p>

</div>
</div>
<a id="ab4cabe6df57e97e769fd262f57e6b078" name="ab4cabe6df57e97e769fd262f57e6b078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4cabe6df57e97e769fd262f57e6b078">&#9670;&nbsp;</a></span>BOUSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOUSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] An Unregulated Supply Brownout Event occured. <br  />
 </p>

</div>
</div>
<a id="a61051ab77b3253ee7c1fc30aadd89893" name="a61051ab77b3253ee7c1fc30aadd89893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61051ab77b3253ee7c1fc30aadd89893">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Reset configuration register. This controls the reset enables for brownout condition, choice of brownout method and for the expiration of the watch dog timer. <br  />
 </p>

</div>
</div>
<a id="ad0815dbad474f1d58d118ad895906178" name="ad0815dbad474f1d58d118ad895906178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0815dbad474f1d58d118ad895906178">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d954da4d516b6a2705c9856a685347" name="a75d954da4d516b6a2705c9856a685347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d954da4d516b6a2705c9856a685347">&#9670;&nbsp;</a></span>DBGRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Reset was a initiated by Debugger Reset. <br  />
 </p>

</div>
</div>
<a id="a1310196c05719aca6fbf0e916a858496" name="a1310196c05719aca6fbf0e916a858496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1310196c05719aca6fbf0e916a858496">&#9670;&nbsp;</a></span>DIGBOEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIGBOEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the gate into the interrupt block for the digital brownout detection on VDDC. Note: The interrupt block must also be unmasked for ISR and interrupt status to be set <br  />
 </p>

</div>
</div>
<a id="ab0de48586687637d55980ff980719aa0" name="ab0de48586687637d55980ff980719aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0de48586687637d55980ff980719aa0">&#9670;&nbsp;</a></span>DIGBOECLV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIGBOECLV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enable the gate into the interrupt block for the digital brownout detection on VDDC_LV. Note: The interrupt block must also be unmasked for ISR and interrupt status to be set <br  />
 </p>

</div>
</div>
<a id="a34b4db5b3b00e9e3dc14fa6c9e543129" name="a34b4db5b3b00e9e3dc14fa6c9e543129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b4db5b3b00e9e3dc14fa6c9e543129">&#9670;&nbsp;</a></span>DIGBOEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIGBOEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enable the gate into the interrupt block for the digital brownout detection on VDDF. Note: The interrupt block must also be unmasked for ISR and interrupt status to be set <br  />
 </p>

</div>
</div>
<a id="a06ff0be3af6c4ed2225c1fe51f5801dd" name="a06ff0be3af6c4ed2225c1fe51f5801dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ff0be3af6c4ed2225c1fe51f5801dd">&#9670;&nbsp;</a></span>DIGBOES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIGBOES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enable the gate into the interrupt block for the digital brownout detection on VDDS. Note: The interrupt block must also be unmasked for ISR and interrupt status to be set <br  />
 </p>

</div>
</div>
<a id="ab93f8e2a730b23a09312d8496854f7b3" name="ab93f8e2a730b23a09312d8496854f7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93f8e2a730b23a09312d8496854f7b3">&#9670;&nbsp;</a></span>EXRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EXRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Reset was initiated by an External Reset. <br  />
 </p>

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="acf87e24b186aa8c03cd199a4ceaeead2" name="acf87e24b186aa8c03cd199a4ceaeead2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf87e24b186aa8c03cd199a4ceaeead2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ad8eb20b60fef6cb173e865f7d7c55617" name="ad8eb20b60fef6cb173e865f7d7c55617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8eb20b60fef6cb173e865f7d7c55617">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="af7ac1ef6cb764f5d8e7e55f8d3a00e98" name="af7ac1ef6cb764f5d8e7e55f8d3a00e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ac1ef6cb764f5d8e7e55f8d3a00e98">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a983d01c65e898a16a8067ae0c78eb1ed" name="a983d01c65e898a16a8067ae0c78eb1ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983d01c65e898a16a8067ae0c78eb1ed">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c0c1178995bcb7e5fa1b56c6a112483" name="a3c0c1178995bcb7e5fa1b56c6a112483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0c1178995bcb7e5fa1b56c6a112483">&#9670;&nbsp;</a></span>POIRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t POIRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Reset was a initiated by Software POI Reset. <br  />
 </p>

</div>
</div>
<a id="a7a1dfc2f5bafb629f197db4b4d717a64" name="a7a1dfc2f5bafb629f197db4b4d717a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1dfc2f5bafb629f197db4b4d717a64">&#9670;&nbsp;</a></span>PORSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PORSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Reset was initiated by a Power-On Reset. <br  />
 </p>

</div>
</div>
<a id="acebac12244d411d92ca955de613ff447" name="acebac12244d411d92ca955de613ff447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebac12244d411d92ca955de613ff447">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4169fee7ba20f237371be3737c7a1237" name="a4169fee7ba20f237371be3737c7a1237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4169fee7ba20f237371be3737c7a1237">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[122]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a071e537c873241a611bcabb159edee68" name="a071e537c873241a611bcabb159edee68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071e537c873241a611bcabb159edee68">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[8595]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad377fe1487748ce65c20c1d24813a33d" name="ad377fe1487748ce65c20c1d24813a33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad377fe1487748ce65c20c1d24813a33d">&#9670;&nbsp;</a></span>SIMOBODM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBODM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) This register unmasks the individual digital detection brownout bits into the interrupt block <br  />
 </p>

</div>
</div>
<a id="a3add3028af0022408f2f001559f324c1" name="a3add3028af0022408f2f001559f324c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3add3028af0022408f2f001559f324c1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBODM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3fce0189cab1eebb2446fbda264eb1e" name="ae3fce0189cab1eebb2446fbda264eb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fce0189cab1eebb2446fbda264eb1e">&#9670;&nbsp;</a></span>STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000885C) This register contains the status for brownout events and the causes for resets. NOTE 1: All bits in this register, including reserved bits, are writable. Therefore care should be taken not to write this register. NOTE 2: This register is only reset by POI not by HRESETn. Its contents are intended to survive all reset level except POI and full power cycles. <br  />
 </p>

</div>
</div>
<a id="a97964ef9aeda9e5a1888a26563acd2b3" name="a97964ef9aeda9e5a1888a26563acd2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97964ef9aeda9e5a1888a26563acd2b3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a2501b9fee3a5de89b72525166c636f" name="a2a2501b9fee3a5de89b72525166c636f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2501b9fee3a5de89b72525166c636f">&#9670;&nbsp;</a></span>SWPOI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWPOI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) This is the software POI reset. writing the key value to this register will trigger a POI to the system. This will cause a reset to all blocks except for registers in clock gen, RTC and the stimer. <br  />
 </p>

</div>
</div>
<a id="acbbc6fcfce89b0ef747562d836157f83" name="acbbc6fcfce89b0ef747562d836157f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbc6fcfce89b0ef747562d836157f83">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SWPOI_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fa154d2d6dbb644802535faa7790b4d" name="a8fa154d2d6dbb644802535faa7790b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa154d2d6dbb644802535faa7790b4d">&#9670;&nbsp;</a></span>SWPOIKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWPOIKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] 0x1B generates a software POI reset. This is a write-only register. Reading from this register will yield only all 0s. <br  />
 </p>

</div>
</div>
<a id="a93dceb561b5ba246b59f16908a36eb1c" name="a93dceb561b5ba246b59f16908a36eb1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93dceb561b5ba246b59f16908a36eb1c">&#9670;&nbsp;</a></span>SWPOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWPOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) This is the software POR reset. Writing the key value to this register will trigger a POR to the system. This will cause a reset to all blocks except for registers in clock gen, RTC, power management unit, the stimer, and the power management unit. <br  />
 </p>

</div>
</div>
<a id="a0acd03a6edfeca0f3b300f8f93cf8ff5" name="a0acd03a6edfeca0f3b300f8f93cf8ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acd03a6edfeca0f3b300f8f93cf8ff5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SWPOR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21a79b482bce0f60d5f0048a5bfc6759" name="a21a79b482bce0f60d5f0048a5bfc6759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a79b482bce0f60d5f0048a5bfc6759">&#9670;&nbsp;</a></span>SWPORKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWPORKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] 0xD4 generates a software POR reset. <br  />
 </p>

</div>
</div>
<a id="abf88453900df06682fa5792741e8bedb" name="abf88453900df06682fa5792741e8bedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf88453900df06682fa5792741e8bedb">&#9670;&nbsp;</a></span>SWRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Reset was a initiated by SW POR or AIRCR Reset. <br  />
 </p>

</div>
</div>
<a id="a295674eceab55fad91cbedba52b5b9df" name="a295674eceab55fad91cbedba52b5b9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295674eceab55fad91cbedba52b5b9df">&#9670;&nbsp;</a></span>WDREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Watchdog Timer Reset Enable. NOTE: The WDT module must also be configured for WDT reset. This includes enabling the RESEN bit in WDTCFG register in Watch dog timer block. <br  />
 </p>

</div>
</div>
<a id="aeb1303242bff65d7fccc20c1a7b7850f" name="aeb1303242bff65d7fccc20c1a7b7850f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1303242bff65d7fccc20c1a7b7850f">&#9670;&nbsp;</a></span>WDRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WDRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Reset was initiated by a Watchdog Timer Reset. <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_s_t_g_e_n___type.html">RSTGEN_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
