-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity detectCorner is
port (
    video_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    video_in_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    video_in_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    video_out_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    video_out_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    video_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    video_in_TVALID : IN STD_LOGIC;
    video_in_TREADY : OUT STD_LOGIC;
    threshold_ap_vld : IN STD_LOGIC;
    video_out_TVALID : OUT STD_LOGIC;
    video_out_TREADY : IN STD_LOGIC );
end;


architecture behav of detectCorner is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "detectCorner_detectCorner,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.281250,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=27,HLS_SYN_DSP=0,HLS_SYN_FF=3499,HLS_SYN_LUT=5893,HLS_VERSION=2020_1}";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_ap_start : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_start_full_n : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_ap_done : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_ap_continue : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_ap_idle : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_ap_ready : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_start_out : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_start_write : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_video_in_TREADY : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_img_in_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal Loop_loop_height_proc1013_U0_img_in_data_write : STD_LOGIC;
    signal Loop_loop_height_proc1013_U0_threshold_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_loop_height_proc1013_U0_threshold_out_write : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_start : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_done : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_continue : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_idle : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_ready : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_img_in_4217_read : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_img_gray_src_4221_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xfrgb2gray_1080_1920_U0_img_gray_src_4221_write : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_img_rgb_src_4219_din : STD_LOGIC_VECTOR (23 downto 0);
    signal xfrgb2gray_1080_1920_U0_img_rgb_src_4219_write : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_ap_start : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_ap_done : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_ap_continue : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_ap_idle : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_ap_ready : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_start_out : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_start_write : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_img_gray_src_data_read : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_img_rgb_src_data_read : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_img_gray_dst_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal fast_0_0_1080_1920_1_U0_img_gray_dst_data_write : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_img_rgb_dst_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write : STD_LOGIC;
    signal fast_0_0_1080_1920_1_U0_threshold_read : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_ap_start : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_ap_done : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_ap_continue : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_ap_idle : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_ap_ready : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_start_out : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_start_write : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_img_gray_dst_4222_read : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_img_rgb_dst_4220_read : STD_LOGIC;
    signal xfgray2rgb_1080_1920_U0_img_out_4218_din : STD_LOGIC_VECTOR (23 downto 0);
    signal xfgray2rgb_1080_1920_U0_img_out_4218_write : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_ap_start : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_ap_done : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_ap_continue : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_ap_idle : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_ap_ready : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_img_out_data_read : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_video_out_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal Loop_loop_height_proc911_U0_video_out_TVALID : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_video_out_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_loop_height_proc911_U0_video_out_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_loop_height_proc911_U0_video_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc911_U0_video_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc911_U0_video_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc911_U0_video_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal img_in_data_full_n : STD_LOGIC;
    signal img_in_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_in_data_empty_n : STD_LOGIC;
    signal threshold_c_full_n : STD_LOGIC;
    signal threshold_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal threshold_c_empty_n : STD_LOGIC;
    signal img_gray_src_data_full_n : STD_LOGIC;
    signal img_gray_src_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_gray_src_data_empty_n : STD_LOGIC;
    signal img_rgb_src_data_full_n : STD_LOGIC;
    signal img_rgb_src_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_rgb_src_data_empty_n : STD_LOGIC;
    signal img_gray_dst_data_full_n : STD_LOGIC;
    signal img_gray_dst_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_gray_dst_data_empty_n : STD_LOGIC;
    signal img_rgb_dst_data_full_n : STD_LOGIC;
    signal img_rgb_dst_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_rgb_dst_data_empty_n : STD_LOGIC;
    signal img_out_data_full_n : STD_LOGIC;
    signal img_out_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_out_data_empty_n : STD_LOGIC;
    signal start_for_xfrgb2gray_1080_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfrgb2gray_1080_1920_U0_full_n : STD_LOGIC;
    signal start_for_xfrgb2gray_1080_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfrgb2gray_1080_1920_U0_empty_n : STD_LOGIC;
    signal start_for_fast_0_0_1080_1920_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fast_0_0_1080_1920_1_U0_full_n : STD_LOGIC;
    signal start_for_fast_0_0_1080_1920_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fast_0_0_1080_1920_1_U0_empty_n : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_start_full_n : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_start_write : STD_LOGIC;
    signal start_for_xfgray2rgb_1080_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfgray2rgb_1080_1920_U0_full_n : STD_LOGIC;
    signal start_for_xfgray2rgb_1080_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfgray2rgb_1080_1920_U0_empty_n : STD_LOGIC;
    signal start_for_Loop_loop_height_proc911_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_loop_height_proc911_U0_full_n : STD_LOGIC;
    signal start_for_Loop_loop_height_proc911_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_loop_height_proc911_U0_empty_n : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_start_full_n : STD_LOGIC;
    signal Loop_loop_height_proc911_U0_start_write : STD_LOGIC;

    component detectCorner_Loop_loop_height_proc1013 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        video_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        video_in_TVALID : IN STD_LOGIC;
        video_in_TREADY : OUT STD_LOGIC;
        video_in_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        video_in_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_in_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_in_data_full_n : IN STD_LOGIC;
        img_in_data_write : OUT STD_LOGIC;
        threshold : IN STD_LOGIC_VECTOR (31 downto 0);
        threshold_ap_vld : IN STD_LOGIC;
        threshold_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        threshold_out_full_n : IN STD_LOGIC;
        threshold_out_write : OUT STD_LOGIC );
    end component;


    component detectCorner_xfrgb2gray_1080_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_in_4217_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_in_4217_empty_n : IN STD_LOGIC;
        img_in_4217_read : OUT STD_LOGIC;
        img_gray_src_4221_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_gray_src_4221_full_n : IN STD_LOGIC;
        img_gray_src_4221_write : OUT STD_LOGIC;
        img_rgb_src_4219_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_rgb_src_4219_full_n : IN STD_LOGIC;
        img_rgb_src_4219_write : OUT STD_LOGIC );
    end component;


    component detectCorner_fast_0_0_1080_1920_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        img_gray_src_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_gray_src_data_empty_n : IN STD_LOGIC;
        img_gray_src_data_read : OUT STD_LOGIC;
        img_rgb_src_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_rgb_src_data_empty_n : IN STD_LOGIC;
        img_rgb_src_data_read : OUT STD_LOGIC;
        img_gray_dst_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_gray_dst_data_full_n : IN STD_LOGIC;
        img_gray_dst_data_write : OUT STD_LOGIC;
        img_rgb_dst_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_rgb_dst_data_full_n : IN STD_LOGIC;
        img_rgb_dst_data_write : OUT STD_LOGIC;
        threshold_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        threshold_empty_n : IN STD_LOGIC;
        threshold_read : OUT STD_LOGIC );
    end component;


    component detectCorner_xfgray2rgb_1080_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        img_gray_dst_4222_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_gray_dst_4222_empty_n : IN STD_LOGIC;
        img_gray_dst_4222_read : OUT STD_LOGIC;
        img_rgb_dst_4220_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_rgb_dst_4220_empty_n : IN STD_LOGIC;
        img_rgb_dst_4220_read : OUT STD_LOGIC;
        img_out_4218_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_out_4218_full_n : IN STD_LOGIC;
        img_out_4218_write : OUT STD_LOGIC );
    end component;


    component detectCorner_Loop_loop_height_proc911 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_out_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_out_data_empty_n : IN STD_LOGIC;
        img_out_data_read : OUT STD_LOGIC;
        video_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        video_out_TVALID : OUT STD_LOGIC;
        video_out_TREADY : IN STD_LOGIC;
        video_out_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        video_out_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        video_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component detectCorner_fifo_w24_d1920_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component detectCorner_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component detectCorner_fifo_w8_d1920_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component detectCorner_start_for_xfrgb2gray_1080_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component detectCorner_start_for_fast_0_0_1080_1920_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component detectCorner_start_for_xfgray2rgb_1080_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component detectCorner_start_for_Loop_loop_height_proc911_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Loop_loop_height_proc1013_U0 : component detectCorner_Loop_loop_height_proc1013
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_loop_height_proc1013_U0_ap_start,
        start_full_n => Loop_loop_height_proc1013_U0_start_full_n,
        ap_done => Loop_loop_height_proc1013_U0_ap_done,
        ap_continue => Loop_loop_height_proc1013_U0_ap_continue,
        ap_idle => Loop_loop_height_proc1013_U0_ap_idle,
        ap_ready => Loop_loop_height_proc1013_U0_ap_ready,
        start_out => Loop_loop_height_proc1013_U0_start_out,
        start_write => Loop_loop_height_proc1013_U0_start_write,
        video_in_TDATA => video_in_TDATA,
        video_in_TVALID => video_in_TVALID,
        video_in_TREADY => Loop_loop_height_proc1013_U0_video_in_TREADY,
        video_in_TKEEP => video_in_TKEEP,
        video_in_TSTRB => video_in_TSTRB,
        video_in_TUSER => video_in_TUSER,
        video_in_TLAST => video_in_TLAST,
        video_in_TID => video_in_TID,
        video_in_TDEST => video_in_TDEST,
        img_in_data_din => Loop_loop_height_proc1013_U0_img_in_data_din,
        img_in_data_full_n => img_in_data_full_n,
        img_in_data_write => Loop_loop_height_proc1013_U0_img_in_data_write,
        threshold => threshold,
        threshold_ap_vld => threshold_ap_vld,
        threshold_out_din => Loop_loop_height_proc1013_U0_threshold_out_din,
        threshold_out_full_n => threshold_c_full_n,
        threshold_out_write => Loop_loop_height_proc1013_U0_threshold_out_write);

    xfrgb2gray_1080_1920_U0 : component detectCorner_xfrgb2gray_1080_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => xfrgb2gray_1080_1920_U0_ap_start,
        ap_done => xfrgb2gray_1080_1920_U0_ap_done,
        ap_continue => xfrgb2gray_1080_1920_U0_ap_continue,
        ap_idle => xfrgb2gray_1080_1920_U0_ap_idle,
        ap_ready => xfrgb2gray_1080_1920_U0_ap_ready,
        img_in_4217_dout => img_in_data_dout,
        img_in_4217_empty_n => img_in_data_empty_n,
        img_in_4217_read => xfrgb2gray_1080_1920_U0_img_in_4217_read,
        img_gray_src_4221_din => xfrgb2gray_1080_1920_U0_img_gray_src_4221_din,
        img_gray_src_4221_full_n => img_gray_src_data_full_n,
        img_gray_src_4221_write => xfrgb2gray_1080_1920_U0_img_gray_src_4221_write,
        img_rgb_src_4219_din => xfrgb2gray_1080_1920_U0_img_rgb_src_4219_din,
        img_rgb_src_4219_full_n => img_rgb_src_data_full_n,
        img_rgb_src_4219_write => xfrgb2gray_1080_1920_U0_img_rgb_src_4219_write);

    fast_0_0_1080_1920_1_U0 : component detectCorner_fast_0_0_1080_1920_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => fast_0_0_1080_1920_1_U0_ap_start,
        start_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
        ap_done => fast_0_0_1080_1920_1_U0_ap_done,
        ap_continue => fast_0_0_1080_1920_1_U0_ap_continue,
        ap_idle => fast_0_0_1080_1920_1_U0_ap_idle,
        ap_ready => fast_0_0_1080_1920_1_U0_ap_ready,
        start_out => fast_0_0_1080_1920_1_U0_start_out,
        start_write => fast_0_0_1080_1920_1_U0_start_write,
        img_gray_src_data_dout => img_gray_src_data_dout,
        img_gray_src_data_empty_n => img_gray_src_data_empty_n,
        img_gray_src_data_read => fast_0_0_1080_1920_1_U0_img_gray_src_data_read,
        img_rgb_src_data_dout => img_rgb_src_data_dout,
        img_rgb_src_data_empty_n => img_rgb_src_data_empty_n,
        img_rgb_src_data_read => fast_0_0_1080_1920_1_U0_img_rgb_src_data_read,
        img_gray_dst_data_din => fast_0_0_1080_1920_1_U0_img_gray_dst_data_din,
        img_gray_dst_data_full_n => img_gray_dst_data_full_n,
        img_gray_dst_data_write => fast_0_0_1080_1920_1_U0_img_gray_dst_data_write,
        img_rgb_dst_data_din => fast_0_0_1080_1920_1_U0_img_rgb_dst_data_din,
        img_rgb_dst_data_full_n => img_rgb_dst_data_full_n,
        img_rgb_dst_data_write => fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write,
        threshold_dout => threshold_c_dout,
        threshold_empty_n => threshold_c_empty_n,
        threshold_read => fast_0_0_1080_1920_1_U0_threshold_read);

    xfgray2rgb_1080_1920_U0 : component detectCorner_xfgray2rgb_1080_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => xfgray2rgb_1080_1920_U0_ap_start,
        start_full_n => start_for_Loop_loop_height_proc911_U0_full_n,
        ap_done => xfgray2rgb_1080_1920_U0_ap_done,
        ap_continue => xfgray2rgb_1080_1920_U0_ap_continue,
        ap_idle => xfgray2rgb_1080_1920_U0_ap_idle,
        ap_ready => xfgray2rgb_1080_1920_U0_ap_ready,
        start_out => xfgray2rgb_1080_1920_U0_start_out,
        start_write => xfgray2rgb_1080_1920_U0_start_write,
        img_gray_dst_4222_dout => img_gray_dst_data_dout,
        img_gray_dst_4222_empty_n => img_gray_dst_data_empty_n,
        img_gray_dst_4222_read => xfgray2rgb_1080_1920_U0_img_gray_dst_4222_read,
        img_rgb_dst_4220_dout => img_rgb_dst_data_dout,
        img_rgb_dst_4220_empty_n => img_rgb_dst_data_empty_n,
        img_rgb_dst_4220_read => xfgray2rgb_1080_1920_U0_img_rgb_dst_4220_read,
        img_out_4218_din => xfgray2rgb_1080_1920_U0_img_out_4218_din,
        img_out_4218_full_n => img_out_data_full_n,
        img_out_4218_write => xfgray2rgb_1080_1920_U0_img_out_4218_write);

    Loop_loop_height_proc911_U0 : component detectCorner_Loop_loop_height_proc911
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_loop_height_proc911_U0_ap_start,
        ap_done => Loop_loop_height_proc911_U0_ap_done,
        ap_continue => Loop_loop_height_proc911_U0_ap_continue,
        ap_idle => Loop_loop_height_proc911_U0_ap_idle,
        ap_ready => Loop_loop_height_proc911_U0_ap_ready,
        img_out_data_dout => img_out_data_dout,
        img_out_data_empty_n => img_out_data_empty_n,
        img_out_data_read => Loop_loop_height_proc911_U0_img_out_data_read,
        video_out_TDATA => Loop_loop_height_proc911_U0_video_out_TDATA,
        video_out_TVALID => Loop_loop_height_proc911_U0_video_out_TVALID,
        video_out_TREADY => video_out_TREADY,
        video_out_TKEEP => Loop_loop_height_proc911_U0_video_out_TKEEP,
        video_out_TSTRB => Loop_loop_height_proc911_U0_video_out_TSTRB,
        video_out_TUSER => Loop_loop_height_proc911_U0_video_out_TUSER,
        video_out_TLAST => Loop_loop_height_proc911_U0_video_out_TLAST,
        video_out_TID => Loop_loop_height_proc911_U0_video_out_TID,
        video_out_TDEST => Loop_loop_height_proc911_U0_video_out_TDEST);

    img_in_data_U : component detectCorner_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1013_U0_img_in_data_din,
        if_full_n => img_in_data_full_n,
        if_write => Loop_loop_height_proc1013_U0_img_in_data_write,
        if_dout => img_in_data_dout,
        if_empty_n => img_in_data_empty_n,
        if_read => xfrgb2gray_1080_1920_U0_img_in_4217_read);

    threshold_c_U : component detectCorner_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1013_U0_threshold_out_din,
        if_full_n => threshold_c_full_n,
        if_write => Loop_loop_height_proc1013_U0_threshold_out_write,
        if_dout => threshold_c_dout,
        if_empty_n => threshold_c_empty_n,
        if_read => fast_0_0_1080_1920_1_U0_threshold_read);

    img_gray_src_data_U : component detectCorner_fifo_w8_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfrgb2gray_1080_1920_U0_img_gray_src_4221_din,
        if_full_n => img_gray_src_data_full_n,
        if_write => xfrgb2gray_1080_1920_U0_img_gray_src_4221_write,
        if_dout => img_gray_src_data_dout,
        if_empty_n => img_gray_src_data_empty_n,
        if_read => fast_0_0_1080_1920_1_U0_img_gray_src_data_read);

    img_rgb_src_data_U : component detectCorner_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfrgb2gray_1080_1920_U0_img_rgb_src_4219_din,
        if_full_n => img_rgb_src_data_full_n,
        if_write => xfrgb2gray_1080_1920_U0_img_rgb_src_4219_write,
        if_dout => img_rgb_src_data_dout,
        if_empty_n => img_rgb_src_data_empty_n,
        if_read => fast_0_0_1080_1920_1_U0_img_rgb_src_data_read);

    img_gray_dst_data_U : component detectCorner_fifo_w8_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fast_0_0_1080_1920_1_U0_img_gray_dst_data_din,
        if_full_n => img_gray_dst_data_full_n,
        if_write => fast_0_0_1080_1920_1_U0_img_gray_dst_data_write,
        if_dout => img_gray_dst_data_dout,
        if_empty_n => img_gray_dst_data_empty_n,
        if_read => xfgray2rgb_1080_1920_U0_img_gray_dst_4222_read);

    img_rgb_dst_data_U : component detectCorner_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fast_0_0_1080_1920_1_U0_img_rgb_dst_data_din,
        if_full_n => img_rgb_dst_data_full_n,
        if_write => fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write,
        if_dout => img_rgb_dst_data_dout,
        if_empty_n => img_rgb_dst_data_empty_n,
        if_read => xfgray2rgb_1080_1920_U0_img_rgb_dst_4220_read);

    img_out_data_U : component detectCorner_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfgray2rgb_1080_1920_U0_img_out_4218_din,
        if_full_n => img_out_data_full_n,
        if_write => xfgray2rgb_1080_1920_U0_img_out_4218_write,
        if_dout => img_out_data_dout,
        if_empty_n => img_out_data_empty_n,
        if_read => Loop_loop_height_proc911_U0_img_out_data_read);

    start_for_xfrgb2gray_1080_1920_U0_U : component detectCorner_start_for_xfrgb2gray_1080_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xfrgb2gray_1080_1920_U0_din,
        if_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
        if_write => Loop_loop_height_proc1013_U0_start_write,
        if_dout => start_for_xfrgb2gray_1080_1920_U0_dout,
        if_empty_n => start_for_xfrgb2gray_1080_1920_U0_empty_n,
        if_read => xfrgb2gray_1080_1920_U0_ap_ready);

    start_for_fast_0_0_1080_1920_1_U0_U : component detectCorner_start_for_fast_0_0_1080_1920_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_fast_0_0_1080_1920_1_U0_din,
        if_full_n => start_for_fast_0_0_1080_1920_1_U0_full_n,
        if_write => Loop_loop_height_proc1013_U0_start_write,
        if_dout => start_for_fast_0_0_1080_1920_1_U0_dout,
        if_empty_n => start_for_fast_0_0_1080_1920_1_U0_empty_n,
        if_read => fast_0_0_1080_1920_1_U0_ap_ready);

    start_for_xfgray2rgb_1080_1920_U0_U : component detectCorner_start_for_xfgray2rgb_1080_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xfgray2rgb_1080_1920_U0_din,
        if_full_n => start_for_xfgray2rgb_1080_1920_U0_full_n,
        if_write => fast_0_0_1080_1920_1_U0_start_write,
        if_dout => start_for_xfgray2rgb_1080_1920_U0_dout,
        if_empty_n => start_for_xfgray2rgb_1080_1920_U0_empty_n,
        if_read => xfgray2rgb_1080_1920_U0_ap_ready);

    start_for_Loop_loop_height_proc911_U0_U : component detectCorner_start_for_Loop_loop_height_proc911_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_loop_height_proc911_U0_din,
        if_full_n => start_for_Loop_loop_height_proc911_U0_full_n,
        if_write => xfgray2rgb_1080_1920_U0_start_write,
        if_dout => start_for_Loop_loop_height_proc911_U0_dout,
        if_empty_n => start_for_Loop_loop_height_proc911_U0_empty_n,
        if_read => Loop_loop_height_proc911_U0_ap_ready);




    Loop_loop_height_proc1013_U0_ap_continue <= ap_const_logic_1;
    Loop_loop_height_proc1013_U0_ap_start <= ap_const_logic_1;
    Loop_loop_height_proc1013_U0_start_full_n <= (start_for_xfrgb2gray_1080_1920_U0_full_n and start_for_fast_0_0_1080_1920_1_U0_full_n);
    Loop_loop_height_proc911_U0_ap_continue <= ap_const_logic_1;
    Loop_loop_height_proc911_U0_ap_start <= start_for_Loop_loop_height_proc911_U0_empty_n;
    Loop_loop_height_proc911_U0_start_full_n <= ap_const_logic_1;
    Loop_loop_height_proc911_U0_start_write <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    fast_0_0_1080_1920_1_U0_ap_continue <= ap_const_logic_1;
    fast_0_0_1080_1920_1_U0_ap_start <= start_for_fast_0_0_1080_1920_1_U0_empty_n;
    start_for_Loop_loop_height_proc911_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_fast_0_0_1080_1920_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xfgray2rgb_1080_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xfrgb2gray_1080_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    video_in_TREADY <= Loop_loop_height_proc1013_U0_video_in_TREADY;
    video_out_TDATA <= Loop_loop_height_proc911_U0_video_out_TDATA;
    video_out_TDEST <= Loop_loop_height_proc911_U0_video_out_TDEST;
    video_out_TID <= Loop_loop_height_proc911_U0_video_out_TID;
    video_out_TKEEP <= Loop_loop_height_proc911_U0_video_out_TKEEP;
    video_out_TLAST <= Loop_loop_height_proc911_U0_video_out_TLAST;
    video_out_TSTRB <= Loop_loop_height_proc911_U0_video_out_TSTRB;
    video_out_TUSER <= Loop_loop_height_proc911_U0_video_out_TUSER;
    video_out_TVALID <= Loop_loop_height_proc911_U0_video_out_TVALID;
    xfgray2rgb_1080_1920_U0_ap_continue <= ap_const_logic_1;
    xfgray2rgb_1080_1920_U0_ap_start <= start_for_xfgray2rgb_1080_1920_U0_empty_n;
    xfrgb2gray_1080_1920_U0_ap_continue <= ap_const_logic_1;
    xfrgb2gray_1080_1920_U0_ap_start <= start_for_xfrgb2gray_1080_1920_U0_empty_n;
    xfrgb2gray_1080_1920_U0_start_full_n <= ap_const_logic_1;
    xfrgb2gray_1080_1920_U0_start_write <= ap_const_logic_0;
end behav;
