library ieee;
use ieee.std_logic_1164.all;

entity PCupdate is
	port(clk : in std_logic;
		  reset : in std_logic;
		  zero : in std_logic;
		  PCSource: in std_logic_vector(1 downto 0);
		  PCWrite : in std_logic;
		  PCWriteCond : in std_logic;
		  PC4 : in std_logic_vector(31 downto 0);
		  BTA : in std_logic_vector(31 downto 0);
		  jAddr : in std_logic_vector(25 downto 0);
pc : out std_logic_vector
(31 downto
0));
end PCupdate;