Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 28 19:10:19 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line20/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line22/sclk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line65/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line77/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line84/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 286 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.561        0.000                      0                  512        0.179        0.000                      0                  512        4.500        0.000                       0                   271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.561        0.000                      0                  512        0.179        0.000                      0                  512        4.500        0.000                       0                   271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.123ns (31.020%)  route 4.721ns (68.980%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.322    11.037    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.328    11.365 r  nolabel_line71/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.631    11.996    nolabel_line71/oled_data[10]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  nolabel_line71/oled_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.515    14.856    nolabel_line71/clock_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  nolabel_line71/oled_data_reg[10]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.524    14.557    nolabel_line71/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 2.123ns (30.219%)  route 4.902ns (69.781%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.510    11.224    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.328    11.552 r  nolabel_line71/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.625    12.178    nolabel_line71/oled_data[15]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  nolabel_line71/oled_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.447    14.788    nolabel_line71/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line71/oled_data_reg[14]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.808    nolabel_line71/oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 2.123ns (30.258%)  route 4.893ns (69.742%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.510    11.224    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.328    11.552 r  nolabel_line71/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.616    12.169    nolabel_line71/oled_data[15]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  nolabel_line71/oled_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.447    14.788    nolabel_line71/clock_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  nolabel_line71/oled_data_reg[11]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y38          FDRE (Setup_fdre_C_CE)      -0.169    14.844    nolabel_line71/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 2.123ns (30.283%)  route 4.888ns (69.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.510    11.224    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.328    11.552 r  nolabel_line71/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.611    12.163    nolabel_line71/oled_data[15]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[12]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.875    nolabel_line71/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 2.123ns (30.283%)  route 4.888ns (69.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.510    11.224    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.328    11.552 r  nolabel_line71/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.611    12.163    nolabel_line71/oled_data[15]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[15]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.875    nolabel_line71/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 2.123ns (30.283%)  route 4.888ns (69.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.510    11.224    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.328    11.552 r  nolabel_line71/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.611    12.163    nolabel_line71/oled_data[15]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.875    nolabel_line71/oled_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 2.123ns (30.283%)  route 4.888ns (69.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.510    11.224    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I2_O)        0.328    11.552 r  nolabel_line71/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.611    12.163    nolabel_line71/oled_data[15]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  nolabel_line71/oled_data_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.875    nolabel_line71/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.123ns (31.624%)  route 4.590ns (68.376%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.322    11.037    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.328    11.365 r  nolabel_line71/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.501    11.866    nolabel_line71/oled_data[10]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  nolabel_line71/oled_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  nolabel_line71/oled_data_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    14.651    nolabel_line71/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.123ns (31.624%)  route 4.590ns (68.376%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.322    11.037    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.328    11.365 r  nolabel_line71/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.501    11.866    nolabel_line71/oled_data[10]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  nolabel_line71/oled_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  nolabel_line71/oled_data_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    14.651    nolabel_line71/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 nolabel_line71/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 2.123ns (31.624%)  route 4.590ns (68.376%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.631     5.152    nolabel_line71/clock_IBUF_BUFG
    SLICE_X2Y34          FDSE                                         r  nolabel_line71/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDSE (Prop_fdse_C_Q)         0.478     5.630 f  nolabel_line71/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.103     6.733    nolabel_line71/oled_data_reg[5]_14[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.321     7.054 r  nolabel_line71/oled_data[15]_i_165/O
                         net (fo=8, routed)           0.620     7.674    nolabel_line71/oled_data[15]_i_165_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I2_O)        0.328     8.002 r  nolabel_line71/oled_data[15]_i_245/O
                         net (fo=1, routed)           0.000     8.002    nolabel_line71/oled_data[15]_i_245_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.400 r  nolabel_line71/oled_data_reg[15]_i_99/CO[3]
                         net (fo=3, routed)           0.924     9.324    nolabel_line71/oled_data_reg[15]_i_99_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124     9.448 f  nolabel_line71/oled_data[15]_i_23/O
                         net (fo=3, routed)           1.121    10.569    nolabel_line71/oled_data_reg[5]_9
    SLICE_X6Y38          LUT4 (Prop_lut4_I2_O)        0.146    10.715 r  nolabel_line71/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.322    11.037    nolabel_line71/oled_data[15]_i_5_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.328    11.365 r  nolabel_line71/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.501    11.866    nolabel_line71/oled_data[10]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  nolabel_line71/oled_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.514    14.855    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  nolabel_line71/oled_data_reg[8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    14.651    nolabel_line71/oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  2.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.862%)  route 0.126ns (47.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line71/nolabel_line24/value_reg[7]/Q
                         net (fo=3, routed)           0.126     1.742    nolabel_line71/nolabel_line24/value[7]
    SLICE_X5Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.072     1.563    nolabel_line71/nolabel_line24/peak_vol_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.220%)  route 0.124ns (46.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line71/nolabel_line24/value_reg[8]/Q
                         net (fo=3, routed)           0.124     1.740    nolabel_line71/nolabel_line24/value[8]
    SLICE_X5Y42          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[8]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070     1.561    nolabel_line71/nolabel_line24/peak_vol_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line71/nolabel_line24/value_reg[10]/Q
                         net (fo=3, routed)           0.127     1.743    nolabel_line71/nolabel_line24/value[10]
    SLICE_X5Y42          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[10]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070     1.561    nolabel_line71/nolabel_line24/peak_vol_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.541%)  route 0.111ns (40.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  nolabel_line71/nolabel_line24/value_reg[9]/Q
                         net (fo=3, routed)           0.111     1.751    nolabel_line71/nolabel_line24/value[9]
    SLICE_X5Y42          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[9]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.072     1.563    nolabel_line71/nolabel_line24/peak_vol_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.869%)  route 0.117ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.594     1.477    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  nolabel_line71/nolabel_line24/value_reg[6]/Q
                         net (fo=3, routed)           0.117     1.742    nolabel_line71/nolabel_line24/value[6]
    SLICE_X5Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[6]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.016     1.528    nolabel_line71/nolabel_line24/peak_vol_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line77/COUNT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line77/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.231ns (63.230%)  route 0.134ns (36.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.558     1.441    nolabel_line71/nolabel_line77/clock_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  nolabel_line71/nolabel_line77/COUNT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line71/nolabel_line77/COUNT_reg[21]/Q
                         net (fo=3, routed)           0.078     1.661    nolabel_line71/nolabel_line77/COUNT_reg[21]
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.706 r  nolabel_line71/nolabel_line77/SLOW_CLOCK_i_4__2/O
                         net (fo=1, routed)           0.056     1.761    nolabel_line71/nolabel_line77/SLOW_CLOCK_i_4__2_n_0
    SLICE_X10Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.806 r  nolabel_line71/nolabel_line77/SLOW_CLOCK_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line71/nolabel_line77/SLOW_CLOCK_i_1__1_n_0
    SLICE_X10Y19         FDRE                                         r  nolabel_line71/nolabel_line77/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.826     1.953    nolabel_line71/nolabel_line77/clock_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  nolabel_line71/nolabel_line77/SLOW_CLOCK_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.120     1.574    nolabel_line71/nolabel_line77/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.708%)  route 0.180ns (52.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.594     1.477    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line71/nolabel_line24/value_reg[4]/Q
                         net (fo=3, routed)           0.180     1.821    nolabel_line71/nolabel_line24/value[4]
    SLICE_X5Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[4]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.070     1.582    nolabel_line71/nolabel_line24/peak_vol_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.858%)  route 0.172ns (51.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.594     1.477    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line71/nolabel_line24/value_reg[2]/Q
                         net (fo=3, routed)           0.172     1.813    nolabel_line71/nolabel_line24/value[2]
    SLICE_X4Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.051     1.563    nolabel_line71/nolabel_line24/peak_vol_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  nolabel_line71/nolabel_line24/count_reg[0]/Q
                         net (fo=4, routed)           0.186     1.825    nolabel_line71/nolabel_line24/count[0]
    SLICE_X6Y41          LUT1 (Prop_lut1_I0_O)        0.043     1.868 r  nolabel_line71/nolabel_line24/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    nolabel_line71/nolabel_line24/count[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.133     1.608    nolabel_line71/nolabel_line24/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line65/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line65/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.587     1.470    nolabel_line71/nolabel_line65/clock_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  nolabel_line71/nolabel_line65/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line71/nolabel_line65/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.729    nolabel_line71/nolabel_line65/COUNT_reg[31]
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  nolabel_line71/nolabel_line65/COUNT_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.837    nolabel_line71/nolabel_line65/COUNT_reg[28]_i_1__1_n_4
    SLICE_X5Y17          FDRE                                         r  nolabel_line71/nolabel_line65/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.856     1.983    nolabel_line71/nolabel_line65/clock_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  nolabel_line71/nolabel_line65/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line71/nolabel_line65/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44    nolabel_line71/nolabel_line20/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45    nolabel_line71/nolabel_line20/COUNT_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    nolabel_line71/nolabel_line20/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    nolabel_line71/nolabel_line20/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    nolabel_line71/nolabel_line20/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    nolabel_line71/nolabel_line20/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    nolabel_line71/nolabel_line20/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    nolabel_line71/nolabel_line20/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    nolabel_line71/nolabel_line20/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   nolabel_line71/nolabel_line77/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   nolabel_line71/nolabel_line84/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    nolabel_line71/oled_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    nolabel_line71/nolabel_line20/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    nolabel_line71/nolabel_line20/COUNT_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   nolabel_line71/nolabel_line84/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   nolabel_line71/nolabel_line84/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   nolabel_line71/nolabel_line84/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   nolabel_line71/nolabel_line84/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   nolabel_line71/nolabel_line84/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   nolabel_line71/nolabel_line84/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    nolabel_line71/nolabel_line22/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    nolabel_line71/nolabel_line22/count2_reg[10]/C



