Warning: didn't find mapping for signal name fu_export_test_debug_result
Warning: didn't find mapping for signal name fu_export_test_debug_internal
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.globals.all;
use work.util.all;
use work.imem_mau.all;
use work.stratix_export_test_params.all;

entity stratix_export_test is

  port (
    clk : in std_logic;
    rstx : in std_logic;
    STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
    fu_export_test_debug_result : out std_logic_vector(fu_export_test_dataw-1 downto 0);
    fu_export_test_debug_internal : out std_logic);

end stratix_export_test;

architecture structural of stratix_export_test is


  component toplevel
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      pc_init : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_LSU_dmem_data_in : in std_logic_vector(fu_LSU_dataw-1 downto 0);
      fu_LSU_dmem_data_out : out std_logic_vector(fu_LSU_dataw-1 downto 0);
      fu_LSU_dmem_addr : out std_logic_vector(fu_LSU_addrw-2-1 downto 0);
      fu_LSU_dmem_mem_en_x : out std_logic_vector(1-1 downto 0);
      fu_LSU_dmem_wr_en_x : out std_logic_vector(1-1 downto 0);
      fu_LSU_dmem_bytemask : out std_logic_vector(fu_LSU_dataw/8-1 downto 0);
      fu_export_test_debug_result : out std_logic_vector(fu_export_test_dataw-1 downto 0);
      fu_export_test_debug_internal : out std_logic_vector(1-1 downto 0));
  end component;

  component altera_onchip_rom_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      q : out std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0));
  end component;

  component altera_onchip_ram_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(22-1 downto 0);
      byteena : in std_logic_vector(4-1 downto 0);
      q : out std_logic_vector(32-1 downto 0);
      data : in std_logic_vector(32-1 downto 0);
      clken : in std_logic;
      wren : in std_logic);
  end component;

  component util_inverter
    port (
      data_in : in std_logic;
      data_out : out std_logic);
  end component;


begin

  core_busy_wire <= '0';
  onchip_imem_address_wire <= core_imem_addr_wire;
  core_imem_data_wire <= onchip_imem_q_wire;
  core_pc_init_wire <= (others => '0');
  core_fu_LSU_dmem_data_in_wire <= onchip_dmem_q_wire;
  onchip_dmem_data_wire <= core_fu_LSU_dmem_data_out_wire;
  onchip_dmem_address_wire <= core_fu_LSU_dmem_addr_wire;
  fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire <= core_fu_LSU_dmem_mem_en_x_wire(0);
  fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire <= core_fu_LSU_dmem_wr_en_x_wire(0);
  onchip_dmem_byteena_wire <= core_fu_LSU_dmem_bytemask_wire;
  onchip_dmem_clken_wire <= fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire;
  onchip_dmem_wren_wire <= fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire;
  ground_signal <= (others => '0');

  core : toplevel
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      pc_init => core_pc_init_wire,
      fu_leds_STRATIXII_LED => STRATIXII_LED,
      fu_LSU_dmem_data_in => core_fu_LSU_dmem_data_in_wire,
      fu_LSU_dmem_data_out => core_fu_LSU_dmem_data_out_wire,
      fu_LSU_dmem_addr => core_fu_LSU_dmem_addr_wire,
      fu_LSU_dmem_mem_en_x => core_fu_LSU_dmem_mem_en_x_wire,
      fu_LSU_dmem_wr_en_x => core_fu_LSU_dmem_wr_en_x_wire,
      fu_LSU_dmem_bytemask => core_fu_LSU_dmem_bytemask_wire,
      fu_export_test_debug_result => fu_export_test_debug_result,
      fu_export_test_debug_internal(0) => fu_export_test_debug_internal);

  onchip_imem : altera_onchip_rom_comp
    port map (
      clock => clk,
      address => onchip_imem_address_wire,
      q => onchip_imem_q_wire);

  onchip_dmem : altera_onchip_ram_comp
    port map (
      clock => clk,
      address => onchip_dmem_address_wire,
      byteena => onchip_dmem_byteena_wire,
      q => onchip_dmem_q_wire,
      data => onchip_dmem_data_wire,
      clken => onchip_dmem_clken_wire,
      wren => onchip_dmem_wren_wire);

  fu_LSU_dmem_mem_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_LSU_dmem_mem_en_x_util_inverter_data_in_wire,
      data_out => fu_LSU_dmem_mem_en_x_util_inverter_data_out_wire);

  fu_LSU_dmem_wr_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_LSU_dmem_wr_en_x_util_inverter_data_in_wire,
      data_out => fu_LSU_dmem_wr_en_x_util_inverter_data_out_wire);

end structural;
