/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000000.0;
	SIMULATION_TIME = 30000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

USER_TYPE("|SCOMP_SRAM|SCOMP:inst|STATE")
{
	VALUES = "STATE.RESET_PC", "STATE.FETCH", "STATE.DECODE", "STATE.EX_LOAD", "STATE.EX_STORE", "STATE.EX_STORE2", "STATE.EX_ILOAD", "STATE.EX_ISTORE", "STATE.EX_LOADI", "STATE.EX_ADD", "STATE.EX_SUB", "STATE.EX_ADDI", "STATE.EX_JUMP", "STATE.EX_JNEG", "STATE.EX_JPOS", "STATE.EX_JZERO", "STATE.EX_CALL", "STATE.EX_RETURN", "STATE.EX_RETI", "STATE.EX_AND", "STATE.EX_OR", "STATE.EX_XOR", "STATE.EX_SHIFT", "STATE.EX_IN", "STATE.EX_IN2", "STATE.EX_OUT", "STATE.EX_OUT2";
}

USER_TYPE("|SCOMP_SRAM|SRAM_CONTROLLER:inst7|STATE")
{
	VALUES = "STATE.IDLE", "STATE.WARM_UP", "STATE.READ_PREP", "STATE.READ_DONE", "STATE.WRITE_ADDR_PREP", "STATE.WRITE_WE_ASSERT", "STATE.WRITE_WAIT", "STATE.WRITE_LOCK";
}

SIGNAL("clk_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("reset_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_addr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_addr[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_dq")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_dq[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_oe_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_we_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "|SCOMP_SRAM|SCOMP:inst|STATE";
}

SIGNAL("io_cycle")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_write")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("divider 2242")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 1743")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 925")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|ADDR[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SRAM_CONTROLLER:inst7|ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "|SCOMP_SRAM|SRAM_CONTROLLER:inst7|STATE";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = BURIED;
	PARENT = "";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("SRAM_CONTROLLER:inst7|SRAM_ADDR[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = BURIED;
	PARENT = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
}

SIGNAL("sram_ub_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_lb_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_ce_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("divider 815")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("clk_50")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 50000;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("reset_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 999980.0;
	}
}

TRANSITION_LIST("sram_addr[17]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[16]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[15]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[14]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[13]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[12]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[11]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[10]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[9]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[8]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[7]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[6]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[5]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[4]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[3]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[2]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 6068.359;
		LEVEL 1 FOR 5360.0;
		LEVEL 0 FOR 4960.0;
		LEVEL 1 FOR 13611.641;
	}
}

TRANSITION_LIST("sram_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3668.315;
		LEVEL 1 FOR 2400.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 2960.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 11131.685;
	}
}

TRANSITION_LIST("sram_dq[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.438;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.445;
			LEVEL 0 FOR 99.581;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 97.529;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 2.445;
		LEVEL 0 FOR 99.581;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 97.529;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.326;
			LEVEL 0 FOR 377.229;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 2.326;
		LEVEL 0 FOR 377.229;
		LEVEL Z FOR 10751.03;
	}
}

TRANSITION_LIST("sram_dq[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.928;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.321;
			LEVEL 0 FOR 98.779;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 99.455;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.321;
		LEVEL 0 FOR 98.779;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 99.455;
		LEVEL Z FOR 1840.422;
		LEVEL 1 FOR 1.226;
		LEVEL 0 FOR 0.549;
		LEVEL 1 FOR 0.795;
		LEVEL 0 FOR 376.985;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 1.226;
		LEVEL 0 FOR 378.329;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 1.226;
		LEVEL 0 FOR 1.344;
		LEVEL 1 FOR 0.607;
		LEVEL 0 FOR 376.378;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 1.226;
		LEVEL 0 FOR 378.329;
		LEVEL Z FOR 10750.54;
	}
}

TRANSITION_LIST("sram_dq[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.646;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.014;
			LEVEL 0 FOR 100.242;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 98.299;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.014;
		LEVEL 0 FOR 100.242;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 98.299;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.649;
			LEVEL 0 FOR 376.906;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 2.649;
		LEVEL 0 FOR 376.906;
		LEVEL Z FOR 10750.822;
	}
}

TRANSITION_LIST("sram_dq[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.898;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.227;
			LEVEL 0 FOR 99.937;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 97.391;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 2.227;
		LEVEL 0 FOR 99.937;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 97.391;
		LEVEL Z FOR 1840.422;
		LEVEL 1 FOR 2.495;
		LEVEL 0 FOR 0.759;
		LEVEL 1 FOR 0.385;
		LEVEL 0 FOR 375.916;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 2100.445;
			LEVEL 1 FOR 2.495;
			LEVEL 0 FOR 377.06;
		}
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 2.495;
		LEVEL 0 FOR 377.06;
		LEVEL Z FOR 10750.57;
	}
}

TRANSITION_LIST("sram_dq[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.39;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.647;
			LEVEL 0 FOR 98.128;
			LEVEL 1 FOR 880.639;
			LEVEL 0 FOR 99.141;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.647;
		LEVEL 0 FOR 98.128;
		LEVEL 1 FOR 880.639;
		LEVEL 0 FOR 99.141;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.222;
			LEVEL 0 FOR 377.333;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 2.222;
		LEVEL 0 FOR 377.333;
		LEVEL Z FOR 10751.078;
	}
}

TRANSITION_LIST("sram_dq[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.4;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.301;
			LEVEL 0 FOR 98.537;
			LEVEL 1 FOR 880.516;
			LEVEL 0 FOR 99.201;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.301;
		LEVEL 0 FOR 98.537;
		LEVEL 1 FOR 880.516;
		LEVEL 0 FOR 99.201;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.768;
			LEVEL 0 FOR 376.787;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 2.768;
		LEVEL 0 FOR 376.787;
		LEVEL Z FOR 10751.068;
	}
}

TRANSITION_LIST("sram_dq[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.438;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.132;
			LEVEL 0 FOR 98.761;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 98.662;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 2.132;
		LEVEL 0 FOR 98.761;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 98.662;
		LEVEL Z FOR 1840.422;
		LEVEL 1 FOR 2.934;
		LEVEL 0 FOR 376.621;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 2100.445;
			LEVEL 1 FOR 2.411;
			LEVEL 0 FOR 377.144;
		}
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 2.411;
		LEVEL 0 FOR 377.144;
		LEVEL Z FOR 10751.03;
	}
}

TRANSITION_LIST("sram_dq[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.928;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.572;
			LEVEL 0 FOR 99.047;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 98.936;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.572;
		LEVEL 0 FOR 99.047;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 98.936;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 2.467;
			LEVEL 0 FOR 377.088;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 2.534;
		LEVEL 0 FOR 377.021;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 2.467;
		LEVEL 0 FOR 377.088;
		LEVEL Z FOR 10750.54;
	}
}

TRANSITION_LIST("sram_dq[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1310.344;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.17;
			LEVEL 0 FOR 98.772;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 98.647;
			LEVEL Z FOR 1320.411;
		}
		LEVEL 1 FOR 2.17;
		LEVEL 0 FOR 98.772;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 98.647;
		LEVEL Z FOR 1840.388;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.899;
			LEVEL 0 FOR 377.69;
			LEVEL Z FOR 2100.411;
		}
		LEVEL 1 FOR 1.899;
		LEVEL 0 FOR 377.69;
		LEVEL Z FOR 10750.09;
	}
}

TRANSITION_LIST("sram_dq[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1310.23;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 99.423;
			LEVEL 1 FOR 880.0;
			LEVEL 0 FOR 100.28;
			LEVEL Z FOR 1320.297;
		}
		LEVEL 0 FOR 99.423;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 100.28;
		LEVEL Z FOR 1840.388;
		LEVEL 1 FOR 1.24;
		LEVEL 0 FOR 0.94;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 377.003;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 2100.411;
			LEVEL 1 FOR 1.24;
			LEVEL 0 FOR 378.349;
		}
		LEVEL Z FOR 2100.411;
		LEVEL 1 FOR 1.24;
		LEVEL 0 FOR 378.349;
		LEVEL Z FOR 10750.09;
	}
}

TRANSITION_LIST("sram_dq[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.908;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.083;
			LEVEL 0 FOR 98.163;
			LEVEL 1 FOR 880.066;
			LEVEL 0 FOR 100.243;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.083;
		LEVEL 0 FOR 98.163;
		LEVEL 1 FOR 880.066;
		LEVEL 0 FOR 100.243;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.659;
			LEVEL 0 FOR 377.896;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 1.659;
		LEVEL 0 FOR 377.896;
		LEVEL Z FOR 10750.56;
	}
}

TRANSITION_LIST("sram_dq[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.351;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.187;
			LEVEL 0 FOR 99.111;
			LEVEL 1 FOR 880.859;
			LEVEL 0 FOR 98.398;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.187;
		LEVEL 0 FOR 99.111;
		LEVEL 1 FOR 880.859;
		LEVEL 0 FOR 98.398;
		LEVEL Z FOR 1840.422;
		LEVEL 1 FOR 1.044;
		LEVEL 0 FOR 1.759;
		LEVEL 1 FOR 0.255;
		LEVEL 0 FOR 376.497;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 2100.445;
			LEVEL 1 FOR 1.044;
			LEVEL 0 FOR 378.511;
		}
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 1.044;
		LEVEL 0 FOR 378.511;
		LEVEL Z FOR 10751.117;
	}
}

TRANSITION_LIST("sram_dq[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.438;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 1.649;
			LEVEL 0 FOR 98.936;
			LEVEL 1 FOR 880.111;
			LEVEL 0 FOR 98.859;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 1.649;
		LEVEL 0 FOR 98.936;
		LEVEL 1 FOR 880.111;
		LEVEL 0 FOR 98.859;
		LEVEL Z FOR 1840.422;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 3.488;
			LEVEL 0 FOR 376.067;
			LEVEL Z FOR 2100.445;
		}
		LEVEL 1 FOR 3.488;
		LEVEL 0 FOR 376.067;
		LEVEL Z FOR 10751.03;
	}
}

TRANSITION_LIST("sram_dq[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.361;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 2.023;
			LEVEL 0 FOR 98.608;
			LEVEL 1 FOR 880.577;
			LEVEL 0 FOR 98.347;
			LEVEL Z FOR 1320.445;
		}
		LEVEL 1 FOR 2.023;
		LEVEL 0 FOR 98.608;
		LEVEL 1 FOR 978.924;
		LEVEL Z FOR 1840.422;
		LEVEL 1 FOR 4.409;
		LEVEL 0 FOR 375.146;
		NODE
		{
			REPEAT = 2;
			LEVEL Z FOR 2100.445;
			LEVEL 1 FOR 2.051;
			LEVEL 0 FOR 377.504;
		}
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 2.051;
		LEVEL 0 FOR 2.358;
		LEVEL 1 FOR 375.146;
		LEVEL Z FOR 10751.107;
	}
}

TRANSITION_LIST("sram_dq[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1309.438;
		LEVEL 1 FOR 0.626;
		LEVEL 0 FOR 99.682;
		LEVEL 1 FOR 879.736;
		LEVEL 0 FOR 99.511;
		LEVEL Z FOR 1320.445;
		LEVEL 1 FOR 0.626;
		LEVEL 0 FOR 99.682;
		LEVEL 1 FOR 979.247;
		LEVEL Z FOR 1320.445;
		LEVEL 1 FOR 1079.555;
		LEVEL Z FOR 1320.445;
		LEVEL 1 FOR 980.044;
		LEVEL 0 FOR 99.511;
		LEVEL Z FOR 1840.422;
		LEVEL 1 FOR 2.388;
		LEVEL 0 FOR 0.801;
		LEVEL 1 FOR 0.256;
		LEVEL 0 FOR 376.11;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 2.388;
		LEVEL 0 FOR 1.057;
		LEVEL 1 FOR 376.11;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 3.189;
		LEVEL 0 FOR 0.256;
		LEVEL 1 FOR 376.11;
		LEVEL Z FOR 2100.445;
		LEVEL 1 FOR 3.445;
		LEVEL 0 FOR 376.11;
		LEVEL Z FOR 10751.03;
	}
}

TRANSITION_LIST("sram_dq[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1310.484;
		LEVEL 1 FOR 0.98;
		LEVEL 0 FOR 98.554;
		LEVEL 1 FOR 980.055;
		LEVEL Z FOR 1320.411;
		LEVEL 1 FOR 980.027;
		LEVEL 0 FOR 99.562;
		LEVEL Z FOR 1320.411;
		LEVEL 1 FOR 0.98;
		LEVEL 0 FOR 98.554;
		LEVEL 1 FOR 980.055;
		LEVEL Z FOR 1320.411;
		LEVEL 1 FOR 980.027;
		LEVEL 0 FOR 99.562;
		LEVEL Z FOR 1840.388;
		LEVEL 1 FOR 2.124;
		LEVEL 0 FOR 0.258;
		LEVEL 1 FOR 377.207;
		LEVEL Z FOR 2100.411;
		LEVEL 1 FOR 2.382;
		LEVEL 0 FOR 377.207;
		LEVEL Z FOR 2100.411;
		LEVEL 1 FOR 2.124;
		LEVEL 0 FOR 0.983;
		LEVEL 1 FOR 376.482;
		LEVEL Z FOR 2100.411;
		LEVEL 1 FOR 2.382;
		LEVEL 0 FOR 377.207;
		LEVEL Z FOR 10749.95;
	}
}

TRANSITION_LIST("sram_oe_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 27.836;
		LEVEL 1 FOR 11400.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 380.0;
			LEVEL 1 FOR 2100.0;
		}
		LEVEL 0 FOR 380.0;
		LEVEL 1 FOR 10752.164;
	}
}

TRANSITION_LIST("sram_we_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 28.322;
		LEVEL 1 FOR 1260.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 1080.0;
			LEVEL 1 FOR 1320.0;
		}
		LEVEL 0 FOR 1080.0;
		LEVEL 1 FOR 20431.678;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.537;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.463;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.547;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.453;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.556;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.444;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.532;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.468;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.536;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.464;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.532;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.468;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.53;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.47;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.53;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.47;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.53;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.47;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.534;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.466;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.556;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.444;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.53;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.47;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.536;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 4960.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 11409.464;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2910.534;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 1920.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 1120.0;
		LEVEL 0 FOR 3040.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 480.0;
			LEVEL 0 FOR 2000.0;
		}
		LEVEL 1 FOR 480.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 9409.466;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4190.532;
		LEVEL 1 FOR 4800.0;
		LEVEL 0 FOR 5200.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 4080.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 9969.468;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1790.53;
		LEVEL 1 FOR 2400.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 2400.0;
		LEVEL 0 FOR 2720.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 1600.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 1600.0;
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 1600.0;
		LEVEL 0 FOR 640.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 9969.47;
	}
}

TRANSITION_LIST("SCOMP:inst|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.RESET_PC FOR 190.537;
		LEVEL Undefined FOR 0.01;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_LOADI FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_LOADI FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_LOAD FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_STORE FOR 80.0;
		LEVEL STATE.EX_STORE2 FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_ADDI FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 79.996;
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.EX_JNEG FOR 79.996;
		NODE
		{
			REPEAT = 38;
			LEVEL Undefined FOR 0.004;
			LEVEL STATE.FETCH FOR 80.0;
			LEVEL STATE.DECODE FOR 79.996;
			LEVEL Undefined FOR 0.004;
			LEVEL STATE.EX_JUMP FOR 79.996;
		}
		LEVEL Undefined FOR 0.004;
		LEVEL STATE.FETCH FOR 49.453;
	}
}

TRANSITION_LIST("io_cycle")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1234.584;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 80.0;
			LEVEL 0 FOR 1040.0;
			LEVEL 1 FOR 80.0;
			LEVEL 0 FOR 1200.0;
		}
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 1040.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 1760.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 80.0;
			LEVEL 0 FOR 160.0;
			LEVEL 1 FOR 160.0;
			LEVEL 0 FOR 2080.0;
		}
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 10765.416;
	}
}

TRANSITION_LIST("io_write")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1155.699;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 880.0;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 1040.0;
		}
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 880.0;
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 1600.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 2240.0;
		}
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 11004.301;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[17]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[16]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[15]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[14]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[13]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[12]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[11]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[10]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[9]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[8]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[7]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[6]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[5]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[4]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[3]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[2]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5982.919;
		LEVEL 1 FOR 5360.0;
		LEVEL 0 FOR 4960.0;
		LEVEL 1 FOR 13697.081;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|ADDR[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3582.91;
		LEVEL 1 FOR 2400.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 2960.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 11217.09;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.IDLE FOR 1162.926;
		NODE
		{
			REPEAT = 3;
			LEVEL STATE.WARM_UP FOR 80.0;
			LEVEL STATE.WRITE_ADDR_PREP FOR 20.0;
			LEVEL STATE.WRITE_WE_ASSERT FOR 20.0;
			LEVEL STATE.WRITE_WAIT FOR 1080.0;
			LEVEL STATE.WRITE_LOCK FOR 160.0;
			LEVEL STATE.IDLE FOR 1040.0;
		}
		LEVEL STATE.WARM_UP FOR 80.0;
		LEVEL STATE.WRITE_ADDR_PREP FOR 20.0;
		LEVEL STATE.WRITE_WE_ASSERT FOR 20.0;
		LEVEL STATE.WRITE_WAIT FOR 1080.0;
		LEVEL STATE.WRITE_LOCK FOR 160.0;
		LEVEL STATE.IDLE FOR 1600.0;
		NODE
		{
			REPEAT = 3;
			LEVEL STATE.WARM_UP FOR 80.0;
			LEVEL STATE.READ_PREP FOR 240.0;
			LEVEL STATE.READ_DONE FOR 160.0;
			LEVEL STATE.IDLE FOR 2000.0;
		}
		LEVEL STATE.WARM_UP FOR 80.0;
		LEVEL STATE.READ_PREP FOR 240.0;
		LEVEL STATE.READ_DONE FOR 160.0;
		LEVEL STATE.IDLE FOR 10757.074;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[17]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[16]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[15]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[14]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[13]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[12]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[11]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[10]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[9]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[8]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[7]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[6]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[5]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[4]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[3]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[2]")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 6063.254;
		LEVEL 1 FOR 5360.0;
		LEVEL 0 FOR 4960.0;
		LEVEL 1 FOR 13616.746;
	}
}

TRANSITION_LIST("SRAM_CONTROLLER:inst7|SRAM_ADDR[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 3663.254;
		LEVEL 1 FOR 2400.0;
		LEVEL 0 FOR 2400.0;
		LEVEL 1 FOR 2960.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 2480.0;
		LEVEL 0 FOR 2480.0;
		LEVEL 1 FOR 11136.746;
	}
}

TRANSITION_LIST("sram_ub_n")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_lb_n")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

TRANSITION_LIST("sram_ce_n")
{
	NODE
	{
		REPEAT = 1;
			LEVEL 0 FOR 30000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "clk_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "reset_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 2242";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
	CHILDREN = 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
	CHILDREN = 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_oe_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
	CHILDREN = 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|ADDR[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Signed;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 40;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
	CHILDREN = 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 68;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 69;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 70;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 71;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 72;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 73;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 74;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 75;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 76;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|SRAM_ADDR[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 77;
	TREE_LEVEL = 1;
	PARENT = 59;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_CONTROLLER:inst7|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_we_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 1743";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
	CHILDREN = 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 82;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 83;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 84;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 85;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 86;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 87;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 88;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 89;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 90;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 91;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 92;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 93;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 94;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 95;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 96;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 97;
	TREE_LEVEL = 1;
	PARENT = 81;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_cycle";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_write";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 925";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "sram_ub_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_lb_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_ce_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 815";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

TIME_BAR
{
	TIME = 3668266;
	MASTER = TRUE;
}
;
