module top_module(
    output reg zero
);

initial begin
    zero = 1'b0; // Assign a constant LOW value to the output
end

endmodule
