<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3777" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3777{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3777{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3777{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3777{left:70px;bottom:793px;letter-spacing:-0.09px;}
#t5_3777{left:156px;bottom:793px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_3777{left:70px;bottom:769px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t7_3777{left:70px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3777{left:70px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3777{left:70px;bottom:719px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_3777{left:70px;bottom:702px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tb_3777{left:70px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_3777{left:70px;bottom:661px;letter-spacing:-0.16px;word-spacing:-1.48px;}
#td_3777{left:70px;bottom:644px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#te_3777{left:816px;bottom:651px;}
#tf_3777{left:831px;bottom:644px;letter-spacing:-0.05px;}
#tg_3777{left:70px;bottom:627px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_3777{left:70px;bottom:236px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ti_3777{left:70px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3777{left:241px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.02px;}
#tk_3777{left:337px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tl_3777{left:293px;bottom:1049px;letter-spacing:0.12px;word-spacing:0.04px;}
#tm_3777{left:75px;bottom:1027px;letter-spacing:-0.15px;}
#tn_3777{left:145px;bottom:1027px;letter-spacing:-0.17px;word-spacing:0.08px;}
#to_3777{left:297px;bottom:1027px;letter-spacing:-0.12px;}
#tp_3777{left:384px;bottom:1027px;letter-spacing:-0.12px;}
#tq_3777{left:75px;bottom:1002px;letter-spacing:-0.13px;}
#tr_3777{left:75px;bottom:985px;letter-spacing:-0.1px;}
#ts_3777{left:145px;bottom:1002px;letter-spacing:-0.13px;}
#tt_3777{left:297px;bottom:1002px;letter-spacing:-0.12px;}
#tu_3777{left:384px;bottom:1002px;letter-spacing:-0.13px;}
#tv_3777{left:145px;bottom:978px;letter-spacing:-0.15px;}
#tw_3777{left:298px;bottom:978px;letter-spacing:-0.12px;}
#tx_3777{left:384px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_3777{left:145px;bottom:953px;letter-spacing:-0.15px;}
#tz_3777{left:298px;bottom:953px;letter-spacing:-0.12px;}
#t10_3777{left:384px;bottom:953px;letter-spacing:-0.12px;}
#t11_3777{left:145px;bottom:929px;letter-spacing:-0.15px;}
#t12_3777{left:298px;bottom:929px;letter-spacing:-0.12px;}
#t13_3777{left:384px;bottom:929px;letter-spacing:-0.11px;}
#t14_3777{left:384px;bottom:912px;letter-spacing:-0.11px;}
#t15_3777{left:145px;bottom:888px;letter-spacing:-0.13px;}
#t16_3777{left:297px;bottom:888px;letter-spacing:-0.12px;}
#t17_3777{left:384px;bottom:888px;letter-spacing:-0.13px;}
#t18_3777{left:145px;bottom:863px;letter-spacing:-0.15px;}
#t19_3777{left:298px;bottom:863px;letter-spacing:-0.12px;}
#t1a_3777{left:384px;bottom:863px;letter-spacing:-0.12px;}
#t1b_3777{left:384px;bottom:846px;letter-spacing:-0.12px;}
#t1c_3777{left:304px;bottom:288px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1d_3777{left:405px;bottom:288px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1e_3777{left:140px;bottom:329px;letter-spacing:0.01px;}
#t1f_3777{left:302px;bottom:334px;letter-spacing:-0.08px;}
#t1g_3777{left:464px;bottom:334px;letter-spacing:-0.08px;}
#t1h_3777{left:627px;bottom:333px;letter-spacing:-0.08px;}
#t1i_3777{left:141px;bottom:418px;letter-spacing:0.01px;}
#t1j_3777{left:303px;bottom:423px;letter-spacing:0.01px;}
#t1k_3777{left:465px;bottom:422px;letter-spacing:-0.08px;}
#t1l_3777{left:631px;bottom:421px;}
#t1m_3777{left:778px;bottom:422px;}
#t1n_3777{left:167px;bottom:490px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1o_3777{left:330px;bottom:490px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1p_3777{left:492px;bottom:490px;letter-spacing:-0.22px;word-spacing:0.82px;}
#t1q_3777{left:684px;bottom:490px;letter-spacing:-0.11px;}
#t1r_3777{left:162px;bottom:566px;letter-spacing:-0.14px;}

.s1_3777{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3777{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3777{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3777{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3777{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3777{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3777{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3777{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3777{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3777{font-size:15px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3777" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3777Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3777" style="-webkit-user-select: none;"><object width="935" height="1210" data="3777/3777.svg" type="image/svg+xml" id="pdf3777" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3777" class="t s1_3777">Vol. 3B </span><span id="t2_3777" class="t s1_3777">20-69 </span>
<span id="t3_3777" class="t s2_3777">PERFORMANCE MONITORING </span>
<span id="t4_3777" class="t s3_3777">20.3.9.3 </span><span id="t5_3777" class="t s3_3777">Performance Metrics </span>
<span id="t6_3777" class="t s4_3777">The Ice Lake core PMU provides built-in support for Top-down Microarchitecture Analysis (TMA) method level 1 </span>
<span id="t7_3777" class="t s4_3777">metrics. These metrics are always available to cross-validate performance observations, freeing general purpose </span>
<span id="t8_3777" class="t s4_3777">counters to count other events in high counter utilization scenarios. For more details about the method, refer to </span>
<span id="t9_3777" class="t s4_3777">Top-Down Analysis Method chapter (Appendix B.1) of the Intel® 64 and IA-32 Architectures Optimization Refer- </span>
<span id="ta_3777" class="t s4_3777">ence Manual. </span>
<span id="tb_3777" class="t s4_3777">A new MSR called MSR_PERF_METRICS reports the metrics directly. Software can check (and/or expose to its </span>
<span id="tc_3777" class="t s4_3777">guests) the availability of the PERF_METRICS feature using IA32_PERF_CAPABILITIES.PERF_METRICS_AVAILABLE </span>
<span id="td_3777" class="t s4_3777">(bit 15). For additional details on this MSR, refer to Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="te_3777" class="t s5_3777">® </span>
<span id="tf_3777" class="t s4_3777">64 </span>
<span id="tg_3777" class="t s4_3777">and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="th_3777" class="t s4_3777">This register exposes the four TMA Level 1 metrics. The lower 32 bits are divided into four 8-bit fields, as shown by </span>
<span id="ti_3777" class="t s4_3777">the above figure, each of which is an integer fraction of 255. </span>
<span id="tj_3777" class="t s6_3777">Table 20-49. </span><span id="tk_3777" class="t s6_3777">MSR_OFFCORE_RSP_x Snoop Info Field Definition </span>
<span id="tl_3777" class="t s6_3777">(Processors Based on Ice Lake Microarchitecture) </span>
<span id="tm_3777" class="t s7_3777">Subtype </span><span id="tn_3777" class="t s7_3777">Bit Name </span><span id="to_3777" class="t s7_3777">Offset </span><span id="tp_3777" class="t s7_3777">Description </span>
<span id="tq_3777" class="t s8_3777">Snoop </span>
<span id="tr_3777" class="t s8_3777">Info </span>
<span id="ts_3777" class="t s8_3777">Reserved </span><span id="tt_3777" class="t s8_3777">30 </span><span id="tu_3777" class="t s8_3777">Reserved. </span>
<span id="tv_3777" class="t s8_3777">SNOOP_NOT_NEEDED </span><span id="tw_3777" class="t s8_3777">32 </span><span id="tx_3777" class="t s8_3777">No snoop was needed to satisfy the request. </span>
<span id="ty_3777" class="t s8_3777">SNOOP_MISS </span><span id="tz_3777" class="t s8_3777">33 </span><span id="t10_3777" class="t s8_3777">A snoop was sent and none of the snooped caches contained the cacheline. </span>
<span id="t11_3777" class="t s8_3777">SNOOP_HIT_NO_FWD </span><span id="t12_3777" class="t s8_3777">34 </span><span id="t13_3777" class="t s8_3777">A snoop was sent and hit in at least one snooped cache. The unmodified </span>
<span id="t14_3777" class="t s8_3777">cacheline was not forwarded back, because the L3 already has a valid copy. </span>
<span id="t15_3777" class="t s8_3777">Reserved </span><span id="t16_3777" class="t s8_3777">35 </span><span id="t17_3777" class="t s8_3777">Reserved. </span>
<span id="t18_3777" class="t s8_3777">SNOOP_HITM </span><span id="t19_3777" class="t s8_3777">36 </span><span id="t1a_3777" class="t s8_3777">A snoop was sent and the cacheline was found modified in another core's </span>
<span id="t1b_3777" class="t s8_3777">caches. The modified cacheline was forwarded to the requesting core. </span>
<span id="t1c_3777" class="t s6_3777">Figure 20-37. </span><span id="t1d_3777" class="t s6_3777">MSR_PERF_METRICS Definition </span>
<span id="t1e_3777" class="t s9_3777">63 </span>
<span id="t1f_3777" class="t s9_3777">55 </span><span id="t1g_3777" class="t s9_3777">47 </span><span id="t1h_3777" class="t s9_3777">39 </span>
<span id="t1i_3777" class="t s9_3777">31 </span>
<span id="t1j_3777" class="t s9_3777">23 </span><span id="t1k_3777" class="t s9_3777">15 </span><span id="t1l_3777" class="t s9_3777">7 </span><span id="t1m_3777" class="t s9_3777">0 </span>
<span id="t1n_3777" class="t sa_3777">Backend Bound </span><span id="t1o_3777" class="t sa_3777">Frontend Bound </span><span id="t1p_3777" class="t sa_3777">Bad Speculation </span><span id="t1q_3777" class="t sa_3777">Retiring </span>
<span id="t1r_3777" class="t sa_3777">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
