{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663866998900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663866998900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 14:16:38 2022 " "Processing started: Thu Sep 22 14:16:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663866998900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866998900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_verilog -c mips_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_verilog -c mips_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663866998900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663866999138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663866999138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ula.v(22) " "Verilog HDL information at ula.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "ula.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ula.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663867003690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ula.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.v(22) " "Verilog HDL information at regfile.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "regfile.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1663867003691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=>\";  expecting \";\" data_memory.v(32) " "Verilog HDL syntax error at data_memory.v(32) near text: \"=>\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "data_memory.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/data_memory.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1663867003694 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "data_memory data_memory.v(1) " "Ignored design unit \"data_memory\" at data_memory.v(1) due to previous errors" {  } { { "data_memory.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/data_memory.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1663867003694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file data_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrol " "Found entity 1: ctrol" {  } { { "ctrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ctrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file int_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_mem " "Found entity 1: int_mem" {  } { { "int_mem.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/int_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulactrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ulactrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulactrol " "Found entity 1: ulactrol" {  } { { "ulactrol.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/ulactrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_verilog.v 7 7 " "Found 7 design units, including 7 entities, in source file mips_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_NBits " "Found entity 1: Mux_4x1_NBits" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2x1_NBits " "Found entity 2: Mux_2x1_NBits" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""} { "Info" "ISGN_ENTITY_NAME" "3 Addr32_0 " "Found entity 3: Addr32_0" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""} { "Info" "ISGN_ENTITY_NAME" "4 DIG_BitExtender " "Found entity 4: DIG_BitExtender" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""} { "Info" "ISGN_ENTITY_NAME" "5 Shift32 " "Found entity 5: Shift32" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""} { "Info" "ISGN_ENTITY_NAME" "6 Addr32_1 " "Found entity 6: Addr32_1" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""} { "Info" "ISGN_ENTITY_NAME" "7 mips_verilog " "Found entity 7: mips_verilog" {  } { { "mips_verilog.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/mips_verilog.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663867003700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/output_files/mips_verilog.map.smsg " "Generated suppressed messages file C:/Users/Vicen/Downloads/TESTE/32bits-mips_verilog/output_files/mips_verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003709 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663867003730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 14:16:43 2022 " "Processing ended: Thu Sep 22 14:16:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663867003730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663867003730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663867003730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867003730 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663867004305 ""}
