TimeQuest Timing Analyzer report for LoQritas
Mon Jun 17 23:28:46 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 15. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 16. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 17. Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 21. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 22. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 23. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 24. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'
 25. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 27. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 85C Model Metastability Report
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 51. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 52. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 53. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 54. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 55. Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 59. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 60. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 61. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
 62. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 63. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 65. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. Slow 1200mV 0C Model Metastability Report
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 88. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 89. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 90. Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'
 92. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
 93. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 96. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 97. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
 98. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 99. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'
100. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
102. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Fast 1200mV 0C Model Metastability Report
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Board Trace Model Assignments
127. Input Transition Times
128. Slow Corner Signal Integrity Metrics
129. Fast Corner Signal Integrity Metrics
130. Setup Transfers
131. Hold Transfers
132. Recovery Transfers
133. Removal Transfers
134. Report TCCS
135. Report RSKM
136. Unconstrained Paths
137. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LoQritas                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdiez:CAP10|CAPclk                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|CAPclk }                                ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 625.000 ; 1.6 MHz    ; 0.000 ; 312.500 ; 50.00      ; 125       ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DIV800|altpll_component|auto_generated|pll1|inclk[0]  ; { DIV800|altpll_component|auto_generated|pll1|clk[0] }  ;
; GPIO1_D[8]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400 }                         ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 57.33 MHz   ; 57.33 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 162.6 MHz   ; 162.6 MHz       ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 251.38 MHz  ; 251.38 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 356.0 MHz   ; 356.0 MHz       ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 850.34 MHz  ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.174 ; -283.379      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.809 ; -33.594       ;
; GPIO1_D[8]                                          ; -0.088 ; -0.336        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.092  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.146  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.243  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.210  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.600 ; -1.748        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.291 ; -2.189        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.045  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.361  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.385  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.390  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.568  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.500 ; -2.800        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.014 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[8]                                          ; -3.000  ; -15.324       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174  ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.393   ; 0.000         ;
; CLOCK_50                                            ; 4.815   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.647   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.253 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                    ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.174 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.788     ; 1.904      ;
; -3.153 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.790     ; 1.881      ;
; -3.135 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.799     ; 1.854      ;
; -3.097 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.785     ; 1.830      ;
; -3.091 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 4.015      ;
; -3.091 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 4.015      ;
; -3.091 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 4.015      ;
; -3.071 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.995      ;
; -3.071 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.995      ;
; -3.071 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.995      ;
; -3.059 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.786     ; 1.791      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.059 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.984      ;
; -3.042 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.790     ; 1.770      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.039 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.964      ;
; -3.037 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.789     ; 1.766      ;
; -3.036 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.799     ; 1.755      ;
; -3.000 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.778     ; 1.740      ;
; -2.990 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.793     ; 1.715      ;
; -2.955 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.774     ; 1.699      ;
; -2.955 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.780     ; 1.693      ;
; -2.914 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.838      ;
; -2.914 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.838      ;
; -2.914 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.838      ;
; -2.897 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.795     ; 1.620      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.882 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.807      ;
; -2.873 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.787     ; 1.604      ;
; -2.871 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.784     ; 1.605      ;
; -2.870 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.797     ; 1.591      ;
; -2.855 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.802     ; 1.571      ;
; -2.845 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.784     ; 1.579      ;
; -2.837 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.793     ; 1.562      ;
; -2.822 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.784     ; 1.556      ;
; -2.815 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.773     ; 1.560      ;
; -2.809 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.784     ; 1.543      ;
; -2.792 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.716      ;
; -2.792 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.716      ;
; -2.792 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.716      ;
; -2.788 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.712      ;
; -2.788 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.712      ;
; -2.788 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.071     ; 3.712      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.760 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.685      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.756 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.070     ; 3.681      ;
; -2.745 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.793     ; 1.470      ;
; -2.740 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.784     ; 1.474      ;
; -2.732 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.775     ; 1.475      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.809 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.977     ; 0.827      ;
; -1.757 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.691      ;
; -1.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.977     ; 0.762      ;
; -1.704 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.638      ;
; -1.700 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.634      ;
; -1.662 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.594      ;
; -1.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.550      ;
; -1.492 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.424      ;
; -1.442 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.374      ;
; -1.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.366      ;
; -1.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.362      ;
; -1.404 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.336      ;
; -1.381 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.315      ;
; -1.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.308      ;
; -1.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 2.296      ;
; -1.312 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.246      ;
; -1.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.231      ;
; -1.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.059     ; 2.231      ;
; -1.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.188      ;
; -1.236 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.170      ;
; -1.234 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 2.168      ;
; -0.967 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.901      ;
; -0.911 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.845      ;
; -0.900 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.834      ;
; -0.895 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.829      ;
; -0.862 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.796      ;
; -0.852 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.786      ;
; -0.845 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.779      ;
; -0.814 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.748      ;
; -0.519 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.453      ;
; -0.518 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.452      ;
; -0.514 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.448      ;
; -0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.441      ;
; -0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.432      ;
; -0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.430      ;
; -0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.422      ;
; -0.487 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.418      ;
; -0.388 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.321      ;
; -0.384 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.317      ;
; -0.381 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.314      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.291      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.290      ;
; -0.351 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.285      ;
; -0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.279      ;
; -0.308 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.408      ;
; -0.228 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.162      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.161      ;
; -0.226 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.160      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.159      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.159      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.159      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.059     ; 1.159      ;
; -0.222 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.154      ;
; -0.222 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.154      ;
; -0.219 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.151      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.150      ;
; -0.205 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.139      ;
; -0.191 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.124      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.123      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.123      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.122      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.122      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.121      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.119      ;
; -0.184 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.117      ;
; -0.181 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.114      ;
; -0.180 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.113      ;
; -0.180 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.113      ;
; -0.179 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.112      ;
; -0.129 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.229      ;
; -0.097 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.028      ;
; -0.089 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.189      ;
; -0.084 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.184      ;
; -0.073 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.173      ;
; -0.069 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.003      ;
; -0.061 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.187      ; 3.163      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.987      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.974      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.973      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.973      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.971      ;
; -0.038 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.971      ;
; -0.036 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.969      ;
; -0.033 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.133      ;
; -0.030 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.963      ;
; -0.029 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.187      ; 3.131      ;
; -0.029 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.962      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.028 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.961      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.961      ;
; -0.025 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.959      ;
; -0.025 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.958      ;
; -0.020 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.120      ;
; -0.012 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.112      ;
; -0.012 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.185      ; 3.112      ;
; -0.002 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.187      ; 3.104      ;
; 0.000  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 2.187      ; 3.102      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.931      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.837      ;
; -0.084 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.833      ;
; -0.083 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.832      ;
; -0.081 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.830      ;
; -0.078 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.827      ;
; -0.069 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.818      ;
; -0.067 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.816      ;
; 0.061  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.254      ; 0.688      ;
; 0.245  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.689      ;
; 0.247  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.687      ;
; 0.274  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.275  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                        ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.092 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.892      ; 1.504      ;
; 0.577 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.892      ; 1.519      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.146 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.200     ; 0.659      ;
; 0.318 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.243   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.309      ; 0.710      ;
; 0.283   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.308      ; 0.659      ;
; 0.328   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.310      ; 0.626      ;
; 0.795   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.310      ; 0.659      ;
; 0.810   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.309      ; 0.643      ;
; 0.816   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.308      ; 0.626      ;
; 310.511 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.921      ;
; 310.869 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.562      ;
; 311.091 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.341      ;
; 311.112 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.319      ;
; 311.280 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.155      ;
; 311.297 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 1.137      ;
; 311.310 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.125      ;
; 311.312 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.123      ;
; 311.419 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.060     ; 1.016      ;
; 311.707 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.061     ; 0.727      ;
; 623.311 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.062     ; 1.622      ;
; 623.893 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 1.041      ;
; 623.956 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.978      ;
; 624.049 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.063     ; 0.883      ;
; 624.206 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.728      ;
; 624.206 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.728      ;
; 624.275 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.659      ;
; 624.297 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.061     ; 0.637      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.210 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 6.113      ;
; 1.267 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.581     ; 6.069      ;
; 1.280 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 6.058      ;
; 1.354 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 5.994      ;
; 1.419 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.910      ;
; 1.496 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.827      ;
; 1.519 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.804      ;
; 1.521 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.802      ;
; 1.576 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.581     ; 5.760      ;
; 1.578 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.581     ; 5.758      ;
; 1.588 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.750      ;
; 1.589 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.749      ;
; 1.621 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.936     ; 5.360      ;
; 1.624 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.930     ; 5.363      ;
; 1.660 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.673      ;
; 1.662 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.662      ;
; 1.663 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.578     ; 5.676      ;
; 1.663 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 5.685      ;
; 1.665 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.569     ; 5.683      ;
; 1.677 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.934     ; 5.306      ;
; 1.681 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.924     ; 5.312      ;
; 1.687 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 5.630      ;
; 1.694 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.629      ;
; 1.716 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.619      ;
; 1.720 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.625      ;
; 1.721 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 5.600      ;
; 1.728 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.601      ;
; 1.745 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.574     ; 5.598      ;
; 1.804 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.577     ; 5.536      ;
; 1.805 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.518      ;
; 1.847 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.486      ;
; 1.857 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.472      ;
; 1.873 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.459      ;
; 1.874 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.460      ;
; 1.881 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.453      ;
; 1.885 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.604     ; 5.428      ;
; 1.886 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.601     ; 5.430      ;
; 1.906 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.426      ;
; 1.930 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.935     ; 5.052      ;
; 1.931 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.931     ; 5.055      ;
; 1.943 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.940     ; 5.034      ;
; 1.951 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.384      ;
; 1.968 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.361      ;
; 1.969 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.365      ;
; 1.970 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.368      ;
; 1.971 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.353      ;
; 1.972 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.361      ;
; 1.973 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.351      ;
; 1.975 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.578     ; 5.364      ;
; 1.982 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.347      ;
; 1.995 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 5.322      ;
; 1.996 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.600     ; 5.321      ;
; 2.003 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.594     ; 5.320      ;
; 2.028 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.307      ;
; 2.030 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.596     ; 5.291      ;
; 2.032 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.572     ; 5.313      ;
; 2.036 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.297      ;
; 2.045 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.935     ; 4.937      ;
; 2.054 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.574     ; 5.289      ;
; 2.056 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.574     ; 5.287      ;
; 2.079 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.255      ;
; 2.084 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.250      ;
; 2.106 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.226      ;
; 2.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.190      ;
; 2.156 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 5.177      ;
; 2.165 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.164      ;
; 2.166 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.163      ;
; 2.182 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.150      ;
; 2.183 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.151      ;
; 2.185 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.149      ;
; 2.194 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.604     ; 5.119      ;
; 2.195 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.601     ; 5.121      ;
; 2.215 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.117      ;
; 2.217 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.585     ; 5.115      ;
; 2.232 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.573     ; 5.112      ;
; 2.258 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.574     ; 5.085      ;
; 2.260 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.075      ;
; 2.262 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.582     ; 5.073      ;
; 2.270 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.593     ; 5.054      ;
; 2.271 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 5.056      ;
; 2.276 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.053      ;
; 2.277 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.052      ;
; 2.281 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 5.053      ;
; 2.282 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.579     ; 5.056      ;
; 2.286 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 5.039      ;
; 2.294 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.588     ; 5.035      ;
; 2.344 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 4.989      ;
; 2.345 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.584     ; 4.988      ;
; 2.396 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 4.938      ;
; 2.452 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 4.882      ;
; 2.453 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.583     ; 4.881      ;
; 2.490 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.837      ;
; 2.594 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.731      ;
; 2.595 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.592     ; 4.730      ;
; 2.798 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.529      ;
; 2.799 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.590     ; 4.528      ;
; 4.362 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 3.214      ;
; 4.396 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.352     ; 3.169      ;
; 4.440 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.353     ; 3.124      ;
; 4.569 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.341     ; 3.007      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.600  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.724      ; 0.580      ;
; -0.582  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.725      ; 0.599      ;
; -0.566  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.724      ; 0.614      ;
; -0.101  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.725      ; 0.580      ;
; -0.081  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.724      ; 0.599      ;
; -0.012  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.724      ; 0.668      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.405   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.623      ;
; 0.408   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.626      ;
; 0.572   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.603   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.821      ;
; 0.616   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.834      ;
; 1.229   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.448      ;
; 312.890 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.631      ;
; 313.148 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.889      ;
; 313.204 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.945      ;
; 313.239 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.980      ;
; 313.245 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 0.986      ;
; 313.261 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.064      ; 1.002      ;
; 313.407 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.062      ; 1.146      ;
; 313.474 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.211      ;
; 313.680 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.060      ; 1.417      ;
; 313.980 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.061      ; 1.718      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.291 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.687      ;
; -0.237 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.739      ;
; -0.211 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.767      ;
; -0.207 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.771      ;
; -0.202 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.776      ;
; -0.198 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.778      ;
; -0.182 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.794      ;
; -0.179 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.799      ;
; -0.172 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.806      ;
; -0.171 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.807      ;
; -0.168 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.808      ;
; -0.168 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.808      ;
; -0.166 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.810      ;
; -0.158 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.818      ;
; -0.123 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.853      ;
; -0.123 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.853      ;
; -0.115 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.861      ;
; -0.113 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.863      ;
; -0.104 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.872      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 2.876      ;
; -0.070 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.908      ;
; -0.053 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.925      ;
; -0.050 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.928      ;
; -0.049 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.929      ;
; -0.006 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.741      ; 2.972      ;
; 0.050  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 3.026      ;
; 0.070  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 3.046      ;
; 0.134  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.739      ; 3.110      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.200      ; 0.580      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.375  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.595      ;
; 0.385  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.513  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.732      ;
; 0.525  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.743      ;
; 0.535  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.753      ;
; 0.551  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.770      ;
; 0.552  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.775      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.557  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.776      ;
; 0.558  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.777      ;
; 0.618  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.836      ;
; 0.638  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.857      ;
; 0.647  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.865      ;
; 0.735  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 0.951      ;
; 0.766  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.984      ;
; 0.767  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.985      ;
; 0.768  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.986      ;
; 0.769  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.987      ;
; 0.770  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.988      ;
; 0.770  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.988      ;
; 0.771  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.989      ;
; 0.775  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.993      ;
; 0.776  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.994      ;
; 0.777  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.995      ;
; 0.778  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.996      ;
; 0.778  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.996      ;
; 0.803  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.021      ;
; 0.823  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 1.039      ;
; 0.824  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.045      ;
; 0.829  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 1.045      ;
; 0.829  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.047      ;
; 0.830  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.048      ;
; 0.830  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 1.046      ;
; 0.830  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.048      ;
; 0.830  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.048      ;
; 0.831  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.049      ;
; 0.832  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.059      ; 1.048      ;
; 0.833  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.051      ;
; 0.879  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.097      ;
; 0.888  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.106      ;
; 0.889  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.107      ;
; 0.908  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.126      ;
; 0.910  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.128      ;
; 0.917  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.135      ;
; 0.920  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.138      ;
; 0.994  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.212      ;
; 0.995  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.213      ;
; 1.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.219      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.045 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.947      ; 1.358      ;
; 0.565 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.947      ; 1.378      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.361 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.375 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.594      ;
; 0.537 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.593      ;
; 0.645 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.701      ;
; 0.668 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.724      ;
; 0.670 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.726      ;
; 0.674 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.730      ;
; 0.675 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.731      ;
; 0.675 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.731      ;
; 0.692 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.379      ; 0.748      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.038      ; 0.580      ;
; 0.451 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.038     ; 0.580      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.390 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.608      ;
; 0.484 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.444      ; 1.085      ;
; 0.564 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 0.925      ;
; 0.568 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.786      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 0.933      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.792      ;
; 0.578 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.444      ; 1.180      ;
; 0.580 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 0.943      ;
; 0.584 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 0.945      ;
; 0.592 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 0.953      ;
; 0.592 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.811      ;
; 0.597 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 0.815      ;
; 0.604 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 0.965      ;
; 0.683 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.444      ; 1.284      ;
; 0.776 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 1.137      ;
; 0.783 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.654      ; 1.144      ;
; 0.784 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.143      ;
; 0.797 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.154      ;
; 0.806 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.163      ;
; 0.811 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.168      ;
; 0.813 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.172      ;
; 0.814 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.178      ;
; 0.814 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.178      ;
; 0.815 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.174      ;
; 0.818 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.177      ;
; 0.820 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.177      ;
; 0.820 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.177      ;
; 0.821 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.178      ;
; 0.823 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.647      ; 1.177      ;
; 0.824 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.181      ;
; 0.826 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.189      ;
; 0.827 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.184      ;
; 0.830 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.192      ;
; 0.831 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.647      ; 1.185      ;
; 0.832 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.195      ;
; 0.833 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.197      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.197      ;
; 0.836 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.198      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.201      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.200      ;
; 0.839 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.198      ;
; 0.840 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.204      ;
; 0.841 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.205      ;
; 0.841 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.198      ;
; 0.842 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.060      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.209      ;
; 0.845 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.064      ;
; 0.849 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.211      ;
; 0.851 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.210      ;
; 0.852 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.647      ; 1.206      ;
; 0.852 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.209      ;
; 0.853 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.071      ;
; 0.855 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.650      ; 1.212      ;
; 0.855 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.217      ;
; 0.858 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.076      ;
; 0.858 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.076      ;
; 0.859 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.647      ; 1.213      ;
; 0.859 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.655      ; 1.221      ;
; 0.859 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.222      ;
; 0.859 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.224      ;
; 0.860 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.226      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.225      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.227      ;
; 0.863 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.228      ;
; 0.865 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.652      ; 1.224      ;
; 0.867 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.085      ;
; 0.867 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.060      ; 1.084      ;
; 0.868 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.647      ; 1.222      ;
; 0.868 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.060      ; 1.085      ;
; 0.869 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.232      ;
; 0.869 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.234      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.568 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.579 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.583 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.585 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.803      ;
; 0.591 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.598 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|isColor      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.600 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.652 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.894      ;
; 0.658 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.900      ;
; 0.693 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.912      ;
; 0.714 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.718 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.936      ;
; 0.727 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.945      ;
; 0.728 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.970      ;
; 0.748 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.966      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.972      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.972      ;
; 0.760 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.002      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.003      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.005      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.007      ;
; 0.800 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.019      ;
; 0.816 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.035      ;
; 0.822 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.398      ;
; 0.823 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.833 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.422      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.853 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.073      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.872 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.873 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.876 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.878 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.888 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.113      ;
; 0.888 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.107      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.500 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.579     ; 1.416      ;
; -1.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.458     ; 1.416      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.095 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.849      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; -0.017 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.258      ; 1.770      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.036  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.849      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.068  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.257      ; 1.684      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.114  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.379      ; 1.770      ;
; 0.118  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.256      ; 1.633      ;
; 0.118  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.256      ; 1.633      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.199  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.378      ; 1.684      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.377      ; 1.633      ;
; 0.249  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.377      ; 1.633      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.338  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.259      ; 1.416      ;
; 0.469  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.416      ;
; 0.469  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.416      ;
; 0.469  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.416      ;
; 0.469  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.416      ;
; 0.469  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.380      ; 1.416      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.014 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.121 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.279      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.595      ; 1.488      ;
; 0.226 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.595      ; 1.488      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.254 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.596      ; 1.517      ;
; 0.333 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.478      ; 1.488      ;
; 0.333 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.478      ; 1.488      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.517      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.641      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.439 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.598      ; 1.704      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.641      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.704      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.704      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.704      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.704      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.704      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -0.016 ; 0.168        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.080  ; 0.264        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.168  ; 0.168        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.168  ; 0.168        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.171  ; 0.171        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.177  ; 0.177        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.517  ; 0.733        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.517  ; 0.733        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.517  ; 0.733        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.661  ; 0.845        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.750  ; 0.750        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.757  ; 0.757        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.819  ; 0.819        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.821  ; 0.821        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.828  ; 0.828        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.830  ; 0.830        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.830  ; 0.830        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.214  ; 0.430        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.395  ; 0.579        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.423  ; 0.423        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.574  ; 0.574        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datab   ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.840 ; 4.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.856 ; 4.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.143 ; 5.143        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.159 ; 5.159        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.182 ; 5.182        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.182 ; 5.182        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.647 ; 9.877        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.690 ; 9.906        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.253 ; 312.469      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.297 ; 312.513      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.299 ; 312.483      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.300 ; 312.484      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.300 ; 312.484      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.345 ; 312.529      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.346 ; 312.530      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.486 ; 312.486      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.492 ; 312.492      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.507 ; 312.507      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.513 ; 312.513      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 3.874 ; 4.274 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 3.874 ; 4.274 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 5.632 ; 6.074 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 5.632 ; 6.074 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.513 ; 3.977 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.701 ; 4.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 4.303 ; 4.760 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 4.025 ; 4.589 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.605 ; 4.131 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.502 ; 1.116 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.398 ; 1.034 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.408 ; 1.045 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.391 ; 1.000 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.502 ; 1.116 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -3.626 ; -4.014 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -3.626 ; -4.014 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -2.259 ; -2.718 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -3.139 ; -3.591 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -2.863 ; -3.305 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -2.259 ; -2.718 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -2.565 ; -3.027 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -2.368 ; -2.867 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -2.438 ; -2.910 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.079  ; -0.506 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.072  ; -0.540 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.063  ; -0.549 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.079  ; -0.506 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.039 ; -0.639 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.098 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.098 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.974 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.974 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 6.022 ; 6.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 6.022 ; 6.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.628 ; 5.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.611 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.586 ; 5.607 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.980 ; 6.025 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.613 ; 5.681 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.980 ; 6.025 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.211 ; 5.262 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.574 ; 5.632 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.704 ; 5.740 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 6.356 ; 6.464 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.669 ; 5.732 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 6.356 ; 6.464 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.576 ; 5.635 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.775 ; 5.813 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.052 ; 5.109 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 5.599 ; 5.632 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 5.599 ; 5.632 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.049 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.049 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 5.149 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 5.149 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 4.883 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 4.883 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 5.942 ; 5.867 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.913 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 5.942 ; 5.867 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 7.141 ; 7.169 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 7.141 ; 7.169 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.063 ; 5.988 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.063 ; 5.988 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.727 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.727 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.603 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.603 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.185 ; 5.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 5.603 ; 5.621 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.225 ; 5.298 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.210 ; 5.252 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.185 ; 5.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.824 ; 4.873 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.212 ; 5.277 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.563 ; 5.607 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.824 ; 4.873 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.174 ; 5.229 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.298 ; 5.333 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.176 ; 5.231 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.265 ; 5.325 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.924 ; 6.027 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.176 ; 5.231 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.367 ; 5.404 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.673 ; 4.727 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 5.086 ; 5.117 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 5.086 ; 5.117 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.855 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.855 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.948 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.948 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 4.767 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 4.767 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 5.776 ; 4.791 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.791 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 5.776 ; 5.699 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.928 ; 6.949 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.928 ; 6.949 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.893 ; 5.816 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.893 ; 5.816 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.577 ;    ;    ; 6.918 ;
; SW[3]      ; GPIO0_D[4]  ; 6.421 ;    ;    ; 6.783 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.418 ;    ;    ; 6.746 ;
; SW[3]      ; GPIO0_D[4]  ; 6.269 ;    ;    ; 6.617 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 63.92 MHz   ; 63.92 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 184.16 MHz  ; 184.16 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 277.62 MHz  ; 277.62 MHz      ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;                                                               ;
; 395.26 MHz  ; 395.26 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
; 970.87 MHz  ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; SCCBdrive:SCCBdriver|clk400                         ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.919 ; -249.555      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.530 ; -24.623       ;
; GPIO1_D[8]                                          ; -0.015 ; -0.056        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.153  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.239  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.372  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 2.110  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.636 ; -1.882        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.172 ; -0.917        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.017  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.320  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.341  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.347  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.510  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.291 ; -1.654        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.069 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[8]                                          ; -3.000  ; -15.132       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174  ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.444   ; 0.000         ;
; CLOCK_50                                            ; 4.785   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.677   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.248 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                     ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                     ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.919 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.711     ; 1.718      ;
; -2.907 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.710     ; 1.707      ;
; -2.892 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.719     ; 1.683      ;
; -2.843 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.707     ; 1.646      ;
; -2.818 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.711     ; 1.617      ;
; -2.805 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.711     ; 1.604      ;
; -2.789 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.719     ; 1.580      ;
; -2.780 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.700     ; 1.590      ;
; -2.778 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.709     ; 1.579      ;
; -2.735 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.702     ; 1.543      ;
; -2.731 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.713     ; 1.528      ;
; -2.718 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.696     ; 1.532      ;
; -2.671 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.605      ;
; -2.671 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.605      ;
; -2.671 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.605      ;
; -2.667 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.717     ; 1.460      ;
; -2.652 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.586      ;
; -2.652 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.586      ;
; -2.652 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.586      ;
; -2.644 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.706     ; 1.448      ;
; -2.644 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.719     ; 1.435      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.644 ; CAPdiez:CAP10|h_count[0] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.578      ;
; -2.631 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.722     ; 1.419      ;
; -2.626 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.709     ; 1.427      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.625 ; CAPdiez:CAP10|h_count[3] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.559      ;
; -2.621 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.707     ; 1.424      ;
; -2.614 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.705     ; 1.419      ;
; -2.587 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.715     ; 1.382      ;
; -2.575 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.706     ; 1.379      ;
; -2.574 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.695     ; 1.389      ;
; -2.536 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.706     ; 1.340      ;
; -2.531 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.714     ; 1.327      ;
; -2.522 ; CAPdiez:CAP10|QaddReg[0] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.716     ; 1.316      ;
; -2.518 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.704     ; 1.324      ;
; -2.518 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.452      ;
; -2.518 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.452      ;
; -2.518 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.452      ;
; -2.510 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.696     ; 1.324      ;
; -2.502 ; CAPdiez:CAP10|QaddReg[3] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.699     ; 1.313      ;
; -2.497 ; CAPdiez:CAP10|QaddReg[2] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0 ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.714     ; 1.293      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.491 ; CAPdiez:CAP10|h_count[2] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.425      ;
; -2.467 ; CAPdiez:CAP10|QaddReg[1] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.703     ; 1.274      ;
; -2.403 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.337      ;
; -2.403 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.337      ;
; -2.394 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[13]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.328      ;
; -2.394 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[15]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.328      ;
; -2.394 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[14]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.328      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[6]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[7]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[11]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[10]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.376 ; CAPdiez:CAP10|h_count[1] ; CAPdiez:CAP10|RAM_adr[9]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.310      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[12]                                                                                   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[0]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[1]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[2]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[3]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[4]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
; -2.367 ; CAPdiez:CAP10|h_count[8] ; CAPdiez:CAP10|RAM_adr[5]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.061     ; 3.301      ;
+--------+--------------------------+-------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -1.530 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.787     ; 0.738      ;
; -1.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.420      ;
; -1.476 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.787     ; 0.684      ;
; -1.436 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.375      ;
; -1.394 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.335      ;
; -1.390 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.331      ;
; -1.326 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.267      ;
; -1.279 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.218      ;
; -1.236 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.175      ;
; -1.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.166      ;
; -1.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.128      ;
; -1.158 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.097      ;
; -1.141 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.080      ;
; -1.137 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.078      ;
; -1.131 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 2.070      ;
; -1.113 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 2.054      ;
; -1.088 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 2.031      ;
; -1.042 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.983      ;
; -1.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.956      ;
; -0.976 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.917      ;
; -0.974 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.915      ;
; -0.767 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.708      ;
; -0.750 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.691      ;
; -0.710 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.651      ;
; -0.677 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.618      ;
; -0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.599      ;
; -0.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.589      ;
; -0.642 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.583      ;
; -0.619 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.560      ;
; -0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.291      ;
; -0.349 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.290      ;
; -0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.286      ;
; -0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.281      ;
; -0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.278      ;
; -0.337 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.275      ;
; -0.331 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.272      ;
; -0.330 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.271      ;
; -0.262 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 3.080      ;
; -0.226 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.167      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.164      ;
; -0.220 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.161      ;
; -0.214 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.155      ;
; -0.212 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.153      ;
; -0.207 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.148      ;
; -0.201 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.142      ;
; -0.110 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.928      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.037      ;
; -0.095 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.034      ;
; -0.095 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.036      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.033      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.035      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.035      ;
; -0.094 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.051     ; 1.038      ;
; -0.093 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.032      ;
; -0.093 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.034      ;
; -0.093 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.034      ;
; -0.092 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.031      ;
; -0.085 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.903      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.013      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.003      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.000      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.000      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.000      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.999      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.999      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.996      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.995      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.992      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.991      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.033 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.853      ;
; -0.023 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.843      ;
; -0.016 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.836      ;
; -0.006 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.824      ;
; 0.000  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.818      ;
; 0.004  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.816      ;
; 0.005  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.815      ;
; 0.016  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 0.922      ;
; 0.020  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.798      ;
; 0.024  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.794      ;
; 0.025  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.793      ;
; 0.053  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.888      ;
; 0.056  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.762      ;
; 0.057  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.761      ;
; 0.061  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.757      ;
; 0.062  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.756      ;
; 0.062  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.756      ;
; 0.065  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.755      ;
; 0.068  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.750      ;
; 0.068  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.873      ;
; 0.069  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.751      ;
; 0.073  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.903      ; 2.745      ;
; 0.073  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.868      ;
; 0.077  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.905      ; 2.743      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.863      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.862      ;
; 0.080  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.861      ;
; 0.081  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.860      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.015 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.749      ;
; -0.015 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.749      ;
; -0.013 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.747      ;
; -0.013 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.747      ;
; -0.004 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.738      ;
; 0.011  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.723      ;
; 0.011  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.723      ;
; 0.124  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.239      ; 0.610      ;
; 0.329  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.611      ;
; 0.331  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.609      ;
; 0.357  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.153 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.820      ; 1.352      ;
; 0.640 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.820      ; 1.365      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.239 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.183     ; 0.583      ;
; 0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.372   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.377      ; 0.630      ;
; 0.398   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.366      ; 0.583      ;
; 0.444   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.378      ; 0.559      ;
; 0.917   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.377      ; 0.585      ;
; 0.920   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.378      ; 0.583      ;
; 0.922   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.366      ; 0.559      ;
; 310.699 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.067     ; 1.729      ;
; 311.012 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.068     ; 1.415      ;
; 311.227 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.068     ; 1.200      ;
; 311.239 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.190      ;
; 311.421 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.032      ;
; 311.443 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.010      ;
; 311.453 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 1.000      ;
; 311.455 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 0.998      ;
; 311.547 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 0.906      ;
; 311.808 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.042     ; 0.645      ;
; 623.495 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 1.445      ;
; 624.015 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.926      ;
; 624.066 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.875      ;
; 624.160 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.055     ; 0.780      ;
; 624.287 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.654      ;
; 624.295 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.646      ;
; 624.358 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.583      ;
; 624.379 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.054     ; 0.562      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.110 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 5.485      ;
; 2.172 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 5.437      ;
; 2.182 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.434      ;
; 2.234 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.298     ; 5.385      ;
; 2.315 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 5.293      ;
; 2.368 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.314     ; 5.235      ;
; 2.385 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 5.210      ;
; 2.387 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 5.208      ;
; 2.435 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.620     ; 4.862      ;
; 2.447 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 5.162      ;
; 2.449 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.308     ; 5.160      ;
; 2.451 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 5.145      ;
; 2.451 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.839      ;
; 2.456 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.160      ;
; 2.456 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.160      ;
; 2.467 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 5.144      ;
; 2.487 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 5.117      ;
; 2.491 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.802      ;
; 2.509 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.298     ; 5.110      ;
; 2.511 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.298     ; 5.108      ;
; 2.518 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 5.080      ;
; 2.518 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 5.096      ;
; 2.527 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 5.080      ;
; 2.552 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.615     ; 4.750      ;
; 2.554 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 5.047      ;
; 2.573 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 5.029      ;
; 2.588 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 5.028      ;
; 2.590 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 5.018      ;
; 2.642 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.969      ;
; 2.643 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.314     ; 4.960      ;
; 2.646 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.305     ; 4.966      ;
; 2.695 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.911      ;
; 2.699 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.898      ;
; 2.699 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.907      ;
; 2.701 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 4.907      ;
; 2.710 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.885      ;
; 2.722 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.889      ;
; 2.726 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.627     ; 4.564      ;
; 2.729 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.867      ;
; 2.732 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.321     ; 4.864      ;
; 2.737 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.867      ;
; 2.748 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.863      ;
; 2.758 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.846      ;
; 2.765 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.839      ;
; 2.770 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.629     ; 4.518      ;
; 2.777 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.621     ; 4.519      ;
; 2.779 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.828      ;
; 2.780 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 4.828      ;
; 2.795 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.803      ;
; 2.795 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.803      ;
; 2.796 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 4.818      ;
; 2.799 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 4.815      ;
; 2.805 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.802      ;
; 2.806 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.796      ;
; 2.809 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.307     ; 4.801      ;
; 2.831 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.624     ; 4.462      ;
; 2.832 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.316     ; 4.769      ;
; 2.848 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.754      ;
; 2.863 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.744      ;
; 2.866 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.301     ; 4.750      ;
; 2.872 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.739      ;
; 2.900 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 4.705      ;
; 2.906 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.698      ;
; 2.924 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.305     ; 4.688      ;
; 2.935 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.304     ; 4.678      ;
; 2.974 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.320     ; 4.623      ;
; 2.975 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 4.633      ;
; 2.975 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 4.633      ;
; 2.977 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.629      ;
; 2.980 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.311     ; 4.626      ;
; 2.988 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.322     ; 4.607      ;
; 3.000 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.611      ;
; 3.012 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.592      ;
; 3.014 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.590      ;
; 3.018 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.302     ; 4.597      ;
; 3.026 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.317     ; 4.574      ;
; 3.039 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.313     ; 4.565      ;
; 3.055 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.303     ; 4.559      ;
; 3.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.550      ;
; 3.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 4.551      ;
; 3.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.309     ; 4.551      ;
; 3.060 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.547      ;
; 3.062 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.319     ; 4.536      ;
; 3.084 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.315     ; 4.518      ;
; 3.090 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.307     ; 4.520      ;
; 3.096 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 4.509      ;
; 3.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.463      ;
; 3.146 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.465      ;
; 3.146 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.306     ; 4.465      ;
; 3.209 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.304     ; 4.404      ;
; 3.209 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.304     ; 4.404      ;
; 3.261 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.346      ;
; 3.373 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 4.232      ;
; 3.373 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.312     ; 4.232      ;
; 3.538 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.069      ;
; 3.538 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.310     ; 4.069      ;
; 4.968 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.097     ; 2.852      ;
; 5.003 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.100     ; 2.814      ;
; 5.029 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.101     ; 2.787      ;
; 5.147 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.097     ; 2.673      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.636  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 0.532      ;
; -0.636  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 0.519      ;
; -0.610  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 0.557      ;
; -0.149  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.744      ; 0.519      ;
; -0.123  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.731      ; 0.532      ;
; -0.072  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.743      ; 0.595      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.361   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.559      ;
; 0.370   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.568      ;
; 0.527   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.545   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.743      ;
; 0.551   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.749      ;
; 1.116   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.315      ;
; 312.842 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.573      ;
; 313.077 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 0.809      ;
; 313.135 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.067      ; 0.866      ;
; 313.159 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 0.891      ;
; 313.160 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 0.892      ;
; 313.170 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.068      ; 0.902      ;
; 313.335 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.042      ;
; 313.376 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.042      ; 1.082      ;
; 313.560 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.042      ; 1.266      ;
; 313.866 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.043      ; 1.573      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.172 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.450      ;
; -0.130 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.492      ;
; -0.123 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.497      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.502      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.502      ;
; -0.120 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.500      ;
; -0.093 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.529      ;
; -0.092 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.530      ;
; -0.088 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.534      ;
; -0.087 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.533      ;
; -0.081 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.539      ;
; -0.079 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.541      ;
; -0.068 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.552      ;
; -0.032 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.588      ;
; -0.029 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.591      ;
; -0.024 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.596      ;
; -0.020 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.600      ;
; -0.016 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.604      ;
; -0.009 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.613      ;
; -0.003 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.617      ;
; 0.018  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.638      ;
; 0.022  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.644      ;
; 0.029  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.651      ;
; 0.034  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.656      ;
; 0.061  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.398      ; 2.683      ;
; 0.110  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.730      ;
; 0.120  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.740      ;
; 0.182  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.183      ; 0.519      ;
; 0.193  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 2.396      ; 2.813      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.433  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.631      ;
; 0.434  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.477  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.675      ;
; 0.481  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.679      ;
; 0.492  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.690      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.501  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.699      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.502  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.700      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.701      ;
; 0.554  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.752      ;
; 0.586  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.784      ;
; 0.595  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.793      ;
; 0.680  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.051      ; 0.875      ;
; 0.684  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.882      ;
; 0.685  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.883      ;
; 0.685  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.883      ;
; 0.686  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.884      ;
; 0.687  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.885      ;
; 0.687  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.885      ;
; 0.688  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.886      ;
; 0.692  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.890      ;
; 0.692  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.890      ;
; 0.693  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.891      ;
; 0.694  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.892      ;
; 0.694  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.892      ;
; 0.746  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.944      ;
; 0.754  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.952      ;
; 0.754  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.952      ;
; 0.755  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.953      ;
; 0.755  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.953      ;
; 0.756  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.954      ;
; 0.757  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.955      ;
; 0.759  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 0.960      ;
; 0.763  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.052      ; 0.959      ;
; 0.769  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.052      ; 0.965      ;
; 0.770  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.052      ; 0.966      ;
; 0.771  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.052      ; 0.967      ;
; 0.785  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.983      ;
; 0.792  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.990      ;
; 0.793  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.991      ;
; 0.833  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.031      ;
; 0.835  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.033      ;
; 0.842  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.040      ;
; 0.846  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.044      ;
; 0.908  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.106      ;
; 0.909  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.107      ;
; 0.913  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.111      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.017 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.870      ; 1.221      ;
; 0.533 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.870      ; 1.237      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.540      ;
; 0.526 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.539      ;
; 0.621 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.634      ;
; 0.638 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.651      ;
; 0.639 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.652      ;
; 0.639 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.652      ;
; 0.649 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.662      ;
; 0.656 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.669      ;
; 0.669 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.349      ; 0.682      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.034      ; 0.519      ;
; 0.403 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.038     ; 0.519      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.347 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.545      ;
; 0.450 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.391      ; 0.985      ;
; 0.510 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.708      ;
; 0.511 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.519 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.719      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.534 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.391      ; 1.070      ;
; 0.536 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.734      ;
; 0.560 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 0.853      ;
; 0.570 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 0.863      ;
; 0.579 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 0.872      ;
; 0.580 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 0.873      ;
; 0.588 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 0.881      ;
; 0.596 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 0.889      ;
; 0.630 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.391      ; 1.165      ;
; 0.755 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.758 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 1.057      ;
; 0.764 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.962      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.604      ; 1.059      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.966      ;
; 0.768 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.061      ;
; 0.770 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.968      ;
; 0.771 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.969      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.066      ;
; 0.775 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.066      ;
; 0.777 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.975      ;
; 0.783 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.981      ;
; 0.786 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.077      ;
; 0.786 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.984      ;
; 0.787 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.985      ;
; 0.788 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.079      ;
; 0.789 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.080      ;
; 0.790 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.988      ;
; 0.792 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.083      ;
; 0.793 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.089      ;
; 0.793 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.089      ;
; 0.793 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.084      ;
; 0.798 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.089      ;
; 0.798 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.089      ;
; 0.800 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.091      ;
; 0.801 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.599      ; 1.089      ;
; 0.801 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.606      ; 1.096      ;
; 0.802 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.093      ;
; 0.803 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.606      ; 1.098      ;
; 0.804 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.599      ; 1.092      ;
; 0.807 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.103      ;
; 0.807 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.605      ; 1.101      ;
; 0.809 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.105      ;
; 0.810 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.605      ; 1.104      ;
; 0.811 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.606      ; 1.106      ;
; 0.813 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.104      ;
; 0.814 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.606      ; 1.109      ;
; 0.814 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.105      ;
; 0.818 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.114      ;
; 0.818 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.114      ;
; 0.819 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.115      ;
; 0.822 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.605      ; 1.116      ;
; 0.823 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.114      ;
; 0.825 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.116      ;
; 0.826 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.599      ; 1.114      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.119      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.605      ; 1.122      ;
; 0.829 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.605      ; 1.123      ;
; 0.830 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.126      ;
; 0.830 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.126      ;
; 0.831 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.599      ; 1.119      ;
; 0.832 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.606      ; 1.127      ;
; 0.833 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.129      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.602      ; 1.125      ;
; 0.836 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.606      ; 1.131      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.599      ; 1.125      ;
; 0.838 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.607      ; 1.134      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.516 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.519 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.719      ;
; 0.520 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.522 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.525 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.531 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.731      ;
; 0.536 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.736      ;
; 0.536 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|isColor      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.736      ;
; 0.595 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.814      ;
; 0.603 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.822      ;
; 0.634 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.641 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.841      ;
; 0.655 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.853      ;
; 0.660 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.859      ;
; 0.665 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.884      ;
; 0.680 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.879      ;
; 0.690 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.888      ;
; 0.691 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.910      ;
; 0.692 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.890      ;
; 0.695 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.914      ;
; 0.696 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.915      ;
; 0.698 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.917      ;
; 0.724 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.924      ;
; 0.732 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.932      ;
; 0.738 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.938      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.283      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.966      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.776 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.976      ;
; 0.776 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.778 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.979      ;
; 0.781 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.308      ;
; 0.783 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.982      ;
; 0.789 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.989      ;
; 0.792 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.992      ;
; 0.817 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.037      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.291 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.526     ; 1.260      ;
; -1.169 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.414     ; 1.260      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; -0.033 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.662      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.030  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.599      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.089  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.662      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.137  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.132      ; 1.490      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.152  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.599      ;
; 0.174  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.131      ; 1.452      ;
; 0.174  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.131      ; 1.452      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.259  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.244      ; 1.490      ;
; 0.296  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.243      ; 1.452      ;
; 0.296  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.243      ; 1.452      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.134      ; 1.260      ;
; 0.491  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.260      ;
; 0.491  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.260      ;
; 0.491  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.260      ;
; 0.491  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.260      ;
; 0.491  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.246      ; 1.260      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.069 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.168 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.167      ;
; 0.262 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.357      ;
; 0.262 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.441      ; 1.357      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.290 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.442      ; 1.386      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.357      ;
; 0.361 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.332      ; 1.357      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.384 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.482      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.389 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.333      ; 1.386      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.450 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.444      ; 1.548      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.483 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.482      ;
; 0.549 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.548      ;
; 0.549 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.548      ;
; 0.549 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.548      ;
; 0.549 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.548      ;
; 0.549 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.335      ; 1.548      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.008  ; 0.192        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.200  ; 0.200        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.200  ; 0.200        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.207  ; 0.207        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.215  ; 0.215        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.225  ; 0.225        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.238  ; 0.238        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.241  ; 0.241        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.243  ; 0.243        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.520  ; 0.736        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.520  ; 0.736        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.520  ; 0.736        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.591  ; 0.807        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.633  ; 0.817        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.755  ; 0.755        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.759  ; 0.759        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.775  ; 0.775        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.785  ; 0.785        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.793  ; 0.793        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.800  ; 0.800        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.800  ; 0.800        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.258  ; 0.474        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.259  ; 0.475        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datab   ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.797 ; 4.797        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.797 ; 4.797        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.834 ; 4.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.848 ; 4.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.151 ; 5.151        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.165 ; 5.165        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.202 ; 5.202        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.202 ; 5.202        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.677 ; 9.907        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.679 ; 9.909        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.680 ; 9.910        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.681 ; 9.911        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|isColor                                                                                ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.248 ; 312.464      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.289 ; 312.473      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.289 ; 312.473      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.289 ; 312.473      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.309 ; 312.525      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.309 ; 312.525      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.309 ; 312.525      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.351 ; 312.535      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.484 ; 312.484      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.488 ; 312.488      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.511 ; 312.511      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.515 ; 312.515      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 3.472 ; 3.809 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 3.472 ; 3.809 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 4.983 ; 5.383 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 4.983 ; 5.383 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.092 ; 3.439 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.267 ; 3.635 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 3.834 ; 4.136 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 3.560 ; 3.989 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.189 ; 3.608 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.363 ; 0.883 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.263 ; 0.792 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.274 ; 0.806 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.257 ; 0.767 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.363 ; 0.883 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -3.253 ; -3.581 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -3.253 ; -3.581 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.968 ; -2.331 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.764 ; -3.132 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -2.517 ; -2.848 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -1.968 ; -2.331 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -2.251 ; -2.614 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -2.083 ; -2.472 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -2.145 ; -2.526 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.160  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.154  ; -0.358 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.145  ; -0.371 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.160  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.048  ; -0.461 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.207 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.207 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.063 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.063 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.735 ; 5.694 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 5.735 ; 5.694 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.364 ; 5.400 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.348 ; 5.346 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.323 ; 5.310 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.693 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.356 ; 5.366 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.693 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.991 ; 4.969 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.315 ; 5.304 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.448 ; 5.399 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 6.041 ; 6.101 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.411 ; 5.444 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 6.041 ; 6.101 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.311 ; 5.310 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.503 ; 5.455 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.837 ; 4.849 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 5.459 ; 5.388 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 5.459 ; 5.388 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.750 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.750 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.883 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.883 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 4.669 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 4.669 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 5.624 ; 5.493 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.612 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 5.624 ; 5.493 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.714 ; 6.654 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.714 ; 6.654 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.736 ; 5.605 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.736 ; 5.605 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.878 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.878 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.735 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.735 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.968 ; 4.954 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 5.364 ; 5.324 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.008 ; 5.042 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.992 ; 4.989 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.968 ; 4.954 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.648 ; 4.626 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.001 ; 5.010 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.323 ; 5.287 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.648 ; 4.626 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.960 ; 4.949 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.087 ; 5.039 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.956 ; 4.954 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.053 ; 5.085 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 5.657 ; 5.715 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 4.956 ; 4.954 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.141 ; 5.094 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.501 ; 4.511 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 5.001 ; 4.932 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 5.001 ; 4.932 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.578 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.578 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.701 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.701 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 4.561 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 4.561 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 5.473 ; 4.503 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.503 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 5.473 ; 5.341 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.518 ; 6.457 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.518 ; 6.457 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.582 ; 5.450 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.582 ; 5.450 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.121 ;    ;    ; 6.347 ;
; SW[3]      ; GPIO0_D[4]  ; 5.970 ;    ;    ; 6.234 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 5.984 ;    ;    ; 6.201 ;
; SW[3]      ; GPIO0_D[4]  ; 5.839 ;    ;    ; 6.092 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.101 ; -148.416      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.643 ; -6.460        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.273  ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.320  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.529  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.577  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 5.142  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; -0.411 ; -1.169        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.326 ; -3.454        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.020  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.050  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.203  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400                         ; 0.208  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.304  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.623 ; -0.623        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.114 ; 0.000         ;
+---------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; GPIO1_D[8]                                          ; -3.000  ; -20.869       ;
; CAPdiez:CAP10|CAPclk                                ; -1.000  ; -124.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000  ; -55.000       ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|clk400                         ; -1.000  ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.395   ; 0.000         ;
; CLOCK_50                                            ; 4.585   ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.654   ; 0.000         ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 312.271 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.101 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.437     ; 1.163      ;
; -2.072 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.431     ; 1.140      ;
; -2.069 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.429     ; 1.139      ;
; -2.024 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.425     ; 1.098      ;
; -2.010 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.437     ; 1.072      ;
; -2.008 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.431     ; 1.076      ;
; -2.007 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.429     ; 1.077      ;
; -1.995 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.426     ; 1.068      ;
; -1.993 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.421     ; 1.071      ;
; -1.955 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.423     ; 1.031      ;
; -1.948 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.433     ; 1.014      ;
; -1.939 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.418     ; 1.020      ;
; -1.922 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.432     ; 0.989      ;
; -1.900 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.427     ; 0.972      ;
; -1.888 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.435     ; 0.952      ;
; -1.880 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.425     ; 0.954      ;
; -1.880 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.439     ; 0.940      ;
; -1.872 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.425     ; 0.946      ;
; -1.865 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.424     ; 0.940      ;
; -1.858 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.430     ; 0.927      ;
; -1.846 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.423     ; 0.922      ;
; -1.835 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.430     ; 0.904      ;
; -1.823 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.417     ; 0.905      ;
; -1.823 ; CAPdiez:CAP10|QaddReg[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.431     ; 0.891      ;
; -1.820 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.424     ; 0.895      ;
; -1.809 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.418     ; 0.890      ;
; -1.808 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.429     ; 0.878      ;
; -1.799 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.423     ; 0.875      ;
; -1.798 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.419     ; 0.878      ;
; -1.778 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.423     ; 0.854      ;
; -1.656 ; CAPdiez:CAP10|QaddReg[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.417     ; 0.738      ;
; -1.518 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.423     ; 0.594      ;
; -1.372 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.209      ; 2.090      ;
; -1.372 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.209      ; 2.090      ;
; -1.370 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.212      ; 2.091      ;
; -1.356 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.211      ; 2.076      ;
; -1.356 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.211      ; 2.076      ;
; -1.354 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.214      ; 2.077      ;
; -1.353 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.297      ;
; -1.353 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.297      ;
; -1.353 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.297      ;
; -1.342 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.286      ;
; -1.342 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.286      ;
; -1.342 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.286      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.330 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.274      ;
; -1.322 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.213      ; 2.044      ;
; -1.322 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.213      ; 2.044      ;
; -1.320 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.216      ; 2.045      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.319 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.263      ;
; -1.312 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.209      ; 2.030      ;
; -1.312 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.209      ; 2.030      ;
; -1.310 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.212      ; 2.031      ;
; -1.296 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.211      ; 2.016      ;
; -1.296 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.211      ; 2.016      ;
; -1.294 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.214      ; 2.017      ;
; -1.251 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.195      ;
; -1.251 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.195      ;
; -1.251 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.195      ;
; -1.244 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.213      ; 1.966      ;
; -1.244 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.213      ; 1.966      ;
; -1.242 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.216      ; 1.967      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.228 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.043     ; 2.172      ;
; -1.225 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.209      ; 1.943      ;
; -1.225 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.209      ; 1.943      ;
; -1.223 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.212      ; 1.944      ;
; -1.222 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.213      ; 1.944      ;
; -1.222 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.213      ; 1.944      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.643 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.183     ; 0.447      ;
; -0.605 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.183     ; 0.409      ;
; -0.580 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.532      ;
; -0.545 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.497      ;
; -0.544 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.496      ;
; -0.521 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.471      ;
; -0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.451      ;
; -0.417 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.367      ;
; -0.392 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.342      ;
; -0.392 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.342      ;
; -0.387 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.337      ;
; -0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.323      ;
; -0.370 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.321      ;
; -0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.318      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.304      ;
; -0.327 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.279      ;
; -0.310 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.262      ;
; -0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.245      ;
; -0.274 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.225      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.223      ;
; -0.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 1.218      ;
; -0.118 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.069      ;
; -0.085 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.036      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.033      ;
; -0.074 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.025      ;
; -0.066 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.017      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.012      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 1.006      ;
; -0.035 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.987      ;
; 0.129  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.822      ;
; 0.134  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.817      ;
; 0.137  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.815      ;
; 0.137  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.814      ;
; 0.145  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.807      ;
; 0.146  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.806      ;
; 0.149  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.800      ;
; 0.153  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.796      ;
; 0.200  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.751      ;
; 0.203  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.748      ;
; 0.209  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.742      ;
; 0.224  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.728      ;
; 0.228  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.724      ;
; 0.229  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.723      ;
; 0.235  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.717      ;
; 0.284  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.900      ;
; 0.288  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.662      ;
; 0.291  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.659      ;
; 0.292  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.658      ;
; 0.293  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.657      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.034     ; 0.656      ;
; 0.300  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.651      ;
; 0.300  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.651      ;
; 0.301  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.650      ;
; 0.302  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.649      ;
; 0.304  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.647      ;
; 0.305  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.646      ;
; 0.310  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.874      ;
; 0.319  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.632      ;
; 0.322  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.629      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.628      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.626      ;
; 0.326  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.625      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.623      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.623      ;
; 0.329  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.622      ;
; 0.331  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.853      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.620      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.620      ;
; 0.332  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.619      ;
; 0.332  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.619      ;
; 0.333  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.618      ;
; 0.336  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.848      ;
; 0.364  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.279      ; 1.822      ;
; 0.366  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.818      ;
; 0.366  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.818      ;
; 0.368  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.581      ;
; 0.371  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.813      ;
; 0.372  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.278      ; 1.813      ;
; 0.378  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.278      ; 1.807      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.805      ;
; 0.388  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.278      ; 1.797      ;
; 0.395  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.556      ;
; 0.397  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.279      ; 1.789      ;
; 0.400  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.784      ;
; 0.403  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.279      ; 1.783      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.278      ; 1.779      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.279      ; 1.780      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.542      ;
; 0.414  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.770      ;
; 0.415  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.536      ;
; 0.418  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.766      ;
; 0.418  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.279      ; 1.768      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.533      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.035     ; 0.532      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.421  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.279      ; 1.765      ;
; 0.421  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.277      ; 1.763      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.273 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.485      ; 0.814      ;
; 0.763 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.485      ; 0.824      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.320   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.164      ; 0.386      ;
; 0.357   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.184      ; 0.359      ;
; 0.369   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.165      ; 0.338      ;
; 0.848   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.165      ; 0.359      ;
; 0.866   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.164      ; 0.340      ;
; 0.878   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.184      ; 0.338      ;
; 311.392 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.016     ; 1.079      ;
; 311.628 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.017     ; 0.842      ;
; 311.718 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.015     ; 0.754      ;
; 311.767 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.017     ; 0.703      ;
; 311.785 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.647      ;
; 311.801 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.630      ;
; 311.805 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.627      ;
; 311.807 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.625      ;
; 311.869 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.563      ;
; 312.036 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.395      ;
; 624.048 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.037     ; 0.902      ;
; 624.378 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.574      ;
; 624.413 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.539      ;
; 624.462 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.038     ; 0.487      ;
; 624.555 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.397      ;
; 624.558 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.394      ;
; 624.593 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.359      ;
; 624.602 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 625.000      ; -0.035     ; 0.350      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.529 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.109     ; 0.359      ;
; 0.626 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.577 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.375      ;
; 0.579 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.373      ;
; 0.590 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.359      ;
; 0.593 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.359      ;
; 0.616 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.454      ;
; 0.620 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.450      ;
; 0.621 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.449      ;
; 0.623 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.447      ;
; 0.626 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.444      ;
; 0.626 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.444      ;
; 0.627 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.443      ;
; 0.697 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.583      ; 0.373      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.142 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.253      ;
; 5.154 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 3.250      ;
; 5.155 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 3.258      ;
; 5.172 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 3.237      ;
; 5.224 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 3.180      ;
; 5.297 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.512     ; 3.100      ;
; 5.312 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.083      ;
; 5.316 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.079      ;
; 5.324 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 3.080      ;
; 5.325 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 3.088      ;
; 5.328 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 3.076      ;
; 5.329 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 3.084      ;
; 5.341 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 3.068      ;
; 5.341 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 3.068      ;
; 5.354 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.864      ;
; 5.368 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 3.039      ;
; 5.380 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.832      ;
; 5.382 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 3.013      ;
; 5.394 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 3.007      ;
; 5.395 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 3.009      ;
; 5.407 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.689     ; 2.813      ;
; 5.409 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.513     ; 2.987      ;
; 5.412 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.513     ; 2.984      ;
; 5.413 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.805      ;
; 5.421 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 2.988      ;
; 5.422 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.985      ;
; 5.427 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.980      ;
; 5.440 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 2.959      ;
; 5.450 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 2.959      ;
; 5.467 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.937      ;
; 5.468 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.512     ; 2.929      ;
; 5.483 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.919      ;
; 5.500 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.904      ;
; 5.507 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.897      ;
; 5.516 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.887      ;
; 5.523 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.879      ;
; 5.526 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.867      ;
; 5.542 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.865      ;
; 5.543 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.691     ; 2.675      ;
; 5.547 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.696     ; 2.666      ;
; 5.551 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 2.844      ;
; 5.551 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.514     ; 2.844      ;
; 5.551 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.852      ;
; 5.554 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.838      ;
; 5.557 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.850      ;
; 5.561 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.841      ;
; 5.563 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.697     ; 2.649      ;
; 5.568 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.833      ;
; 5.577 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.824      ;
; 5.579 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.513     ; 2.817      ;
; 5.583 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.513     ; 2.813      ;
; 5.583 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.513     ; 2.813      ;
; 5.592 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.815      ;
; 5.595 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 2.814      ;
; 5.596 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.808      ;
; 5.596 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.811      ;
; 5.601 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.806      ;
; 5.611 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 2.788      ;
; 5.638 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.763      ;
; 5.638 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.766      ;
; 5.648 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.759      ;
; 5.649 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.695     ; 2.565      ;
; 5.653 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.749      ;
; 5.657 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.745      ;
; 5.662 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.742      ;
; 5.663 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.740      ;
; 5.666 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.738      ;
; 5.669 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.735      ;
; 5.669 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.735      ;
; 5.677 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.727      ;
; 5.681 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.723      ;
; 5.687 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.716      ;
; 5.693 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.500     ; 2.716      ;
; 5.697 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.516     ; 2.696      ;
; 5.721 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.682      ;
; 5.725 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.517     ; 2.667      ;
; 5.725 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.678      ;
; 5.731 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.676      ;
; 5.735 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.507     ; 2.667      ;
; 5.742 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.501     ; 2.666      ;
; 5.751 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.650      ;
; 5.752 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.511     ; 2.646      ;
; 5.760 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 2.639      ;
; 5.765 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.639      ;
; 5.765 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.639      ;
; 5.780 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.512     ; 2.617      ;
; 5.817 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.590      ;
; 5.817 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.502     ; 2.590      ;
; 5.831 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.573      ;
; 5.831 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.505     ; 2.573      ;
; 5.837 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.506     ; 2.566      ;
; 5.888 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.513      ;
; 5.929 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 2.470      ;
; 5.929 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.510     ; 2.470      ;
; 6.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.344      ;
; 6.057 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.508     ; 2.344      ;
; 6.736 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.371     ; 1.802      ;
; 6.742 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.376     ; 1.791      ;
; 6.784 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.377     ; 1.748      ;
; 6.865 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.371     ; 1.673      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.411  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 0.314      ;
; -0.381  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.323      ;
; -0.377  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.326      ;
; 0.098   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data                    ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.436      ; 0.323      ;
; 0.110   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400                        ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.415      ; 0.314      ;
; 0.160   ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E                           ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.414      ; 0.363      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.213   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.216   ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.335      ;
; 0.294   ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.328   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.447      ;
; 0.332   ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.451      ;
; 0.640   ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 312.717 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.337      ;
; 312.852 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.473      ;
; 312.884 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.016      ; 0.504      ;
; 312.901 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.522      ;
; 312.904 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.525      ;
; 312.912 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.017      ; 0.533      ;
; 312.944 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.057      ; 0.605      ;
; 313.008 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.055      ; 0.667      ;
; 313.116 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.055      ; 0.775      ;
; 313.241 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; -312.500     ; 0.056      ; 0.901      ;
+---------+---------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                       ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+
; -0.326 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.447      ;
; -0.285 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.488      ;
; -0.284 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.489      ;
; -0.284 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.489      ;
; -0.275 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.497      ;
; -0.274 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.499      ;
; -0.272 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.501      ;
; -0.264 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.509      ;
; -0.263 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.509      ;
; -0.256 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.516      ;
; -0.248 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.524      ;
; -0.239 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.533      ;
; -0.234 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.538      ;
; -0.234 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.538      ;
; -0.231 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.541      ;
; -0.224 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.548      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.549      ;
; -0.222 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.550      ;
; -0.210 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.563      ;
; -0.196 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.577      ;
; -0.190 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.582      ;
; -0.183 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.589      ;
; -0.176 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.597      ;
; -0.156 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.616      ;
; -0.150 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.623      ;
; -0.130 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.609      ; 1.643      ;
; -0.102 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.670      ;
; 0.000  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.608      ; 1.772      ;
; 0.111  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400                        ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.109      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.208  ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.254  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.373      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.374      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.263  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.383      ;
; 0.267  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.387      ;
; 0.271  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.390      ;
; 0.293  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.413      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.416      ;
; 0.297  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.416      ;
; 0.298  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.298  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.419      ;
; 0.330  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.450      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.454      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.454      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.495      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.532      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.532      ;
; 0.412  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.532      ;
; 0.413  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.533      ;
; 0.414  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.534      ;
; 0.415  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.535      ;
; 0.416  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.536      ;
; 0.416  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.536      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.537      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.538      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.539      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.540      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.540      ;
; 0.430  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.552      ;
; 0.436  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.556      ;
; 0.437  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.557      ;
; 0.437  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.557      ;
; 0.439  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.559      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.559      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.560      ;
; 0.440  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.560      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.561      ;
; 0.444  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.563      ;
; 0.445  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.035      ; 0.564      ;
; 0.472  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.592      ;
; 0.479  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.599      ;
; 0.480  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.600      ;
; 0.485  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.605      ;
; 0.489  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.609      ;
; 0.494  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.614      ;
; 0.495  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.615      ;
; 0.533  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.653      ;
; 0.534  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.654      ;
; 0.540  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data                    ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.660      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.020 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.515      ; 0.734      ;
; 0.532 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.515      ; 0.746      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.050 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.314      ;
; 0.111 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.375      ;
; 0.115 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.379      ;
; 0.116 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.380      ;
; 0.129 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.393      ;
; 0.129 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.393      ;
; 0.131 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.395      ;
; 0.133 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.660      ; 0.397      ;
; 0.192 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.316      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.203 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.324      ;
; 0.225 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.573      ;
; 0.284 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.632      ;
; 0.302 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.431      ;
; 0.314 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.438      ;
; 0.318 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.439      ;
; 0.338 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.686      ;
; 0.451 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.575      ;
; 0.456 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.577      ;
; 0.461 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.591      ;
; 0.474 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.822      ;
; 0.474 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.596      ;
; 0.477 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.599      ;
; 0.506 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.854      ;
; 0.511 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.633      ;
; 0.511 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.633      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[15] ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.634      ;
; 0.514 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.638      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.639      ;
; 0.518 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.641      ;
; 0.519 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.643      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.347      ; 0.506      ;
; 0.536 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.347      ; 0.509      ;
; 0.540 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.347      ; 0.511      ;
; 0.540 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.662      ;
; 0.541 ; CAPdiez:CAP10|RAM_adr[13] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.889      ;
; 0.543 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.347      ; 0.514      ;
; 0.548 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.347      ; 0.519      ;
; 0.555 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.347      ; 0.526      ;
; 0.555 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.676      ;
; 0.560 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.908      ;
; 0.565 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.687      ;
; 0.565 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.687      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.694      ;
; 0.572 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.264      ; 0.920      ;
; 0.580 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.702      ;
; 0.580 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.702      ;
; 0.580 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.037      ; 0.701      ;
; 0.581 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.703      ;
; 0.583 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.705      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400'                                                                                                                   ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; 0.022      ; 0.314      ;
; 0.239 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400 ; 0.000        ; -0.019     ; 0.314      ;
+-------+-----------------------------+-----------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.304 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|RAM_adr1[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; VGA_generator:VGApart|RAM_adr1[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; VGA_generator:VGApart|RAM_adr1[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|isColor      ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.347 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.481      ;
; 0.350 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.484      ;
; 0.366 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.379 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.382 ; VGA_generator:VGApart|h_count[9]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.389 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.523      ;
; 0.396 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.515      ;
; 0.396 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.515      ;
; 0.401 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.535      ;
; 0.402 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.404 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.538      ;
; 0.405 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.539      ;
; 0.405 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.539      ;
; 0.425 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.545      ;
; 0.436 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.556      ;
; 0.443 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.453 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|video_on     ; VGA_generator:VGApart|green[3]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.782      ;
; 0.464 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.592      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|isColor      ; VGA_generator:VGApart|green[0]     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.780      ;
; 0.468 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.472 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.481 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.616      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.623 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.308     ; 0.802      ;
; -0.547 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.242     ; 0.802      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.213  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 1.069      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.270  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 1.011      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.289  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.861      ; 1.069      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.793      ; 0.967      ;
; 0.336  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.792      ; 0.943      ;
; 0.336  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.792      ; 0.943      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.346  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 1.011      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.389  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.859      ; 0.967      ;
; 0.412  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.858      ; 0.943      ;
; 0.412  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.858      ; 0.943      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.479  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.802      ;
; 0.555  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 0.802      ;
; 0.555  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 0.802      ;
; 0.555  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 0.802      ;
; 0.555  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 0.802      ;
; 0.555  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.860      ; 0.802      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.114 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.166 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.692      ;
; 0.231 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.982      ; 0.807      ;
; 0.231 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.982      ; 0.807      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.243 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.983      ; 0.820      ;
; 0.283 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.920      ; 0.807      ;
; 0.283 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.920      ; 0.807      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.295 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.921      ; 0.820      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.307 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.885      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.984      ; 0.918      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.359 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.885      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.918      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.918      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.918      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.918      ;
; 0.392 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.922      ; 0.918      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.356 ; -0.140       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -0.315 ; -0.131       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.234 ; -0.050       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -0.234 ; -0.050       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -0.234 ; -0.050       ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -0.165 ; -0.165       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; -0.159 ; -0.159       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; -0.145 ; -0.145       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; -0.145 ; -0.145       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; -0.136 ; -0.136       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; -0.061 ; -0.061       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; -0.046 ; -0.046       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.911  ; 1.127        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.955  ; 1.139        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 1.046  ; 1.046        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 1.054  ; 1.054        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 1.061  ; 1.061        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 1.133  ; 1.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 1.141  ; 1.141        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 1.141  ; 1.141        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 1.155  ; 1.155        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 1.160  ; 1.160        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdrive:SCCBdriver|mssgGO  ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|clk400|q          ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|mssgGO|clk        ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400 ; Rise       ; SCCBdriver|dataEedge|datad   ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400 ; Fall       ; SCCBdriver|dataEedge|combout ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datab   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datab   ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.606 ; 4.606        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.621 ; 4.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 4.632 ; 4.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                ;
; 5.367 ; 5.367        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                  ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|inclk[0]          ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.379 ; 5.379        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.393 ; 5.393        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]            ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|observablevcoout  ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.654 ; 9.884        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.655 ; 9.885        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.656 ; 9.886        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[2]                                                                                 ;
; 9.714 ; 9.898        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.716 ; 9.900        ; 0.184          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|enarRAMclk                                                                             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'DIV800|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.271 ; 312.487      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.272 ; 312.488      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.284 ; 312.500      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.285 ; 312.501      ; 0.216          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 312.313 ; 312.497      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 312.327 ; 312.511      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 312.328 ; 312.512      ; 0.184          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.493 ; 312.493      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 312.494 ; 312.494      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.498 ; 312.498      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 312.502 ; 312.502      ; 0.000          ; Low Pulse Width  ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DIV800|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|C_Esync|clk                                                   ;
; 312.506 ; 312.506      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|eInd|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|EE|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|LIVE|clk                                                      ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q0|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|Q1|clk                                                        ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400data|clk                                                ;
; 312.507 ; 312.507      ; 0.000          ; High Pulse Width ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdriver|clk400|clk                                                    ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync                                             ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|EE                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|LIVE                                                ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q0                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|Q1                                                  ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCCBdrive:SCCBdriver|clk400                                              ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|clk400data                                          ;
; 623.000 ; 625.000      ; 2.000          ; Min Period       ; DIV800|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SCCBdrive:SCCBdriver|eInd                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 2.196 ; 2.799 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 2.196 ; 2.799 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 3.202 ; 3.761 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 3.202 ; 3.761 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 1.949 ; 2.605 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 2.051 ; 2.728 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 2.382 ; 3.095 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 2.270 ; 2.961 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 2.046 ; 2.735 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.285 ; 1.121 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.241 ; 1.096 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.243 ; 1.098 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.227 ; 1.078 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.285 ; 1.121 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.051 ; -2.646 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.051 ; -2.646 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.256 ; -1.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -1.744 ; -2.381 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.574 ; -2.214 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -1.256 ; -1.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -1.439 ; -2.075 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -1.352 ; -1.989 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -1.395 ; -2.033 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.040  ; -0.793 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.027  ; -0.810 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.025  ; -0.811 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.040  ; -0.793 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.020 ; -0.845 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.387 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.387 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.334 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.334 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 3.614 ; 3.728 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 3.614 ; 3.728 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 3.421 ; 3.551 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.384 ; 3.487 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.352 ; 3.436 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 3.599 ; 3.695 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.406 ; 3.500 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.599 ; 3.695 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 3.165 ; 3.252 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.362 ; 3.441 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.435 ; 3.555 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 3.868 ; 4.023 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.434 ; 3.538 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.868 ; 4.023 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.357 ; 3.443 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.478 ; 3.568 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 3.085 ; 3.158 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 3.361 ; 3.499 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 3.361 ; 3.499 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.182 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.182 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.165 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.165 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 2.988 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 2.988 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 3.543 ; 3.563 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 3.121 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 3.543 ; 3.563 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.301 ; 4.395 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.301 ; 4.395 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.609 ; 3.629 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.609 ; 3.629 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.163 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.163 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.109 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.109 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 3.116 ; 3.196 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 3.368 ; 3.476 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 3.183 ; 3.307 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.147 ; 3.246 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.116 ; 3.196 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.935 ; 3.019 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.168 ; 3.258 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.353 ; 3.444 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 2.935 ; 3.019 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.126 ; 3.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.196 ; 3.310 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 3.121 ; 3.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.195 ; 3.294 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.611 ; 3.759 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.121 ; 3.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.238 ; 3.323 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.859 ; 2.929 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 3.056 ; 3.188 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 3.056 ; 3.188 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.066 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.066 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.046 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.046 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 2.925 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 2.925 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 3.451 ; 3.048 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 3.048 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 3.451 ; 3.468 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.178 ; 4.267 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.178 ; 4.267 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.513 ; 3.530 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.513 ; 3.530 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.977 ;    ;    ; 4.541 ;
; SW[3]      ; GPIO0_D[4]  ; 3.903 ;    ;    ; 4.463 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.884 ;    ;    ; 4.438 ;
; SW[3]      ; GPIO0_D[4]  ; 3.813 ;    ;    ; 4.364 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -3.174   ; -0.636 ; -1.500   ; 0.014   ; -3.000              ;
;  CAPdiez:CAP10|CAPclk                                ; -3.174   ; 0.203  ; N/A      ; N/A     ; -2.174              ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.092    ; 0.017  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.210    ; 0.304  ; N/A      ; N/A     ; 9.647               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 4.585               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.243    ; -0.636 ; N/A      ; N/A     ; 312.248             ;
;  GPIO1_D[8]                                          ; -0.088   ; 0.050  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.393               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.146    ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.809   ; -0.326 ; -1.500   ; 0.014   ; -1.000              ;
; Design-wide TNS                                      ; -317.309 ; -4.623 ; -2.8     ; 0.0     ; -309.028            ;
;  CAPdiez:CAP10|CAPclk                                ; -283.379 ; 0.000  ; N/A      ; N/A     ; -236.704            ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0.000    ; -1.882 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[8]                                          ; -0.336   ; 0.000  ; N/A      ; N/A     ; -20.869             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -33.594  ; -3.454 ; -2.800   ; 0.000   ; -55.000             ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 3.874 ; 4.274 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 3.874 ; 4.274 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 5.632 ; 6.074 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 5.632 ; 6.074 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.513 ; 3.977 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.701 ; 4.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 4.303 ; 4.760 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 4.025 ; 4.589 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.605 ; 4.131 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.502 ; 1.121 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.398 ; 1.096 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.408 ; 1.098 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.391 ; 1.078 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.502 ; 1.121 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.051 ; -2.646 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.051 ; -2.646 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.256 ; -1.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -1.744 ; -2.381 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.574 ; -2.214 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -1.256 ; -1.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -1.439 ; -2.075 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -1.352 ; -1.989 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -1.395 ; -2.033 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.160  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.154  ; -0.358 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.145  ; -0.371 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.160  ; -0.333 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.048  ; -0.461 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.207 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.207 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.063 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.063 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 6.022 ; 6.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 6.022 ; 6.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.628 ; 5.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 5.611 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 5.586 ; 5.607 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.980 ; 6.025 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 5.613 ; 5.681 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.980 ; 6.025 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 5.211 ; 5.262 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 5.574 ; 5.632 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.704 ; 5.740 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 6.356 ; 6.464 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.669 ; 5.732 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 6.356 ; 6.464 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.576 ; 5.635 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 5.775 ; 5.813 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 5.052 ; 5.109 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 5.599 ; 5.632 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 5.599 ; 5.632 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.049 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 5.049 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 5.149 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 5.149 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 4.883 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 4.883 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 5.942 ; 5.867 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 4.913 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 5.942 ; 5.867 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 7.141 ; 7.169 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 7.141 ; 7.169 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.063 ; 5.988 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.063 ; 5.988 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.163 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.163 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.109 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.109 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 3.116 ; 3.196 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 3.368 ; 3.476 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 3.183 ; 3.307 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 3.147 ; 3.246 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 3.116 ; 3.196 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.935 ; 3.019 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 3.168 ; 3.258 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.353 ; 3.444 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 2.935 ; 3.019 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 3.126 ; 3.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.196 ; 3.310 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 3.121 ; 3.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.195 ; 3.294 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 3.611 ; 3.759 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.121 ; 3.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 3.238 ; 3.323 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.859 ; 2.929 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; CLOCK_50                        ; 3.056 ; 3.188 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
;  LEDG[0]    ; CLOCK_50                        ; 3.056 ; 3.188 ; Rise       ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.066 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.066 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 3.046 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 3.046 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 2.925 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ; 2.925 ;       ; Rise       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400     ; 3.451 ; 3.048 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|clk400     ;       ; 3.048 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400     ; 3.451 ; 3.468 ; Fall       ; SCCBdrive:SCCBdriver|clk400                         ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 4.178 ; 4.267 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 4.178 ; 4.267 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.513 ; 3.530 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.513 ; 3.530 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.577 ;    ;    ; 6.918 ;
; SW[3]      ; GPIO0_D[4]  ; 6.421 ;    ;    ; 6.783 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.884 ;    ;    ; 4.438 ;
; SW[3]      ; GPIO0_D[4]  ; 3.813 ;    ;    ; 4.364 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1864     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1864     ; 180      ; 515      ; 0        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 6        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 8        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400                         ; 0        ; 0        ; 0        ; 1        ;
; DIV800|altpll_component|auto_generated|pll1|clk[0]  ; SCCBdrive:SCCBdriver|clk400data                     ; 28       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400                         ; SCCBdrive:SCCBdriver|clk400data                     ; 0        ; 0        ; 0        ; 1        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 156   ; 156  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File output_files/pll3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE output_files/pll3.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 17 23:28:42 2024
Info: Command: quartus_sta LoQritas -c LoQritas
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LoQritas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {DIV800|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name {DIV800|altpll_component|auto_generated|pll1|clk[0]} {DIV800|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|CAPclk CAPdiez:CAP10|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400 SCCBdrive:SCCBdriver|clk400
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.174            -283.379 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.809             -33.594 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.088              -0.336 GPIO1_D[8] 
    Info (332119):     0.092               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.146               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.243               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.210               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.600              -1.748 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.291              -2.189 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.045               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.361               0.000 GPIO1_D[8] 
    Info (332119):     0.385               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.390               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.568               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.500              -2.800 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.014               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.324 GPIO1_D[8] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.393               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.815               0.000 CLOCK_50 
    Info (332119):     9.647               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.253               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.919            -249.555 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.530             -24.623 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.015              -0.056 GPIO1_D[8] 
    Info (332119):     0.153               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.239               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.372               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.110               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.636              -1.882 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.172              -0.917 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.017               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.320               0.000 GPIO1_D[8] 
    Info (332119):     0.341               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.347               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.510               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.291              -1.654 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.132 GPIO1_D[8] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.444               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.785               0.000 CLOCK_50 
    Info (332119):     9.677               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.248               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: DIV800|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: DIV800|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.101            -148.416 CAPdiez:CAP10|CAPclk 
    Info (332119):    -0.643              -6.460 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.273               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.320               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.529               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.577               0.000 GPIO1_D[8] 
    Info (332119):     5.142               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.411              -1.169 DIV800|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.326              -3.454 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.020               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.050               0.000 GPIO1_D[8] 
    Info (332119):     0.203               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.208               0.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.304               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.623              -0.623 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.869 GPIO1_D[8] 
    Info (332119):    -1.000            -124.000 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 SCCBdrive:SCCBdriver|clk400 
    Info (332119):     0.395               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.585               0.000 CLOCK_50 
    Info (332119):     9.654               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   312.271               0.000 DIV800|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4692 megabytes
    Info: Processing ended: Mon Jun 17 23:28:45 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


