<?xml version="1.0" encoding="UTF-8"?>
<efx:project name="ac_in_ac_out_lab_power_supply" description="" last_change="1737721113" sw_version="2024.2.294.2.12" last_run_state="pass" last_run_flow="bitstream" config_result_in_sync="sync" design_ood="change" place_ood="sync" route_ood="sync" xmlns:efx="http://www.efinixinc.com/enf_proj" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/enf_proj enf_proj.xsd">
    <efx:device_info>
        <efx:family name="Trion"/>
        <efx:device name="T120F324"/>
        <efx:timing_model name="C4"/>
    </efx:device_info>
    <efx:design_info def_veri_version="verilog_2k" def_vhdl_version="vhdl_2008" unified_flow="false">
        <efx:top_module name="efinix_top"/>
        <efx:design_file name="efinix_top.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/main_state_machine/main_state_machine_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/system_control_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/system_control.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/component_interconnect_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/component_interconnect.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/test_module/test_module_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/test_module/test_module.vhd" version="default" library="default"/>
        <efx:design_file name="efinix_system_clocks_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/power_electronics/power_electronics.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/power_electronics/power_electronics_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/rtl_counters/rtl_counter_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart_transreceiver/uart_transreceiver.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart_transreceiver/uart_transreceiver_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart_transreceiver/uart_rx/uart_rx_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart_transreceiver/uart_rx/uart_rx.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart_transreceiver/uart_tx/uart_tx.vhd" version="default" library="default"/>
        <efx:design_file name="../source/uart/uart_transreceiver/uart_tx/uart_tx_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/communications/communications_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_control/component_interconnect/communications/communications.vhd" version="default" library="default"/>
        <efx:design_file name="../source/fpga_interconnect/interconnect_configuration/data_15_address_15_bit_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/fpga_interconnect/fpga_interconnect_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/system_register_addresses_pkg.vhd" version="default" library="default"/>
        <efx:design_file name="../source/vhdl_float/float_to_real_conversions/float_to_real_functions_pkg.vhd" version="default" library="float"/>
        <efx:design_file name="../source/vhdl_float/float_to_real_conversions/float_to_real_conversions_pkg.vhd" version="default" library="float"/>
        <efx:design_file name="../source/hVHDL_memory_library/fpga_internal_ram/arch_rtl_generic_dual_port_ram.vhd" version="default" library="default"/>
        <efx:design_file name="../source/hVHDL_memory_library/fpga_internal_ram/dual_port_ram_generic_pkg.vhd" version="default" library="default"/>
        <efx:top_vhdl_arch name="rtl"/>
    </efx:design_info>
    <efx:constraint_info>
        <efx:sdc_file name="ac_in_ac_out_lab_power_supply.pt.sdc"/>
        <efx:inter_file name=""/>
    </efx:constraint_info>
    <efx:isf_info/>
    <efx:sim_info/>
    <efx:misc_info/>
    <efx:ip_info/>
    <efx:synthesis tool_name="efx_map">
        <efx:param name="work_dir" value="work_syn" value_type="e_string"/>
        <efx:param name="write_efx_verilog" value="on" value_type="e_bool"/>
        <efx:param name="mode" value="speed" value_type="e_option"/>
        <efx:param name="max_ram" value="-1" value_type="e_integer"/>
        <efx:param name="max_mult" value="-1" value_type="e_integer"/>
        <efx:param name="infer-clk-enable" value="3" value_type="e_option"/>
        <efx:param name="infer-sync-set-reset" value="1" value_type="e_option"/>
        <efx:param name="fanout-limit" value="0" value_type="e_integer"/>
        <efx:param name="bram_output_regs_packing" value="1" value_type="e_option"/>
        <efx:param name="retiming" value="1" value_type="e_option"/>
        <efx:param name="seq_opt" value="1" value_type="e_option"/>
        <efx:param name="blast_const_operand_adders" value="1" value_type="e_option"/>
        <efx:param name="operator-sharing" value="1" value_type="e_option"/>
        <efx:param name="optimize-adder-tree" value="1" value_type="e_option"/>
        <efx:param name="mult_input_regs_packing" value="1" value_type="e_option"/>
        <efx:param name="mult_output_regs_packing" value="1" value_type="e_option"/>
        <efx:param name="min-sr-fanout" value="0" value_type="e_option"/>
        <efx:param name="seq-opt-sync-only" value="0" value_type="e_option"/>
        <efx:param name="blackbox-error" value="1" value_type="e_option"/>
        <efx:param name="allow-const-ram-index" value="0" value_type="e_option"/>
        <efx:param name="hdl-compile-unit" value="1" value_type="e_option"/>
        <efx:param name="create-onehot-fsms" value="0" value_type="e_option"/>
        <efx:param name="bram-push-tco-outreg" value="0" value_type="e_option"/>
        <efx:param name="hdl-loop-limit" value="20000" value_type="e_integer"/>
        <efx:param name="max-bit-blast-mem-size" value="10240" value_type="e_integer"/>
        <efx:param name="min-ce-fanout" value="0" value_type="e_integer"/>
        <efx:param name="mult-auto-pipeline" value="0" value_type="e_integer"/>
        <efx:param name="mult-decomp-retime" value="0" value_type="e_option"/>
        <efx:param name="optimize-zero-init-rom" value="1" value_type="e_option"/>
        <efx:param name="peri-syn-instantiation" value="0" value_type="e_option"/>
        <efx:param name="peri-syn-inference" value="0" value_type="e_option"/>
        <efx:param name="ram-decomp-mode" value="0" value_type="e_option"/>
        <efx:param name="use-logic-for-small-mem" value="64" value_type="e_integer"/>
        <efx:param name="use-logic-for-small-rom" value="64" value_type="e_integer"/>
        <efx:param name="max_threads" value="-1" value_type="e_integer"/>
    </efx:synthesis>
    <efx:place_and_route tool_name="efx_pnr">
        <efx:param name="work_dir" value="work_pnr" value_type="e_string"/>
        <efx:param name="verbose" value="off" value_type="e_bool"/>
        <efx:param name="load_delaym" value="on" value_type="e_bool"/>
        <efx:param name="optimization_level" value="TIMING_1" value_type="e_option"/>
        <efx:param name="seed" value="1" value_type="e_integer"/>
        <efx:param name="placer_effort_level" value="2" value_type="e_option"/>
        <efx:param name="max_threads" value="-1" value_type="e_integer"/>
        <efx:param name="print_critical_path" value="10" value_type="e_integer"/>
        <efx:param name="classic_flow" value="off" value_type="e_noarg"/>
    </efx:place_and_route>
    <efx:bitstream_generation tool_name="efx_pgm">
        <efx:param name="mode" value="active" value_type="e_option"/>
        <efx:param name="width" value="1" value_type="e_option"/>
        <efx:param name="enable_roms" value="smart" value_type="e_option"/>
        <efx:param name="spi_low_power_mode" value="on" value_type="e_bool"/>
        <efx:param name="io_weak_pullup" value="on" value_type="e_bool"/>
        <efx:param name="oscillator_clock_divider" value="DIV8" value_type="e_option"/>
        <efx:param name="bitstream_compression" value="on" value_type="e_bool"/>
        <efx:param name="enable_external_master_clock" value="off" value_type="e_bool"/>
        <efx:param name="active_capture_clk_edge" value="posedge" value_type="e_option"/>
        <efx:param name="jtag_usercode" value="0xFFFFFFFF" value_type="e_string"/>
        <efx:param name="release_tri_then_reset" value="on" value_type="e_bool"/>
        <efx:param name="cold_boot" value="off" value_type="e_bool"/>
        <efx:param name="cascade" value="off" value_type="e_option"/>
        <efx:param name="generate_bit" value="on" value_type="e_bool"/>
        <efx:param name="generate_bitbin" value="on" value_type="e_bool"/>
        <efx:param name="generate_hex" value="on" value_type="e_bool"/>
        <efx:param name="generate_hexbin" value="on" value_type="e_bool"/>
    </efx:bitstream_generation>
    <efx:debugger>
        <efx:param name="work_dir" value="work_dbg" value_type="e_string"/>
        <efx:param name="auto_instantiation" value="off" value_type="e_bool"/>
        <efx:param name="profile" value="NONE" value_type="e_string"/>
    </efx:debugger>
</efx:project>
