// Seed: 2254068927
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  tri0 id_5;
  assign id_5 = id_5;
  assign id_5 = 1;
  wire id_6;
  tri  id_7 = 1'b0;
  id_8 :
  assert property (@(posedge 1) 1)
  else $display;
  id_9(); module_0(
      id_4, id_4, id_5
  );
endmodule
