{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679943377788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679943377793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:56:17 2023 " "Processing started: Mon Mar 27 12:56:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679943377793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943377793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servomotor -c servomotor " "Command: quartus_map --read_settings_files=on --write_settings_files=off servomotor -c servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943377793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679943378208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679943378208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomotor-arq_servomotor " "Found design unit 1: servomotor-arq_servomotor" {  } { { "servomotor.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389850 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomotor " "Found entity 1: servomotor" {  } { { "servomotor.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arq_senal " "Found design unit 1: senal-arq_senal" {  } { { "senal.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/senal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389853 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/senal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arq_divf " "Found design unit 1: divf-arq_divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/divf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389856 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arq_movimiento " "Found design unit 1: movimiento-arq_movimiento" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389860 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679943389860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servomotor " "Elaborating entity \"servomotor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679943389904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:ul A:arq_divf " "Elaborating entity \"divf\" using architecture \"A:arq_divf\" for hierarchy \"divf:ul\"" {  } { { "servomotor.vhd" "ul" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943389914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u2 A:arq_senal " "Elaborating entity \"senal\" using architecture \"A:arq_senal\" for hierarchy \"senal:u2\"" {  } { { "servomotor.vhd" "u2" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943389921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u3 A:arq_movimiento " "Elaborating entity \"movimiento\" using architecture \"A:arq_movimiento\" for hierarchy \"movimiento:u3\"" {  } { { "servomotor.vhd" "u3" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943389928 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst movimiento.vhd(16) " "VHDL Process Statement warning at movimiento.vhd(16): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943389928 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(22) " "VHDL Process Statement warning at movimiento.vhd(22): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943389929 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(23) " "VHDL Process Statement warning at movimiento.vhd(23): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943389929 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(24) " "VHDL Process Statement warning at movimiento.vhd(24): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943389929 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(25) " "VHDL Process Statement warning at movimiento.vhd(25): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943389929 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(28) " "VHDL Process Statement warning at movimiento.vhd(28): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679943389929 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor movimiento.vhd(14) " "VHDL Process Statement warning at movimiento.vhd(14): inferring latch(es) for signal or variable \"valor\", which holds its previous value in one or more paths through the process" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679943389929 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] movimiento.vhd(14) " "Inferred latch for \"valor\[0\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] movimiento.vhd(14) " "Inferred latch for \"valor\[1\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] movimiento.vhd(14) " "Inferred latch for \"valor\[2\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] movimiento.vhd(14) " "Inferred latch for \"valor\[3\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[4\] movimiento.vhd(14) " "Inferred latch for \"valor\[4\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[5\] movimiento.vhd(14) " "Inferred latch for \"valor\[5\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[6\] movimiento.vhd(14) " "Inferred latch for \"valor\[6\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[7\] movimiento.vhd(14) " "Inferred latch for \"valor\[7\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943389930 "|servomotor|movimiento:u3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679943390482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679943390922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679943390922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679943390953 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679943390953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679943390953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679943390953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679943390969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:56:30 2023 " "Processing ended: Mon Mar 27 12:56:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679943390969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679943390969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679943390969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679943390969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679943392350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679943392355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:56:31 2023 " "Processing started: Mon Mar 27 12:56:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679943392355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679943392355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off servomotor -c servomotor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off servomotor -c servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679943392356 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679943392507 ""}
{ "Info" "0" "" "Project  = servomotor" {  } {  } 0 0 "Project  = servomotor" 0 0 "Fitter" 0 0 1679943392508 ""}
{ "Info" "0" "" "Revision = servomotor" {  } {  } 0 0 "Revision = servomotor" 0 0 "Fitter" 0 0 1679943392508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679943392600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679943392600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "servomotor 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"servomotor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679943392609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679943392658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679943392658 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679943392892 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679943392901 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1679943393057 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1679943393057 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1679943393060 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1679943393060 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679943393061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679943393061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679943393061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1679943393061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679943393062 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679943393325 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679943393672 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "servomotor.sdc " "Synopsys Design Constraints File file not found: 'servomotor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679943393673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679943393673 ""}
{ "Warning" "WSTA_SCC_LOOP" "70 " "Found combinational loop of 70 nodes" { { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2\|combout " "Node \"u3\|valor\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|datad " "Node \"u3\|valor\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|combout " "Node \"u3\|valor\[6\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|datab " "Node \"u3\|valor\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|combout " "Node \"u3\|valor\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|dataa " "Node \"u3\|valor\[7\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|combout " "Node \"u3\|valor\[7\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2\|datad " "Node \"u3\|valor\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datab " "Node \"u3\|process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|combout " "Node \"u3\|process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2\|datac " "Node \"u3\|valor\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|datab " "Node \"u3\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|combout " "Node \"u3\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|datab " "Node \"u3\|valor\[6\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|datab " "Node \"u3\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|combout " "Node \"u3\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|datab " "Node \"u3\|valor\[5\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|combout " "Node \"u3\|valor\[5\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|datab " "Node \"u3\|valor\[5\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|combout " "Node \"u3\|valor\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datab " "Node \"u3\|valor\[7\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datac " "Node \"u3\|process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|datac " "Node \"u3\|valor\[5\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|dataa " "Node \"u3\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cout " "Node \"u3\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|cin " "Node \"u3\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|datab " "Node \"u3\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|combout " "Node \"u3\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|datab " "Node \"u3\|valor\[4\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|combout " "Node \"u3\|valor\[4\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|datab " "Node \"u3\|valor\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|combout " "Node \"u3\|valor\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datac " "Node \"u3\|valor\[7\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|datac " "Node \"u3\|valor\[4\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|dataa " "Node \"u3\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cout " "Node \"u3\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cin " "Node \"u3\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|datab " "Node \"u3\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|combout " "Node \"u3\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|datab " "Node \"u3\|valor\[3\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|combout " "Node \"u3\|valor\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]\|datab " "Node \"u3\|valor\[3\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]\|combout " "Node \"u3\|valor\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|dataa " "Node \"u3\|valor\[7\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|combout " "Node \"u3\|valor\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datad " "Node \"u3\|valor\[7\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|datac " "Node \"u3\|valor\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|dataa " "Node \"u3\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cout " "Node \"u3\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cin " "Node \"u3\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|datab " "Node \"u3\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|combout " "Node \"u3\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|datab " "Node \"u3\|valor\[2\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|combout " "Node \"u3\|valor\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|datab " "Node \"u3\|valor\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|combout " "Node \"u3\|valor\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|datab " "Node \"u3\|valor\[7\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|datac " "Node \"u3\|valor\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|dataa " "Node \"u3\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cout " "Node \"u3\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cin " "Node \"u3\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|datab " "Node \"u3\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|cout " "Node \"u3\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cin " "Node \"u3\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|datac " "Node \"u3\|valor\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|dataa " "Node \"u3\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|datad " "Node \"u3\|valor\[5\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|datad " "Node \"u3\|valor\[4\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|datad " "Node \"u3\|valor\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|datad " "Node \"u3\|valor\[2\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943393674 ""}  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 -1 0 } } { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679943393674 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~2\|dataa  to: u3\|Add0~12\|dataa " "From: u3\|valor\[7\]~2\|dataa  to: u3\|Add0~12\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679943393881 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1679943393881 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679943393882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679943393882 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679943393883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679943393899 ""}  } { { "servomotor.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/servomotor.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679943393899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:ul\|clkl  " "Automatically promoted node divf:ul\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679943393899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:ul\|clkl~0 " "Destination node divf:ul\|clkl~0" {  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1679943393899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1679943393899 ""}  } { { "divf.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/divf.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679943393899 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movimiento:u3\|valor\[7\]~2  " "Automatically promoted node movimiento:u3\|valor\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1679943393899 ""}  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1679943393899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679943394447 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679943394447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1679943394447 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679943394448 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679943394448 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679943394448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679943394448 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679943394449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679943394869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679943394870 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679943394870 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 5 1 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 5 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1679943394872 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1679943394872 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1679943394872 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1679943394873 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1679943394873 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1679943394873 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679943394892 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1679943394895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679943396468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679943396532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679943396554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679943398639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679943398639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679943401284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679943411298 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679943411298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679943413598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679943413598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679943413600 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.16 " "Total time spent on timing analysis during the Fitter is 10.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679943413789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679943413795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679943414018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679943414019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679943414370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679943415457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/output_files/servomotor.fit.smsg " "Generated suppressed messages file F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/output_files/servomotor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679943415738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5633 " "Peak virtual memory: 5633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679943416115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:56:56 2023 " "Processing ended: Mon Mar 27 12:56:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679943416115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679943416115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679943416115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679943416115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679943417223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679943417228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:56:57 2023 " "Processing started: Mon Mar 27 12:56:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679943417228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679943417228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off servomotor -c servomotor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off servomotor -c servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679943417228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679943417609 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1679943419589 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679943419736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679943420626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:57:00 2023 " "Processing ended: Mon Mar 27 12:57:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679943420626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679943420626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679943420626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679943420626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679943421279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679943422033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679943422039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:57:01 2023 " "Processing started: Mon Mar 27 12:57:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679943422039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679943422039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta servomotor -c servomotor " "Command: quartus_sta servomotor -c servomotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679943422039 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679943422201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679943422405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679943422405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943422448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943422448 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1679943422719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "servomotor.sdc " "Synopsys Design Constraints File file not found: 'servomotor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679943422730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943422730 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:ul\|clkl divf:ul\|clkl " "create_clock -period 1.000 -name divf:ul\|clkl divf:ul\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679943422731 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679943422731 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dec dec " "create_clock -period 1.000 -name dec dec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679943422731 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679943422731 ""}
{ "Warning" "WSTA_SCC_LOOP" "72 " "Found combinational loop of 72 nodes" { { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2clkctrl\|outclk " "Node \"u3\|valor\[7\]~2clkctrl\|outclk\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|datac " "Node \"u3\|valor\[4\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|combout " "Node \"u3\|valor\[4\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|datac " "Node \"u3\|valor\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|combout " "Node \"u3\|valor\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datab " "Node \"u3\|valor\[7\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|combout " "Node \"u3\|valor\[7\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2\|datab " "Node \"u3\|valor\[7\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2\|combout " "Node \"u3\|valor\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2clkctrl\|inclk\[0\] " "Node \"u3\|valor\[7\]~2clkctrl\|inclk\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|datad " "Node \"u3\|valor\[4\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|dataa " "Node \"u3\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|combout " "Node \"u3\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~7\|datab " "Node \"u3\|valor\[4\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cout " "Node \"u3\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cin " "Node \"u3\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|combout " "Node \"u3\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|datad " "Node \"u3\|valor\[5\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|combout " "Node \"u3\|valor\[5\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|datad " "Node \"u3\|valor\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|combout " "Node \"u3\|valor\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datac " "Node \"u3\|valor\[7\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|datac " "Node \"u3\|valor\[5\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|dataa " "Node \"u3\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cout " "Node \"u3\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|cin " "Node \"u3\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|combout " "Node \"u3\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|datad " "Node \"u3\|valor\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|combout " "Node \"u3\|valor\[6\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|datad " "Node \"u3\|valor\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|combout " "Node \"u3\|valor\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datad " "Node \"u3\|valor\[7\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|datac " "Node \"u3\|valor\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|datab " "Node \"u3\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datab " "Node \"u3\|process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|combout " "Node \"u3\|process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~2\|dataa " "Node \"u3\|valor\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|datab " "Node \"u3\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|datab " "Node \"u3\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|combout " "Node \"u3\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|datab " "Node \"u3\|valor\[3\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|combout " "Node \"u3\|valor\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]\|datad " "Node \"u3\|valor\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]\|combout " "Node \"u3\|valor\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|dataa " "Node \"u3\|valor\[7\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|combout " "Node \"u3\|valor\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|dataa " "Node \"u3\|valor\[7\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|datad " "Node \"u3\|valor\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|dataa " "Node \"u3\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cout " "Node \"u3\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cin " "Node \"u3\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|dataa " "Node \"u3\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cout " "Node \"u3\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cin " "Node \"u3\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|combout " "Node \"u3\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|dataa " "Node \"u3\|valor\[2\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|combout " "Node \"u3\|valor\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|datab " "Node \"u3\|valor\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|combout " "Node \"u3\|valor\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|datab " "Node \"u3\|valor\[7\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|datad " "Node \"u3\|valor\[2\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|datab " "Node \"u3\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|dataa " "Node \"u3\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|datab " "Node \"u3\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|dataa " "Node \"u3\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|cout " "Node \"u3\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cin " "Node \"u3\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datac " "Node \"u3\|process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[3\]~8\|datac " "Node \"u3\|valor\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~9\|datac " "Node \"u3\|valor\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~5\|dataa " "Node \"u3\|valor\[6\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~6\|datab " "Node \"u3\|valor\[5\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679943422732 ""}  } { { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 14 -1 0 } } { "movimiento.vhd" "" { Text "F:/Users/Carlos Odettte DLCL/Documentos/VLSI/Practica 5/Codigo Base/movimiento.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679943422732 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~2\|datad  to: u3\|Add0~2\|dataa " "From: u3\|valor\[7\]~2\|datad  to: u3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679943422987 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679943422987 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679943422988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679943422989 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679943422989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679943422999 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1679943423002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679943423004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.322 " "Worst-case setup slack is -28.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.322             -57.391 dec  " "  -28.322             -57.391 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.846             -43.775 divf:ul\|clkl  " "  -27.846             -43.775 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.327             -15.586 clk  " "   -3.327             -15.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943423006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk  " "    0.363               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 divf:ul\|clkl  " "    0.653               0.000 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 dec  " "    1.284               0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943423009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679943423011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679943423013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 clk  " "   -3.000             -17.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dec  " "   -3.000              -3.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:ul\|clkl  " "   -1.403             -15.433 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943423015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943423015 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679943423024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679943423049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679943424632 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~2\|datad  to: u3\|Add0~2\|dataa " "From: u3\|valor\[7\]~2\|datad  to: u3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679943424901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679943424901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679943424901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679943424906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.073 " "Worst-case setup slack is -26.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.073             -52.910 dec  " "  -26.073             -52.910 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.550             -39.488 divf:ul\|clkl  " "  -25.550             -39.488 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.999             -13.384 clk  " "   -2.999             -13.384 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943424908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.327 " "Worst-case hold slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clk  " "    0.327               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 divf:ul\|clkl  " "    0.604               0.000 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 dec  " "    1.174               0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943424911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679943424913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679943424915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 clk  " "   -3.000             -17.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dec  " "   -3.000              -3.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:ul\|clkl  " "   -1.403             -15.433 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943424917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943424917 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679943424925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~2\|datad  to: u3\|Add0~2\|dataa " "From: u3\|valor\[7\]~2\|datad  to: u3\|Add0~2\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679943425301 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679943425301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679943425302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679943425303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.089 " "Worst-case setup slack is -12.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.089             -13.654 divf:ul\|clkl  " "  -12.089             -13.654 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.838             -23.583 dec  " "  -11.838             -23.583 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936              -1.379 clk  " "   -0.936              -1.379 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943425305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 divf:ul\|clkl  " "    0.255               0.000 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 dec  " "    0.511               0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943425309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679943425311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679943425313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.270 clk  " "   -3.000             -13.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dec  " "   -3.000              -3.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:ul\|clkl  " "   -1.000             -11.000 divf:ul\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679943425315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679943425315 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679943426022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679943426023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 79 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679943426054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:57:06 2023 " "Processing ended: Mon Mar 27 12:57:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679943426054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679943426054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679943426054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679943426054 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus Prime Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679943426731 ""}
