Information: Updating design information... (UID-85)
Warning: Design 'bp_softcore' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Tue Mar 17 18:56:03 2020
****************************************


Library(s) Used:

    saed90nm_typ (File: /home/projects/vlsi/common/ee477/kits/wi18/saed-90nm/stdview/stdcells.db)
    saed90_16x64_1P_bit (File: /home/weberlo/final-project/ee477-chip/memories/saed90_16x64_1P_bit/saed90_16x64_1P_bit.db)
    saed90_64x512_1P_BM (File: /home/weberlo/final-project/ee477-chip/memories/saed90_64x512_1P_BM/saed90_64x512_1P_BM.db)
    saed90_248x64_1P_bit (File: /home/weberlo/final-project/ee477-chip/memories/saed90_248x64_1P_bit/saed90_248x64_1P_bit.db)
    saed90_64x32_2P (File: /home/weberlo/final-project/ee477-chip/memories/saed90_64x32_2P/saed90_64x32_2P.db)
    saed90_8x64_1P_bit (File: /home/weberlo/final-project/ee477-chip/memories/saed90_8x64_1P_bit/saed90_8x64_1P_bit.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Warning: Cannot report correlated power unless power prediction mode is set. (PWR-727)
Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (uW)       Leakage
Cell                         Power (uW)  Power (uW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                4.258e+04    965.4052   4.354e+04 (98%)  5.804e+09
Estimated Clock Tree Power   N/A         N/A          (N/A)           N/A
--------------------------------------------------------------------------------

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box      6.2410e+03          358.3693        1.7430e+09        8.3424e+03  (  16.90%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5447e+04            9.3438        1.3838e+09        3.6840e+04  (  74.64%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    896.8452          597.6953        2.6767e+09        4.1713e+03  (   8.45%)
--------------------------------------------------------------------------------------------------
Total          4.2585e+04 uW       965.4084 uW     5.8035e+09 pW     4.9354e+04 uW
1
