// Seed: 2821291569
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18,
    input uwire id_19,
    output wor id_20,
    input wor id_21,
    input tri id_22
    , id_26, id_27,
    input uwire id_23,
    input tri0 id_24
);
  wire id_28, id_29;
  wire id_30;
  id_31(
      .id_0(1), .id_1(1), .id_2(1)
  );
  logic [7:0][1] id_32;
  wire id_33;
  wire id_34;
  assign module_1.id_5 = 0;
  wire id_35 = (id_32);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3
);
  wire id_5 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_5,
      id_0,
      id_1,
      id_3,
      id_5,
      id_3,
      id_5,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_5,
      id_3,
      id_5
  );
  assign id_2 = id_5;
  assign id_2 = 1'b0;
endmodule
