Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct  8 15:52:33 2019
| Host         : agostini-XPS-15 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.341     -303.653                    304                13887        0.013        0.000                      0                13871        1.845        0.000                       0                  6044  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_rx                                                                                      {0.000 20.000}       40.000          25.000          
clk_tx_mac                                                                                  {0.000 20.000}       40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  I                                                                                         {0.000 8.000}        16.000          62.500          
  clk_ipb_i                                                                                 {0.000 16.000}       32.000          31.250          
  s_clk_200_in                                                                              {0.000 2.500}        5.000           200.000         
  s_fb_txclk_in                                                                             {0.000 10.000}       20.000          50.000          
  s_phy_clk_in                                                                              {0.000 20.000}       40.000          25.000          
  s_sysclk_x2_in                                                                            {0.000 4.000}        8.000           125.000         
  s_sysclk_x4_in                                                                            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_rx                                                                                           32.643        0.000                      0                 1433        0.098        0.000                      0                 1433       18.750        0.000                       0                   606  
clk_tx_mac                                                                                       32.097        0.000                      0                 1557        0.120        0.000                      0                 1557       19.020        0.000                       0                   675  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.343        0.000                      0                  928        0.018        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                       1.958        0.000                      0                 1647        0.061        0.000                      0                 1647        3.000        0.000                       0                   828  
  I                                                                                              13.538        0.000                      0                   25        0.252        0.000                      0                   25        7.500        0.000                       0                    27  
  clk_ipb_i                                                                                      22.571        0.000                      0                  979        0.114        0.000                      0                  979       15.500        0.000                       0                   351  
  s_clk_200_in                                                                                                                                                                                                                                2.845        0.000                       0                     2  
  s_fb_txclk_in                                                                                                                                                                                                                              17.845        0.000                       0                     3  
  s_phy_clk_in                                                                                                                                                                                                                               37.845        0.000                       0                     2  
  s_sysclk_x2_in                                                                                  0.938        0.000                      0                 7050        0.013        0.000                      0                 7050        3.020        0.000                       0                  3065  
  s_sysclk_x4_in                                                                                                                                                                                                                              1.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.686        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      31.728        0.000                      0                    8                                                                        
clk_ipb_i                                                                                   sys_clk_pin                                                                                      -1.341     -292.123                    281                  281        0.243        0.000                      0                  281  
sys_clk_pin                                                                                 clk_ipb_i                                                                                        -0.963       -9.514                     14                   14        0.068        0.000                      0                   14  
s_sysclk_x2_in                                                                              clk_ipb_i                                                                                         1.855        0.000                      0                   43        0.187        0.000                      0                   43  
sys_clk_pin                                                                                 s_sysclk_x2_in                                                                                   -0.349       -2.016                      9                    9        0.168        0.000                      0                    9  
clk_ipb_i                                                                                   s_sysclk_x2_in                                                                                    2.418        0.000                      0                    5        0.113        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_rx                                                                                      clk_rx                                                                                           37.384        0.000                      0                    3        0.434        0.000                      0                    3  
**async_default**                                                                           clk_tx_mac                                                                                  clk_tx_mac                                                                                       37.996        0.000                      0                    2        0.610        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.853        0.000                      0                  100        0.394        0.000                      0                  100  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                       6.134        0.000                      0                  108        0.310        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       32.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.643ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_5/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 0.642ns (9.407%)  route 6.183ns (90.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 44.875 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.370    11.010    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.812    11.947    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.505    44.875    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_5/C
                         clock pessimism              0.179    45.054    
                         clock uncertainty           -0.035    45.019    
    SLICE_X4Y52          FDRE (Setup_fdre_C_R)       -0.429    44.590    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_5
  -------------------------------------------------------------------
                         required time                         44.590    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                 32.643    

Slack (MET) :             32.783ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.642ns (9.606%)  route 6.041ns (90.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 44.874 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.370    11.010    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.671    11.805    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y54          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.504    44.874    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y54          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0/C
                         clock pessimism              0.179    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    44.589    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_0
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                 32.783    

Slack (MET) :             33.090ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_1/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.642ns (10.068%)  route 5.735ns (89.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 44.874 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.370    11.010    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.365    11.499    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.504    44.874    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_1/C
                         clock pessimism              0.179    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.429    44.589    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_1
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 33.090    

Slack (MET) :             33.090ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.642ns (10.068%)  route 5.735ns (89.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 44.874 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.370    11.010    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.365    11.499    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.504    44.874    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2/C
                         clock pessimism              0.179    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.429    44.589    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_2
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 33.090    

Slack (MET) :             33.090ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_3/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.642ns (10.068%)  route 5.735ns (89.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 44.874 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.370    11.010    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.365    11.499    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.504    44.874    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_3/C
                         clock pessimism              0.179    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.429    44.589    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_3
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 33.090    

Slack (MET) :             33.090ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_4/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.642ns (10.068%)  route 5.735ns (89.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 44.874 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.370    11.010    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.365    11.499    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.504    44.874    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_4/C
                         clock pessimism              0.179    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.429    44.589    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/counter_4
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                 33.090    

Slack (MET) :             33.700ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.642ns (11.324%)  route 5.027ns (88.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 44.871 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         3.941     9.581    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.705 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1/O
                         net (fo=15, routed)          1.086    10.791    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X2Y63          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.501    44.871    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X2Y63          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12/C
                         clock pessimism              0.179    45.050    
                         clock uncertainty           -0.035    45.015    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.524    44.491    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12
  -------------------------------------------------------------------
                         required time                         44.491    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 33.700    

Slack (MET) :             33.700ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.642ns (11.324%)  route 5.027ns (88.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 44.871 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         3.941     9.581    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.705 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1/O
                         net (fo=15, routed)          1.086    10.791    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X2Y63          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.501    44.871    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X2Y63          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13/C
                         clock pessimism              0.179    45.050    
                         clock uncertainty           -0.035    45.015    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.524    44.491    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13
  -------------------------------------------------------------------
                         required time                         44.491    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 33.700    

Slack (MET) :             33.700ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.642ns (11.324%)  route 5.027ns (88.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 44.871 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         3.941     9.581    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.705 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1/O
                         net (fo=15, routed)          1.086    10.791    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val
    SLICE_X2Y63          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.501    44.871    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X2Y63          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14/C
                         clock pessimism              0.179    45.050    
                         clock uncertainty           -0.035    45.015    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.524    44.491    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14
  -------------------------------------------------------------------
                         required time                         44.491    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                 33.700    

Slack (MET) :             33.703ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pause_match_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.518ns (8.987%)  route 5.246ns (91.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 44.874 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         5.246    10.886    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X7Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pause_match_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.504    44.874    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X7Y53          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pause_match_reg/C
                         clock pessimism              0.179    45.053    
                         clock uncertainty           -0.035    45.018    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.429    44.589    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pause_match_reg
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                 33.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_7/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.595     1.505    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X7Y46          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_7/Q
                         net (fo=1, routed)           0.113     1.746    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X6Y46          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.866     2.021    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X6Y46          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.648    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/GOOD_FRAME_INT/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.746%)  route 0.295ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.563     1.473    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X8Y51          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/GOOD_FRAME_INT/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/GOOD_FRAME_INT/Q
                         net (fo=11, routed)          0.295     1.932    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/GOOD_FRAME_INT
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.839     1.994    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1/C
                         clock pessimism             -0.245     1.749    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.075     1.824    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.597     1.507    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X3Y45          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr_diff_reg[10]/Q
                         net (fo=1, routed)           0.056     1.704    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr_diff[10]
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.045     1.749 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_fifo_full_i_1/O
                         net (fo=1, routed)           0.000     1.749    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_fifo_full0
    SLICE_X2Y45          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.868     2.023    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X2Y45          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg/C
                         clock pessimism             -0.503     1.520    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.120     1.640    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.785%)  route 0.264ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/Q
                         net (fo=25, routed)          0.264     1.905    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.017    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.792    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.785%)  route 0.264ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/Q
                         net (fo=25, routed)          0.264     1.905    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.017    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.792    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.785%)  route 0.264ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/Q
                         net (fo=25, routed)          0.264     1.905    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.017    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.792    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.785%)  route 0.264ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2/Q
                         net (fo=25, routed)          0.264     1.905    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.017    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X2Y53          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.479     1.538    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.792    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.305     1.946    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A1
    SLICE_X6Y52          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.016    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y52          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y52          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.825    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.305     1.946    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A1
    SLICE_X6Y52          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.016    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X6Y52          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y52          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.825    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.623%)  route 0.305ns (68.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.590     1.500    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.305     1.946    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A1
    SLICE_X6Y52          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.861     2.016    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y52          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y52          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.825    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y18    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y19    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I276/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I289/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I35/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC1/X36_1I36/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y54     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I224/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y54     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I237/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y55     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/CRC2/X36_1I250/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y52     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y53     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       32.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.097ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0/S
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.704ns (9.561%)  route 6.659ns (90.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.829    12.462    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X6Y80          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y80          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X6Y80          FDSE (Setup_fdse_C_S)       -0.524    44.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 32.097    

Slack (MET) :             32.097ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.704ns (9.561%)  route 6.659ns (90.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.829    12.462    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X6Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    44.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 32.097    

Slack (MET) :             32.097ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.704ns (9.561%)  route 6.659ns (90.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.829    12.462    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X6Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    44.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 32.097    

Slack (MET) :             32.097ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_6/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.704ns (9.561%)  route 6.659ns (90.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.829    12.462    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X6Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_6/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    44.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_6
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 32.097    

Slack (MET) :             32.192ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_5/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.704ns (9.561%)  route 6.659ns (90.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.829    12.462    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X7Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X7Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_5/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X7Y80          FDRE (Setup_fdre_C_R)       -0.429    44.654    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_5
  -------------------------------------------------------------------
                         required time                         44.654    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 32.192    

Slack (MET) :             32.238ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 0.704ns (9.749%)  route 6.517ns (90.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.687    12.320    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X6Y79          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y79          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    44.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 32.238    

Slack (MET) :             32.238ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 0.704ns (9.749%)  route 6.517ns (90.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.687    12.320    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X6Y79          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y79          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X6Y79          FDRE (Setup_fdre_C_R)       -0.524    44.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7
  -------------------------------------------------------------------
                         required time                         44.559    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 32.238    

Slack (MET) :             32.333ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_3/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 0.704ns (9.749%)  route 6.517ns (90.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         3.019    11.509    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X7Y78          LUT6 (Prop_lut6_I4_O)        0.124    11.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08481/O
                         net (fo=8, routed)           0.687    12.320    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848
    SLICE_X7Y79          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X7Y79          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_3/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.429    44.654    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_3
  -------------------------------------------------------------------
                         required time                         44.654    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 32.333    

Slack (MET) :             32.362ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 0.828ns (10.914%)  route 6.759ns (89.086%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 44.796 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.746    11.236    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124    11.360 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o/O
                         net (fo=2, routed)           1.202    12.562    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    12.686 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_rstpot/O
                         net (fo=1, routed)           0.000    12.686    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_rstpot
    SLICE_X9Y82          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.429    44.796    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X9Y82          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH/C
                         clock pessimism              0.258    45.054    
                         clock uncertainty           -0.035    45.019    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.029    45.048    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH
  -------------------------------------------------------------------
                         required time                         45.048    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                 32.362    

Slack (MET) :             32.641ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.704ns (10.182%)  route 6.210ns (89.818%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         2.811     8.366    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.490 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.645    11.135    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X5Y79          LUT6 (Prop_lut6_I5_O)        0.124    11.259 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable331/O
                         net (fo=7, routed)           0.754    12.013    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable
    SLICE_X5Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.493    44.860    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X5Y80          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0/C
                         clock pessimism              0.258    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    44.654    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0
  -------------------------------------------------------------------
                         required time                         44.654    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                 32.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.581     1.487    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y72          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6/Q
                         net (fo=2, routed)           0.067     1.696    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1[6]
    SLICE_X2Y72          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.849     2.001    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X2Y72          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11/C
                         clock pessimism             -0.500     1.500    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.075     1.575    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.912%)  route 0.201ns (55.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.558     1.464    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X8Y64          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/Q
                         net (fo=6, routed)           0.201     1.830    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ADDRB[5]
    RAMB18_X0Y24         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.872     2.024    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/CLKB
    RAMB18_X0Y24         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.499     1.525    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.708    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.912%)  route 0.201ns (55.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.558     1.464    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X8Y64          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/Q
                         net (fo=6, routed)           0.201     1.830    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ADDRB[5]
    RAMB18_X0Y25         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.872     2.024    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/CLKB
    RAMB18_X0Y25         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.499     1.525    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.708    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.558     1.464    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync/Q
                         net (fo=1, routed)           0.056     1.661    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync1
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.826     1.979    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg/C
                         clock pessimism             -0.514     1.464    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.075     1.539    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.569     1.475    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync/Q
                         net (fo=1, routed)           0.056     1.672    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync1
    SLICE_X15Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.839     1.991    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.075     1.550    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.587     1.493    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync/Q
                         net (fo=1, routed)           0.056     1.690    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync1
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.855     2.008    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X1Y65          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg/C
                         clock pessimism             -0.514     1.493    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.075     1.568    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.292ns (55.758%)  route 0.232ns (44.242%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.569     1.475    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/Q
                         net (fo=18, routed)          0.232     1.835    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.099     1.934 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<2>/O
                         net (fo=1, routed)           0.000     1.934    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut[2]
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.999 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.999    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.833     1.985    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2/C
                         clock pessimism             -0.245     1.739    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.293ns (55.737%)  route 0.233ns (44.263%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.569     1.475    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg/Q
                         net (fo=18, routed)          0.233     1.836    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.099     1.935 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<1>/O
                         net (fo=1, routed)           0.000     1.935    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut[1]
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.001 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.001    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.833     1.985    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1/C
                         clock pessimism             -0.245     1.739    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.586     1.492    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync/Q
                         net (fo=1, routed)           0.065     1.699    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync1
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.855     2.007    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X0Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg/C
                         clock pessimism             -0.514     1.492    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.075     1.567    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.548     1.454    eth_mac_block_1/trimac_block/txspeedis10100gen/clk
    SLICE_X44Y76         FDRE                                         r  eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync/Q
                         net (fo=1, routed)           0.065     1.661    eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync1
    SLICE_X44Y76         FDRE                                         r  eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.815     1.967    eth_mac_block_1/trimac_block/txspeedis10100gen/clk
    SLICE_X44Y76         FDRE                                         r  eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync_reg/C
                         clock pessimism             -0.512     1.454    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.075     1.529    eth_mac_block_1/trimac_block/txspeedis10100gen/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y24    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y25    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y67     eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y80    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y80    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y77     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y77     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y66    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y66    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y66    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y76     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/PAD/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y76     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/PAD/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y81    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y80    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y80    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y77     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y77     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y66    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tlast_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y66    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tuser_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y66    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y71     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y71     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y71     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.343ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.695ns (25.918%)  route 4.845ns (74.082%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.230     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.274    36.390    
                         clock uncertainty           -0.035    36.354    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.029    36.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.383    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 26.343    

Slack (MET) :             26.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.695ns (26.527%)  route 4.695ns (73.473%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.080     9.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.356    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.029    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 26.495    

Slack (MET) :             26.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.695ns (26.842%)  route 4.620ns (73.158%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.005     9.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.274    36.390    
                         clock uncertainty           -0.035    36.354    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.031    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 26.570    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.695ns (27.487%)  route 4.472ns (72.513%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.857     9.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.356    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.031    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.387    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.695ns (27.291%)  route 4.516ns (72.709%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.901     9.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.362    36.479    
                         clock uncertainty           -0.035    36.443    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.029    36.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.472    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 1.695ns (27.351%)  route 4.502ns (72.649%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 36.117 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.792     8.553    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.897     9.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.384    36.501    
                         clock uncertainty           -0.035    36.465    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.077    36.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.542    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 26.844    

Slack (MET) :             26.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.695ns (28.451%)  route 4.263ns (71.549%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.648     9.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.458    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.356    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.031    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.387    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 26.929    

Slack (MET) :             26.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 1.695ns (28.752%)  route 4.200ns (71.247%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.118 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.801     8.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.586     9.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.274    36.392    
                         clock uncertainty           -0.035    36.356    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.032    36.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.388    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                 26.992    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.695ns (29.486%)  route 4.053ns (70.514%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 36.112 - 33.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.550     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478     3.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.746     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y25         LUT4 (Prop_lut4_I1_O)        0.295     6.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.068     7.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X31Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.761 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.791     8.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.676 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.449     9.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.427    36.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.361    36.473    
                         clock uncertainty           -0.035    36.437    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.077    36.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 0.828ns (16.309%)  route 4.249ns (83.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.128 - 33.000 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X32Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     3.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.911     5.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I1_O)        0.124     5.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.891     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.711     7.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X45Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.736     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X44Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443    36.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.274    36.402    
                         clock uncertainty           -0.035    36.366    
    SLICE_X44Y13         FDPE (Setup_fdpe_C_D)       -0.061    36.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.305    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 27.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.213%)  route 0.184ns (49.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X36Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.184     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[1]
    SLICE_X35Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X35Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.124     1.584    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.092     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.173%)  route 0.192ns (47.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.192     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]
    SLICE_X36Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C
                         clock pessimism             -0.124     1.581    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.091     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           0.243     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg_0
    SLICE_X36Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X36Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.124     1.584    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.066     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.781%)  route 0.229ns (55.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/Q
                         net (fo=3, routed)           0.229     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2/O
                         net (fo=1, routed)           0.000     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/p_1_in__0[28]
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                         clock pessimism             -0.124     1.578    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.091     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.247     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.373     1.345    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.247     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.373     1.345    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.247     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.373     1.345    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.247     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.373     1.345    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.247     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.373     1.345    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.247     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y7          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.373     1.345    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y22   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y8    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y7    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/sclk_s_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.294ns (42.429%)  route 4.470ns (57.571%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  flash_reader/flash_master/tcnt_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.413    flash_reader/flash_master/tcnt_reg[24]_i_6_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.736 f  flash_reader/flash_master/tcnt_reg[28]_i_6/O[1]
                         net (fo=4, routed)           1.141     8.878    flash_reader/flash_master/tcnt2[30]
    SLICE_X54Y20         LUT5 (Prop_lut5_I0_O)        0.332     9.210 f  flash_reader/flash_master/mosi_s_i_14/O
                         net (fo=1, routed)           0.670     9.880    flash_reader/flash_master/mosi_s_i_14_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.348    10.228 r  flash_reader/flash_master/mosi_s_i_5/O
                         net (fo=11, routed)          1.219    11.447    flash_reader/flash_master/mosi_s_i_5_n_0
    SLICE_X55Y31         LUT2 (Prop_lut2_I1_O)        0.150    11.597 f  flash_reader/flash_master/ready_i_2/O
                         net (fo=2, routed)           0.477    12.074    flash_reader/flash_master/ready_i_2_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I1_O)        0.326    12.400 r  flash_reader/flash_master/sclk_s_i_1/O
                         net (fo=1, routed)           0.476    12.876    flash_reader/flash_master/sclk_s
    SLICE_X51Y29         FDRE                                         r  flash_reader/flash_master/sclk_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444    14.816    flash_reader/flash_master/clock
    SLICE_X51Y29         FDRE                                         r  flash_reader/flash_master/sclk_s_reg/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X51Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.834    flash_reader/flash_master/sclk_s_reg
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -12.876    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.580ns (34.452%)  route 4.909ns (65.548%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.756    10.809    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.933 r  flash_reader/flash_master/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.978    11.911    flash_reader/flash_master/FSM_onehot_state[2]_i_2_n_0
    SLICE_X59Y30         LUT3 (Prop_lut3_I1_O)        0.120    12.031 r  flash_reader/flash_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.570    12.601    flash_reader/flash_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y29         FDSE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.445    14.817    flash_reader/flash_master/clock
    SLICE_X56Y29         FDSE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X56Y29         FDSE (Setup_fdse_C_D)       -0.219    14.821    flash_reader/flash_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[22]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[24]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[27]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[29]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[30]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[31]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.485ns (35.410%)  route 4.533ns (64.590%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.131    flash_reader/flash_master/wcnt
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.509    14.881    flash_reader/flash_master/clock
    SLICE_X59Y28         FDRE                                         r  flash_reader/flash_master/wcnt_reg[5]/C
                         clock pessimism              0.259    15.140    
                         clock uncertainty           -0.035    15.104    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.691    flash_reader/flash_master/wcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 flash_reader/flash_master/tcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_reader/flash_master/wcnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 2.485ns (35.791%)  route 4.458ns (64.209%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561     5.113    flash_reader/flash_master/clock
    SLICE_X55Y19         FDRE                                         r  flash_reader/flash_master/tcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  flash_reader/flash_master/tcnt_reg[2]/Q
                         net (fo=2, routed)           0.476     6.045    flash_reader/flash_master/tcnt_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.702 r  flash_reader/flash_master/tcnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    flash_reader/flash_master/tcnt_reg[0]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.819 r  flash_reader/flash_master/tcnt_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    flash_reader/flash_master/tcnt_reg[4]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  flash_reader/flash_master/tcnt_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.936    flash_reader/flash_master/tcnt_reg[8]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.053 r  flash_reader/flash_master/tcnt_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.053    flash_reader/flash_master/tcnt_reg[12]_i_6_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.170 r  flash_reader/flash_master/tcnt_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.170    flash_reader/flash_master/tcnt_reg[16]_i_6_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.287 r  flash_reader/flash_master/tcnt_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.296    flash_reader/flash_master/tcnt_reg[20]_i_6_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.515 f  flash_reader/flash_master/tcnt_reg[24]_i_6/O[0]
                         net (fo=2, routed)           1.297     8.812    flash_reader/flash_master/tcnt2[25]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.295     9.107 f  flash_reader/flash_master/rxd[7]_i_12/O
                         net (fo=3, routed)           0.821     9.928    flash_reader/flash_master/rxd[7]_i_12_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  flash_reader/flash_master/rxd[7]_i_3/O
                         net (fo=9, routed)           0.873    10.926    flash_reader/flash_master/rxd[7]_i_3_n_0
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.149    11.075 r  flash_reader/flash_master/wcnt[31]_i_1/O
                         net (fo=32, routed)          0.981    12.056    flash_reader/flash_master/wcnt
    SLICE_X59Y26         FDRE                                         r  flash_reader/flash_master/wcnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.506    14.878    flash_reader/flash_master/clock
    SLICE_X59Y26         FDRE                                         r  flash_reader/flash_master/wcnt_reg[11]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X59Y26         FDRE (Setup_fdre_C_CE)      -0.413    14.688    flash_reader/flash_master/wcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  2.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vio/inst/DECODER_INST/probe_out_modified_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/DECODER_INST/Bus_data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.224ns (49.249%)  route 0.231ns (50.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    vio/inst/DECODER_INST/out
    SLICE_X36Y10         FDRE                                         r  vio/inst/DECODER_INST/probe_out_modified_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  vio/inst/DECODER_INST/probe_out_modified_reg[9]/Q
                         net (fo=1, routed)           0.231     1.835    vio/inst/DECODER_INST/probe_out_modified[9]
    SLICE_X34Y10         LUT4 (Prop_lut4_I0_O)        0.096     1.931 r  vio/inst/DECODER_INST/Bus_data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.931    vio/inst/DECODER_INST/data_info_probe_in[9]
    SLICE_X34Y10         FDRE                                         r  vio/inst/DECODER_INST/Bus_data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.831     1.989    vio/inst/DECODER_INST/out
    SLICE_X34Y10         FDRE                                         r  vio/inst/DECODER_INST/Bus_data_out_reg[9]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.131     1.870    vio/inst/DECODER_INST/Bus_data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vio/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/DECODER_INST/Bus_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.052%)  route 0.226ns (51.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.561     1.474    vio/inst/DECODER_INST/out
    SLICE_X34Y12         FDRE                                         r  vio/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  vio/inst/DECODER_INST/xsdb_addr_2_0_p2_reg[0]/Q
                         net (fo=16, routed)          0.226     1.864    vio/inst/DECODER_INST/xsdb_addr_2_0_p2[0]
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.909 r  vio/inst/DECODER_INST/Bus_data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.909    vio/inst/DECODER_INST/data_info_probe_in[11]
    SLICE_X36Y11         FDRE                                         r  vio/inst/DECODER_INST/Bus_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    vio/inst/DECODER_INST/out
    SLICE_X36Y11         FDRE                                         r  vio/inst/DECODER_INST/Bus_data_out_reg[11]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.092     1.832    vio/inst/DECODER_INST/Bus_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.099     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vio/inst/U_XSDB_SLAVE/reg_drdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.190ns (41.278%)  route 0.270ns (58.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.559     1.472    vio/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y16         FDRE                                         r  vio/inst/U_XSDB_SLAVE/reg_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vio/inst/U_XSDB_SLAVE/reg_drdy_reg/Q
                         net (fo=17, routed)          0.270     1.884    vio/inst/U_XSDB_SLAVE/reg_drdy
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.049     1.933 r  vio/inst/U_XSDB_SLAVE/sl_oport_o[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[5]
    SLICE_X37Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.107     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vio/inst/DECODER_INST/wr_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/DECODER_INST/clear_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.560     1.473    vio/inst/DECODER_INST/out
    SLICE_X34Y14         FDRE                                         r  vio/inst/DECODER_INST/wr_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  vio/inst/DECODER_INST/wr_en_reg[2]/Q
                         net (fo=3, routed)           0.235     1.873    vio/inst/DECODER_INST/wr_control_reg
    SLICE_X37Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.918 r  vio/inst/DECODER_INST/clear_int_i_1/O
                         net (fo=1, routed)           0.000     1.918    vio/inst/DECODER_INST/clear_int_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  vio/inst/DECODER_INST/clear_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    vio/inst/DECODER_INST/out
    SLICE_X37Y11         FDRE                                         r  vio/inst/DECODER_INST/clear_int_reg/C
                         clock pessimism             -0.250     1.740    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091     1.831    vio/inst/DECODER_INST/clear_int_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.110     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vio/inst/U_XSDB_SLAVE/reg_drdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.764%)  route 0.270ns (59.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.559     1.472    vio/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y16         FDRE                                         r  vio/inst/U_XSDB_SLAVE/reg_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  vio/inst/U_XSDB_SLAVE/reg_drdy_reg/Q
                         net (fo=17, routed)          0.270     1.884    vio/inst/U_XSDB_SLAVE/reg_drdy
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.045     1.929 r  vio/inst/U_XSDB_SLAVE/sl_oport_o[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[3]
    SLICE_X37Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.092     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.116     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vio/inst/U_XSDB_SLAVE/reg_do_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.715%)  route 0.271ns (59.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.562     1.475    vio/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y11         FDRE                                         r  vio/inst/U_XSDB_SLAVE/reg_do_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vio/inst/U_XSDB_SLAVE/reg_do_reg[0]/Q
                         net (fo=1, routed)           0.271     1.887    vio/inst/U_XSDB_SLAVE/reg_do_reg_n_0_[0]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.045     1.932 r  vio/inst/U_XSDB_SLAVE/sl_oport_o[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[1]
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.832     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.092     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio/inst/U_XSDB_SLAVE/reg_test_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.625%)  route 0.250ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.564     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X42Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=2, routed)           0.250     1.891    vio/inst/U_XSDB_SLAVE/sl_iport_i[32]
    SLICE_X35Y10         FDRE                                         r  vio/inst/U_XSDB_SLAVE/reg_test_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.831     1.989    vio/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y10         FDRE                                         r  vio/inst/U_XSDB_SLAVE/reg_test_reg[11]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.047     1.786    vio/inst/U_XSDB_SLAVE/reg_test_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_base_xc7a_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_base_xc7a_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y29     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y31     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y31     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y32     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y32     Inst_system_clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y32     Inst_system_clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y32     Inst_system_clocks/clkdiv/cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X43Y33     Inst_system_clocks/clkdiv/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y11     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y12     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       13.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.538ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 20.877 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  u_led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.358    u_led_count_reg[20]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.581 r  u_led_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.581    u_led_count_reg[24]_i_1_n_7
    SLICE_X65Y65         FDRE                                         r  u_led_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.503    20.877    s_sysclk
    SLICE_X65Y65         FDRE                                         r  u_led_count_reg[24]/C
                         clock pessimism              0.271    21.148    
                         clock uncertainty           -0.091    21.057    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)        0.062    21.119    u_led_count_reg[24]
  -------------------------------------------------------------------
                         required time                         21.119    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                 13.538    

Slack (MET) :             13.542ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.578 r  u_led_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.578    u_led_count_reg[20]_i_1_n_6
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[21]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 13.542    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.557 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.557    u_led_count_reg[20]_i_1_n_4
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.483 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.483    u_led_count_reg[20]_i_1_n_5
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.467 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.467    u_led_count_reg[20]_i_1_n_7
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y64         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.464 r  u_led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.464    u_led_count_reg[16]_i_1_n_6
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[17]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.677ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.443 r  u_led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.443    u_led_count_reg[16]_i_1_n_4
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[19]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 13.677    

Slack (MET) :             13.751ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.369 r  u_led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.369    u_led_count_reg[16]_i_1_n_5
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[18]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 13.751    

Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.353 r  u_led_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.353    u_led_count_reg[16]_i_1_n_7
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[16]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                 13.767    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.624     5.177    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.633 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.114    u_led_count_reg_n_0_[1]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.788 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.788    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.902    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.350 r  u_led_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.350    u_led_count_reg[12]_i_1_n_6
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[13]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[13]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 13.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[3]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[0]_i_1_n_4
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.590     1.505    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_led_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.755    u_led_count_reg_n_0_[15]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  u_led_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    u_led_count_reg[12]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.859     2.020    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[15]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    u_led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.589     1.504    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_led_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.754    u_led_count_reg_n_0_[19]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  u_led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    u_led_count_reg[16]_i_1_n_4
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.858     2.019    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[19]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.609    u_led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.589     1.504    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_led_count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.754    u_led_count_reg_n_0_[23]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    u_led_count_reg[20]_i_1_n_4
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.858     2.019    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.609    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.756    u_led_count_reg_n_0_[11]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u_led_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    u_led_count_reg[8]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[11]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.756    u_led_count_reg_n_0_[7]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u_led_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    u_led_count_reg[4]_i_1_n_4
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[7]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.590     1.505    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_led_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.752    u_led_count_reg_n_0_[12]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  u_led_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    u_led_count_reg[12]_i_1_n_7
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.859     2.020    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[12]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    u_led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.589     1.504    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_led_count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.751    u_led_count_reg_n_0_[16]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  u_led_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    u_led_count_reg[16]_i_1_n_7
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.858     2.019    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[16]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.609    u_led_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.589     1.504    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_led_count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.751    u_led_count_reg_n_0_[20]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    u_led_count_reg[20]_i_1_n_7
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.858     2.019    s_sysclk
    SLICE_X65Y64         FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.609    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.753    u_led_count_reg_n_0_[4]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  u_led_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    u_led_count_reg[4]_i_1_n_7
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y4    Inst_system_clocks/BUFG_SYS_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y59     u_led_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y61     u_led_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y61     u_led_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y62     u_led_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y62     u_led_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y62     u_led_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y62     u_led_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y63     u_led_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y63     u_led_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y63     u_led_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y63     u_led_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y62     u_led_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       22.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.571ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.178ns (35.165%)  route 5.859ns (64.835%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 36.817 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.820    12.363    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  ipbus/trans/sm/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.961    13.449    ipbus/trans/sm/FSM_onehot_state[3]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.573 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1/O
                         net (fo=6, routed)           0.626    14.199    ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.442    36.817    ipbus/trans/sm/clk
    SLICE_X51Y31         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.259    37.076    
                         clock uncertainty           -0.101    36.974    
    SLICE_X51Y31         FDRE (Setup_fdre_C_CE)      -0.205    36.769    ipbus/trans/sm/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                 22.571    

Slack (MET) :             22.571ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 3.178ns (35.165%)  route 5.859ns (64.835%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 36.817 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.820    12.363    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  ipbus/trans/sm/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.961    13.449    ipbus/trans/sm/FSM_onehot_state[3]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.573 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1/O
                         net (fo=6, routed)           0.626    14.199    ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.442    36.817    ipbus/trans/sm/clk
    SLICE_X51Y31         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.259    37.076    
                         clock uncertainty           -0.101    36.974    
    SLICE_X51Y31         FDRE (Setup_fdre_C_CE)      -0.205    36.769    ipbus/trans/sm/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         36.769    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                 22.571    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 3.178ns (35.718%)  route 5.720ns (64.282%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.820    12.363    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  ipbus/trans/sm/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.961    13.449    ipbus/trans/sm/FSM_onehot_state[3]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.573 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1/O
                         net (fo=6, routed)           0.486    14.059    ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.444    36.819    ipbus/trans/sm/clk
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.259    37.078    
                         clock uncertainty           -0.101    36.976    
    SLICE_X51Y32         FDRE (Setup_fdre_C_CE)      -0.205    36.771    ipbus/trans/sm/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         36.771    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 3.178ns (35.718%)  route 5.720ns (64.282%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.820    12.363    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  ipbus/trans/sm/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.961    13.449    ipbus/trans/sm/FSM_onehot_state[3]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.573 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1/O
                         net (fo=6, routed)           0.486    14.059    ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.444    36.819    ipbus/trans/sm/clk
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.259    37.078    
                         clock uncertainty           -0.101    36.976    
    SLICE_X51Y32         FDRE (Setup_fdre_C_CE)      -0.205    36.771    ipbus/trans/sm/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         36.771    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.712ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 3.178ns (35.718%)  route 5.720ns (64.282%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.820    12.363    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  ipbus/trans/sm/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.961    13.449    ipbus/trans/sm/FSM_onehot_state[3]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.573 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1/O
                         net (fo=6, routed)           0.486    14.059    ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.444    36.819    ipbus/trans/sm/clk
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.259    37.078    
                         clock uncertainty           -0.101    36.976    
    SLICE_X51Y32         FDRE (Setup_fdre_C_CE)      -0.205    36.771    ipbus/trans/sm/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         36.771    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 22.712    

Slack (MET) :             22.725ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 3.207ns (36.278%)  route 5.633ns (63.722%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 r  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 f  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.942    12.485    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X53Y33         LUT5 (Prop_lut5_I1_O)        0.124    12.609 f  ipbus/trans/sm/FSM_onehot_state[3]_i_8/O
                         net (fo=5, routed)           0.609    13.218    ipbus/trans/sm/FSM_onehot_state[3]_i_8_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.153    13.371 r  ipbus/trans/sm/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.630    14.001    ipbus/trans/sm/FSM_onehot_state[4]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.444    36.819    ipbus/trans/sm/clk
    SLICE_X51Y32         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.259    37.078    
                         clock uncertainty           -0.101    36.976    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)       -0.250    36.726    ipbus/trans/sm/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                 22.725    

Slack (MET) :             22.856ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 3.178ns (36.304%)  route 5.576ns (63.696%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.820    12.363    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  ipbus/trans/sm/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.961    13.449    ipbus/trans/sm/FSM_onehot_state[3]_i_3_n_0
    SLICE_X53Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.573 r  ipbus/trans/sm/FSM_onehot_state[3]_i_1/O
                         net (fo=6, routed)           0.342    13.915    ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X53Y32         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.444    36.819    ipbus/trans/sm/clk
    SLICE_X53Y32         FDSE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.259    37.078    
                         clock uncertainty           -0.101    36.976    
    SLICE_X53Y32         FDSE (Setup_fdse_C_CE)      -0.205    36.771    ipbus/trans/sm/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         36.771    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                 22.856    

Slack (MET) :             23.145ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 2.932ns (37.131%)  route 4.964ns (62.869%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 36.855 - 32.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.609     5.162    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.616 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[2]
                         net (fo=3, routed)           1.745     9.361    ipbus/trans/iface/trans_in[rdata][26]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.150     9.511 r  ipbus/trans/iface/rx_data[26]_INST_0/O
                         net (fo=7, routed)           1.965    11.477    ipbus/trans/iface/rx_data[26]
    SLICE_X43Y26         LUT5 (Prop_lut5_I4_O)        0.328    11.805 r  ipbus/trans/iface/trans_out[wdata][26]_INST_0/O
                         net (fo=1, routed)           1.254    13.059    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481    36.855    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.187    37.042    
                         clock uncertainty           -0.101    36.941    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.204    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 23.145    

Slack (MET) :             23.260ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 3.178ns (37.031%)  route 5.404ns (62.969%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 36.817 - 32.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.608     5.161    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.615 f  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.748     9.363    ipbus/trans/iface/trans_in[rdata][1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.513 f  ipbus/trans/iface/rx_data[1]_INST_0/O
                         net (fo=10, routed)          1.704    11.217    ipbus/trans/sm/rx_data[1]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.326    11.543 r  ipbus/trans/sm/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.942    12.485    ipbus/trans/sm/FSM_onehot_state[3]_i_10_n_0
    SLICE_X53Y33         LUT5 (Prop_lut5_I1_O)        0.124    12.609 r  ipbus/trans/sm/FSM_onehot_state[3]_i_8/O
                         net (fo=5, routed)           1.011    13.619    ipbus/trans/sm/FSM_onehot_state[3]_i_8_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.743 r  ipbus/trans/sm/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.000    13.743    ipbus/trans/sm/FSM_onehot_state[3]_i_2_n_0
    SLICE_X51Y31         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.442    36.817    ipbus/trans/sm/clk
    SLICE_X51Y31         FDRE                                         r  ipbus/trans/sm/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.259    37.076    
                         clock uncertainty           -0.101    36.974    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.029    37.003    ipbus/trans/sm/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                 23.260    

Slack (MET) :             23.261ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.952ns (37.840%)  route 4.849ns (62.160%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.600     5.153    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.607 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/DOBDO[0]
                         net (fo=2, routed)           1.286     8.894    ipbus/trans/iface/trans_in[rdata][28]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.044 r  ipbus/trans/iface/rx_data[28]_INST_0/O
                         net (fo=10, routed)          2.030    11.074    ipbus/trans/iface/rx_data[28]
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.348    11.422 r  ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           1.533    12.955    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.187    37.054    
                         clock uncertainty           -0.101    36.953    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    36.216    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         36.216    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 23.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.141ns (23.228%)  route 0.466ns (76.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.551     1.466    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X32Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/Q
                         net (fo=8, routed)           0.466     2.073    ipbus/udp_if/ipbus_tx_ram/tx_addra[12]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.866     2.026    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.250     1.777    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.960    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.176%)  route 0.467ns (76.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.551     1.466    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X32Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/Q
                         net (fo=8, routed)           0.467     2.075    ipbus/udp_if/ipbus_tx_ram/tx_addra[10]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.866     2.026    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.250     1.777    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.960    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.559     1.474    ipbus/trans/sm/clk
    SLICE_X49Y31         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ipbus/trans/sm/rmw_coeff_reg[24]/Q
                         net (fo=1, routed)           0.057     1.673    ipbus/trans/sm/rmw_coeff[24]
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.718 r  ipbus/trans/sm/rmw_result[24]_i_1/O
                         net (fo=1, routed)           0.000     1.718    ipbus/trans/sm/rmw_result[24]
    SLICE_X48Y31         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.827     1.987    ipbus/trans/sm/clk
    SLICE_X48Y31         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.092     1.579    ipbus/trans/sm/rmw_result_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.562     1.477    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X53Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/Q
                         net (fo=1, routed)           0.087     1.705    ipbus/udp_if/clock_crossing_if/req_send_buf[2]
    SLICE_X52Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  ipbus/udp_if/clock_crossing_if/pkt_rdy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    ipbus/udp_if/clock_crossing_if/pkt_rdy_buf[0]_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.831     1.991    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X52Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.120     1.610    ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.551     1.466    ipbus/trans/sm/clk
    SLICE_X47Y24         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/trans/sm/rmw_coeff_reg[1]/Q
                         net (fo=1, routed)           0.087     1.694    ipbus/trans/sm/rmw_coeff[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.739 r  ipbus/trans/sm/rmw_result[1]_i_1/O
                         net (fo=1, routed)           0.000     1.739    ipbus/trans/sm/rmw_result[1]
    SLICE_X46Y24         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.818     1.978    ipbus/trans/sm/clk
    SLICE_X46Y24         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.120     1.599    ipbus/trans/sm/rmw_result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/err_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.561     1.476    ipbus/trans/sm/clk
    SLICE_X55Y33         FDRE                                         r  ipbus/trans/sm/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/trans/sm/timer_reg[7]/Q
                         net (fo=4, routed)           0.098     1.715    ipbus/trans/sm/timer_reg[7]
    SLICE_X54Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  ipbus/trans/sm/err_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    ipbus/trans/sm/err_d[2]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.830     1.990    ipbus/trans/sm/clk
    SLICE_X54Y33         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.120     1.609    ipbus/trans/sm/err_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.552     1.467    ipbus/trans/sm/clk
    SLICE_X46Y26         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ipbus/trans/sm/rmw_coeff_reg[6]/Q
                         net (fo=1, routed)           0.051     1.682    ipbus/trans/sm/rmw_coeff[6]
    SLICE_X47Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.727 r  ipbus/trans/sm/rmw_result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.727    ipbus/trans/sm/rmw_result[6]
    SLICE_X47Y26         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.819     1.979    ipbus/trans/sm/clk
    SLICE_X47Y26         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091     1.571    ipbus/trans/sm/rmw_result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.562     1.477    ipbus/trans/sm/clk
    SLICE_X55Y34         FDRE                                         r  ipbus/trans/sm/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/trans/sm/timer_reg[0]/Q
                         net (fo=9, routed)           0.110     1.728    ipbus/trans/sm/timer_reg[0]
    SLICE_X54Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  ipbus/trans/sm/timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    ipbus/trans/sm/plusOp[5]
    SLICE_X54Y34         FDRE                                         r  ipbus/trans/sm/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.831     1.991    ipbus/trans/sm/clk
    SLICE_X54Y34         FDRE                                         r  ipbus/trans/sm/timer_reg[5]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.121     1.611    ipbus/trans/sm/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.456%)  route 0.241ns (59.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.564     1.479    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X56Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/Q
                         net (fo=8, routed)           0.241     1.885    ipbus/udp_if/ipbus_rx_ram/rx_addrb[12]
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.874     2.034    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                         clock pessimism             -0.498     1.537    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.720    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/waddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/haddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.765%)  route 0.137ns (49.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.553     1.468    ipbus/trans/iface/clk
    SLICE_X39Y22         FDRE                                         r  ipbus/trans/iface/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ipbus/trans/iface/waddr_reg[7]/Q
                         net (fo=3, routed)           0.137     1.746    ipbus/trans/iface/waddr_reg[7]
    SLICE_X41Y22         FDRE                                         r  ipbus/trans/iface/haddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.820     1.980    ipbus/trans/iface/clk
    SLICE_X41Y22         FDRE                                         r  ipbus/trans/iface/haddr_reg[7]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.070     1.571    ipbus/trans/iface/haddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X2Y5      dpram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         32.000      29.056     RAMB36_X2Y5      dpram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y6      ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y6      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y4      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y3      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y8      ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y3      ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y4      ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X56Y28     Inst_system_clocks/rst_ipb_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X56Y28     Inst_system_clocks/rst_ipb_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y27     ipbus/trans/iface/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y27     ipbus/trans/iface/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y27     ipbus/trans/iface/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X43Y24     ipbus/trans/iface/blen_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X49Y33     ipbus/trans/cfg/vec_out_reg[81]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X49Y33     ipbus/trans/cfg/vec_out_reg[81]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X56Y28     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X56Y28     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X42Y29     ipbus/trans/iface/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y27     ipbus/trans/iface/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y27     ipbus/trans/iface/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_200_in
  To Clock:  s_clk_200_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_200_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    Inst_system_clocks/buf200/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  s_fb_txclk_in
  To Clock:  s_fb_txclk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_fb_txclk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    Inst_system_clocks/BUFG_SYS_CLK_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_phy_clk_in
  To Clock:  s_phy_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_phy_clk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    Inst_system_clocks/BUFG_TDC_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 3.675ns (52.902%)  route 3.272ns (47.098%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 12.820 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.759 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.876    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.095 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.095    ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]_i_1_n_7
    SLICE_X12Y35         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    12.820    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y35         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/C
                         clock pessimism              0.187    13.007    
                         clock uncertainty           -0.082    12.925    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)        0.109    13.034    ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 3.662ns (52.814%)  route 3.272ns (47.186%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.759 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.082 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.082    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1_n_6
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    12.819    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/C
                         clock pessimism              0.187    13.006    
                         clock uncertainty           -0.082    12.924    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    13.033    ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 3.654ns (52.759%)  route 3.272ns (47.241%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.759 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.074 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.074    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1_n_4
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    12.819    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/C
                         clock pessimism              0.187    13.006    
                         clock uncertainty           -0.082    12.924    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    13.033    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 3.578ns (52.235%)  route 3.272ns (47.765%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.759 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.998 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.998    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1_n_5
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    12.819    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/C
                         clock pessimism              0.187    13.006    
                         clock uncertainty           -0.082    12.924    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    13.033    ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 3.558ns (52.095%)  route 3.272ns (47.905%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.759 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.759    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.978 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.978    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1_n_7
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    12.819    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y34         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/C
                         clock pessimism              0.187    13.006    
                         clock uncertainty           -0.082    12.924    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)        0.109    13.033    ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         13.033    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 3.434ns (51.209%)  route 3.272ns (48.791%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.854 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.854    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_4
    SLICE_X12Y33         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.443    12.818    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y33         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]/C
                         clock pessimism              0.187    13.005    
                         clock uncertainty           -0.082    12.923    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)        0.109    13.032    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 2.826ns (42.388%)  route 3.841ns (57.612%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 12.824 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           1.324    11.115    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X14Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.239 r  ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_2/O
                         net (fo=1, routed)           0.452    11.691    ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_2_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.815 r  ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_1/O
                         net (fo=1, routed)           0.000    11.815    ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.449    12.824    ipbus/udp_if/tx_main/mac_clk
    SLICE_X14Y42         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]/C
                         clock pessimism              0.187    13.011    
                         clock uncertainty           -0.082    12.929    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)        0.077    13.006    ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 3.370ns (50.739%)  route 3.272ns (49.261%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.790 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.790    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_5
    SLICE_X12Y33         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.443    12.818    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y33         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]/C
                         clock pessimism              0.187    13.005    
                         clock uncertainty           -0.082    12.923    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)        0.109    13.032    ipbus/udp_if/tx_byte_sum/lo_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 3.253ns (49.856%)  route 3.272ns (50.144%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.595     5.148    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.602 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           2.065     9.668    ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.792 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=5, routed)           0.784    10.576    ipbus/udp_if/tx_byte_sum/mac_rx_data[0]
    SLICE_X14Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  ipbus/udp_if/tx_byte_sum/lo_byte_int[0]_i_1/O
                         net (fo=2, routed)           0.422    11.122    ipbus/udp_if/tx_byte_sum/lo_byte_int[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.246 r  ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.246    ipbus/udp_if/tx_byte_sum/lo_byte[3]_i_5_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.673 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.673    ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1_n_6
    SLICE_X12Y33         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.443    12.818    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X12Y33         FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]/C
                         clock pessimism              0.187    13.005    
                         clock uncertainty           -0.082    12.923    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)        0.109    13.032    ipbus/udp_if/tx_byte_sum/lo_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_main/mac_tx_data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 2.826ns (43.840%)  route 3.620ns (56.160%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.599     5.152    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.606 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[3]
                         net (fo=1, routed)           1.973     9.580    ipbus/udp_if/ipbus_tx_ram/ram_reg_0_n_64
    SLICE_X14Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.704 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[3]_INST_0/O
                         net (fo=4, routed)           1.072    10.775    ipbus/udp_if/tx_main/udpdob[3]
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.899 r  ipbus/udp_if/tx_main/mac_tx_data_int[3]_i_2/O
                         net (fo=1, routed)           0.575    11.474    ipbus/udp_if/tx_main/mac_tx_data_int[3]_i_2_n_0
    SLICE_X15Y43         LUT3 (Prop_lut3_I2_O)        0.124    11.598 r  ipbus/udp_if/tx_main/mac_tx_data_int[3]_i_1/O
                         net (fo=1, routed)           0.000    11.598    ipbus/udp_if/tx_main/mac_tx_data_int[3]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.450    12.825    ipbus/udp_if/tx_main/mac_clk
    SLICE_X15Y43         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[3]/C
                         clock pessimism              0.187    13.012    
                         clock uncertainty           -0.082    12.930    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.029    12.959    ipbus/udp_if/tx_main/mac_tx_data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.580%)  route 0.182ns (49.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.560     1.475    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X36Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ipbus/udp_if/RARP_block/data_buffer_reg[263]/Q
                         net (fo=1, routed)           0.182     1.798    ipbus/udp_if/RARP_block/data_buffer[263]
    SLICE_X35Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  ipbus/udp_if/RARP_block/data_buffer[271]_i_1/O
                         net (fo=1, routed)           0.000     1.843    ipbus/udp_if/RARP_block/data_buffer0_out[263]
    SLICE_X35Y58         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.827     1.988    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X35Y58         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[271]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.092     1.830    ipbus/udp_if/RARP_block/data_buffer_reg[271]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.497%)  route 0.157ns (51.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.562     1.477    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y43         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDSE (Prop_fdse_C_Q)         0.148     1.625 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3/Q
                         net (fo=1, routed)           0.157     1.783    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3_n_0
    SLICE_X37Y43         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.832     1.992    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y43         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3/C
                         clock pessimism             -0.250     1.742    
    SLICE_X37Y43         FDSE (Hold_fdse_C_D)         0.017     1.759    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.410%)  route 0.226ns (61.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.562     1.477    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X33Y42         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_1/Q
                         net (fo=2, routed)           0.226     1.844    ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_1_n_0
    SLICE_X39Y42         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.831     1.991    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X39Y42         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_2/C
                         clock pessimism             -0.250     1.741    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.070     1.811    ipbus/udp_if/rx_packet_parser/pkt_mask_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[299]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.430%)  route 0.205ns (47.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.559     1.474    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X37Y61         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  ipbus/udp_if/RARP_block/data_buffer_reg[291]/Q
                         net (fo=1, routed)           0.205     1.808    ipbus/udp_if/RARP_block/data_buffer[291]
    SLICE_X34Y61         LUT3 (Prop_lut3_I2_O)        0.098     1.906 r  ipbus/udp_if/RARP_block/data_buffer[299]_i_1/O
                         net (fo=1, routed)           0.000     1.906    ipbus/udp_if/RARP_block/data_buffer0_out[291]
    SLICE_X34Y61         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[299]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.826     1.987    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X34Y61         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[299]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.131     1.868    ipbus/udp_if/RARP_block/data_buffer_reg[299]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.510%)  route 0.196ns (60.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.561     1.476    ipbus/udp_if/rx_ram_mux/mac_clk
    SLICE_X37Y53         FDRE                                         r  ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[2]/Q
                         net (fo=2, routed)           0.196     1.800    ipbus/udp_if/internal_ram_shim/rxram_end_addr[2]
    SLICE_X32Y54         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.829     1.990    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X32Y54         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.016     1.756    ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.558%)  route 0.225ns (61.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.561     1.476    ipbus/udp_if/rx_ram_mux/mac_clk
    SLICE_X37Y53         FDRE                                         r  ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[12]/Q
                         net (fo=2, routed)           0.225     1.842    ipbus/udp_if/internal_ram_shim/rxram_end_addr[12]
    SLICE_X34Y54         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.828     1.989    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X34Y54         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][12]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.052     1.791    ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___pkt_mask_reg_r_6/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.388%)  route 0.255ns (66.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.561     1.476    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y42         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDSE (Prop_fdse_C_Q)         0.128     1.604 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.255     1.860    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4_n_0
    SLICE_X38Y40         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___pkt_mask_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.831     1.991    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X38Y40         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___pkt_mask_reg_r_6/CLK
                         clock pessimism             -0.250     1.741    
    SLICE_X38Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.804    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___pkt_mask_reg_r_6
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[272]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.228%)  route 0.225ns (54.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.560     1.475    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X36Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ipbus/udp_if/RARP_block/data_buffer_reg[272]/Q
                         net (fo=1, routed)           0.225     1.842    ipbus/udp_if/RARP_block/data_buffer[272]
    SLICE_X35Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.887 r  ipbus/udp_if/RARP_block/data_buffer[280]_i_1/O
                         net (fo=1, routed)           0.000     1.887    ipbus/udp_if/RARP_block/data_buffer0_out[272]
    SLICE_X35Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.827     1.988    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X35Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[280]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.092     1.830    ipbus/udp_if/RARP_block/data_buffer_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ping/addr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ping/int_valid_ping_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.736%)  route 0.260ns (58.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.564     1.479    ipbus/udp_if/ping/mac_clk
    SLICE_X39Y48         FDRE                                         r  ipbus/udp_if/ping/addr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/ping/addr_int_reg[2]/Q
                         net (fo=17, routed)          0.260     1.880    ipbus/udp_if/ping/ping_addr[2]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  ipbus/udp_if/ping/int_valid_ping_i_1/O
                         net (fo=1, routed)           0.000     1.925    ipbus/udp_if/ping/int_valid_ping_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  ipbus/udp_if/ping/int_valid_ping_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.832     1.992    ipbus/udp_if/ping/mac_clk
    SLICE_X42Y50         FDRE                                         r  ipbus/udp_if/ping/int_valid_ping_reg/C
                         clock pessimism             -0.245     1.747    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.868    ipbus/udp_if/ping/int_valid_ping_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[264]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.385%)  route 0.206ns (49.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.559     1.474    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X34Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ipbus/udp_if/RARP_block/data_buffer_reg[256]/Q
                         net (fo=1, routed)           0.206     1.844    ipbus/udp_if/RARP_block/data_buffer[256]
    SLICE_X36Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  ipbus/udp_if/RARP_block/data_buffer[264]_i_1/O
                         net (fo=1, routed)           0.000     1.889    ipbus/udp_if/RARP_block/data_buffer0_out[256]
    SLICE_X36Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.828     1.989    ipbus/udp_if/RARP_block/mac_clk
    SLICE_X36Y59         FDRE                                         r  ipbus/udp_if/RARP_block/data_buffer_reg[264]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092     1.831    ipbus/udp_if/RARP_block/data_buffer_reg[264]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x2_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6      ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8      ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3      ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4      ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____pkt_mask_reg_s_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____pkt_mask_reg_s_41/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43     ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl5___pkt_data_reg_r_63/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y42     ipbus/udp_if/rx_packet_parser/pkt_data_reg[86]_srl3___pkt_data_reg_r_44/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_67/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y36     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y36     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y39     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y36     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___pkt_data_reg_r_52/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y40     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___pkt_mask_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y41     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____pkt_mask_reg_s_10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y40     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]__3_srl8___pkt_mask_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y41     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y42     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__0_srl21____pkt_mask_reg_s_27/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y42     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____pkt_mask_reg_s_27/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y40     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__3_srl10____pkt_mask_reg_s_16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y40     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_16/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____pkt_mask_reg_s_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____pkt_mask_reg_s_41/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x4_in
  To Clock:  s_sysclk_x4_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x4_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6    Inst_system_clocks/BUFG_SYS_CLK_x4/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.686ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.358%)  route 0.765ns (62.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.765     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X44Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y7          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.920ns  (logic 0.478ns (51.956%)  route 0.442ns (48.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.442     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y12         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  8.813    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.483%)  route 0.617ns (57.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.617     1.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y7          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.524%)  route 0.616ns (57.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.616     1.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y11         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.162%)  route 0.577ns (55.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y11         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.753%)  route 0.440ns (51.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X49Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y12         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.968ns  (logic 0.518ns (53.530%)  route 0.450ns (46.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y7          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.450     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y7          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.879%)  route 0.477ns (51.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X44Y6          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.477     0.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y5          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  8.972    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       31.728ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.750%)  route 0.585ns (58.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y11         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.339%)  route 0.595ns (58.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.595     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y12         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 31.766    

Slack (MET) :             31.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.651%)  route 0.589ns (56.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.589     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X44Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X44Y8          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 31.860    

Slack (MET) :             31.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.357%)  route 0.596ns (56.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y12         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 31.901    

Slack (MET) :             31.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.640%)  route 0.442ns (51.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y7          FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 31.919    

Slack (MET) :             31.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.676%)  route 0.442ns (51.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X46Y7          FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 31.924    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.479     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X45Y8          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             32.046ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.911ns  (logic 0.456ns (50.060%)  route 0.455ns (49.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.455     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y12         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 32.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  sys_clk_pin

Setup :          281  Failing Endpoints,  Worst Slack       -1.341ns,  Total Violation     -292.123ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.341ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/bufin_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.755ns  (logic 0.766ns (27.799%)  route 1.989ns (72.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 134.817 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.945   135.404    flash_reader/flash_master/reset
    SLICE_X57Y31         LUT6 (Prop_lut6_I4_O)        0.124   135.528 r  flash_reader/flash_master/bufin[7]_i_1/O
                         net (fo=1, routed)           0.339   135.866    flash_reader/flash_master/bufin[7]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  flash_reader/flash_master/bufin_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.445   134.817    flash_reader/flash_master/clock
    SLICE_X55Y31         FDRE                                         r  flash_reader/flash_master/bufin_reg[7]/C
                         clock pessimism              0.180   134.997    
                         clock uncertainty           -0.266   134.730    
    SLICE_X55Y31         FDRE (Setup_fdre_C_CE)      -0.205   134.525    flash_reader/flash_master/bufin_reg[7]
  -------------------------------------------------------------------
                         required time                        134.525    
                         arrival time                        -135.866    
  -------------------------------------------------------------------
                         slack                                 -1.341    

Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/bufin_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.754ns  (logic 0.766ns (27.810%)  route 1.988ns (72.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 134.817 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.952   135.410    flash_reader/flash_master/reset
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.124   135.534 r  flash_reader/flash_master/bufin[2]_i_1/O
                         net (fo=1, routed)           0.331   135.865    flash_reader/flash_master/bufin[2]_i_1_n_0
    SLICE_X57Y20         FDRE                                         r  flash_reader/flash_master/bufin_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.445   134.817    flash_reader/flash_master/clock
    SLICE_X57Y20         FDRE                                         r  flash_reader/flash_master/bufin_reg[2]/C
                         clock pessimism              0.180   134.997    
                         clock uncertainty           -0.266   134.730    
    SLICE_X57Y20         FDRE (Setup_fdre_C_CE)      -0.205   134.525    flash_reader/flash_master/bufin_reg[2]
  -------------------------------------------------------------------
                         required time                        134.525    
                         arrival time                        -135.865    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.311ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/bufin_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.758ns  (logic 0.766ns (27.776%)  route 1.992ns (72.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 134.813 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.954   135.413    flash_reader/flash_master/reset
    SLICE_X53Y23         LUT6 (Prop_lut6_I4_O)        0.124   135.536 r  flash_reader/flash_master/bufin[6]_i_1/O
                         net (fo=1, routed)           0.332   135.869    flash_reader/flash_master/bufin[6]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  flash_reader/flash_master/bufin_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.441   134.813    flash_reader/flash_master/clock
    SLICE_X50Y22         FDRE                                         r  flash_reader/flash_master/bufin_reg[6]/C
                         clock pessimism              0.180   134.993    
                         clock uncertainty           -0.266   134.726    
    SLICE_X50Y22         FDRE (Setup_fdre_C_CE)      -0.169   134.557    flash_reader/flash_master/bufin_reg[6]
  -------------------------------------------------------------------
                         required time                        134.557    
                         arrival time                        -135.869    
  -------------------------------------------------------------------
                         slack                                 -1.311    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.687ns  (logic 0.766ns (28.509%)  route 1.921ns (71.491%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 134.820 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.344   135.798    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X53Y33         FDRE                                         r  flash_reader/rxd_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.448   134.820    flash_reader/clock
    SLICE_X53Y33         FDRE                                         r  flash_reader/rxd_out_reg[7]/C
                         clock pessimism              0.180   135.000    
                         clock uncertainty           -0.266   134.733    
    SLICE_X53Y33         FDRE (Setup_fdre_C_CE)      -0.205   134.528    flash_reader/rxd_out_reg[7]
  -------------------------------------------------------------------
                         required time                        134.528    
                         arrival time                        -135.798    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.486%)  route 1.923ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.346   135.800    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444   134.816    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[0]/C
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.266   134.729    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169   134.560    flash_reader/rxd_out_reg[0]
  -------------------------------------------------------------------
                         required time                        134.560    
                         arrival time                        -135.800    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.486%)  route 1.923ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.346   135.800    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444   134.816    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[1]/C
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.266   134.729    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169   134.560    flash_reader/rxd_out_reg[1]
  -------------------------------------------------------------------
                         required time                        134.560    
                         arrival time                        -135.800    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.486%)  route 1.923ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.346   135.800    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444   134.816    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[2]/C
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.266   134.729    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169   134.560    flash_reader/rxd_out_reg[2]
  -------------------------------------------------------------------
                         required time                        134.560    
                         arrival time                        -135.800    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.486%)  route 1.923ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.346   135.800    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444   134.816    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[3]/C
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.266   134.729    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169   134.560    flash_reader/rxd_out_reg[3]
  -------------------------------------------------------------------
                         required time                        134.560    
                         arrival time                        -135.800    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.486%)  route 1.923ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.346   135.800    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444   134.816    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[4]/C
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.266   134.729    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169   134.560    flash_reader/rxd_out_reg[4]
  -------------------------------------------------------------------
                         required time                        134.560    
                         arrival time                        -135.800    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/rxd_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.689ns  (logic 0.766ns (28.486%)  route 1.923ns (71.514%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 134.816 - 130.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 133.111 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557   133.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518   133.629 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.705   134.334    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124   134.458 f  flash_reader_i_1/O
                         net (fo=244, routed)         0.872   135.330    flash_reader/reset
    SLICE_X52Y32         LUT4 (Prop_lut4_I3_O)        0.124   135.454 r  flash_reader/rxd_out[7]_i_1/O
                         net (fo=8, routed)           0.346   135.800    flash_reader/rxd_out[7]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.444   134.816    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[5]/C
                         clock pessimism              0.180   134.996    
                         clock uncertainty           -0.266   134.729    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169   134.560    flash_reader/rxd_out_reg[5]
  -------------------------------------------------------------------
                         required time                        134.560    
                         arrival time                        -135.800    
  -------------------------------------------------------------------
                         slack                                 -1.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/reset
    SLICE_X56Y29         FDRE                                         r  flash_reader/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/clock
    SLICE_X56Y29         FDRE                                         r  flash_reader/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDRE (Hold_fdre_C_R)         0.009     2.017    flash_reader/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/flash_master/reset
    SLICE_X56Y29         FDSE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/flash_master/clock
    SLICE_X56Y29         FDSE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDSE (Hold_fdse_C_S)         0.009     2.017    flash_reader/flash_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/flash_master/reset
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/flash_master/clock
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDRE (Hold_fdre_C_R)         0.009     2.017    flash_reader/flash_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/flash_master/reset
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/flash_master/clock
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDRE (Hold_fdre_C_R)         0.009     2.017    flash_reader/flash_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/cs_s_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/flash_master/reset
    SLICE_X56Y29         FDSE                                         r  flash_reader/flash_master/cs_s_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/flash_master/clock
    SLICE_X56Y29         FDSE                                         r  flash_reader/flash_master/cs_s_reg/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDSE (Hold_fdse_C_S)         0.009     2.017    flash_reader/flash_master/cs_s_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/ready_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/flash_master/reset
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/flash_master/clock
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/ready_reg/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDRE (Hold_fdre_C_R)         0.009     2.017    flash_reader/flash_master/ready_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/flash_master/start_p_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/flash_master/reset
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/start_p_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/flash_master/clock
    SLICE_X56Y29         FDRE                                         r  flash_reader/flash_master/start_p_reg/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X56Y29         FDRE (Hold_fdre_C_R)         0.009     2.017    flash_reader/flash_master/start_p_reg
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/bcnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.209ns (25.988%)  route 0.595ns (74.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.348     2.278    flash_reader/reset
    SLICE_X62Y27         FDSE                                         r  flash_reader/bcnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.855     2.013    flash_reader/clock
    SLICE_X62Y27         FDSE                                         r  flash_reader/bcnt_reg[0]/C
                         clock pessimism             -0.245     1.768    
                         clock uncertainty            0.266     2.035    
    SLICE_X62Y27         FDSE (Hold_fdse_C_S)        -0.018     2.017    flash_reader/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/addr_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/reset
    SLICE_X57Y29         FDSE                                         r  flash_reader/addr_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/clock
    SLICE_X57Y29         FDSE                                         r  flash_reader/addr_out_reg[0]/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X57Y29         FDSE (Hold_fdse_C_S)        -0.018     1.990    flash_reader/addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_reader/addr_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.585%)  route 0.577ns (73.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.247     1.885    rst_ipb
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.930 r  flash_reader_i_1/O
                         net (fo=244, routed)         0.330     2.260    flash_reader/reset
    SLICE_X57Y29         FDRE                                         r  flash_reader/addr_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    flash_reader/clock
    SLICE_X57Y29         FDRE                                         r  flash_reader/addr_out_reg[1]/C
                         clock pessimism             -0.245     1.741    
                         clock uncertainty            0.266     2.008    
    SLICE_X57Y29         FDRE (Hold_fdre_C_R)        -0.018     1.990    flash_reader/addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_ipb_i

Setup :           14  Failing Endpoints,  Worst Slack       -0.963ns,  Total Violation       -9.514ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 flash_reader/addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.202%)  route 1.598ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.112ns = ( 115.112 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560   115.112    flash_reader/clock
    SLICE_X57Y29         FDRE                                         r  flash_reader/addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456   115.568 r  flash_reader/addr_out_reg[3]/Q
                         net (fo=1, routed)           1.598   117.166    dpram/addr[3]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   116.203    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -117.166    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 flash_reader/addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        2.006ns  (logic 0.456ns (22.735%)  route 1.550ns (77.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.112ns = ( 115.112 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560   115.112    flash_reader/clock
    SLICE_X57Y29         FDRE                                         r  flash_reader/addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456   115.568 r  flash_reader/addr_out_reg[1]/Q
                         net (fo=1, routed)           1.550   117.118    dpram/addr[1]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   116.203    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -117.118    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 flash_reader/addr_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.642%)  route 1.473ns (76.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.112ns = ( 115.112 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560   115.112    flash_reader/clock
    SLICE_X57Y29         FDSE                                         r  flash_reader/addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDSE (Prop_fdse_C_Q)         0.456   115.568 r  flash_reader/addr_out_reg[2]/Q
                         net (fo=1, routed)           1.473   117.041    dpram/addr[2]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566   116.203    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -117.041    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 flash_reader/addr_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        1.907ns  (logic 0.456ns (23.907%)  route 1.451ns (76.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.112ns = ( 115.112 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560   115.112    flash_reader/clock
    SLICE_X57Y29         FDSE                                         r  flash_reader/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDSE (Prop_fdse_C_Q)         0.456   115.568 r  flash_reader/addr_out_reg[0]/Q
                         net (fo=1, routed)           1.451   117.019    dpram/addr[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   116.203    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -117.019    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 flash_reader/rxd_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        2.160ns  (logic 0.518ns (23.979%)  route 1.642ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 115.113 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561   115.113    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518   115.631 r  flash_reader/rxd_out_reg[3]/Q
                         net (fo=1, routed)           1.642   117.273    dpram/d[3]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241   116.528    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.528    
                         arrival time                        -117.273    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 flash_reader/rxd_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        1.977ns  (logic 0.478ns (24.184%)  route 1.499ns (75.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 115.113 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561   115.113    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.478   115.591 r  flash_reader/rxd_out_reg[5]/Q
                         net (fo=1, routed)           1.499   117.089    dpram/d[5]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.412   116.357    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.357    
                         arrival time                        -117.089    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 flash_reader/we_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        1.926ns  (logic 0.456ns (23.673%)  route 1.470ns (76.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 115.113 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561   115.113    flash_reader/clock
    SLICE_X55Y30         FDRE                                         r  flash_reader/we_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.456   115.569 r  flash_reader/we_out_reg/Q
                         net (fo=1, routed)           1.470   117.039    dpram/we
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   116.326    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.326    
                         arrival time                        -117.039    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.693ns  (required time - arrival time)
  Source:                 flash_reader/rxd_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.575%)  route 1.590ns (75.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 115.113 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561   115.113    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518   115.631 r  flash_reader/rxd_out_reg[0]/Q
                         net (fo=1, routed)           1.590   117.221    dpram/d[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241   116.528    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.528    
                         arrival time                        -117.221    
  -------------------------------------------------------------------
                         slack                                 -0.693    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 flash_reader/rxd_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.199%)  route 1.538ns (74.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.113ns = ( 115.113 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.561   115.113    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518   115.631 r  flash_reader/rxd_out_reg[1]/Q
                         net (fo=1, routed)           1.538   117.168    dpram/d[1]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241   116.528    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.528    
                         arrival time                        -117.168    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.628ns  (required time - arrival time)
  Source:                 flash_reader/rxd_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i fall@112.000ns - sys_clk_pin rise@110.000ns)
  Data Path Delay:        2.039ns  (logic 0.456ns (22.369%)  route 1.583ns (77.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 116.855 - 112.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 115.117 - 110.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    E3                                                0.000   110.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   110.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   111.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   113.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   113.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565   115.117    flash_reader/clock
    SLICE_X53Y33         FDRE                                         r  flash_reader/rxd_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456   115.573 r  flash_reader/rxd_out_reg[7]/Q
                         net (fo=1, routed)           1.583   117.155    dpram/d[7]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                    112.000   112.000 f  
    E3                                                0.000   112.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   112.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   113.418 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   115.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   115.371 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460   116.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   113.702 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   115.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.374 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481   116.855    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180   117.035    
                         clock uncertainty           -0.266   116.769    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241   116.528    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        116.528    
                         arrival time                        -117.155    
  -------------------------------------------------------------------
                         slack                                 -0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 flash_reader/addr_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.124%)  route 0.682ns (82.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 81.474 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.561    81.474    flash_reader/clock
    SLICE_X57Y29         FDSE                                         r  flash_reader/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDSE (Prop_fdse_C_Q)         0.141    81.615 r  flash_reader/addr_out_reg[0]/Q
                         net (fo=1, routed)           0.682    82.298    dpram/addr[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    82.229    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.229    
                         arrival time                          82.298    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 flash_reader/addr_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.055%)  route 0.686ns (82.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 81.474 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.561    81.474    flash_reader/clock
    SLICE_X57Y29         FDSE                                         r  flash_reader/addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDSE (Prop_fdse_C_Q)         0.141    81.615 r  flash_reader/addr_out_reg[2]/Q
                         net (fo=1, routed)           0.686    82.301    dpram/addr[2]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    82.229    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.229    
                         arrival time                          82.301    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 flash_reader/addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.594%)  route 0.709ns (83.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 81.474 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.561    81.474    flash_reader/clock
    SLICE_X57Y29         FDRE                                         r  flash_reader/addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141    81.615 r  flash_reader/addr_out_reg[1]/Q
                         net (fo=1, routed)           0.709    82.324    dpram/addr[1]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    82.229    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.229    
                         arrival time                          82.324    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 flash_reader/addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.827%)  route 0.750ns (84.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 81.474 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.561    81.474    flash_reader/clock
    SLICE_X57Y29         FDRE                                         r  flash_reader/addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141    81.615 r  flash_reader/addr_out_reg[3]/Q
                         net (fo=1, routed)           0.750    82.365    dpram/addr[3]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    82.229    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.229    
                         arrival time                          82.365    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 flash_reader/rxd_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.837ns  (logic 0.148ns (17.692%)  route 0.689ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 81.473 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.560    81.473    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.148    81.621 r  flash_reader/rxd_out_reg[5]/Q
                         net (fo=1, routed)           0.689    82.310    dpram/d[5]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.102    82.148    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.148    
                         arrival time                          82.310    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 flash_reader/rxd_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.844ns  (logic 0.148ns (17.528%)  route 0.696ns (82.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 81.473 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.560    81.473    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.148    81.621 r  flash_reader/rxd_out_reg[4]/Q
                         net (fo=1, routed)           0.696    82.318    dpram/d[4]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.102    82.148    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.148    
                         arrival time                          82.318    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 flash_reader/rxd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.910ns  (logic 0.164ns (18.022%)  route 0.746ns (81.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 81.473 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.560    81.473    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164    81.637 r  flash_reader/rxd_out_reg[2]/Q
                         net (fo=1, routed)           0.746    82.383    dpram/d[2]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155    82.201    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.201    
                         arrival time                          82.383    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 flash_reader/rxd_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/DIBDI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.859ns  (logic 0.148ns (17.229%)  route 0.711ns (82.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 81.473 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.560    81.473    flash_reader/clock
    SLICE_X52Y30         FDRE                                         r  flash_reader/rxd_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.148    81.621 r  flash_reader/rxd_out_reg[6]/Q
                         net (fo=1, routed)           0.711    82.332    dpram/d[6]
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.101    82.147    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.147    
                         arrival time                          82.332    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.035%)  route 0.641ns (81.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.641     2.258    Inst_system_clocks/rst
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.825     1.985    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism             -0.245     1.740    
                         clock uncertainty            0.266     2.007    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.063     2.070    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 flash_reader/we_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpram/ram_reg/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i fall@80.000ns - sys_clk_pin rise@80.000ns)
  Data Path Delay:        0.883ns  (logic 0.141ns (15.964%)  route 0.742ns (84.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 82.024 - 80.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 81.473 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    80.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.560    81.473    flash_reader/clock
    SLICE_X55Y30         FDRE                                         r  flash_reader/we_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141    81.614 r  flash_reader/we_out_reg/Q
                         net (fo=1, routed)           0.742    82.357    dpram/we
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i fall edge)
                                                     80.000    80.000 f  
    E3                                                0.000    80.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    80.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445    80.445 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    81.158 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819    81.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    80.602 f  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530    81.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    81.160 f  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.864    82.024    dpram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  dpram/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.245    81.780    
                         clock uncertainty            0.266    82.046    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    82.142    dpram/ram_reg
  -------------------------------------------------------------------
                         required time                        -82.142    
                         arrival time                          82.357    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        5.011ns  (logic 1.122ns (22.391%)  route 3.889ns (77.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 36.852 - 32.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 29.122 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.568    29.122    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X50Y38         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDSE (Prop_fdse_C_Q)         0.518    29.640 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           1.126    30.765    ipbus/trans/cfg/vec_in[101]
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.153    30.918 r  ipbus/trans/cfg/dout[5]_INST_0/O
                         net (fo=1, routed)           0.550    31.468    ipbus/trans/sm/cfg_din[5]
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.327    31.795 r  ipbus/trans/sm/tx_data[5]_INST_0/O
                         net (fo=1, routed)           0.693    32.488    ipbus/trans/iface/tx_data[5]
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124    32.612 r  ipbus/trans/iface/trans_out[wdata][5]_INST_0/O
                         net (fo=1, routed)           1.521    34.133    ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X0Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.478    36.852    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.094    36.946    
                         clock uncertainty           -0.221    36.725    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.988    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         35.988    
                         arrival time                         -34.133    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.666ns  (logic 1.120ns (24.004%)  route 3.546ns (75.996%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 36.855 - 32.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 29.120 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.566    29.120    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X50Y36         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    29.638 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           1.095    30.733    ipbus/trans/cfg/vec_in[120]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.152    30.885 r  ipbus/trans/cfg/dout[24]_INST_0/O
                         net (fo=1, routed)           0.575    31.460    ipbus/trans/sm/cfg_din[24]
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.326    31.786 r  ipbus/trans/sm/tx_data[24]_INST_0/O
                         net (fo=1, routed)           0.516    32.303    ipbus/trans/iface/tx_data[24]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.427 r  ipbus/trans/iface/trans_out[wdata][24]_INST_0/O
                         net (fo=1, routed)           1.359    33.786    ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481    36.855    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.949    
                         clock uncertainty           -0.221    36.728    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    35.991    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.991    
                         arrival time                         -33.786    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.624ns  (logic 1.058ns (22.882%)  route 3.566ns (77.118%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 29.122 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.568    29.122    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X53Y38         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456    29.578 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/Q
                         net (fo=4, routed)           1.022    30.600    ipbus/trans/cfg/vec_in[126]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.152    30.752 r  ipbus/trans/cfg/dout[30]_INST_0/O
                         net (fo=1, routed)           0.539    31.291    ipbus/trans/sm/cfg_din[30]
    SLICE_X46Y33         LUT5 (Prop_lut5_I2_O)        0.326    31.617 r  ipbus/trans/sm/tx_data[30]_INST_0/O
                         net (fo=1, routed)           0.702    32.319    ipbus/trans/iface/tx_data[30]
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124    32.443 r  ipbus/trans/iface/trans_out[wdata][30]_INST_0/O
                         net (fo=1, routed)           1.302    33.745    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.094    36.961    
                         clock uncertainty           -0.221    36.740    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.003    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -33.745    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.607ns  (logic 1.122ns (24.354%)  route 3.485ns (75.646%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 36.857 - 32.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 29.121 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.567    29.121    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X52Y37         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDSE (Prop_fdse_C_Q)         0.518    29.639 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           1.042    30.681    ipbus/trans/cfg/vec_in[105]
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.153    30.834 r  ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           0.354    31.188    ipbus/trans/sm/cfg_din[9]
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.327    31.515 r  ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           0.747    32.262    ipbus/trans/iface/tx_data[9]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124    32.386 r  ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           1.342    33.728    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X0Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.483    36.857    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.951    
                         clock uncertainty           -0.221    36.730    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.993    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                         -33.728    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.558ns  (logic 0.828ns (18.168%)  route 3.730ns (81.832%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 36.852 - 32.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 29.123 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.569    29.123    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X51Y39         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.456    29.579 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/Q
                         net (fo=4, routed)           0.856    30.435    ipbus/trans/cfg/vec_in[100]
    SLICE_X47Y34         LUT3 (Prop_lut3_I2_O)        0.124    30.559 r  ipbus/trans/cfg/dout[4]_INST_0/O
                         net (fo=1, routed)           0.695    31.254    ipbus/trans/sm/cfg_din[4]
    SLICE_X47Y29         LUT5 (Prop_lut5_I2_O)        0.124    31.378 r  ipbus/trans/sm/tx_data[4]_INST_0/O
                         net (fo=1, routed)           0.660    32.038    ipbus/trans/iface/tx_data[4]
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124    32.162 r  ipbus/trans/iface/trans_out[wdata][4]_INST_0/O
                         net (fo=1, routed)           1.519    33.680    ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X0Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.478    36.852    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.094    36.946    
                         clock uncertainty           -0.221    36.725    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    35.988    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         35.988    
                         arrival time                         -33.680    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.563ns  (logic 1.056ns (23.142%)  route 3.507ns (76.858%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 36.855 - 32.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 29.120 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.566    29.120    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X51Y35         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.456    29.576 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/Q
                         net (fo=4, routed)           0.957    30.533    ipbus/trans/cfg/vec_in[122]
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.150    30.683 r  ipbus/trans/cfg/dout[26]_INST_0/O
                         net (fo=1, routed)           0.644    31.327    ipbus/trans/sm/cfg_din[26]
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.326    31.653 r  ipbus/trans/sm/tx_data[26]_INST_0/O
                         net (fo=1, routed)           0.652    32.305    ipbus/trans/iface/tx_data[26]
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.429 r  ipbus/trans/iface/trans_out[wdata][26]_INST_0/O
                         net (fo=1, routed)           1.254    33.683    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.481    36.855    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.949    
                         clock uncertainty           -0.221    36.728    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.991    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.991    
                         arrival time                         -33.683    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.528ns  (logic 1.031ns (22.767%)  route 3.497ns (77.233%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 36.852 - 32.000 ) 
    Source Clock Delay      (SCD):    5.119ns = ( 29.119 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.565    29.119    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X49Y36         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456    29.575 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[7]/Q
                         net (fo=4, routed)           1.013    30.588    ipbus/trans/cfg/vec_in[103]
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.119    30.707 r  ipbus/trans/cfg/dout[7]_INST_0/O
                         net (fo=1, routed)           0.720    31.427    ipbus/trans/sm/cfg_din[7]
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.332    31.759 r  ipbus/trans/sm/tx_data[7]_INST_0/O
                         net (fo=1, routed)           0.508    32.267    ipbus/trans/iface/tx_data[7]
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124    32.391 r  ipbus/trans/iface/trans_out[wdata][7]_INST_0/O
                         net (fo=1, routed)           1.256    33.647    ipbus/udp_if/ipbus_tx_ram/tx_dia[7]
    RAMB36_X0Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.478    36.852    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.094    36.946    
                         clock uncertainty           -0.221    36.725    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.988    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         35.988    
                         arrival time                         -33.647    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.447ns  (logic 1.024ns (23.025%)  route 3.423ns (76.975%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 36.857 - 32.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 29.120 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.566    29.120    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X49Y37         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.456    29.576 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/Q
                         net (fo=4, routed)           0.849    30.425    ipbus/trans/cfg/vec_in[107]
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.118    30.543 r  ipbus/trans/cfg/dout[11]_INST_0/O
                         net (fo=1, routed)           0.575    31.117    ipbus/trans/sm/cfg_din[11]
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.326    31.443 r  ipbus/trans/sm/tx_data[11]_INST_0/O
                         net (fo=1, routed)           0.503    31.946    ipbus/trans/iface/tx_data[11]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124    32.070 r  ipbus/trans/iface/trans_out[wdata][11]_INST_0/O
                         net (fo=1, routed)           1.497    33.567    ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X0Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.483    36.857    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.951    
                         clock uncertainty           -0.221    36.730    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.993    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                         -33.567    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.374ns  (logic 1.024ns (23.411%)  route 3.350ns (76.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 29.123 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.569    29.123    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X51Y39         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.456    29.579 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/Q
                         net (fo=4, routed)           0.879    30.458    ipbus/trans/cfg/vec_in[124]
    SLICE_X45Y32         LUT3 (Prop_lut3_I2_O)        0.118    30.576 r  ipbus/trans/cfg/dout[28]_INST_0/O
                         net (fo=1, routed)           0.436    31.012    ipbus/trans/sm/cfg_din[28]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.326    31.338 r  ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.502    31.840    ipbus/trans/iface/tx_data[28]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.124    31.964 r  ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           1.533    33.497    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.094    36.961    
                         clock uncertainty           -0.221    36.740    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    36.003    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -33.497    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.364ns  (logic 0.890ns (20.395%)  route 3.474ns (79.605%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 36.857 - 32.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 29.120 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.566    29.120    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X50Y36         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.518    29.638 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           0.906    30.544    ipbus/trans/cfg/vec_in[106]
    SLICE_X45Y34         LUT3 (Prop_lut3_I2_O)        0.124    30.668 r  ipbus/trans/cfg/dout[10]_INST_0/O
                         net (fo=1, routed)           0.579    31.247    ipbus/trans/sm/cfg_din[10]
    SLICE_X42Y31         LUT5 (Prop_lut5_I2_O)        0.124    31.371 r  ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           0.661    32.032    ipbus/trans/iface/tx_data[10]
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.124    32.156 r  ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           1.327    33.484    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X0Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.483    36.857    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.951    
                         clock uncertainty           -0.221    36.730    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.993    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.993    
                         arrival time                         -33.484    
  -------------------------------------------------------------------
                         slack                                  2.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.128ns (17.501%)  route 0.603ns (82.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.553     1.468    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X37Y28         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.603     2.200    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X38Y28         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.820     1.980    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X38Y28         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.198     1.782    
                         clock uncertainty            0.221     2.004    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.009     2.013    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.938%)  route 0.645ns (82.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.564     1.479    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X57Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.645     2.265    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X56Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.832     1.992    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X56Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.221     2.016    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.060     2.076    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.567%)  route 0.662ns (82.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.553     1.468    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X37Y28         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.662     2.271    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X38Y28         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.820     1.980    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X38Y28         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.198     1.782    
                         clock uncertainty            0.221     2.004    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.060     2.064    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.148ns (17.355%)  route 0.705ns (82.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.552     1.467    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X34Y28         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=27, routed)          0.705     2.320    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[3]
    SLICE_X32Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.817     1.977    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X32Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.198     1.779    
                         clock uncertainty            0.221     2.001    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.016     2.017    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.164ns (17.284%)  route 0.785ns (82.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.552     1.467    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X34Y28         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=37, routed)          0.785     2.416    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[1]
    SLICE_X33Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.817     1.977    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X33Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.198     1.779    
                         clock uncertainty            0.221     2.001    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.066     2.067    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.179%)  route 0.791ns (82.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.552     1.467    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X34Y28         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=38, routed)          0.791     2.422    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[0]
    SLICE_X33Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.817     1.977    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X33Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.198     1.779    
                         clock uncertainty            0.221     2.001    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.070     2.071    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.164ns (16.607%)  route 0.824ns (83.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.552     1.467    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X34Y28         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=28, routed)          0.824     2.455    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[2]
    SLICE_X30Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.821     1.981    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.198     1.783    
                         clock uncertainty            0.221     2.005    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.059     2.064    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.141ns (14.122%)  route 0.857ns (85.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.591     1.506    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X63Y35         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=19, routed)          0.857     2.505    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[0]
    SLICE_X60Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.858     2.018    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X60Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.198     1.820    
                         clock uncertainty            0.221     2.042    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.059     2.101    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.141ns (13.412%)  route 0.910ns (86.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.591     1.506    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X63Y35         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=34, routed)          0.910     2.558    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[2]
    SLICE_X58Y30         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.854     2.014    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X58Y30         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.198     1.816    
                         clock uncertainty            0.221     2.038    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.061     2.099    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.276ns (20.742%)  route 1.055ns (79.258%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.563     1.478    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X49Y37         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/Q
                         net (fo=4, routed)           0.424     2.043    ipbus/trans/cfg/vec_in[115]
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.045     2.088 r  ipbus/trans/cfg/dout[19]_INST_0/O
                         net (fo=1, routed)           0.210     2.298    ipbus/trans/sm/cfg_din[19]
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.045     2.343 r  ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           0.157     2.500    ipbus/trans/iface/tx_data[19]
    SLICE_X44Y28         LUT5 (Prop_lut5_I0_O)        0.045     2.545 r  ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           0.264     2.809    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.866     2.026    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.198     1.829    
                         clock uncertainty            0.221     2.050    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.346    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  s_sysclk_x2_in

Setup :            9  Failing Endpoints,  Worst Slack       -0.349ns,  Total Violation       -2.016ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.917ns  (logic 0.456ns (23.793%)  route 1.461ns (76.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.461    37.033    Inst_system_clocks/rst
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    36.819    Inst_system_clocks/sysclk_x2_o
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism              0.180    36.999    
                         clock uncertainty           -0.247    36.752    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)       -0.067    36.685    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         36.685    
                         arrival time                         -37.033    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.539%)  route 1.402ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.402    36.975    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    36.820    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_1/C
                         clock pessimism              0.180    37.000    
                         clock uncertainty           -0.247    36.753    
    SLICE_X52Y33         FDRE (Setup_fdre_C_D)       -0.053    36.700    Inst_system_clocks/rst_125_reg_replica_1
  -------------------------------------------------------------------
                         required time                         36.700    
                         arrival time                         -36.975    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.539%)  route 1.402ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.402    36.975    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    36.820    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_7/C
                         clock pessimism              0.180    37.000    
                         clock uncertainty           -0.247    36.753    
    SLICE_X52Y33         FDRE (Setup_fdre_C_D)       -0.030    36.723    Inst_system_clocks/rst_125_reg_replica_7
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -36.975    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.539%)  route 1.402ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.402    36.975    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    36.820    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_2/C
                         clock pessimism              0.180    37.000    
                         clock uncertainty           -0.247    36.753    
    SLICE_X52Y33         FDRE (Setup_fdre_C_D)       -0.028    36.725    Inst_system_clocks/rst_125_reg_replica_2
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -36.975    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.788ns  (logic 0.456ns (25.496%)  route 1.332ns (74.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.332    36.905    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    36.820    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica/C
                         clock pessimism              0.180    37.000    
                         clock uncertainty           -0.247    36.753    
    SLICE_X52Y33         FDRE (Setup_fdre_C_D)       -0.039    36.714    Inst_system_clocks/rst_125_reg_replica
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -36.905    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.190ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.764ns  (logic 0.456ns (25.851%)  route 1.308ns (74.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.308    36.881    Inst_system_clocks/rst
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    36.819    Inst_system_clocks/sysclk_x2_o
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_4/C
                         clock pessimism              0.180    36.999    
                         clock uncertainty           -0.247    36.752    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)       -0.061    36.691    Inst_system_clocks/rst_125_reg_replica_4
  -------------------------------------------------------------------
                         required time                         36.691    
                         arrival time                         -36.881    
  -------------------------------------------------------------------
                         slack                                 -0.190    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.735ns  (logic 0.456ns (26.279%)  route 1.279ns (73.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.819 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.279    36.852    Inst_system_clocks/rst
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.444    36.819    Inst_system_clocks/sysclk_x2_o
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_3/C
                         clock pessimism              0.180    36.999    
                         clock uncertainty           -0.247    36.752    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)       -0.081    36.671    Inst_system_clocks/rst_125_reg_replica_3
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                         -36.852    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.788ns  (logic 0.456ns (25.496%)  route 1.332ns (74.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.332    36.905    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    36.820    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_6/C
                         clock pessimism              0.180    37.000    
                         clock uncertainty           -0.247    36.753    
    SLICE_X52Y33         FDRE (Setup_fdre_C_D)       -0.016    36.737    Inst_system_clocks/rst_125_reg_replica_6
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                         -36.905    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.764ns  (logic 0.456ns (25.844%)  route 1.308ns (74.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 35.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.565    35.117    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456    35.573 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          1.308    36.881    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.445    36.820    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_5/C
                         clock pessimism              0.180    37.000    
                         clock uncertainty           -0.247    36.753    
    SLICE_X52Y33         FDRE (Setup_fdre_C_D)       -0.028    36.725    Inst_system_clocks/rst_125_reg_replica_5
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -36.881    
  -------------------------------------------------------------------
                         slack                                 -0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.726%)  route 0.612ns (81.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.612     2.229    Inst_system_clocks/rst
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.829     1.989    Inst_system_clocks/sysclk_x2_o
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_4/C
                         clock pessimism             -0.245     1.744    
                         clock uncertainty            0.247     1.992    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     2.062    Inst_system_clocks/rst_125_reg_replica_4
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_5/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.518%)  route 0.620ns (81.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.620     2.238    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.830     1.990    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_5/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.247     1.993    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.063     2.056    Inst_system_clocks/rst_125_reg_replica_5
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.259%)  route 0.631ns (81.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.631     2.249    Inst_system_clocks/rst
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.829     1.989    Inst_system_clocks/sysclk_x2_o
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_3/C
                         clock pessimism             -0.245     1.744    
                         clock uncertainty            0.247     1.992    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.066     2.058    Inst_system_clocks/rst_125_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_6/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.324%)  route 0.628ns (81.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.628     2.246    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.830     1.990    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_6/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.247     1.993    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.060     2.053    Inst_system_clocks/rst_125_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.324%)  route 0.628ns (81.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.628     2.246    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.830     1.990    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.247     1.993    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.056     2.049    Inst_system_clocks/rst_125_reg_replica
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.460%)  route 0.667ns (82.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.667     2.284    Inst_system_clocks/rst
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.829     1.989    Inst_system_clocks/sysclk_x2_o
    SLICE_X48Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism             -0.245     1.744    
                         clock uncertainty            0.247     1.992    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     2.062    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.337%)  route 0.672ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.672     2.290    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.830     1.990    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_2/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.247     1.993    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.063     2.056    Inst_system_clocks/rst_125_reg_replica_2
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.337%)  route 0.672ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.672     2.290    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.830     1.990    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_7/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.247     1.993    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.053     2.046    Inst_system_clocks/rst_125_reg_replica_7
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.337%)  route 0.672ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.563     1.476    Inst_system_clocks/sysclk_p
    SLICE_X51Y33         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_system_clocks/rst_reg/Q
                         net (fo=11, routed)          0.672     2.290    Inst_system_clocks/rst
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.830     1.990    Inst_system_clocks/sysclk_x2_o
    SLICE_X52Y33         FDRE                                         r  Inst_system_clocks/rst_125_reg_replica_1/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.247     1.993    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.050     2.043    Inst_system_clocks/rst_125_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        2.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.064ns (20.872%)  route 4.034ns (79.128%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 12.811 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.547     5.101    ipbus/trans/sm/clk
    SLICE_X45Y25         FDRE                                         r  ipbus/trans/sm/hdr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  ipbus/trans/sm/hdr_reg[7]/Q
                         net (fo=49, routed)          1.649     7.205    ipbus/trans/sm/trans_type[3]
    SLICE_X55Y31         LUT5 (Prop_lut5_I1_O)        0.152     7.357 r  ipbus/trans/sm/rx_next_INST_0_i_3/O
                         net (fo=3, routed)           0.620     7.977    ipbus/trans/sm/rx_next_INST_0_i_3_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I3_O)        0.332     8.309 r  ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.913     9.222    ipbus/trans/iface/tx_we
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     9.346 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.852    10.198    ipbus/udp_if/clock_crossing_if/we
    SLICE_X28Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.436    12.811    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.094    12.905    
                         clock uncertainty           -0.221    12.683    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.067    12.616    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.518ns (21.241%)  route 1.921ns (78.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.557     5.111    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.629 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          1.921     7.549    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X43Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.447    12.822    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X43Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.094    12.916    
                         clock uncertainty           -0.221    12.694    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.047    12.647    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.327%)  route 1.682ns (78.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 12.821 - 8.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.562     5.116    ipbus/trans/cfg/clk
    SLICE_X49Y33         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.682     7.254    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X49Y36         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.446    12.821    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X49Y36         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.094    12.915    
                         clock uncertainty           -0.221    12.693    
    SLICE_X49Y36         FDRE (Setup_fdre_C_D)       -0.047    12.646    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.456ns (21.802%)  route 1.636ns (78.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.565     5.119    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X48Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.636     7.210    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X44Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.443    12.818    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X44Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.094    12.912    
                         clock uncertainty           -0.221    12.690    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.047    12.643    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.327%)  route 1.586ns (77.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         1.565     5.119    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X49Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.586     7.161    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X52Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        1.447    12.822    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X52Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.094    12.916    
                         clock uncertainty           -0.221    12.694    
    SLICE_X52Y35         FDRE (Setup_fdre_C_D)       -0.016    12.678    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  5.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.209ns (29.005%)  route 0.512ns (70.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.553     1.468    ipbus/trans/iface/clk
    SLICE_X42Y28         FDRE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.186     1.819    ipbus/trans/iface/first
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.864 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.325     2.189    ipbus/udp_if/clock_crossing_if/we
    SLICE_X28Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.822     1.982    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.198     1.784    
                         clock uncertainty            0.221     2.006    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.070     2.076    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.895%)  route 0.694ns (83.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.562     1.477    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X48Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.694     2.312    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X44Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.829     1.989    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X44Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.198     1.791    
                         clock uncertainty            0.221     2.013    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.075     2.088    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.878%)  route 0.694ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.562     1.477    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X49Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.694     2.313    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X52Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.832     1.992    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X52Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.221     2.016    
    SLICE_X52Y35         FDRE (Hold_fdre_C_D)         0.060     2.076    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.079%)  route 0.794ns (84.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.561     1.476    ipbus/trans/cfg/clk
    SLICE_X49Y33         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.794     2.411    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X49Y36         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.831     1.991    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X49Y36         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism             -0.198     1.793    
                         clock uncertainty            0.221     2.015    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.075     2.090    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.164ns (15.851%)  route 0.871ns (84.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=349, routed)         0.558     1.473    Inst_system_clocks/clko_ipb
    SLICE_X56Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.871     2.508    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X43Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3063, routed)        0.833     1.993    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X43Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.198     1.795    
                         clock uncertainty            0.221     2.017    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.075     2.092    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       37.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.384ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.518ns (23.030%)  route 1.731ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         1.731     7.371    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X4Y47          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.521    44.892    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X4Y47          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.258    45.150    
                         clock uncertainty           -0.035    45.115    
    SLICE_X4Y47          FDPE (Recov_fdpe_C_PRE)     -0.359    44.756    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         44.756    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                 37.384    

Slack (MET) :             37.384ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.518ns (23.030%)  route 1.731ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.572     5.122    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.640 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         1.731     7.371    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X4Y47          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.521    44.892    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X4Y47          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.258    45.150    
                         clock uncertainty           -0.035    45.115    
    SLICE_X4Y47          FDPE (Recov_fdpe_C_PRE)     -0.359    44.756    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         44.756    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                 37.384    

Slack (MET) :             38.513ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.506%)  route 0.569ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 44.873 - 40.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.620     5.170    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y57          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/Q
                         net (fo=4, routed)           0.569     6.194    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE
    SLICE_X4Y57          FDCE                                         f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.503    44.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y57          FDCE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/C
                         clock pessimism              0.274    45.148    
                         clock uncertainty           -0.035    45.112    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.405    44.707    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0
  -------------------------------------------------------------------
                         required time                         44.707    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                 38.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.765%)  route 0.214ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.588     1.498    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y57          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/Q
                         net (fo=4, routed)           0.214     1.852    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE
    SLICE_X4Y57          FDCE                                         f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.859     2.014    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y57          FDCE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/C
                         clock pessimism             -0.503     1.511    
    SLICE_X4Y57          FDCE (Remov_fdce_C_CLR)     -0.092     1.419    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.164ns (18.464%)  route 0.724ns (81.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.569     1.479    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.643 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         0.724     2.367    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X4Y47          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.867     2.022    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X4Y47          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y47          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.164ns (18.464%)  route 0.724ns (81.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.569     1.479    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.643 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         0.724     2.367    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X4Y47          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.867     2.022    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X4Y47          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y47          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.919    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       37.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.996ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.456ns (29.109%)  route 1.111ns (70.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         1.111     6.666    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X10Y63         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.433    44.800    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X10Y63         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.258    45.058    
                         clock uncertainty           -0.035    45.023    
    SLICE_X10Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    44.662    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         44.662    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 37.996    

Slack (MET) :             38.038ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.456ns (29.109%)  route 1.111ns (70.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 44.800 - 40.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.553     5.099    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         1.111     6.666    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X10Y63         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.433    44.800    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X10Y63         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.258    45.058    
                         clock uncertainty           -0.035    45.023    
    SLICE_X10Y63         FDPE (Recov_fdpe_C_PRE)     -0.319    44.704    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         44.704    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 38.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.671%)  route 0.431ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.560     1.466    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         0.431     2.038    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X10Y63         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.826     1.979    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X10Y63         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.479     1.499    
    SLICE_X10Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     1.428    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.671%)  route 0.431ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.560     1.466    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y60         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         0.431     2.038    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X10Y63         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.826     1.979    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X10Y63         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.479     1.499    
    SLICE_X10Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     1.428    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.853    

Slack (MET) :             28.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.853    

Slack (MET) :             28.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.853    

Slack (MET) :             28.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.853    

Slack (MET) :             28.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.853    

Slack (MET) :             28.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    35.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.853    

Slack (MET) :             28.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.038    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.939    

Slack (MET) :             28.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.038    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.939    

Slack (MET) :             28.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.038    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.939    

Slack (MET) :             28.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.017%)  route 2.769ns (76.983%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 36.119 - 33.000 ) 
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.551     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.655     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.506     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y19         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y19         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.274    36.393    
                         clock uncertainty           -0.035    36.357    
    SLICE_X30Y19         FDCE (Recov_fdce_C_CLR)     -0.319    36.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.038    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 28.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.958%)  route 0.173ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X45Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.373     1.342    
    SLICE_X45Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.958%)  route 0.173ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.173     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X45Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.373     1.342    
    SLICE_X45Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X44Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X44Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.373     1.342    
    SLICE_X44Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X44Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X44Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.373     1.342    
    SLICE_X44Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X44Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.373     1.342    
    SLICE_X44Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.343%)  route 0.177ns (55.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y14         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.468 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X44Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.373     1.342    
    SLICE_X44Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.373     1.346    
    SLICE_X40Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.373     1.346    
    SLICE_X40Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.373     1.346    
    SLICE_X40Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.741     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDPE (Prop_fdpe_C_Q)         0.141     1.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.202     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.857     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.373     1.346    
    SLICE_X40Y5          FDCE (Remov_fdce_C_CLR)     -0.092     1.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.752ns (51.562%)  route 1.646ns (48.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.943     8.510    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y29         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.752ns (51.562%)  route 1.646ns (48.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.943     8.510    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y29         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.752ns (51.562%)  route 1.646ns (48.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.943     8.510    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y29         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.752ns (51.562%)  route 1.646ns (48.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.943     8.510    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y29         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.752ns (53.792%)  route 1.505ns (46.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.802     8.369    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y30         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y30         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.752ns (53.792%)  route 1.505ns (46.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.802     8.369    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y30         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y30         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.752ns (53.792%)  route 1.505ns (46.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.802     8.369    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y30         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y30         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.752ns (53.792%)  route 1.505ns (46.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.802     8.369    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y30         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y30         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.643    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.752ns (56.403%)  route 1.354ns (43.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.218    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y31         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y31         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.644    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.752ns (56.403%)  route 1.354ns (43.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.560     5.112    Inst_system_clocks/clkdiv/clk
    SLICE_X42Y33         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.740 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.703     7.443    Inst_system_clocks/clkdiv/rst_b
    SLICE_X42Y33         LUT1 (Prop_lut1_I0_O)        0.124     7.567 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.218    Inst_system_clocks/clkdiv/clear
    SLICE_X43Y31         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X43Y31         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.644    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.176%)  route 0.342ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.342     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.826     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.250     1.734    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.176%)  route 0.342ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.342     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.826     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.250     1.734    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.176%)  route 0.342ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.342     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.826     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.250     1.734    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.176%)  route 0.342ns (70.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.342     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y17         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.826     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X39Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.986%)  route 0.423ns (75.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.423     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.827     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.250     1.735    
    SLICE_X38Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.986%)  route 0.423ns (75.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.423     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.827     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.250     1.735    
    SLICE_X38Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.986%)  route 0.423ns (75.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.423     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.827     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X38Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.986%)  route 0.423ns (75.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.423     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.827     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X38Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.475%)  route 0.412ns (74.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.412     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.250     1.736    
    SLICE_X41Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.475%)  route 0.412ns (74.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.556     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X35Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.412     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=827, routed)         0.828     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X41Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.378    





