

================================================================
== Vitis HLS Report for 'mp_mul_89_90_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:38:01 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1311|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1188|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1188|   1480|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_494_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_424_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_61_fu_480_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_62_fu_466_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_470_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_544_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_243_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln145_fu_294_p2     |         +|   0|  0|   7|           4|           4|
    |tempReg_fu_615_p2       |         +|   0|  0|  71|          64|          64|
    |temp_30_fu_500_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_434_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_711_p2             |         +|   0|  0|  13|           4|           4|
    |v_116_fu_556_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_630_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_290_p2     |         -|   0|  0|   7|           4|           4|
    |and_ln147_fu_683_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_237_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_574_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_2_fu_693_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_653_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln145_fu_304_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_6_fu_568_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_7_fu_580_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_562_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_4_fu_649_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_6_fu_688_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_7_fu_666_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_645_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1311|        1150|        1212|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_17    |   9|          2|    4|          8|
    |j_fu_96                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_62_out_o               |  14|          3|   64|        192|
    |v_73_fu_92               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_890                     |  32|   0|   32|          0|
    |add_ln133_reg_900                     |  32|   0|   64|         32|
    |add_ln133_reg_900_pp0_iter8_reg       |  32|   0|   64|         32|
    |ah_reg_803                            |  32|   0|   32|          0|
    |al_reg_793                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |bh_reg_808                            |  32|   0|   32|          0|
    |bl_reg_798                            |  32|   0|   32|          0|
    |i_cast_reg_757                        |   3|   0|    4|          1|
    |icmp_ln144_reg_769                    |   1|   0|    1|          0|
    |j_17_reg_762                          |   4|   0|    4|          0|
    |j_fu_96                               |   4|   0|    4|          0|
    |tempReg_reg_905                       |  64|   0|   64|          0|
    |tempReg_reg_905_pp0_iter8_reg         |  64|   0|   64|          0|
    |tmp_149_reg_858                       |  32|   0|   32|          0|
    |tmp_150_reg_879                       |   2|   0|    2|          0|
    |tmp_151_reg_863                       |  32|   0|   32|          0|
    |tmp_151_reg_863_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_152_reg_869                       |  32|   0|   32|          0|
    |tmp_152_reg_869_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_153_reg_874                       |  32|   0|   32|          0|
    |tmp_154_reg_895                       |   2|   0|    2|          0|
    |trunc_ln106_93_reg_842                |  32|   0|   32|          0|
    |trunc_ln106_94_reg_847                |  32|   0|   32|          0|
    |trunc_ln106_95_reg_852                |  32|   0|   32|          0|
    |trunc_ln106_95_reg_852_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_837                   |  32|   0|   32|          0|
    |trunc_ln125_reg_884                   |  32|   0|   32|          0|
    |trunc_ln125_reg_884_pp0_iter6_reg     |  32|   0|   32|          0|
    |trunc_ln144_reg_773                   |   1|   0|    1|          0|
    |u_62_out_load_reg_914                 |  64|   0|   64|          0|
    |v_73_fu_92                            |  64|   0|   64|          0|
    |v_reg_919                             |  64|   0|   64|          0|
    |icmp_ln144_reg_769                    |  64|  32|    1|          0|
    |tmp_153_reg_874                       |  64|  32|   32|          0|
    |trunc_ln106_reg_837                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1188|  96| 1126|         65|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                   v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                              zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                            indvars_iv31|        scalar|
|a_0_offset          |   in|    1|     ap_none|                              a_0_offset|        scalar|
|a_0_address0        |  out|    3|   ap_memory|                                     a_0|         array|
|a_0_ce0             |  out|    1|   ap_memory|                                     a_0|         array|
|a_0_q0              |   in|   64|   ap_memory|                                     a_0|         array|
|a_1_offset          |   in|    1|     ap_none|                              a_1_offset|        scalar|
|a_1_address0        |  out|    3|   ap_memory|                                     a_1|         array|
|a_1_ce0             |  out|    1|   ap_memory|                                     a_1|         array|
|a_1_q0              |   in|   64|   ap_memory|                                     a_1|         array|
|i                   |   in|    3|     ap_none|                                       i|        scalar|
|zext_ln145          |   in|    4|     ap_none|                              zext_ln145|        scalar|
|b_address0          |  out|    4|   ap_memory|                                       b|         array|
|b_ce0               |  out|    1|   ap_memory|                                       b|         array|
|b_q0                |   in|   64|   ap_memory|                                       b|         array|
|v_73_out            |  out|   64|      ap_vld|                                v_73_out|       pointer|
|v_73_out_ap_vld     |  out|    1|      ap_vld|                                v_73_out|       pointer|
|u_62_out_i          |   in|   64|     ap_ovld|                                u_62_out|       pointer|
|u_62_out_o          |  out|   64|     ap_ovld|                                u_62_out|       pointer|
|u_62_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_62_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

