

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Thu Jan 18 21:39:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64203|  64203|  64203|  64203|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                   |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Dense_Loop       |  64020|  64020|      6402|          -|          -|    10|    no    |
        | + Flat_Loop       |   6400|   6400|         4|          -|          -|  1600|    no    |
        |- Sum_Loop         |     70|     70|         7|          -|          -|    10|    no    |
        |- Prediction_Loop  |    110|    110|        11|          -|          -|    10|    no    |
        +-------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 14 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 7 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%dense_array = alloca [10 x float], align 16" [cnn/dense.cpp:27]   --->   Operation 25 'alloca' 'dense_array' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense.cpp:29]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_Loop_end ]"   --->   Operation 27 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %d_0, -6" [cnn/dense.cpp:29]   --->   Operation 28 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [cnn/dense.cpp:29]   --->   Operation 30 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %Dense_Loop_begin" [cnn/dense.cpp:29]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str221) nounwind" [cnn/dense.cpp:30]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str221)" [cnn/dense.cpp:30]   --->   Operation 33 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %d_0 to i64" [cnn/dense.cpp:35]   --->   Operation 34 'zext' 'zext_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %d_0 to i15" [cnn/dense.cpp:33]   --->   Operation 35 'zext' 'zext_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %2" [cnn/dense.cpp:33]   --->   Operation 36 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn/dense.cpp:10->cnn/dense.cpp:41]   --->   Operation 37 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %3 ]"   --->   Operation 38 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%f_0 = phi i11 [ 0, %Dense_Loop_begin ], [ %f, %3 ]"   --->   Operation 39 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln33 = icmp eq i11 %f_0, -448" [cnn/dense.cpp:33]   --->   Operation 40 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 41 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.63ns)   --->   "%f = add i11 %f_0, 1" [cnn/dense.cpp:33]   --->   Operation 42 'add' 'f' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %Dense_Loop_end, label %3" [cnn/dense.cpp:33]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %f_0 to i64" [cnn/dense.cpp:35]   --->   Operation 44 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %f_0, i3 0)" [cnn/dense.cpp:35]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i14 %tmp_1 to i15" [cnn/dense.cpp:35]   --->   Operation 46 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %f_0, i1 false)" [cnn/dense.cpp:35]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i12 %tmp_2 to i15" [cnn/dense.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i15 %zext_ln35_7, %zext_ln35_6" [cnn/dense.cpp:35]   --->   Operation 49 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln35_4 = add i15 %add_ln35, %zext_ln33" [cnn/dense.cpp:35]   --->   Operation 50 'add' 'add_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i15 %add_ln35_4 to i64" [cnn/dense.cpp:35]   --->   Operation 51 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln35_8" [cnn/dense.cpp:35]   --->   Operation 52 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 53 'load' 'dense_weights_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* @flat_array, i64 0, i64 %zext_ln35_3" [cnn/dense.cpp:35]   --->   Operation 54 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 55 'load' 'flat_array_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln35" [cnn/dense.cpp:38]   --->   Operation 56 'getelementptr' 'dense_array_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "store float %w_sum_0, float* %dense_array_addr, align 4" [cnn/dense.cpp:38]   --->   Operation 57 'store' <Predicate = (icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str221, i32 %tmp_s)" [cnn/dense.cpp:39]   --->   Operation 58 'specregionend' 'empty_26' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [cnn/dense.cpp:29]   --->   Operation 59 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 60 'load' 'dense_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense.cpp:35]   --->   Operation 61 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 62 [2/2] (12.3ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [cnn/dense.cpp:35]   --->   Operation 62 'fmul' 'tmp' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 63 [1/2] (12.3ns)   --->   "%tmp = fmul float %dense_weights_load, %flat_array_load" [cnn/dense.cpp:35]   --->   Operation 63 'fmul' 'tmp' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 64 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str322) nounwind" [cnn/dense.cpp:34]   --->   Operation 65 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp" [cnn/dense.cpp:35]   --->   Operation 66 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [cnn/dense.cpp:33]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 2.32>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ %sum, %4 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 68 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln10 = icmp eq i4 %i_0_i, -6" [cnn/dense.cpp:10->cnn/dense.cpp:41]   --->   Operation 70 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 71 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [cnn/dense.cpp:10->cnn/dense.cpp:41]   --->   Operation 72 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.i.preheader, label %4" [cnn/dense.cpp:10->cnn/dense.cpp:41]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %i_0_i to i64" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 74 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln12" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 75 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 76 'load' 'dense_array_load' <Predicate = (!icmp_ln10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cnn/dense.cpp:16->cnn/dense.cpp:41]   --->   Operation 77 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 8 <SV = 3> <Delay = 23.2>
ST_8 : Operation 78 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 78 'load' 'dense_array_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 79 [4/4] (20.8ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 79 'fexp' 'tmp_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 4> <Delay = 20.8>
ST_9 : Operation 80 [3/4] (20.8ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 80 'fexp' 'tmp_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 5> <Delay = 20.8>
ST_10 : Operation 81 [2/4] (20.8ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 81 'fexp' 'tmp_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 6> <Delay = 20.8>
ST_11 : Operation 82 [1/4] (20.8ns)   --->   "%tmp_i = call float @llvm.exp.f32(float %dense_array_load)" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 82 'fexp' 'tmp_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 7> <Delay = 22.5>
ST_12 : Operation 83 [2/2] (22.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 83 'fadd' 'sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 22.5>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str19) nounwind" [cnn/dense.cpp:11->cnn/dense.cpp:41]   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/2] (22.5ns)   --->   "%sum = fadd float %sum_0_i, %tmp_i" [cnn/dense.cpp:12->cnn/dense.cpp:41]   --->   Operation 85 'fadd' 'sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn/dense.cpp:10->cnn/dense.cpp:41]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%j_0_i = phi i4 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 87 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %j_0_i, -6" [cnn/dense.cpp:16->cnn/dense.cpp:41]   --->   Operation 88 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 89 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (1.73ns)   --->   "%j = add i4 %j_0_i, 1" [cnn/dense.cpp:16->cnn/dense.cpp:41]   --->   Operation 90 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %soft_max.exit, label %5" [cnn/dense.cpp:16->cnn/dense.cpp:41]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %j_0_i to i64" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 92 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln18" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 93 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 94 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 94 'load' 'dense_array_load_1' <Predicate = (!icmp_ln16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [cnn/dense.cpp:42]   --->   Operation 95 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 23.2>
ST_15 : Operation 96 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_2, align 4" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 96 'load' 'dense_array_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 97 [4/4] (20.8ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 97 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 5> <Delay = 20.8>
ST_16 : Operation 98 [3/4] (20.8ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 98 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 6> <Delay = 20.8>
ST_17 : Operation 99 [2/4] (20.8ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 99 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 7> <Delay = 20.8>
ST_18 : Operation 100 [1/4] (20.8ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %dense_array_load_1)" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 100 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 8> <Delay = 23.6>
ST_19 : Operation 101 [6/6] (23.6ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 101 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 23.6>
ST_20 : Operation 102 [5/6] (23.6ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 102 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 23.6>
ST_21 : Operation 103 [4/6] (23.6ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 103 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 23.6>
ST_22 : Operation 104 [3/6] (23.6ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 104 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 23.6>
ST_23 : Operation 105 [2/6] (23.6ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 105 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 25.9>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str120) nounwind" [cnn/dense.cpp:17->cnn/dense.cpp:41]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/6] (23.6ns)   --->   "%tmp_3_i = fdiv float %tmp_2_i, %sum_0_i" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 107 'fdiv' 'tmp_3_i' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln18" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 108 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (2.32ns)   --->   "store float %tmp_3_i, float* %prediction_addr, align 4" [cnn/dense.cpp:18->cnn/dense.cpp:41]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cnn/dense.cpp:16->cnn/dense.cpp:41]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array        (alloca           ) [ 0011111111111111111111111]
br_ln29            (br               ) [ 0111111000000000000000000]
d_0                (phi              ) [ 0010000000000000000000000]
icmp_ln29          (icmp             ) [ 0011111000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000]
d                  (add              ) [ 0111111000000000000000000]
br_ln29            (br               ) [ 0000000000000000000000000]
specloopname_ln30  (specloopname     ) [ 0000000000000000000000000]
tmp_s              (specregionbegin  ) [ 0001111000000000000000000]
zext_ln35          (zext             ) [ 0001111000000000000000000]
zext_ln33          (zext             ) [ 0001111000000000000000000]
br_ln33            (br               ) [ 0011111000000000000000000]
br_ln10            (br               ) [ 0011111111111100000000000]
w_sum_0            (phi              ) [ 0001111000000000000000000]
f_0                (phi              ) [ 0001000000000000000000000]
icmp_ln33          (icmp             ) [ 0011111000000000000000000]
empty_25           (speclooptripcount) [ 0000000000000000000000000]
f                  (add              ) [ 0011111000000000000000000]
br_ln33            (br               ) [ 0000000000000000000000000]
zext_ln35_3        (zext             ) [ 0000000000000000000000000]
tmp_1              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln35_6        (zext             ) [ 0000000000000000000000000]
tmp_2              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln35_7        (zext             ) [ 0000000000000000000000000]
add_ln35           (add              ) [ 0000000000000000000000000]
add_ln35_4         (add              ) [ 0000000000000000000000000]
zext_ln35_8        (zext             ) [ 0000000000000000000000000]
dense_weights_addr (getelementptr    ) [ 0000100000000000000000000]
flat_array_addr    (getelementptr    ) [ 0000100000000000000000000]
dense_array_addr   (getelementptr    ) [ 0000000000000000000000000]
store_ln38         (store            ) [ 0000000000000000000000000]
empty_26           (specregionend    ) [ 0000000000000000000000000]
br_ln29            (br               ) [ 0111111000000000000000000]
dense_weights_load (load             ) [ 0000010000000000000000000]
flat_array_load    (load             ) [ 0000010000000000000000000]
tmp                (fmul             ) [ 0000001000000000000000000]
specloopname_ln34  (specloopname     ) [ 0000000000000000000000000]
w_sum              (fadd             ) [ 0011111000000000000000000]
br_ln33            (br               ) [ 0011111000000000000000000]
sum_0_i            (phi              ) [ 0000000111111111111111111]
i_0_i              (phi              ) [ 0000000100000000000000000]
icmp_ln10          (icmp             ) [ 0000000111111100000000000]
empty_27           (speclooptripcount) [ 0000000000000000000000000]
i                  (add              ) [ 0010000111111100000000000]
br_ln10            (br               ) [ 0000000000000000000000000]
zext_ln12          (zext             ) [ 0000000000000000000000000]
dense_array_addr_1 (getelementptr    ) [ 0000000010000000000000000]
br_ln16            (br               ) [ 0000000111111111111111111]
dense_array_load   (load             ) [ 0000000001110000000000000]
tmp_i              (fexp             ) [ 0000000000001100000000000]
specloopname_ln11  (specloopname     ) [ 0000000000000000000000000]
sum                (fadd             ) [ 0010000111111100000000000]
br_ln10            (br               ) [ 0010000111111100000000000]
j_0_i              (phi              ) [ 0000000000000010000000000]
icmp_ln16          (icmp             ) [ 0000000000000011111111111]
empty_28           (speclooptripcount) [ 0000000000000000000000000]
j                  (add              ) [ 0000000100000011111111111]
br_ln16            (br               ) [ 0000000000000000000000000]
zext_ln18          (zext             ) [ 0000000000000001111111111]
dense_array_addr_2 (getelementptr    ) [ 0000000000000001000000000]
ret_ln42           (ret              ) [ 0000000000000000000000000]
dense_array_load_1 (load             ) [ 0000000000000000111000000]
tmp_2_i            (fexp             ) [ 0000000000000000000111111]
specloopname_ln17  (specloopname     ) [ 0000000000000000000000000]
tmp_3_i            (fdiv             ) [ 0000000000000000000000000]
prediction_addr    (getelementptr    ) [ 0000000000000000000000000]
store_ln18         (store            ) [ 0000000000000000000000000]
br_ln16            (br               ) [ 0000000100000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prediction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flat_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="dense_array_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dense_weights_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="15" slack="0"/>
<pin id="62" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_load/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="flat_array_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dense_array_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="1"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/3 dense_array_load/7 dense_array_load_1/14 "/>
</bind>
</comp>

<comp id="96" class="1004" name="dense_array_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="dense_array_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/14 "/>
</bind>
</comp>

<comp id="110" class="1004" name="prediction_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="10"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/24 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln18_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/24 "/>
</bind>
</comp>

<comp id="123" class="1005" name="d_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="d_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="w_sum_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="w_sum_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="f_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="1"/>
<pin id="149" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="f_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="sum_0_i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="sum_0_i_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/7 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_0_i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="1"/>
<pin id="172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_0_i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_0_i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_0_i_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 sum/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="6"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_3_i/19 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i/8 tmp_2_i/15 "/>
</bind>
</comp>

<comp id="217" class="1005" name="reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_2_i "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln29_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="d_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln35_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln33_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln33_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="f_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln35_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln35_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="0"/>
<pin id="275" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln35_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_7/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln35_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="14" slack="0"/>
<pin id="292" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln35_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="1"/>
<pin id="298" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln35_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_8/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln10_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln12_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln16_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/14 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln18_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/14 "/>
</bind>
</comp>

<comp id="342" class="1005" name="d_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln35_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="352" class="1005" name="zext_ln33_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="1"/>
<pin id="354" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="360" class="1005" name="f_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="365" class="1005" name="dense_weights_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="1"/>
<pin id="367" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="flat_array_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="1"/>
<pin id="372" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="dense_weights_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="flat_array_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="390" class="1005" name="w_sum_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="403" class="1005" name="dense_array_addr_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="sum_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="416" class="1005" name="j_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="421" class="1005" name="zext_ln18_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="10"/>
<pin id="423" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="426" class="1005" name="dense_array_addr_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="42" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="146"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="134" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="158" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="198" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="65" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="78" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="205" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="210"><net_src comp="158" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="90" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="90" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="225"><net_src comp="211" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="232"><net_src comp="127" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="127" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="127" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="127" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="151" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="151" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="151" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="151" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="151" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="273" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="309"><net_src comp="174" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="174" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="174" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="326"><net_src comp="185" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="185" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="185" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="345"><net_src comp="234" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="350"><net_src comp="240" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="355"><net_src comp="244" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="363"><net_src comp="254" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="368"><net_src comp="58" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="373"><net_src comp="71" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="378"><net_src comp="65" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="383"><net_src comp="78" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="388"><net_src comp="198" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="393"><net_src comp="192" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="401"><net_src comp="311" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="406"><net_src comp="96" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="411"><net_src comp="192" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="419"><net_src comp="328" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="424"><net_src comp="334" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="429"><net_src comp="103" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {24 }
 - Input state : 
	Port: dense : dense_weights | {3 4 }
	Port: dense : flat_array | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln29 : 1
		d : 1
		br_ln29 : 2
		zext_ln35 : 1
		zext_ln33 : 1
	State 3
		icmp_ln33 : 1
		f : 1
		br_ln33 : 2
		zext_ln35_3 : 1
		tmp_1 : 1
		zext_ln35_6 : 2
		tmp_2 : 1
		zext_ln35_7 : 2
		add_ln35 : 3
		add_ln35_4 : 4
		zext_ln35_8 : 5
		dense_weights_addr : 6
		dense_weights_load : 7
		flat_array_addr : 2
		flat_array_load : 3
		store_ln38 : 1
	State 4
		tmp : 1
	State 5
		w_sum : 1
	State 6
	State 7
		icmp_ln10 : 1
		i : 1
		br_ln10 : 2
		zext_ln12 : 1
		dense_array_addr_1 : 2
		dense_array_load : 3
	State 8
		tmp_i : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln16 : 1
		j : 1
		br_ln16 : 2
		zext_ln18 : 1
		dense_array_addr_2 : 2
		dense_array_load_1 : 3
	State 15
		tmp_2_i : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_205     |    0    |   268   |   978   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_211     |    7    |   144   |   866   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_192     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_198     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|          |      d_fu_234      |    0    |    0    |    13   |
|          |      f_fu_254      |    0    |    0    |    13   |
|    add   |   add_ln35_fu_289  |    0    |    0    |    15   |
|          |  add_ln35_4_fu_295 |    0    |    0    |    15   |
|          |      i_fu_311      |    0    |    0    |    13   |
|          |      j_fu_328      |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln29_fu_228  |    0    |    0    |    9    |
|   icmp   |  icmp_ln33_fu_248  |    0    |    0    |    13   |
|          |  icmp_ln10_fu_305  |    0    |    0    |    9    |
|          |  icmp_ln16_fu_322  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln35_fu_240  |    0    |    0    |    0    |
|          |  zext_ln33_fu_244  |    0    |    0    |    0    |
|          | zext_ln35_3_fu_260 |    0    |    0    |    0    |
|   zext   | zext_ln35_6_fu_273 |    0    |    0    |    0    |
|          | zext_ln35_7_fu_285 |    0    |    0    |    0    |
|          | zext_ln35_8_fu_300 |    0    |    0    |    0    |
|          |  zext_ln12_fu_317  |    0    |    0    |    0    |
|          |  zext_ln18_fu_334  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_265    |    0    |    0    |    0    |
|          |    tmp_2_fu_277    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    12   |   717   |   2671  |
|----------|--------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|dense_array|    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        d_0_reg_123       |    4   |
|         d_reg_342        |    4   |
|dense_array_addr_1_reg_403|    4   |
|dense_array_addr_2_reg_426|    4   |
|dense_weights_addr_reg_365|   14   |
|dense_weights_load_reg_375|   32   |
|        f_0_reg_147       |   11   |
|         f_reg_360        |   11   |
|  flat_array_addr_reg_370 |   11   |
|  flat_array_load_reg_380 |   32   |
|       i_0_i_reg_170      |    4   |
|         i_reg_398        |    4   |
|       j_0_i_reg_181      |    4   |
|         j_reg_416        |    4   |
|          reg_217         |   32   |
|          reg_222         |   32   |
|      sum_0_i_reg_158     |   32   |
|        sum_reg_408       |   32   |
|        tmp_reg_385       |   32   |
|      w_sum_0_reg_134     |   32   |
|       w_sum_reg_390      |   32   |
|     zext_ln18_reg_421    |   64   |
|     zext_ln33_reg_352    |   15   |
|     zext_ln35_reg_347    |   64   |
+--------------------------+--------+
|           Total          |   510  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_90 |  p0  |   5  |   4  |   20   ||    27   |
|  w_sum_0_reg_134 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_i_reg_158 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_192    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_198    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_198    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_211    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   550  ||  17.873 ||   114   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   717  |  2671  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   510  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   17   |  1291  |  2790  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
