Release 11.5 Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3sd1800afg676-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
.... Copying flowfile /opt/Xilinx/11.5/ISE/xilinx/data/fpga.flw into working
directory /home/aalonso/workspace/microblaze/mb-spartan1800/implementation 

Using Flow File:
/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/microblaze/mb-spartan1800/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3sd1800afg676-4 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>

Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc3sd1800afg676-4 -nt timestamp -bm system.bmm
/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_sys_clk_pin HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_sys_clk_pin PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_sys_clk_pin / 2 HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" IOB = TRUE;>
   [system.ucf(381)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"           IOB =
   TRUE;> [system.ucf(418)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"    IOB = TRUE;> [system.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"    IOB = TRUE;> [system.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"    IOB = TRUE;> [system.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"   IOB
   = TRUE;> [system.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"   IOB
   = TRUE;> [system.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"    IOB
   = TRUE;> [system.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[16].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[16].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[17].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[17].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[18].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[18].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[19].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[19].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[20].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[20].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[21].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[21].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[22].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[22].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[23].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[23].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[24].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[24].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[25].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[25].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[26].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[26].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[27].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[27].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[28].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[28].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[29].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[29].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[30].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[30].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[31].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[31].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[2].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[2].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[3].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[3].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" IOB = TRUE;>
   [system.ucf(381)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"           IOB =
   TRUE;> [system.ucf(418)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<3> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<2> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<1> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<0> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay2 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay3 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay4 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay5 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay1 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller/rst_d
   qs_div"            		MAXDELAY = 3007ps;> [system.ucf(398)] is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/rst_dqs_div by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller/rst_d
   qs_div"        MAXDELAY = 3000ps;> [system.ucf(434)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<3> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<3> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<2> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<2> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<1> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<1> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<0> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<0> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU10'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU15'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU20'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU25'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU30'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU35'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU130'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU237'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU10'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU15'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU20'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU25'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU30'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU35'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU130'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU237'
   has unconnected output pin
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[3].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[2].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[1].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[0].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 189

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  18 sec
Total CPU time to NGDBUILD completion:  1 min  16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3sd1800afg676-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/11.5/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:54 - 'xc3sd1800a' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for WebPack expires
in 24 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
WARNING:LIT:243 - Logical network N60 has no load.
WARNING:LIT:243 - Logical network N61 has no load.
WARNING:LIT:243 - Logical network N62 has no load.
WARNING:LIT:243 - Logical network N63 has no load.
WARNING:LIT:243 - Logical network N64 has no load.
WARNING:LIT:243 - Logical network N65 has no load.
WARNING:LIT:243 - Logical network N66 has no load.
WARNING:LIT:243 - Logical network N67 has no load.
WARNING:LIT:243 - Logical network N68 has no load.
WARNING:LIT:243 - Logical network N69 has no load.
WARNING:LIT:243 - Logical network N70 has no load.
WARNING:LIT:243 - Logical network N71 has no load.
WARNING:LIT:243 - Logical network N72 has no load.
WARNING:LIT:243 - Logical network N73 has no load.
WARNING:LIT:243 - Logical network N74 has no load.
WARNING:LIT:243 - Logical network N75 has no load.
WARNING:LIT:243 - Logical network N76 has no load.
WARNING:LIT:243 - Logical network N77 has no load.
WARNING:LIT:243 - Logical network N78 has no load.
WARNING:LIT:243 - Logical network N79 has no load.
WARNING:LIT:243 - Logical network N80 has no load.
WARNING:LIT:243 - Logical network N81 has no load.
WARNING:LIT:243 - Logical network N82 has no load.
WARNING:LIT:243 - Logical network N83 has no load.
WARNING:LIT:243 - Logical network N84 has no load.
WARNING:LIT:243 - Logical network N85 has no load.
WARNING:LIT:243 - Logical network N86 has no load.
WARNING:LIT:243 - Logical network N87 has no load.
WARNING:LIT:243 - Logical network N88 has no load.
WARNING:LIT:243 - Logical network N89 has no load.
WARNING:LIT:243 - Logical network N90 has no load.
WARNING:LIT:243 - Logical network N91 has no load.
WARNING:LIT:243 - Logical network N92 has no load.
WARNING:LIT:243 - Logical network N93 has no load.
WARNING:LIT:243 - Logical network N94 has no load.
WARNING:LIT:243 - Logical network N95 has no load.
WARNING:LIT:243 - Logical network N96 has no load.
WARNING:LIT:243 - Logical network N97 has no load.
WARNING:LIT:243 - Logical network N98 has no load.
WARNING:LIT:243 - Logical network N99 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<2> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<3> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<4> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<10> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<11> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<12> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<13> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<14> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<15> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<2> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<30> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<31> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<3> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<4> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<5> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<6> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<7> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<8> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<9> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Addr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO28/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO27/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO26/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO25/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO24/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO23/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO21/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO20/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO22/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO19/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO18/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO16/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO15/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO17/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO14/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO13/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO11/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO10/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO12/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO9/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO8/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO6/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO5/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO7/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO4/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO3/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO2/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le2/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le1/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le3/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le4/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le5/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le6/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le7/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le8/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le11/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le9/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le10/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le12/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le13/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le16/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le14/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le15/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le17/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le18/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le21/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le19/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le20/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le22/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le23/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le24/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le25/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le26/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le27/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le30/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le28/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le29/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le31/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le32/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le35/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le33/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le34/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le36/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le37/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le40/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le38/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le39/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le41/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le42/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le43/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le44/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le45/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le46/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le49/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le47/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le48/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le50/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le51/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le54/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le52/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le53/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le55/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le56/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le59/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le57/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le58/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le60/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le61/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le62/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le63/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le64/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_11/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_12/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_13/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_14/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_15/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_16/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_19/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_17/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_18/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_110/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_111/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_114/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_112/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_113/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_115/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_116/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_119/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_117/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_118/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_120/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_121/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_122/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_123/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_124/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_125/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_128/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_126/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_127/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_129/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_130/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_131/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_132/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_133/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_134/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_137/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_135/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_136/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_138/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_139/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_140/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_141/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_142/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_143/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_146/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_144/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_145/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_147/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_148/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_151/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_149/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_150/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_152/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_153/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_156/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_154/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_155/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_157/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_158/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_159/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_160/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_161/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_162/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_163/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_164/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren1/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren2/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren3/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren6/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren4/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren5/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren7/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren8/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren9/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren10/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren11/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren12/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren15/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren13/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren14/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren16/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren17/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren18/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren19/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren20/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren21/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren24/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren22/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren23/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren25/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren26/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren29/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren27/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren28/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren30/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren31/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren34/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren32/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren33/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren35/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren36/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren37/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren38/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren39/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren40/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren43/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren41/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren42/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren44/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren45/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren48/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren46/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren47/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren49/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren50/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren53/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren51/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren52/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren54/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren55/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren56/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren57/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren58/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren59/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren62/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren60/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren61/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren63/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren64/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<4> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<5> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<6> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<7> has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].MUXC
   Y_I/LO has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].MUXCY
   _I/LO has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/rd_ack
   has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/dout<1>
   has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU123/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU126/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU230/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU233/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU123/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU126/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU230/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU233/L
   O has no load.
WARNING:LIT:243 - Logical network
   SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITH_FIFOS.I_RECEIVE_FIFO/Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITH_FIFOS.I_TRANSMIT_FIFO/Addr_Count
   ers[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fb2d5ad3) REAL time: 44 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SPI_FLASH_SS_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<0>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:fb2d5ad3) REAL time: 44 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b9257963) REAL time: 44 secs 

Phase 4.2  Initial Clock and IO Placement



Phase 4.2  Initial Clock and IO Placement (Checksum:7c2276b) REAL time: 51 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7c2276b) REAL time: 51 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:7c2276b) REAL time: 51 secs 

Phase 7.8  Global Placement
....................
.....................................................
......................................
...............................................................................................................
.....................................
................
.......................................................................................................................................
.................
Phase 7.8  Global Placement (Checksum:7987e4a8) REAL time: 2 mins 20 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7987e4a8) REAL time: 2 mins 20 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:d2ca3b99) REAL time: 4 mins 14 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:d2ca3b99) REAL time: 4 mins 15 secs 

Total REAL time to Placer completion: 4 mins 17 secs 
Total CPU  time to Placer completion: 4 mins 7 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:  673
Logic Utilization:
  Number of Slice Flip Flops:         5,924 out of  33,280   17%
  Number of 4 input LUTs:             6,787 out of  33,280   20%
Logic Distribution:
  Number of occupied Slices:          6,290 out of  16,640   37%
    Number of Slices containing only related logic:   6,290 out of   6,290 100%
    Number of Slices containing unrelated logic:          0 out of   6,290   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       7,013 out of  33,280   21%
    Number used as logic:             6,087
    Number used as a route-thru:        226
    Number used as 16x1 RAMs:             4
    Number used for Dual Port RAMs:     588
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     108

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                120 out of     519   23%
    IOB Flip Flops:                      54
    IOB Master Pads:                      6
    IOB Slave Pads:                       6
  Number of ODDR2s used:                 48
    Number of DDR_ALIGNMENT = NONE       48
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%
  Number of DSP48As:                      3 out of      84    3%
  Number of RAMB16BWERs:                 40 out of      84   47%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.50

Peak Memory Usage:  935 MB
Total REAL time to MAP completion:  4 mins 27 secs 
Total CPU time to MAP completion:   4 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '3sd1800a.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/11.5/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:54 - 'xc3sd1800a' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for WebPack expires in 24 days after which you will not
qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or runtime issues it may help to consolidate
   some of these constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.

Device speed data version:  "PRODUCTION 1.33 2010-02-13".



Design Summary Report:

 Number of External IOBs                         120 out of 519    23%

   Number of External Input IOBs                 26

      Number of External Input IBUFs             26
        Number of LOCed External Input IBUFs     26 out of 26    100%


   Number of External Output IOBs                52

      Number of External Output DIFFMLRs          2
        Number of LOCed External Output DIFFMLRs    2 out of 2     100%

      Number of External Output DIFFSLRs          2
        Number of LOCed External Output DIFFSLRs    2 out of 2     100%

      Number of External Output IOBs             43
        Number of LOCed External Output IOBs     43 out of 43    100%

      Number of External Output IOBLRs            5
        Number of LOCed External Output IOBLRs    5 out of 5     100%


   Number of External Bidir IOBs                 42

      Number of External Bidir DIFFMLRs           4
        Number of LOCed External Bidir DIFFMLRs    4 out of 4     100%

      Number of External Bidir DIFFSLRs           4
        Number of LOCed External Bidir DIFFSLRs    4 out of 4     100%

      Number of External Bidir IOBs               2
        Number of LOCed External Bidir IOBs       2 out of 2     100%

      Number of External Bidir IOBLRs            32
        Number of LOCed External Bidir IOBLRs    32 out of 32    100%


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        4 out of 24     16%
   Number of DCMs                            1 out of 8      12%
   Number of DSP48As                         3 out of 84      3%
   Number of RAMB16BWERs                    40 out of 84     47%
   Number of Slices                       6290 out of 16640  37%
      Number of SLICEMs                    419 out of 8320    5%

   Number of LOCed Slices                  125 out of 6290    1%
      Number of LOCed SLICEMs               83 out of 419    19%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal ilmb_LMB_ABus<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<14> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 43265 unrouted;      REAL time: 26 secs 

Phase  2  : 36781 unrouted;      REAL time: 28 secs 

Phase  3  : 12054 unrouted;      REAL time: 39 secs 

Phase  4  : 12106 unrouted; (Setup:0, Hold:171, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase 11  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase 12  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 

Phase 13  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 7 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF may have excessive skew because 
      13 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 mins 8 secs 
Total CPU time to Router completion: 3 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
Net Name: fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz | BUFGMUX_X2Y11| No   | 4080 |  0.339     |  1.799      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 | BUFGMUX_X1Y11| No   |  797 |  0.286     |  1.750      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  162 |  0.204     |  1.664      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 | BUFGMUX_X1Y10| No   |  316 |  0.296     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   22 |  0.225     |  2.457      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_tx_clk_pin_IBUF |         Local|      |   21 |  1.313     |  3.223      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<3> |         Local|      |   11 |  0.029     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<2> |         Local|      |   11 |  0.044     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.064     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.018     |  0.465      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.114     |  2.593      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<3> |         Local|      |   11 |  0.029     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<2> |         Local|      |   11 |  0.044     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.064     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.018     |  0.465      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  2.767     |  5.265      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.895      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.822      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.114      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.005ns|     0.460ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.465 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.067ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.465 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.067ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.465 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.396ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.468 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.124ns|    15.876ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.601ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_sys_clk_pin / 2 HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.159ns|     0.541ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.171ns|     0.529ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<2>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.184ns|     0.516ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<3>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.184ns|     0.516ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.224ns|     7.552ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.903ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_sys_clk_pin PHASE 2 ns |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.277ns|     7.630ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.521ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_sys_clk_pin HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.408ns|     1.592ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.696ns|     1.304ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.710ns|     1.290ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<2>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.736ns|     1.264ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.783ns|     1.217ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.873ns|     1.127ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<3>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.037ns|     0.963ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<2>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.207ns|     0.793ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<3>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.593ns|     1.407ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.845ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.895ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.926ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.954ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.956ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.809ns|     3.191ns|       0|           0
  pin" 125 MHz HIGH 50%                     | HOLD        |     0.936ns|            |       0|           0
                                            | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.856ns|     2.534ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.031ns|     2.359ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.136ns|     2.254ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.224ns|     2.166ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.232ns|     2.158ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.257ns|     2.133ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | NETSKEW     |     4.305ns|     1.695ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.351ns|     2.039ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.433ns|     1.957ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.452ns|     1.938ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.476ns|     1.914ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.570ns|     1.820ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.579ns|     1.811ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.581ns|     1.809ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.585ns|     1.805ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.609ns|     1.781ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.643ns|     1.747ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.692ns|     1.698ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.697ns|     1.693ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.703ns|     1.687ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.723ns|     1.667ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.773ns|     1.617ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.825ns|     1.565ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.837ns|     1.553ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.838ns|     1.552ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.841ns|     1.549ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.850ns|     1.540ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.878ns|     1.512ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.889ns|     1.501ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.909ns|     1.481ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.942ns|     1.448ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.945ns|     1.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.949ns|     1.441ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.313ns|     4.687ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     5.329ns|     0.671ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.401ns|    -0.401ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.417ns|    13.094ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.753ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | SETUP       |    17.692ns|    12.781ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.321ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      8.000ns|      4.800ns|      7.938ns|            0|            0|            3|      5422890|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.630ns|          N/A|            0|            0|         5407|            0|
| erator_0_Using_DCM0_DCM0_INST_|             |             |             |             |             |             |             |
| CLK0_DCM                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.552ns|          N/A|            0|            0|          971|            0|
| erator_0_Using_DCM0_DCM0_INST_|             |             |             |             |             |             |             |
| CLK90_DCM                     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.876ns|          N/A|            0|            0|      5416512|            0|
| erator_0_Using_DCM0_DCM0_INST_|             |             |             |             |             |             |             |
| CLKDV_DCM                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 17 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 15 secs 
Total CPU time to PAR completion: 3 mins 13 secs 

Peak Memory Usage:  624 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 24
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Loading device for application Rf_Device from file '3sd1800a.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4
INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please do a search for "timing:2802" at
   http://www.xilinx.com/support.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3sd1800a,-4 (PRODUCTION 1.33 2010-02-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 5423132 paths, 96 nets, and 40458 connections

Design statistics:
   Minimum period:  15.876ns (Maximum frequency:  62.988MHz)
   Maximum path delay from/to any node:   4.687ns
   Maximum net delay:   2.534ns
   Maximum net skew:   1.695ns


Analysis completed Mon Apr  5 21:01:53 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 25 secs 


