The BMC shall have an option to reset CMOS using physical GPIO, I2C, I3C or
other hardware methods.
