\hypertarget{union__hw__sdhc__datport}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+datport Union Reference}
\label{union__hw__sdhc__datport}\index{\+\_\+hw\+\_\+sdhc\+\_\+datport@{\+\_\+hw\+\_\+sdhc\+\_\+datport}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+D\+A\+T\+P\+O\+RT -\/ Buffer Data Port register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+datport\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__datport_afa375fd4f787a11d779ee8ac0a23388b}{}\label{union__hw__sdhc__datport_afa375fd4f787a11d779ee8ac0a23388b}

\item 
struct \hyperlink{struct__hw__sdhc__datport_1_1__hw__sdhc__datport__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+datport\+::\+\_\+hw\+\_\+sdhc\+\_\+datport\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__datport_abd32e5850b00782bd0d2f56bd72837c8}{}\label{union__hw__sdhc__datport_abd32e5850b00782bd0d2f56bd72837c8}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+D\+A\+T\+P\+O\+RT -\/ Buffer Data Port register (RW) 

Reset value\+: 0x00000000U

This is a 32-\/bit data port register used to access the internal buffer and it cannot be updated in Idle mode. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
