
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  00003286  0000331a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003286  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005fd  00800138  00800138  00003352  2**0
                  ALLOC
  3 .debug_aranges 00000260  00000000  00000000  00003352  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000d89  00000000  00000000  000035b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000406c  00000000  00000000  0000433b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000013f6  00000000  00000000  000083a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003d94  00000000  00000000  0000979d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000800  00000000  00000000  0000d534  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001a11  00000000  00000000  0000dd34  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000023e2  00000000  00000000  0000f745  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 01 	jmp	0x28c	; 0x28c <__ctors_end>
       4:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       8:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      10:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      14:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      18:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      1c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      20:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      24:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      28:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      2c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      30:	0c 94 d5 0e 	jmp	0x1daa	; 0x1daa <__vector_12>
      34:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      38:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      3c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      40:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      44:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      48:	0c 94 af 16 	jmp	0x2d5e	; 0x2d5e <__vector_18>
      4c:	0c 94 fa 16 	jmp	0x2df4	; 0x2df4 <__vector_19>
      50:	0c 94 73 16 	jmp	0x2ce6	; 0x2ce6 <__vector_20>
      54:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      58:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      5c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      60:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      64:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      68:	0c 94 28 02 	jmp	0x450	; 0x450 <__vector_26>
      6c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      70:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      74:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      78:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      7c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      80:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      84:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      88:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>

0000008c <aucCRCHi>:
      8c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      9c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      ac:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      bc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      cc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      dc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      ec:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      fc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     10c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     11c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     12c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     13c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     14c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     15c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     16c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     17c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

0000018c <aucCRCLo>:
     18c:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     19c:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1ac:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     1bc:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     1cc:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     1dc:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     1ec:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     1fc:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     20c:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     21c:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     22c:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     23c:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     24c:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     25c:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     26c:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     27c:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@

0000028c <__ctors_end>:
     28c:	11 24       	eor	r1, r1
     28e:	1f be       	out	0x3f, r1	; 63
     290:	cf ef       	ldi	r28, 0xFF	; 255
     292:	d0 e1       	ldi	r29, 0x10	; 16
     294:	de bf       	out	0x3e, r29	; 62
     296:	cd bf       	out	0x3d, r28	; 61

00000298 <__do_copy_data>:
     298:	11 e0       	ldi	r17, 0x01	; 1
     29a:	a0 e0       	ldi	r26, 0x00	; 0
     29c:	b1 e0       	ldi	r27, 0x01	; 1
     29e:	e6 e8       	ldi	r30, 0x86	; 134
     2a0:	f2 e3       	ldi	r31, 0x32	; 50
     2a2:	00 e0       	ldi	r16, 0x00	; 0
     2a4:	0b bf       	out	0x3b, r16	; 59
     2a6:	02 c0       	rjmp	.+4      	; 0x2ac <__do_copy_data+0x14>
     2a8:	07 90       	elpm	r0, Z+
     2aa:	0d 92       	st	X+, r0
     2ac:	a8 33       	cpi	r26, 0x38	; 56
     2ae:	b1 07       	cpc	r27, r17
     2b0:	d9 f7       	brne	.-10     	; 0x2a8 <__do_copy_data+0x10>

000002b2 <__do_clear_bss>:
     2b2:	17 e0       	ldi	r17, 0x07	; 7
     2b4:	a8 e3       	ldi	r26, 0x38	; 56
     2b6:	b1 e0       	ldi	r27, 0x01	; 1
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a5 33       	cpi	r26, 0x35	; 53
     2be:	b1 07       	cpc	r27, r17
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 aa 03 	call	0x754	; 0x754 <main>
     2c6:	0c 94 41 19 	jmp	0x3282	; 0x3282 <_exit>

000002ca <__bad_interrupt>:
     2ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ce <mbMasterClrTimeOutError>:
	return 0;
}

void mbMasterClrTimeOutError( void *lpObject )
{
	uiModbusTimeOutCounter = uiRegHolding[18];
     2ce:	80 91 ce 01 	lds	r24, 0x01CE
     2d2:	90 91 cf 01 	lds	r25, 0x01CF
     2d6:	90 93 a9 01 	sts	0x01A9, r25
     2da:	80 93 a8 01 	sts	0x01A8, r24
}
     2de:	08 95       	ret

000002e0 <eMBRegInputCB>:
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     2e0:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     2e2:	61 15       	cp	r22, r1
     2e4:	71 05       	cpc	r23, r1
     2e6:	41 f1       	breq	.+80     	; 0x338 <eMBRegInputCB+0x58>
     2e8:	ca 01       	movw	r24, r20
     2ea:	86 0f       	add	r24, r22
     2ec:	97 1f       	adc	r25, r23
     2ee:	86 36       	cpi	r24, 0x66	; 102
     2f0:	91 05       	cpc	r25, r1
     2f2:	10 f5       	brcc	.+68     	; 0x338 <eMBRegInputCB+0x58>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     2f4:	61 50       	subi	r22, 0x01	; 1
     2f6:	70 40       	sbci	r23, 0x00	; 0
     2f8:	12 c0       	rjmp	.+36     	; 0x31e <eMBRegInputCB+0x3e>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     2fa:	fb 01       	movw	r30, r22
     2fc:	ee 0f       	add	r30, r30
     2fe:	ff 1f       	adc	r31, r31
     300:	e6 58       	subi	r30, 0x86	; 134
     302:	fd 4f       	sbci	r31, 0xFD	; 253
     304:	80 81       	ld	r24, Z
     306:	91 81       	ldd	r25, Z+1	; 0x01
     308:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     30a:	80 81       	ld	r24, Z
     30c:	91 81       	ldd	r25, Z+1	; 0x01
     30e:	11 96       	adiw	r26, 0x01	; 1
     310:	8c 93       	st	X, r24
     312:	11 97       	sbiw	r26, 0x01	; 1
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     314:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     316:	6f 5f       	subi	r22, 0xFF	; 255
     318:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     31a:	41 50       	subi	r20, 0x01	; 1
     31c:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     31e:	41 15       	cp	r20, r1
     320:	51 05       	cpc	r21, r1
     322:	59 f7       	brne	.-42     	; 0x2fa <eMBRegInputCB+0x1a>
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
			--usNRegs;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     324:	80 91 ce 01 	lds	r24, 0x01CE
     328:	90 91 cf 01 	lds	r25, 0x01CF
     32c:	90 93 a9 01 	sts	0x01A9, r25
     330:	80 93 a8 01 	sts	0x01A8, r24
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	08 95       	ret
		return MB_ENOERR;
     338:	81 e0       	ldi	r24, 0x01	; 1
	}
	return MB_ENOREG;
}
     33a:	08 95       	ret

0000033c <eMBRegHoldingCB>:

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     342:	61 15       	cp	r22, r1
     344:	71 05       	cpc	r23, r1
     346:	09 f4       	brne	.+2      	; 0x34a <eMBRegHoldingCB+0xe>
     348:	49 c0       	rjmp	.+146    	; 0x3dc <eMBRegHoldingCB+0xa0>
     34a:	ca 01       	movw	r24, r20
     34c:	86 0f       	add	r24, r22
     34e:	97 1f       	adc	r25, r23
     350:	86 36       	cpi	r24, 0x66	; 102
     352:	91 05       	cpc	r25, r1
     354:	08 f0       	brcs	.+2      	; 0x358 <eMBRegHoldingCB+0x1c>
     356:	42 c0       	rjmp	.+132    	; 0x3dc <eMBRegHoldingCB+0xa0>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     358:	22 23       	and	r18, r18
     35a:	19 f0       	breq	.+6      	; 0x362 <eMBRegHoldingCB+0x26>
     35c:	21 30       	cpi	r18, 0x01	; 1
     35e:	f1 f5       	brne	.+124    	; 0x3dc <eMBRegHoldingCB+0xa0>
     360:	17 c0       	rjmp	.+46     	; 0x390 <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     362:	61 50       	subi	r22, 0x01	; 1
     364:	70 40       	sbci	r23, 0x00	; 0
     366:	10 c0       	rjmp	.+32     	; 0x388 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     368:	fb 01       	movw	r30, r22
     36a:	ee 0f       	add	r30, r30
     36c:	ff 1f       	adc	r31, r31
     36e:	e6 55       	subi	r30, 0x56	; 86
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	80 81       	ld	r24, Z
     374:	91 81       	ldd	r25, Z+1	; 0x01
     376:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     378:	80 81       	ld	r24, Z
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	89 83       	std	Y+1, r24	; 0x01
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     37e:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     380:	6f 5f       	subi	r22, 0xFF	; 255
     382:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     384:	41 50       	subi	r20, 0x01	; 1
     386:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     388:	41 15       	cp	r20, r1
     38a:	51 05       	cpc	r21, r1
     38c:	69 f7       	brne	.-38     	; 0x368 <eMBRegHoldingCB+0x2c>
     38e:	1c c0       	rjmp	.+56     	; 0x3c8 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	16 c0       	rjmp	.+44     	; 0x3c2 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     396:	b8 81       	ld	r27, Y
     398:	a0 e0       	ldi	r26, 0x00	; 0
     39a:	fb 01       	movw	r30, r22
     39c:	ee 0f       	add	r30, r30
     39e:	ff 1f       	adc	r31, r31
     3a0:	e6 55       	subi	r30, 0x56	; 86
     3a2:	fe 4f       	sbci	r31, 0xFE	; 254
     3a4:	b1 83       	std	Z+1, r27	; 0x01
     3a6:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3a8:	20 81       	ld	r18, Z
     3aa:	31 81       	ldd	r19, Z+1	; 0x01
     3ac:	89 81       	ldd	r24, Y+1	; 0x01
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	28 2b       	or	r18, r24
     3b2:	39 2b       	or	r19, r25
     3b4:	31 83       	std	Z+1, r19	; 0x01
     3b6:	20 83       	st	Z, r18
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     3b8:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3ba:	6f 5f       	subi	r22, 0xFF	; 255
     3bc:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3be:	41 50       	subi	r20, 0x01	; 1
     3c0:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3c2:	41 15       	cp	r20, r1
     3c4:	51 05       	cpc	r21, r1
     3c6:	39 f7       	brne	.-50     	; 0x396 <eMBRegHoldingCB+0x5a>
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
				--usNRegs;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     3c8:	80 91 ce 01 	lds	r24, 0x01CE
     3cc:	90 91 cf 01 	lds	r25, 0x01CF
     3d0:	90 93 a9 01 	sts	0x01A9, r25
     3d4:	80 93 a8 01 	sts	0x01A8, r24
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	01 c0       	rjmp	.+2      	; 0x3de <eMBRegHoldingCB+0xa2>
		}
		 return MB_ENOERR;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	return MB_ENOREG;
}
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <initBoard>:

	PORTG &= ~MCU_PG0_bm;
}

void initBoard(void)
{
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
	PORTG &= ~MCU_IO_RESET_bm;
     3e8:	05 e6       	ldi	r16, 0x65	; 101
     3ea:	10 e0       	ldi	r17, 0x00	; 0
     3ec:	f8 01       	movw	r30, r16
     3ee:	80 81       	ld	r24, Z
     3f0:	8b 7f       	andi	r24, 0xFB	; 251
     3f2:	80 83       	st	Z, r24
	DDRG |= MCU_IO_RESET_bm | MCU_PG1_bm | MCU_PG0_bm;
     3f4:	e4 e6       	ldi	r30, 0x64	; 100
     3f6:	f0 e0       	ldi	r31, 0x00	; 0
     3f8:	80 81       	ld	r24, Z
     3fa:	87 60       	ori	r24, 0x07	; 7
     3fc:	80 83       	st	Z, r24

	initDigitalOutput();
     3fe:	0e 94 12 11 	call	0x2224	; 0x2224 <initDigitalOutput>

	PORTB |= MCU_CS1_bm | MCU_CS0_bm;
     402:	88 b3       	in	r24, 0x18	; 24
     404:	81 61       	ori	r24, 0x11	; 17
     406:	88 bb       	out	0x18, r24	; 24
	DDRB |= ( MCU_CS1_bm | MCU_CS0_bm );
     408:	87 b3       	in	r24, 0x17	; 23
     40a:	81 61       	ori	r24, 0x11	; 17
     40c:	87 bb       	out	0x17, r24	; 23

	DDRE |= MCU_RS485_DE_bm;
     40e:	12 9a       	sbi	0x02, 2	; 2
	disable_rs485_transmit();
     410:	1a 98       	cbi	0x03, 2	; 3

	spi_init();
     412:	0e 94 ca 11 	call	0x2394	; 0x2394 <spi_init>
	initHmiLed();
     416:	0e 94 a9 11 	call	0x2352	; 0x2352 <initHmiLed>
	initAddressSwitch();
     41a:	0e 94 4a 11 	call	0x2294	; 0x2294 <initAddressSwitch>
	initDigitalInput();
     41e:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <initDigitalInput>

	PORTG |= MCU_IO_RESET_bm;
     422:	f8 01       	movw	r30, r16
     424:	80 81       	ld	r24, Z
     426:	84 60       	ori	r24, 0x04	; 4
     428:	80 83       	st	Z, r24

	OCR3A = 249;
     42a:	89 ef       	ldi	r24, 0xF9	; 249
     42c:	90 e0       	ldi	r25, 0x00	; 0
     42e:	90 93 87 00 	sts	0x0087, r25
     432:	80 93 86 00 	sts	0x0086, r24
	TCCR3A = 0;
     436:	10 92 8b 00 	sts	0x008B, r1
	TCCR3B = (1<<WGM32) | (1<<CS31) | (1<<CS30);
     43a:	8b e0       	ldi	r24, 0x0B	; 11
     43c:	80 93 8a 00 	sts	0x008A, r24
	ETIMSK |= (1<<OCIE3A);
     440:	ed e7       	ldi	r30, 0x7D	; 125
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	80 61       	ori	r24, 0x10	; 16
     448:	80 83       	st	Z, r24
}
     44a:	1f 91       	pop	r17
     44c:	0f 91       	pop	r16
     44e:	08 95       	ret

00000450 <__vector_26>:
		}
	}*/
}

ISR( TIMER3_COMPA_vect )
{
     450:	1f 92       	push	r1
     452:	0f 92       	push	r0
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	0f 92       	push	r0
     458:	0b b6       	in	r0, 0x3b	; 59
     45a:	0f 92       	push	r0
     45c:	11 24       	eor	r1, r1
     45e:	2f 93       	push	r18
     460:	3f 93       	push	r19
     462:	4f 93       	push	r20
     464:	5f 93       	push	r21
     466:	6f 93       	push	r22
     468:	7f 93       	push	r23
     46a:	8f 93       	push	r24
     46c:	9f 93       	push	r25
     46e:	af 93       	push	r26
     470:	bf 93       	push	r27
     472:	ef 93       	push	r30
     474:	ff 93       	push	r31
	volatile static uint16_t n0 = 0, n1 = 0, n2 = 0, n3 = 0;

	PORTG |= MCU_PG0_bm;
     476:	80 91 65 00 	lds	r24, 0x0065
     47a:	81 60       	ori	r24, 0x01	; 1
     47c:	80 93 65 00 	sts	0x0065, r24

	if( 10 == ++n0 ) {
     480:	80 91 78 02 	lds	r24, 0x0278
     484:	90 91 79 02 	lds	r25, 0x0279
     488:	01 96       	adiw	r24, 0x01	; 1
     48a:	90 93 79 02 	sts	0x0279, r25
     48e:	80 93 78 02 	sts	0x0278, r24
     492:	80 91 78 02 	lds	r24, 0x0278
     496:	90 91 79 02 	lds	r25, 0x0279
     49a:	0a 97       	sbiw	r24, 0x0a	; 10
     49c:	39 f4       	brne	.+14     	; 0x4ac <__vector_26+0x5c>
		uc10msTimerEvent = 1;
     49e:	81 e0       	ldi	r24, 0x01	; 1
     4a0:	80 93 a1 01 	sts	0x01A1, r24
		n0 = 0;
     4a4:	10 92 79 02 	sts	0x0279, r1
     4a8:	10 92 78 02 	sts	0x0278, r1
	}

	if( 100 == ++n1 ) {
     4ac:	80 91 76 02 	lds	r24, 0x0276
     4b0:	90 91 77 02 	lds	r25, 0x0277
     4b4:	01 96       	adiw	r24, 0x01	; 1
     4b6:	90 93 77 02 	sts	0x0277, r25
     4ba:	80 93 76 02 	sts	0x0276, r24
     4be:	80 91 76 02 	lds	r24, 0x0276
     4c2:	90 91 77 02 	lds	r25, 0x0277
     4c6:	84 36       	cpi	r24, 0x64	; 100
     4c8:	91 05       	cpc	r25, r1
     4ca:	39 f4       	brne	.+14     	; 0x4da <__vector_26+0x8a>
		uc100msTimerEvent = 1;
     4cc:	81 e0       	ldi	r24, 0x01	; 1
     4ce:	80 93 a2 01 	sts	0x01A2, r24
		n1 = 0;
     4d2:	10 92 77 02 	sts	0x0277, r1
     4d6:	10 92 76 02 	sts	0x0276, r1
	}

	if( 500 == ++n2 ) {
     4da:	80 91 74 02 	lds	r24, 0x0274
     4de:	90 91 75 02 	lds	r25, 0x0275
     4e2:	01 96       	adiw	r24, 0x01	; 1
     4e4:	90 93 75 02 	sts	0x0275, r25
     4e8:	80 93 74 02 	sts	0x0274, r24
     4ec:	80 91 74 02 	lds	r24, 0x0274
     4f0:	90 91 75 02 	lds	r25, 0x0275
     4f4:	84 5f       	subi	r24, 0xF4	; 244
     4f6:	91 40       	sbci	r25, 0x01	; 1
     4f8:	51 f4       	brne	.+20     	; 0x50e <__vector_26+0xbe>
		uc500msTimerEvent = 1;
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	90 93 a4 01 	sts	0x01A4, r25
     502:	80 93 a3 01 	sts	0x01A3, r24
		n2 = 0;
     506:	10 92 75 02 	sts	0x0275, r1
     50a:	10 92 74 02 	sts	0x0274, r1
	}

	if( 1000 == ++n3 ) {
     50e:	80 91 72 02 	lds	r24, 0x0272
     512:	90 91 73 02 	lds	r25, 0x0273
     516:	01 96       	adiw	r24, 0x01	; 1
     518:	90 93 73 02 	sts	0x0273, r25
     51c:	80 93 72 02 	sts	0x0272, r24
     520:	80 91 72 02 	lds	r24, 0x0272
     524:	90 91 73 02 	lds	r25, 0x0273
     528:	88 5e       	subi	r24, 0xE8	; 232
     52a:	93 40       	sbci	r25, 0x03	; 3
     52c:	51 f4       	brne	.+20     	; 0x542 <__vector_26+0xf2>
		uc1000msTimerEvent = 1;
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	90 93 a6 01 	sts	0x01A6, r25
     536:	80 93 a5 01 	sts	0x01A5, r24
		n3 = 0;
     53a:	10 92 73 02 	sts	0x0273, r1
     53e:	10 92 72 02 	sts	0x0272, r1
	}

	rs485TimerIsr();
     542:	0e 94 11 16 	call	0x2c22	; 0x2c22 <rs485TimerIsr>

	if( uiRegHolding[18] ) {
     546:	80 91 ce 01 	lds	r24, 0x01CE
     54a:	90 91 cf 01 	lds	r25, 0x01CF
     54e:	89 2b       	or	r24, r25
     550:	a1 f0       	breq	.+40     	; 0x57a <__vector_26+0x12a>
		if( uiModbusTimeOutCounter ) {
     552:	80 91 a8 01 	lds	r24, 0x01A8
     556:	90 91 a9 01 	lds	r25, 0x01A9
     55a:	89 2b       	or	r24, r25
     55c:	51 f0       	breq	.+20     	; 0x572 <__vector_26+0x122>
			--uiModbusTimeOutCounter;
     55e:	80 91 a8 01 	lds	r24, 0x01A8
     562:	90 91 a9 01 	lds	r25, 0x01A9
     566:	01 97       	sbiw	r24, 0x01	; 1
     568:	90 93 a9 01 	sts	0x01A9, r25
     56c:	80 93 a8 01 	sts	0x01A8, r24
     570:	06 c0       	rjmp	.+12     	; 0x57e <__vector_26+0x12e>
		} else {
			ucFlagTimeOutOutError = 1;
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	80 93 a7 01 	sts	0x01A7, r24
     578:	02 c0       	rjmp	.+4      	; 0x57e <__vector_26+0x12e>
		}
	} else {
		ucFlagTimeOutOutError = 0;
     57a:	10 92 a7 01 	sts	0x01A7, r1
	}

	PORTG &= ~MCU_PG0_bm;
     57e:	80 91 65 00 	lds	r24, 0x0065
     582:	8e 7f       	andi	r24, 0xFE	; 254
     584:	80 93 65 00 	sts	0x0065, r24
}
     588:	ff 91       	pop	r31
     58a:	ef 91       	pop	r30
     58c:	bf 91       	pop	r27
     58e:	af 91       	pop	r26
     590:	9f 91       	pop	r25
     592:	8f 91       	pop	r24
     594:	7f 91       	pop	r23
     596:	6f 91       	pop	r22
     598:	5f 91       	pop	r21
     59a:	4f 91       	pop	r20
     59c:	3f 91       	pop	r19
     59e:	2f 91       	pop	r18
     5a0:	0f 90       	pop	r0
     5a2:	0b be       	out	0x3b, r0	; 59
     5a4:	0f 90       	pop	r0
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	0f 90       	pop	r0
     5aa:	1f 90       	pop	r1
     5ac:	18 95       	reti

000005ae <byteArrToBitArr>:

	return MB_ENOREG;
}

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
     5ae:	cf 92       	push	r12
     5b0:	df 92       	push	r13
     5b2:	ef 92       	push	r14
     5b4:	ff 92       	push	r15
     5b6:	0f 93       	push	r16
     5b8:	1f 93       	push	r17
     5ba:	cf 93       	push	r28
     5bc:	df 93       	push	r29
     5be:	6c 01       	movw	r12, r24
     5c0:	7b 01       	movw	r14, r22
     5c2:	8a 01       	movw	r16, r20
     5c4:	c0 e0       	ldi	r28, 0x00	; 0
     5c6:	d0 e0       	ldi	r29, 0x00	; 0
     5c8:	0c c0       	rjmp	.+24     	; 0x5e2 <byteArrToBitArr+0x34>
	uint16_t i ;

	for( i = 0; i < bit_count; i++ ) {
		bitarr_write(lpBit, i, (1 & lpByte[i] ) ? 1:0 );
     5ca:	f7 01       	movw	r30, r14
     5cc:	ec 0f       	add	r30, r28
     5ce:	fd 1f       	adc	r31, r29
     5d0:	40 81       	ld	r20, Z
     5d2:	50 e0       	ldi	r21, 0x00	; 0
     5d4:	41 70       	andi	r20, 0x01	; 1
     5d6:	50 70       	andi	r21, 0x00	; 0
     5d8:	c6 01       	movw	r24, r12
     5da:	be 01       	movw	r22, r28
     5dc:	0e 94 88 18 	call	0x3110	; 0x3110 <bitarr_write>

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i ;

	for( i = 0; i < bit_count; i++ ) {
     5e0:	21 96       	adiw	r28, 0x01	; 1
     5e2:	c0 17       	cp	r28, r16
     5e4:	d1 07       	cpc	r29, r17
     5e6:	88 f3       	brcs	.-30     	; 0x5ca <byteArrToBitArr+0x1c>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
		}
	}*/
}
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	1f 91       	pop	r17
     5ee:	0f 91       	pop	r16
     5f0:	ff 90       	pop	r15
     5f2:	ef 90       	pop	r14
     5f4:	df 90       	pop	r13
     5f6:	cf 90       	pop	r12
     5f8:	08 95       	ret

000005fa <eMBRegDiscreteCB>:
{
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
     5fa:	ef 92       	push	r14
     5fc:	ff 92       	push	r15
     5fe:	0f 93       	push	r16
     600:	1f 93       	push	r17
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
     606:	7c 01       	movw	r14, r24
	short iNDiscrete = ( short )usNDiscrete;
	unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     608:	61 15       	cp	r22, r1
     60a:	71 05       	cpc	r23, r1
     60c:	51 f1       	breq	.+84     	; 0x662 <eMBRegDiscreteCB+0x68>
     60e:	ca 01       	movw	r24, r20
     610:	86 0f       	add	r24, r22
     612:	97 1f       	adc	r25, r23
     614:	86 36       	cpi	r24, 0x66	; 102
     616:	91 05       	cpc	r25, r1
     618:	20 f5       	brcc	.+72     	; 0x662 <eMBRegDiscreteCB+0x68>
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
	short iNDiscrete = ( short )usNDiscrete;
     61a:	ea 01       	movw	r28, r20
	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     61c:	8b 01       	movw	r16, r22
     61e:	01 50       	subi	r16, 0x01	; 1
     620:	10 40       	sbci	r17, 0x00	; 0
     622:	12 c0       	rjmp	.+36     	; 0x648 <eMBRegDiscreteCB+0x4e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     624:	ae 01       	movw	r20, r28
     626:	c9 30       	cpi	r28, 0x09	; 9
     628:	d1 05       	cpc	r29, r1
     62a:	14 f0       	brlt	.+4      	; 0x630 <eMBRegDiscreteCB+0x36>
     62c:	48 e0       	ldi	r20, 0x08	; 8
     62e:	50 e0       	ldi	r21, 0x00	; 0
     630:	8e e4       	ldi	r24, 0x4E	; 78
     632:	93 e0       	ldi	r25, 0x03	; 3
     634:	b8 01       	movw	r22, r16
     636:	50 e0       	ldi	r21, 0x00	; 0
     638:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <xMBUtilGetBits>
     63c:	f7 01       	movw	r30, r14
     63e:	81 93       	st	Z+, r24
     640:	7f 01       	movw	r14, r30
			xMBUtilGetBits
			(
				ucRegDiscBuf, usBitOffset,
				(unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     642:	28 97       	sbiw	r28, 0x08	; 8
			usBitOffset += 8;
     644:	08 5f       	subi	r16, 0xF8	; 248
     646:	1f 4f       	sbci	r17, 0xFF	; 255
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     648:	1c 16       	cp	r1, r28
     64a:	1d 06       	cpc	r1, r29
     64c:	5c f3       	brlt	.-42     	; 0x624 <eMBRegDiscreteCB+0x2a>
			);
			iNDiscrete -= 8;
			usBitOffset += 8;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     64e:	80 91 ce 01 	lds	r24, 0x01CE
     652:	90 91 cf 01 	lds	r25, 0x01CF
     656:	90 93 a9 01 	sts	0x01A9, r25
     65a:	80 93 a8 01 	sts	0x01A8, r24
     65e:	80 e0       	ldi	r24, 0x00	; 0
     660:	01 c0       	rjmp	.+2      	; 0x664 <eMBRegDiscreteCB+0x6a>
		return MB_ENOERR;
     662:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return MB_ENOREG;
}
     664:	df 91       	pop	r29
     666:	cf 91       	pop	r28
     668:	1f 91       	pop	r17
     66a:	0f 91       	pop	r16
     66c:	ff 90       	pop	r15
     66e:	ef 90       	pop	r14
     670:	08 95       	ret

00000672 <eMBRegCoilsCB>:

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
     672:	ef 92       	push	r14
     674:	ff 92       	push	r15
     676:	0f 93       	push	r16
     678:	1f 93       	push	r17
     67a:	cf 93       	push	r28
     67c:	df 93       	push	r29
     67e:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     680:	61 15       	cp	r22, r1
     682:	71 05       	cpc	r23, r1
     684:	09 f4       	brne	.+2      	; 0x688 <eMBRegCoilsCB+0x16>
     686:	46 c0       	rjmp	.+140    	; 0x714 <eMBRegCoilsCB+0xa2>
     688:	ca 01       	movw	r24, r20
     68a:	86 0f       	add	r24, r22
     68c:	97 1f       	adc	r25, r23
     68e:	86 36       	cpi	r24, 0x66	; 102
     690:	91 05       	cpc	r25, r1
     692:	08 f0       	brcs	.+2      	; 0x696 <eMBRegCoilsCB+0x24>
     694:	3f c0       	rjmp	.+126    	; 0x714 <eMBRegCoilsCB+0xa2>

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
    short           iNCoils = ( short )usNCoils;
     696:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     698:	8b 01       	movw	r16, r22
     69a:	01 50       	subi	r16, 0x01	; 1
     69c:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     69e:	22 23       	and	r18, r18
     6a0:	a9 f0       	breq	.+42     	; 0x6cc <eMBRegCoilsCB+0x5a>
     6a2:	21 30       	cpi	r18, 0x01	; 1
     6a4:	b9 f5       	brne	.+110    	; 0x714 <eMBRegCoilsCB+0xa2>
     6a6:	29 c0       	rjmp	.+82     	; 0x6fa <eMBRegCoilsCB+0x88>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     6a8:	ae 01       	movw	r20, r28
     6aa:	c9 30       	cpi	r28, 0x09	; 9
     6ac:	d1 05       	cpc	r29, r1
     6ae:	14 f0       	brlt	.+4      	; 0x6b4 <eMBRegCoilsCB+0x42>
     6b0:	48 e0       	ldi	r20, 0x08	; 8
     6b2:	50 e0       	ldi	r21, 0x00	; 0
     6b4:	82 e4       	ldi	r24, 0x42	; 66
     6b6:	93 e0       	ldi	r25, 0x03	; 3
     6b8:	b8 01       	movw	r22, r16
     6ba:	50 e0       	ldi	r21, 0x00	; 0
     6bc:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <xMBUtilGetBits>
     6c0:	f7 01       	movw	r30, r14
     6c2:	81 93       	st	Z+, r24
     6c4:	7f 01       	movw	r14, r30
				xMBUtilGetBits( ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     6c6:	08 5f       	subi	r16, 0xF8	; 248
     6c8:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     6ca:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     6cc:	1c 16       	cp	r1, r28
     6ce:	1d 06       	cpc	r1, r29
     6d0:	5c f3       	brlt	.-42     	; 0x6a8 <eMBRegCoilsCB+0x36>
     6d2:	16 c0       	rjmp	.+44     	; 0x700 <eMBRegCoilsCB+0x8e>
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
     6d4:	f7 01       	movw	r30, r14
     6d6:	21 91       	ld	r18, Z+
     6d8:	7f 01       	movw	r14, r30
     6da:	ae 01       	movw	r20, r28
     6dc:	c9 30       	cpi	r28, 0x09	; 9
     6de:	d1 05       	cpc	r29, r1
     6e0:	14 f0       	brlt	.+4      	; 0x6e6 <eMBRegCoilsCB+0x74>
     6e2:	48 e0       	ldi	r20, 0x08	; 8
     6e4:	50 e0       	ldi	r21, 0x00	; 0
     6e6:	82 e4       	ldi	r24, 0x42	; 66
     6e8:	93 e0       	ldi	r25, 0x03	; 3
     6ea:	b8 01       	movw	r22, r16
     6ec:	50 e0       	ldi	r21, 0x00	; 0
     6ee:	30 e0       	ldi	r19, 0x00	; 0
     6f0:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     6f4:	08 5f       	subi	r16, 0xF8	; 248
     6f6:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     6f8:	28 97       	sbiw	r28, 0x08	; 8
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
		 	while( iNCoils > 0 ) {
     6fa:	1c 16       	cp	r1, r28
     6fc:	1d 06       	cpc	r1, r29
     6fe:	54 f3       	brlt	.-44     	; 0x6d4 <eMBRegCoilsCB+0x62>
				);
				usBitOffset += 8;
				iNCoils -= 8;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     700:	80 91 ce 01 	lds	r24, 0x01CE
     704:	90 91 cf 01 	lds	r25, 0x01CF
     708:	90 93 a9 01 	sts	0x01A9, r25
     70c:	80 93 a8 01 	sts	0x01A8, r24
     710:	80 e0       	ldi	r24, 0x00	; 0
     712:	01 c0       	rjmp	.+2      	; 0x716 <eMBRegCoilsCB+0xa4>
		 return MB_ENOERR;
     714:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	
	return MB_ENOREG;
}
     716:	df 91       	pop	r29
     718:	cf 91       	pop	r28
     71a:	1f 91       	pop	r17
     71c:	0f 91       	pop	r16
     71e:	ff 90       	pop	r15
     720:	ef 90       	pop	r14
     722:	08 95       	ret

00000724 <veznaEepRestoreUartSetings>:
{
	initRS485( 9600, 8, 1, 0 );
}

void veznaEepRestoreUartSetings( void *lpObject )
{
     724:	0f 93       	push	r16
	initRS485( 115200, 8, 1, 1 );
     726:	60 e0       	ldi	r22, 0x00	; 0
     728:	72 ec       	ldi	r23, 0xC2	; 194
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	48 e0       	ldi	r20, 0x08	; 8
     730:	21 e0       	ldi	r18, 0x01	; 1
     732:	01 e0       	ldi	r16, 0x01	; 1
     734:	0e 94 29 17 	call	0x2e52	; 0x2e52 <initRS485>
}
     738:	0f 91       	pop	r16
     73a:	08 95       	ret

0000073c <veznaEepSetUartSetings>:
{
	uiModbusTimeOutCounter = uiRegHolding[18];
}

void veznaEepSetUartSetings( void *lpObject )
{
     73c:	0f 93       	push	r16
	initRS485( 9600, 8, 1, 0 );
     73e:	60 e8       	ldi	r22, 0x80	; 128
     740:	75 e2       	ldi	r23, 0x25	; 37
     742:	80 e0       	ldi	r24, 0x00	; 0
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	48 e0       	ldi	r20, 0x08	; 8
     748:	21 e0       	ldi	r18, 0x01	; 1
     74a:	00 e0       	ldi	r16, 0x00	; 0
     74c:	0e 94 29 17 	call	0x2e52	; 0x2e52 <initRS485>
}
     750:	0f 91       	pop	r16
     752:	08 95       	ret

00000754 <main>:
/* ----------------------- Start implementation -----------------------------*/

volatile char lpBit[4];

int main(void)
{
     754:	3f 92       	push	r3
     756:	4f 92       	push	r4
     758:	5f 92       	push	r5
     75a:	6f 92       	push	r6
     75c:	7f 92       	push	r7
     75e:	8f 92       	push	r8
     760:	9f 92       	push	r9
     762:	af 92       	push	r10
     764:	bf 92       	push	r11
     766:	cf 92       	push	r12
     768:	df 92       	push	r13
     76a:	ef 92       	push	r14
     76c:	ff 92       	push	r15
     76e:	0f 93       	push	r16
     770:	1f 93       	push	r17
     772:	df 93       	push	r29
     774:	cf 93       	push	r28
     776:	cd b7       	in	r28, 0x3d	; 61
     778:	de b7       	in	r29, 0x3e	; 62
     77a:	29 97       	sbiw	r28, 0x09	; 9
     77c:	0f b6       	in	r0, 0x3f	; 63
     77e:	f8 94       	cli
     780:	de bf       	out	0x3e, r29	; 62
     782:	0f be       	out	0x3f, r0	; 63
     784:	cd bf       	out	0x3d, r28	; 61
	uint8_t fFirstRun = 1, ucRS485_address, ucRS485_address_old = 0;
	UCHAR ucSlaveID[] = { 0xAA, 0xBB, 0xCC };
     786:	de 01       	movw	r26, r28
     788:	17 96       	adiw	r26, 0x07	; 7
     78a:	e0 e0       	ldi	r30, 0x00	; 0
     78c:	f1 e0       	ldi	r31, 0x01	; 1
     78e:	83 e0       	ldi	r24, 0x03	; 3
     790:	01 90       	ld	r0, Z+
     792:	0d 92       	st	X+, r0
     794:	81 50       	subi	r24, 0x01	; 1
     796:	e1 f7       	brne	.-8      	; 0x790 <main+0x3c>
	eMBErrorCode eStatus;
	uint16_t remote_run = 0, flashTimer = 0;
     798:	1e 82       	std	Y+6, r1	; 0x06
     79a:	1d 82       	std	Y+5, r1	; 0x05

	volatile uint8_t ucTrigOutError = 0, ucTrigOut0Error = 0, ucTrigOut1Error = 0;
     79c:	19 82       	std	Y+1, r1	; 0x01
     79e:	1a 82       	std	Y+2, r1	; 0x02
     7a0:	1b 82       	std	Y+3, r1	; 0x03
	volatile uint8_t ucTrigTimeOutError = 0;
     7a2:	1c 82       	std	Y+4, r1	; 0x04
	while( 0 )
	{
		byteArrToBitArr( (uint8_t*)lpBit, (uint8_t*)inPort, 32 );
	}

	initBoard();
     7a4:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <initBoard>
	
	rs485TaskInit();
     7a8:	0e 94 f5 15 	call	0x2bea	; 0x2bea <rs485TaskInit>

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[0] );
     7ac:	86 e4       	ldi	r24, 0x46	; 70
     7ae:	95 e0       	ldi	r25, 0x05	; 5
     7b0:	0e 94 49 16 	call	0x2c92	; 0x2c92 <rs485ChannelDefInit>

	stSlaveChannelReadInputsA10.address = 10;
     7b4:	8a e0       	ldi	r24, 0x0A	; 10
     7b6:	80 93 1c 06 	sts	0x061C, r24
	stSlaveChannelReadInputsA10.data_address = 1;
     7ba:	81 e0       	ldi	r24, 0x01	; 1
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	90 93 1f 06 	sts	0x061F, r25
     7c2:	80 93 1e 06 	sts	0x061E, r24
	stSlaveChannelReadInputsA10.data_count = 40;
     7c6:	88 e2       	ldi	r24, 0x28	; 40
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	90 93 21 06 	sts	0x0621, r25
     7ce:	80 93 20 06 	sts	0x0620, r24
	stSlaveChannelReadInputsA10.lpReadData = (uint8_t*)ucRegDiscBufA10;
     7d2:	89 e3       	ldi	r24, 0x39	; 57
     7d4:	95 e0       	ldi	r25, 0x05	; 5
     7d6:	90 93 24 06 	sts	0x0624, r25
     7da:	80 93 23 06 	sts	0x0623, r24

	arrRS485Channel[0].lpObject = (void*)&stSlaveChannelReadInputsA10;
     7de:	8c e1       	ldi	r24, 0x1C	; 28
     7e0:	96 e0       	ldi	r25, 0x06	; 6
     7e2:	90 93 47 05 	sts	0x0547, r25
     7e6:	80 93 46 05 	sts	0x0546, r24
	arrRS485Channel[0].ucEnableRequest = 1;
     7ea:	44 24       	eor	r4, r4
     7ec:	43 94       	inc	r4
     7ee:	40 92 4a 05 	sts	0x054A, r4
	arrRS485Channel[0].msReadTimeOut = 8;
     7f2:	38 e0       	ldi	r19, 0x08	; 8
     7f4:	63 2e       	mov	r6, r19
     7f6:	71 2c       	mov	r7, r1
     7f8:	70 92 49 05 	sts	0x0549, r7
     7fc:	60 92 48 05 	sts	0x0548, r6

	arrRS485Channel[0].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     800:	29 e2       	ldi	r18, 0x29	; 41
     802:	e2 2e       	mov	r14, r18
     804:	24 e1       	ldi	r18, 0x14	; 20
     806:	f2 2e       	mov	r15, r18
     808:	f0 92 56 05 	sts	0x0556, r15
     80c:	e0 92 55 05 	sts	0x0555, r14
	arrRS485Channel[0].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     810:	0b ef       	ldi	r16, 0xFB	; 251
     812:	12 e1       	ldi	r17, 0x12	; 18
     814:	10 93 58 05 	sts	0x0558, r17
     818:	00 93 57 05 	sts	0x0557, r16
	arrRS485Channel[0].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     81c:	97 e6       	ldi	r25, 0x67	; 103
     81e:	89 2e       	mov	r8, r25
     820:	91 e0       	ldi	r25, 0x01	; 1
     822:	99 2e       	mov	r9, r25
     824:	90 92 50 05 	sts	0x0550, r9
     828:	80 92 4f 05 	sts	0x054F, r8

	rs485AddChannel( &arrRS485Channel[0] );
     82c:	86 e4       	ldi	r24, 0x46	; 70
     82e:	95 e0       	ldi	r25, 0x05	; 5
     830:	0e 94 30 16 	call	0x2c60	; 0x2c60 <rs485AddChannel>

	rs485AddChannel( &arrRS485Channel[0] );*/

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[1] );
     834:	89 e5       	ldi	r24, 0x59	; 89
     836:	95 e0       	ldi	r25, 0x05	; 5
     838:	0e 94 49 16 	call	0x2c92	; 0x2c92 <rs485ChannelDefInit>

	stSlaveChannelReadInputsA3.address = 3;
     83c:	83 e0       	ldi	r24, 0x03	; 3
     83e:	38 2e       	mov	r3, r24
     840:	30 92 1f 05 	sts	0x051F, r3
	stSlaveChannelReadInputsA3.data_address = 0;
     844:	10 92 22 05 	sts	0x0522, r1
     848:	10 92 21 05 	sts	0x0521, r1
	stSlaveChannelReadInputsA3.data_count = 10;
     84c:	ba e0       	ldi	r27, 0x0A	; 10
     84e:	cb 2e       	mov	r12, r27
     850:	d1 2c       	mov	r13, r1
     852:	d0 92 24 05 	sts	0x0524, r13
     856:	c0 92 23 05 	sts	0x0523, r12
	stSlaveChannelReadInputsA3.lpReadData = (uint8_t*)ucRegDiscBufA3;
     85a:	8d e0       	ldi	r24, 0x0D	; 13
     85c:	96 e0       	ldi	r25, 0x06	; 6
     85e:	90 93 27 05 	sts	0x0527, r25
     862:	80 93 26 05 	sts	0x0526, r24

	arrRS485Channel[1].lpObject = (void*)&stSlaveChannelReadInputsA3;
     866:	8f e1       	ldi	r24, 0x1F	; 31
     868:	95 e0       	ldi	r25, 0x05	; 5
     86a:	90 93 5a 05 	sts	0x055A, r25
     86e:	80 93 59 05 	sts	0x0559, r24
	arrRS485Channel[1].ucEnableRequest = 1;
     872:	40 92 5d 05 	sts	0x055D, r4
	arrRS485Channel[1].msReadTimeOut = 8;
     876:	70 92 5c 05 	sts	0x055C, r7
     87a:	60 92 5b 05 	sts	0x055B, r6

	arrRS485Channel[1].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     87e:	f0 92 69 05 	sts	0x0569, r15
     882:	e0 92 68 05 	sts	0x0568, r14
	arrRS485Channel[1].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     886:	10 93 6b 05 	sts	0x056B, r17
     88a:	00 93 6a 05 	sts	0x056A, r16
	arrRS485Channel[1].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     88e:	90 92 63 05 	sts	0x0563, r9
     892:	80 92 62 05 	sts	0x0562, r8

	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

	//rs485ChannelDefInit( &arrRS485Channel[2] );

	stSlaveChannelReadInputsA11.address = 11;
     896:	ab e0       	ldi	r26, 0x0B	; 11
     898:	5a 2e       	mov	r5, r26
     89a:	50 92 2c 05 	sts	0x052C, r5
	stSlaveChannelReadInputsA11.data_address = 0;
     89e:	10 92 2f 05 	sts	0x052F, r1
     8a2:	10 92 2e 05 	sts	0x052E, r1
	stSlaveChannelReadInputsA11.data_count = 10;
     8a6:	d0 92 31 05 	sts	0x0531, r13
     8aa:	c0 92 30 05 	sts	0x0530, r12
	stSlaveChannelReadInputsA11.lpReadData = (uint8_t*)ucRegDiscBufA11;
     8ae:	f9 e2       	ldi	r31, 0x29	; 41
     8b0:	af 2e       	mov	r10, r31
     8b2:	f6 e0       	ldi	r31, 0x06	; 6
     8b4:	bf 2e       	mov	r11, r31
     8b6:	b0 92 34 05 	sts	0x0534, r11
     8ba:	a0 92 33 05 	sts	0x0533, r10

	arrRS485Channel[2].lpObject = (void*)&stSlaveChannelReadInputsA11;
     8be:	8c e2       	ldi	r24, 0x2C	; 44
     8c0:	95 e0       	ldi	r25, 0x05	; 5
     8c2:	90 93 6d 05 	sts	0x056D, r25
     8c6:	80 93 6c 05 	sts	0x056C, r24
	arrRS485Channel[2].ucEnableRequest = 1;
     8ca:	40 92 70 05 	sts	0x0570, r4
	arrRS485Channel[2].msReadTimeOut = 10;
     8ce:	d0 92 6f 05 	sts	0x056F, r13
     8d2:	c0 92 6e 05 	sts	0x056E, r12

	arrRS485Channel[2].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     8d6:	f0 92 7c 05 	sts	0x057C, r15
     8da:	e0 92 7b 05 	sts	0x057B, r14
	arrRS485Channel[2].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     8de:	10 93 7e 05 	sts	0x057E, r17
     8e2:	00 93 7d 05 	sts	0x057D, r16
	arrRS485Channel[2].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     8e6:	90 92 76 05 	sts	0x0576, r9
     8ea:	80 92 75 05 	sts	0x0575, r8

	//rs485AddChannel( &arrRS485Channel[2] );

	///////////////////////////////////////////////////////////////////////////

	rs485ChannelDefInit( &arrRS485Channel[3] );
     8ee:	8f e7       	ldi	r24, 0x7F	; 127
     8f0:	95 e0       	ldi	r25, 0x05	; 5
     8f2:	0e 94 49 16 	call	0x2c92	; 0x2c92 <rs485ChannelDefInit>

	stSlaveChannelWriteCoilsA3.address = 3;
     8f6:	30 92 07 06 	sts	0x0607, r3
	stSlaveChannelWriteCoilsA3.coils_address = 0;
     8fa:	10 92 0a 06 	sts	0x060A, r1
	stSlaveChannelWriteCoilsA3.coils_number = 12;
     8fe:	4c e0       	ldi	r20, 0x0C	; 12
     900:	50 e0       	ldi	r21, 0x00	; 0
     902:	50 93 0c 06 	sts	0x060C, r21
     906:	40 93 0b 06 	sts	0x060B, r20
	stSlaveChannelWriteCoilsA3.lpCoils = (uint8_t*)ucRegDiscBufA11;
     90a:	b0 92 09 06 	sts	0x0609, r11
     90e:	a0 92 08 06 	sts	0x0608, r10

	arrRS485Channel[3].lpObject = (void*)&stSlaveChannelWriteCoilsA3;
     912:	86 e0       	ldi	r24, 0x06	; 6
     914:	96 e0       	ldi	r25, 0x06	; 6
     916:	90 93 80 05 	sts	0x0580, r25
     91a:	80 93 7f 05 	sts	0x057F, r24
	arrRS485Channel[3].ucEnableRequest = 1;
     91e:	40 92 83 05 	sts	0x0583, r4
	arrRS485Channel[3].msReadTimeOut = 8;
     922:	70 92 82 05 	sts	0x0582, r7
     926:	60 92 81 05 	sts	0x0581, r6

	arrRS485Channel[3].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     92a:	65 e5       	ldi	r22, 0x55	; 85
     92c:	73 e1       	ldi	r23, 0x13	; 19
     92e:	70 93 8f 05 	sts	0x058F, r23
     932:	60 93 8e 05 	sts	0x058E, r22
	arrRS485Channel[3].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     936:	20 e5       	ldi	r18, 0x50	; 80
     938:	32 e1       	ldi	r19, 0x12	; 18
     93a:	30 93 91 05 	sts	0x0591, r19
     93e:	20 93 90 05 	sts	0x0590, r18
	arrRS485Channel[3].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     942:	90 92 89 05 	sts	0x0589, r9
     946:	80 92 88 05 	sts	0x0588, r8
	
	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
	
	//rs485ChannelDefInit( &arrRS485Channel[4] );

	stSlaveChannelWriteCoilsA11.address = 11;
     94a:	50 92 10 06 	sts	0x0610, r5
	stSlaveChannelWriteCoilsA11.coils_address = 0;
     94e:	10 92 13 06 	sts	0x0613, r1
	stSlaveChannelWriteCoilsA11.coils_number = 12;
     952:	50 93 15 06 	sts	0x0615, r21
     956:	40 93 14 06 	sts	0x0614, r20
	stSlaveChannelWriteCoilsA11.lpCoils = (uint8_t*)ucRegDiscBufA3Temp;
     95a:	8a e1       	ldi	r24, 0x1A	; 26
     95c:	96 e0       	ldi	r25, 0x06	; 6
     95e:	90 93 12 06 	sts	0x0612, r25
     962:	80 93 11 06 	sts	0x0611, r24

	arrRS485Channel[4].lpObject = (void*)&stSlaveChannelWriteCoilsA11;
     966:	8f e0       	ldi	r24, 0x0F	; 15
     968:	96 e0       	ldi	r25, 0x06	; 6
     96a:	90 93 93 05 	sts	0x0593, r25
     96e:	80 93 92 05 	sts	0x0592, r24
	arrRS485Channel[4].ucEnableRequest = 1;
     972:	40 92 96 05 	sts	0x0596, r4
	arrRS485Channel[4].msReadTimeOut = 10;
     976:	d0 92 95 05 	sts	0x0595, r13
     97a:	c0 92 94 05 	sts	0x0594, r12

	arrRS485Channel[4].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     97e:	70 93 a2 05 	sts	0x05A2, r23
     982:	60 93 a1 05 	sts	0x05A1, r22
	arrRS485Channel[4].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     986:	30 93 a4 05 	sts	0x05A4, r19
     98a:	20 93 a3 05 	sts	0x05A3, r18
	arrRS485Channel[4].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     98e:	90 92 9c 05 	sts	0x059C, r9
     992:	80 92 9b 05 	sts	0x059B, r8

	///////////////////////////////////////////////////////////////////////////

	//rs485ChannelDefInit( &arrRS485Channel[5] );

	stSlaveChannelPresetRegisterA10.address = 11;
     996:	50 92 3f 05 	sts	0x053F, r5
	stSlaveChannelPresetRegisterA10.register_address = 15;
     99a:	8f e0       	ldi	r24, 0x0F	; 15
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	90 93 41 05 	sts	0x0541, r25
     9a2:	80 93 40 05 	sts	0x0540, r24
	stSlaveChannelPresetRegisterA10.lpRegister = &remote_run;
     9a6:	ce 01       	movw	r24, r28
     9a8:	05 96       	adiw	r24, 0x05	; 5
     9aa:	90 93 43 05 	sts	0x0543, r25
     9ae:	80 93 42 05 	sts	0x0542, r24
	stSlaveChannelPresetRegisterA10.lpRegisterNew = NULL;
     9b2:	10 92 45 05 	sts	0x0545, r1
     9b6:	10 92 44 05 	sts	0x0544, r1

	arrRS485Channel[5].lpObject = (void*)&stSlaveChannelPresetRegisterA10;
     9ba:	8e e3       	ldi	r24, 0x3E	; 62
     9bc:	95 e0       	ldi	r25, 0x05	; 5
     9be:	90 93 a6 05 	sts	0x05A6, r25
     9c2:	80 93 a5 05 	sts	0x05A5, r24
	arrRS485Channel[5].ucEnableRequest = 1;
     9c6:	40 92 a9 05 	sts	0x05A9, r4
	arrRS485Channel[5].msReadTimeOut = 8;
     9ca:	70 92 a8 05 	sts	0x05A8, r7
     9ce:	60 92 a7 05 	sts	0x05A7, r6

	arrRS485Channel[5].rs485SendRequestFunc = mbSendRequestPresetSingleRegister;
     9d2:	8b eb       	ldi	r24, 0xBB	; 187
     9d4:	93 e1       	ldi	r25, 0x13	; 19
     9d6:	90 93 b5 05 	sts	0x05B5, r25
     9da:	80 93 b4 05 	sts	0x05B4, r24
	arrRS485Channel[5].rs485GetResponseFunc = mbReceiveRequestPresetSingleRegister;
     9de:	81 e7       	ldi	r24, 0x71	; 113
     9e0:	92 e1       	ldi	r25, 0x12	; 18
     9e2:	90 93 b7 05 	sts	0x05B7, r25
     9e6:	80 93 b6 05 	sts	0x05B6, r24
	arrRS485Channel[5].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     9ea:	90 92 af 05 	sts	0x05AF, r9
     9ee:	80 92 ae 05 	sts	0x05AE, r8

	//rs485AddChannel( &arrRS485Channel[6] );

	///////////////////////////////////////////////////////////////////////////

	sei();
     9f2:	78 94       	sei
     9f4:	11 e0       	ldi	r17, 0x01	; 1
     9f6:	00 e0       	ldi	r16, 0x00	; 0
     9f8:	44 24       	eor	r4, r4
     9fa:	55 24       	eor	r5, r5
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );

		ucTrigOut0Error |= ( !MCU_DO_DIAG0 && MCU_VCC_FB0 ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     9fc:	aa 24       	eor	r10, r10
     9fe:	a3 94       	inc	r10
			eStatus = eMBDisable();

			if( !rs485TaskIsEnable() )
			{
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200/2, MB_PAR_EVEN );
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     a00:	e7 e0       	ldi	r30, 0x07	; 7
     a02:	8e 2e       	mov	r8, r30
     a04:	91 2c       	mov	r9, r1
     a06:	8c 0e       	add	r8, r28
     a08:	9d 1e       	adc	r9, r29
     a0a:	02 c0       	rjmp	.+4      	; 0xa10 <main+0x2bc>

	//rs485AddChannel( &arrRS485Channel[6] );

	///////////////////////////////////////////////////////////////////////////

	sei();
     a0c:	0c 2d       	mov	r16, r12
     a0e:	10 e0       	ldi	r17, 0x00	; 0
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );
     a10:	89 e3       	ldi	r24, 0x39	; 57
     a12:	91 e0       	ldi	r25, 0x01	; 1
     a14:	0e 94 99 10 	call	0x2132	; 0x2132 <readDigitalInput>

		ucTrigOut0Error |= ( !MCU_DO_DIAG0 && MCU_VCC_FB0 ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     a18:	2a 81       	ldd	r18, Y+2	; 0x02
     a1a:	80 91 4f 01 	lds	r24, 0x014F
     a1e:	88 23       	and	r24, r24
     a20:	19 f0       	breq	.+6      	; 0xa28 <main+0x2d4>
     a22:	80 e0       	ldi	r24, 0x00	; 0
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	08 c0       	rjmp	.+16     	; 0xa38 <main+0x2e4>
     a28:	80 91 4d 01 	lds	r24, 0x014D
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	88 23       	and	r24, r24
     a30:	09 f4       	brne	.+2      	; 0xa34 <main+0x2e0>
     a32:	91 e0       	ldi	r25, 0x01	; 1
     a34:	9a 25       	eor	r25, r10
     a36:	89 2f       	mov	r24, r25
     a38:	28 2b       	or	r18, r24
     a3a:	2a 83       	std	Y+2, r18	; 0x02
		ucTrigOut1Error |= ( !MCU_DO_DIAG1 && MCU_VCC_FB1 ); // !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     a3c:	2b 81       	ldd	r18, Y+3	; 0x03
     a3e:	80 91 50 01 	lds	r24, 0x0150
     a42:	88 23       	and	r24, r24
     a44:	19 f0       	breq	.+6      	; 0xa4c <main+0x2f8>
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	08 c0       	rjmp	.+16     	; 0xa5c <main+0x308>
     a4c:	80 91 4e 01 	lds	r24, 0x014E
     a50:	90 e0       	ldi	r25, 0x00	; 0
     a52:	88 23       	and	r24, r24
     a54:	09 f4       	brne	.+2      	; 0xa58 <main+0x304>
     a56:	91 e0       	ldi	r25, 0x01	; 1
     a58:	9a 25       	eor	r25, r10
     a5a:	89 2f       	mov	r24, r25
     a5c:	28 2b       	or	r18, r24
     a5e:	2b 83       	std	Y+3, r18	; 0x03
		ucTrigOutError	|= ( ucTrigOut1Error || ucTrigOut0Error );
     a60:	99 81       	ldd	r25, Y+1	; 0x01
     a62:	8b 81       	ldd	r24, Y+3	; 0x03
     a64:	88 23       	and	r24, r24
     a66:	29 f4       	brne	.+10     	; 0xa72 <main+0x31e>
     a68:	8a 81       	ldd	r24, Y+2	; 0x02
     a6a:	20 e0       	ldi	r18, 0x00	; 0
     a6c:	30 e0       	ldi	r19, 0x00	; 0
     a6e:	88 23       	and	r24, r24
     a70:	11 f0       	breq	.+4      	; 0xa76 <main+0x322>
     a72:	21 e0       	ldi	r18, 0x01	; 1
     a74:	30 e0       	ldi	r19, 0x00	; 0
     a76:	92 2b       	or	r25, r18
     a78:	99 83       	std	Y+1, r25	; 0x01

		ucTrigTimeOutError |= ucFlagTimeOutOutError;
     a7a:	9c 81       	ldd	r25, Y+4	; 0x04
     a7c:	80 91 a7 01 	lds	r24, 0x01A7
     a80:	89 2b       	or	r24, r25
     a82:	8c 83       	std	Y+4, r24	; 0x04

		inPort[25] = isRun;
     a84:	80 91 38 01 	lds	r24, 0x0138
     a88:	80 93 52 01 	sts	0x0152, r24
		inPort[26] = ucTrigOut0Error;
     a8c:	8a 81       	ldd	r24, Y+2	; 0x02
     a8e:	80 93 53 01 	sts	0x0153, r24
		inPort[27] = ucTrigOut1Error;
     a92:	8b 81       	ldd	r24, Y+3	; 0x03
     a94:	80 93 54 01 	sts	0x0154, r24
		inPort[28] = ucTrigTimeOutError;
     a98:	8c 81       	ldd	r24, Y+4	; 0x04
     a9a:	80 93 55 01 	sts	0x0155, r24
		inPort[29] = ucTrigOutError;
     a9e:	89 81       	ldd	r24, Y+1	; 0x01
     aa0:	80 93 56 01 	sts	0x0156, r24
		inPort[30] = uiRegHolding[18] ? 1 : 0;
     aa4:	80 91 ce 01 	lds	r24, 0x01CE
     aa8:	90 91 cf 01 	lds	r25, 0x01CF
     aac:	20 e0       	ldi	r18, 0x00	; 0
     aae:	89 2b       	or	r24, r25
     ab0:	09 f0       	breq	.+2      	; 0xab4 <main+0x360>
     ab2:	21 e0       	ldi	r18, 0x01	; 1
     ab4:	20 93 57 01 	sts	0x0157, r18

		//=====================================================================

		ucRS485_address = readAddressSwitch();
     ab8:	0e 94 20 11 	call	0x2240	; 0x2240 <readAddressSwitch>
     abc:	c8 2e       	mov	r12, r24

		if( fFirstRun || ( ucRS485_address != ucRS485_address_old ) )
     abe:	11 23       	and	r17, r17
     ac0:	11 f4       	brne	.+4      	; 0xac6 <main+0x372>
     ac2:	80 17       	cp	r24, r16
     ac4:	91 f1       	breq	.+100    	; 0xb2a <main+0x3d6>
		{
			ucRS485_address_old = ucRS485_address;

			if( !ucRS485_address ) {
     ac6:	cc 20       	and	r12, r12
     ac8:	19 f4       	brne	.+6      	; 0xad0 <main+0x37c>
				rs485TaskEnable();
     aca:	0e 94 eb 15 	call	0x2bd6	; 0x2bd6 <rs485TaskEnable>
     ace:	02 c0       	rjmp	.+4      	; 0xad4 <main+0x380>
			} else {
				rs485TaskDisable();
     ad0:	0e 94 ef 15 	call	0x2bde	; 0x2bde <rs485TaskDisable>
			}

			eStatus = eMBDisable();
     ad4:	0e 94 66 0f 	call	0x1ecc	; 0x1ecc <eMBDisable>

			if( !rs485TaskIsEnable() )
     ad8:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <rs485TaskIsEnable>
     adc:	88 23       	and	r24, r24
     ade:	b9 f4       	brne	.+46     	; 0xb0e <main+0x3ba>
			{
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200/2, MB_PAR_EVEN );
     ae0:	6c 2d       	mov	r22, r12
     ae2:	40 e0       	ldi	r20, 0x00	; 0
     ae4:	00 e0       	ldi	r16, 0x00	; 0
     ae6:	11 ee       	ldi	r17, 0xE1	; 225
     ae8:	20 e0       	ldi	r18, 0x00	; 0
     aea:	30 e0       	ldi	r19, 0x00	; 0
     aec:	72 e0       	ldi	r23, 0x02	; 2
     aee:	e7 2e       	mov	r14, r23
     af0:	0e 94 05 10 	call	0x200a	; 0x200a <eMBInit>
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     af4:	84 e3       	ldi	r24, 0x34	; 52
     af6:	61 e0       	ldi	r22, 0x01	; 1
     af8:	a4 01       	movw	r20, r8
     afa:	23 e0       	ldi	r18, 0x03	; 3
     afc:	30 e0       	ldi	r19, 0x00	; 0
     afe:	0e 94 b2 0c 	call	0x1964	; 0x1964 <eMBSetSlaveID>
				eStatus = eMBEnable();
     b02:	0e 94 57 0f 	call	0x1eae	; 0x1eae <eMBEnable>
				
				CLR_QOIL_REMOTE_RUN;
     b06:	80 91 44 03 	lds	r24, 0x0344
     b0a:	8e 7f       	andi	r24, 0xFE	; 254
     b0c:	0c c0       	rjmp	.+24     	; 0xb26 <main+0x3d2>
			} else {
				initRS485( 115200/2, 8, 1, 1 );
     b0e:	60 e0       	ldi	r22, 0x00	; 0
     b10:	71 ee       	ldi	r23, 0xE1	; 225
     b12:	80 e0       	ldi	r24, 0x00	; 0
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	48 e0       	ldi	r20, 0x08	; 8
     b18:	21 e0       	ldi	r18, 0x01	; 1
     b1a:	01 e0       	ldi	r16, 0x01	; 1
     b1c:	0e 94 29 17 	call	0x2e52	; 0x2e52 <initRS485>

				SET_QOIL_REMOTE_RUN;
     b20:	80 91 44 03 	lds	r24, 0x0344
     b24:	81 60       	ori	r24, 0x01	; 1
     b26:	80 93 44 03 	sts	0x0344, r24
			}
		}

		//=====================================================================

		if( uc10msTimerEvent ) {
     b2a:	80 91 a1 01 	lds	r24, 0x01A1
     b2e:	88 23       	and	r24, r24
     b30:	81 f0       	breq	.+32     	; 0xb52 <main+0x3fe>
			static uint8_t n = 0;

			uc10msTimerEvent = 0;
     b32:	10 92 a1 01 	sts	0x01A1, r1

			if( ++n == 50 ) {
     b36:	80 91 5a 03 	lds	r24, 0x035A
     b3a:	8f 5f       	subi	r24, 0xFF	; 255
     b3c:	80 93 5a 03 	sts	0x035A, r24
     b40:	82 33       	cpi	r24, 0x32	; 50
     b42:	39 f4       	brne	.+14     	; 0xb52 <main+0x3fe>
				ucRegDiscBufA3Temp[0] ^= 1;
     b44:	80 91 1a 06 	lds	r24, 0x061A
     b48:	8a 25       	eor	r24, r10
     b4a:	80 93 1a 06 	sts	0x061A, r24
				n = 0;
     b4e:	10 92 5a 03 	sts	0x035A, r1
			}
		}

		if( uc100msTimerEvent )
     b52:	80 91 a2 01 	lds	r24, 0x01A2
     b56:	88 23       	and	r24, r24
     b58:	11 f0       	breq	.+4      	; 0xb5e <main+0x40a>
		{
			uc100msTimerEvent = 0;
     b5a:	10 92 a2 01 	sts	0x01A2, r1
		}

		if( uc500msTimerEvent )
     b5e:	80 91 a3 01 	lds	r24, 0x01A3
     b62:	90 91 a4 01 	lds	r25, 0x01A4
     b66:	89 2b       	or	r24, r25
     b68:	59 f0       	breq	.+22     	; 0xb80 <main+0x42c>
		{
			uc500msTimerEvent = 0;
     b6a:	10 92 a4 01 	sts	0x01A4, r1
     b6e:	10 92 a3 01 	sts	0x01A3, r1

			flashTimer = !flashTimer;
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	45 28       	or	r4, r5
     b78:	11 f4       	brne	.+4      	; 0xb7e <main+0x42a>
     b7a:	81 e0       	ldi	r24, 0x01	; 1
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	2c 01       	movw	r4, r24
		}

		if( uc1000msTimerEvent )
     b80:	80 91 a5 01 	lds	r24, 0x01A5
     b84:	90 91 a6 01 	lds	r25, 0x01A6
     b88:	89 2b       	or	r24, r25
     b8a:	21 f0       	breq	.+8      	; 0xb94 <main+0x440>
		{
			uc1000msTimerEvent = 0;
     b8c:	10 92 a6 01 	sts	0x01A6, r1
     b90:	10 92 a5 01 	sts	0x01A5, r1
		}

		//=====================================================================

		byteArrToBitArr( (uint8_t*)ucRegDiscBuf, (uint8_t*)inPort, 42 );
     b94:	8e e4       	ldi	r24, 0x4E	; 78
     b96:	93 e0       	ldi	r25, 0x03	; 3
     b98:	69 e3       	ldi	r22, 0x39	; 57
     b9a:	71 e0       	ldi	r23, 0x01	; 1
     b9c:	4a e2       	ldi	r20, 0x2A	; 42
     b9e:	50 e0       	ldi	r21, 0x00	; 0
     ba0:	0e 94 d7 02 	call	0x5ae	; 0x5ae <byteArrToBitArr>

		//=====================================================================

		if( !rs485TaskIsEnable() )
     ba4:	0e 94 f2 15 	call	0x2be4	; 0x2be4 <rs485TaskIsEnable>
     ba8:	88 23       	and	r24, r24
     baa:	19 f4       	brne	.+6      	; 0xbb2 <main+0x45e>
		{
			eMBPoll();
     bac:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <eMBPoll>
     bb0:	20 c0       	rjmp	.+64     	; 0xbf2 <main+0x49e>
		} else {
			uint8_t temp;

			SET_QOIL_REMOTE_RUN;
     bb2:	80 91 44 03 	lds	r24, 0x0344
     bb6:	81 60       	ori	r24, 0x01	; 1
     bb8:	80 93 44 03 	sts	0x0344, r24
			remote_run = isRun;
     bbc:	80 91 38 01 	lds	r24, 0x0138
     bc0:	8d 83       	std	Y+5, r24	; 0x05
     bc2:	1e 82       	std	Y+6, r1	; 0x06

			rs485Task();
     bc4:	0e 94 7c 14 	call	0x28f8	; 0x28f8 <rs485Task>

			temp  = ( ~1 & ucRegDiscBufA3[0] );
     bc8:	90 91 0d 06 	lds	r25, 0x060D
			temp |= ( 1 & ucRegDiscBufA3Temp[0] );
     bcc:	80 91 1a 06 	lds	r24, 0x061A
     bd0:	81 70       	andi	r24, 0x01	; 1
     bd2:	9e 7f       	andi	r25, 0xFE	; 254
     bd4:	89 2b       	or	r24, r25

			ucRegDiscBufA3Temp[0] = temp;
     bd6:	80 93 1a 06 	sts	0x061A, r24
			ucRegDiscBufA3Temp[1] = ucRegDiscBufA3[1];
     bda:	80 91 0e 06 	lds	r24, 0x060E
     bde:	80 93 1b 06 	sts	0x061B, r24


			ucRegCoilsBuf[0] = ucRegDiscBufA10[0];
     be2:	80 91 39 05 	lds	r24, 0x0539
     be6:	80 93 42 03 	sts	0x0342, r24
			ucRegCoilsBuf[1] = ucRegDiscBufA10[1];
     bea:	80 91 3a 05 	lds	r24, 0x053A
     bee:	80 93 43 03 	sts	0x0343, r24
		}

		//=====================================================================

		if( !MCU_RUN_SWITCH || ucTrigTimeOutError || ( ucAutoStopIfOutError && ucTrigOutError ) )
     bf2:	80 91 51 01 	lds	r24, 0x0151
     bf6:	88 23       	and	r24, r24
     bf8:	31 f0       	breq	.+12     	; 0xc06 <main+0x4b2>
     bfa:	8c 81       	ldd	r24, Y+4	; 0x04
     bfc:	88 23       	and	r24, r24
     bfe:	19 f4       	brne	.+6      	; 0xc06 <main+0x4b2>
     c00:	89 81       	ldd	r24, Y+1	; 0x01
     c02:	88 23       	and	r24, r24
     c04:	29 f0       	breq	.+10     	; 0xc10 <main+0x4bc>
		{
			CLR_QOIL_REMOTE_RUN;
     c06:	80 91 44 03 	lds	r24, 0x0344
     c0a:	8e 7f       	andi	r24, 0xFE	; 254
     c0c:	80 93 44 03 	sts	0x0344, r24
		}

		if( !MCU_RUN_SWITCH || !OUT_REMOTE_RUN )
     c10:	80 91 51 01 	lds	r24, 0x0151
     c14:	88 23       	and	r24, r24
     c16:	21 f0       	breq	.+8      	; 0xc20 <main+0x4cc>
     c18:	80 91 69 01 	lds	r24, 0x0169
     c1c:	88 23       	and	r24, r24
     c1e:	91 f4       	brne	.+36     	; 0xc44 <main+0x4f0>
		{
			if( !OUT_DISABLE_OUTPUT_RESET_IN_RUN || ucTrigOutError || ucTrigTimeOutError )
     c20:	80 91 6b 01 	lds	r24, 0x016B
     c24:	88 23       	and	r24, r24
     c26:	31 f0       	breq	.+12     	; 0xc34 <main+0x4e0>
     c28:	89 81       	ldd	r24, Y+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	19 f4       	brne	.+6      	; 0xc34 <main+0x4e0>
     c2e:	8c 81       	ldd	r24, Y+4	; 0x04
     c30:	88 23       	and	r24, r24
     c32:	21 f0       	breq	.+8      	; 0xc3c <main+0x4e8>
			{
				ucRegCoilsBuf[ 0 ] = 0;
     c34:	10 92 42 03 	sts	0x0342, r1
				ucRegCoilsBuf[ 1 ] = 0;
     c38:	10 92 43 03 	sts	0x0343, r1
			}

			PORTE &= ~MCU_DO_DIS_bm;
     c3c:	1d 98       	cbi	0x03, 5	; 3
     c3e:	40 e0       	ldi	r20, 0x00	; 0
     c40:	50 e0       	ldi	r21, 0x00	; 0
     c42:	02 c0       	rjmp	.+4      	; 0xc48 <main+0x4f4>
		} else {
			PORTE |= MCU_DO_DIS_bm;
     c44:	1d 9a       	sbi	0x03, 5	; 3
     c46:	fb cf       	rjmp	.-10     	; 0xc3e <main+0x4ea>

		n = 0;
		for( i = 0; i < 19; i++ )
		{
			n = i / 8;
			outPort[ i ] = 0;
     c48:	da 01       	movw	r26, r20
     c4a:	a7 5a       	subi	r26, 0xA7	; 167
     c4c:	be 4f       	sbci	r27, 0xFE	; 254
     c4e:	1c 92       	st	X, r1
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
     c50:	24 2f       	mov	r18, r20
     c52:	26 95       	lsr	r18
     c54:	26 95       	lsr	r18
     c56:	26 95       	lsr	r18
     c58:	30 e0       	ldi	r19, 0x00	; 0
     c5a:	f9 01       	movw	r30, r18
     c5c:	ee 5b       	subi	r30, 0xBE	; 190
     c5e:	fc 4f       	sbci	r31, 0xFC	; 252
     c60:	80 81       	ld	r24, Z
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	63 e0       	ldi	r22, 0x03	; 3
     c66:	22 0f       	add	r18, r18
     c68:	33 1f       	adc	r19, r19
     c6a:	6a 95       	dec	r22
     c6c:	e1 f7       	brne	.-8      	; 0xc66 <main+0x512>
     c6e:	ba 01       	movw	r22, r20
     c70:	62 1b       	sub	r22, r18
     c72:	73 0b       	sbc	r23, r19
     c74:	06 2e       	mov	r0, r22
     c76:	02 c0       	rjmp	.+4      	; 0xc7c <main+0x528>
     c78:	95 95       	asr	r25
     c7a:	87 95       	ror	r24
     c7c:	0a 94       	dec	r0
     c7e:	e2 f7       	brpl	.-8      	; 0xc78 <main+0x524>
     c80:	80 fd       	sbrc	r24, 0
				outPort[i] = 1;
     c82:	ac 92       	st	X, r10
     c84:	4f 5f       	subi	r20, 0xFF	; 255
     c86:	5f 4f       	sbci	r21, 0xFF	; 255
		}

		//=====================================================================

		n = 0;
		for( i = 0; i < 19; i++ )
     c88:	43 31       	cpi	r20, 0x13	; 19
     c8a:	51 05       	cpc	r21, r1
     c8c:	e9 f6       	brne	.-70     	; 0xc48 <main+0x4f4>
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
			}
		}

		isRun = OUT_REMOTE_RUN;
     c8e:	80 91 69 01 	lds	r24, 0x0169
     c92:	80 93 38 01 	sts	0x0138, r24

		writeDigitalOutput( (uint8_t*)outPort );
     c96:	89 e5       	ldi	r24, 0x59	; 89
     c98:	91 e0       	ldi	r25, 0x01	; 1
     c9a:	0e 94 ef 10 	call	0x21de	; 0x21de <writeDigitalOutput>

		//=====================================================================
		// HMI:
		memcpy( (char*)hmiLed, (char*)inPort, 16 );
     c9e:	a9 e7       	ldi	r26, 0x79	; 121
     ca0:	b1 e0       	ldi	r27, 0x01	; 1
     ca2:	e9 e3       	ldi	r30, 0x39	; 57
     ca4:	f1 e0       	ldi	r31, 0x01	; 1
     ca6:	80 e1       	ldi	r24, 0x10	; 16
     ca8:	01 90       	ld	r0, Z+
     caa:	0d 92       	st	X+, r0
     cac:	81 50       	subi	r24, 0x01	; 1
     cae:	e1 f7       	brne	.-8      	; 0xca8 <main+0x554>
		memcpy( (char*)&hmiLed[20], (char*)outPort, 16 );
     cb0:	ad e8       	ldi	r26, 0x8D	; 141
     cb2:	b1 e0       	ldi	r27, 0x01	; 1
     cb4:	e9 e5       	ldi	r30, 0x59	; 89
     cb6:	f1 e0       	ldi	r31, 0x01	; 1
     cb8:	80 e1       	ldi	r24, 0x10	; 16
     cba:	01 90       	ld	r0, Z+
     cbc:	0d 92       	st	X+, r0
     cbe:	81 50       	subi	r24, 0x01	; 1
     cc0:	e1 f7       	brne	.-8      	; 0xcba <main+0x566>

		hmiLed[16] = !isRun || ( isRun && flashTimer );
     cc2:	80 91 38 01 	lds	r24, 0x0138
     cc6:	88 23       	and	r24, r24
     cc8:	61 f0       	breq	.+24     	; 0xce2 <main+0x58e>
     cca:	80 91 38 01 	lds	r24, 0x0138
     cce:	88 23       	and	r24, r24
     cd0:	19 f4       	brne	.+6      	; 0xcd8 <main+0x584>
     cd2:	80 e0       	ldi	r24, 0x00	; 0
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	07 c0       	rjmp	.+14     	; 0xce6 <main+0x592>
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	41 14       	cp	r4, r1
     cde:	51 04       	cpc	r5, r1
     ce0:	11 f0       	breq	.+4      	; 0xce6 <main+0x592>
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	80 93 89 01 	sts	0x0189, r24
		hmiLed[18] = ucTrigTimeOutError;
     cea:	8c 81       	ldd	r24, Y+4	; 0x04
     cec:	80 93 8b 01 	sts	0x018B, r24
		hmiLed[19] = ( PORTE & MCU_RS485_DE_bm ) ? 1 : 0;
     cf0:	83 b1       	in	r24, 0x03	; 3
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	96 95       	lsr	r25
     cf6:	87 95       	ror	r24
     cf8:	96 95       	lsr	r25
     cfa:	87 95       	ror	r24
     cfc:	81 70       	andi	r24, 0x01	; 1
     cfe:	80 93 8c 01 	sts	0x018C, r24
		hmiLed[36] = MCU_VCC_FB0;
     d02:	80 91 4d 01 	lds	r24, 0x014D
     d06:	80 93 9d 01 	sts	0x019D, r24
		hmiLed[37] = MCU_VCC_FB1;
     d0a:	80 91 4e 01 	lds	r24, 0x014E
     d0e:	80 93 9e 01 	sts	0x019E, r24
		hmiLed[38] = ucTrigOut0Error;
     d12:	8a 81       	ldd	r24, Y+2	; 0x02
     d14:	80 93 9f 01 	sts	0x019F, r24
		hmiLed[39] = ucTrigOut1Error;
     d18:	8b 81       	ldd	r24, Y+3	; 0x03
     d1a:	80 93 a0 01 	sts	0x01A0, r24

		writeHmiLed( (uint8_t*)hmiLed );
     d1e:	89 e7       	ldi	r24, 0x79	; 121
     d20:	91 e0       	ldi	r25, 0x01	; 1
     d22:	0e 94 53 11 	call	0x22a6	; 0x22a6 <writeHmiLed>
		//=====================================================================

		if(	( !MCU_RUN_SWITCH || OUT_REMOTE_RESET ) //&&
     d26:	80 91 51 01 	lds	r24, 0x0151
     d2a:	88 23       	and	r24, r24
     d2c:	29 f0       	breq	.+10     	; 0xd38 <main+0x5e4>
     d2e:	80 91 6a 01 	lds	r24, 0x016A
     d32:	88 23       	and	r24, r24
     d34:	09 f4       	brne	.+2      	; 0xd38 <main+0x5e4>
     d36:	6a ce       	rjmp	.-812    	; 0xa0c <main+0x2b8>
			//( ( MCU_VCC_FB1 && MCU_DO_DIAG1 ) && ( MCU_VCC_FB0 && MCU_DO_DIAG0 ) )
		)
		{
			ucTrigTimeOutError = 0;
     d38:	1c 82       	std	Y+4, r1	; 0x04
			ucTrigOut0Error = 0;
     d3a:	1a 82       	std	Y+2, r1	; 0x02
			ucTrigOut1Error = 0;
     d3c:	1b 82       	std	Y+3, r1	; 0x03

			ucFlagTimeOutOutError = 0;
     d3e:	10 92 a7 01 	sts	0x01A7, r1
			ucTrigOutError = 0;
     d42:	19 82       	std	Y+1, r1	; 0x01
     d44:	63 ce       	rjmp	.-826    	; 0xa0c <main+0x2b8>

00000d46 <xMBRTUTimerT35Expired>:
    return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
     d46:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
     d48:	80 91 5c 03 	lds	r24, 0x035C
     d4c:	88 23       	and	r24, r24
     d4e:	21 f0       	breq	.+8      	; 0xd58 <xMBRTUTimerT35Expired+0x12>
     d50:	82 30       	cpi	r24, 0x02	; 2
     d52:	21 f0       	breq	.+8      	; 0xd5c <xMBRTUTimerT35Expired+0x16>
     d54:	10 e0       	ldi	r17, 0x00	; 0
     d56:	06 c0       	rjmp	.+12     	; 0xd64 <xMBRTUTimerT35Expired+0x1e>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
     d58:	80 e0       	ldi	r24, 0x00	; 0
     d5a:	01 c0       	rjmp	.+2      	; 0xd5e <xMBRTUTimerT35Expired+0x18>
        break;

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	0e 94 75 0d 	call	0x1aea	; 0x1aea <xMBPortEventPost>
     d62:	18 2f       	mov	r17, r24
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
     d64:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
     d68:	81 e0       	ldi	r24, 0x01	; 1
     d6a:	80 93 5c 03 	sts	0x035C, r24

    return xNeedPoll;
}
     d6e:	81 2f       	mov	r24, r17
     d70:	1f 91       	pop	r17
     d72:	08 95       	ret

00000d74 <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     d74:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     d76:	80 e0       	ldi	r24, 0x00	; 0
     d78:	60 e0       	ldi	r22, 0x00	; 0
     d7a:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     d7e:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     d82:	78 94       	sei
}
     d84:	08 95       	ret

00000d86 <xMBRTUTransmitFSM>:
    return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
     d86:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
     d88:	80 91 5b 03 	lds	r24, 0x035B
     d8c:	88 23       	and	r24, r24
     d8e:	19 f0       	breq	.+6      	; 0xd96 <xMBRTUTransmitFSM+0x10>
     d90:	81 30       	cpi	r24, 0x01	; 1
     d92:	29 f4       	brne	.+10     	; 0xd9e <xMBRTUTransmitFSM+0x18>
     d94:	06 c0       	rjmp	.+12     	; 0xda2 <xMBRTUTransmitFSM+0x1c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	60 e0       	ldi	r22, 0x00	; 0
     d9a:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
     d9e:	10 e0       	ldi	r17, 0x00	; 0
     da0:	2a c0       	rjmp	.+84     	; 0xdf6 <xMBRTUTransmitFSM+0x70>
        break;

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
     da2:	80 91 5f 03 	lds	r24, 0x035F
     da6:	90 91 60 03 	lds	r25, 0x0360
     daa:	89 2b       	or	r24, r25
     dac:	d1 f0       	breq	.+52     	; 0xde2 <xMBRTUTransmitFSM+0x5c>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
     dae:	e0 91 5d 03 	lds	r30, 0x035D
     db2:	f0 91 5e 03 	lds	r31, 0x035E
     db6:	80 81       	ld	r24, Z
     db8:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
     dbc:	80 91 5d 03 	lds	r24, 0x035D
     dc0:	90 91 5e 03 	lds	r25, 0x035E
     dc4:	01 96       	adiw	r24, 0x01	; 1
     dc6:	90 93 5e 03 	sts	0x035E, r25
     dca:	80 93 5d 03 	sts	0x035D, r24
            usSndBufferCount--;
     dce:	80 91 5f 03 	lds	r24, 0x035F
     dd2:	90 91 60 03 	lds	r25, 0x0360
     dd6:	01 97       	sbiw	r24, 0x01	; 1
     dd8:	90 93 60 03 	sts	0x0360, r25
     ddc:	80 93 5f 03 	sts	0x035F, r24
     de0:	de cf       	rjmp	.-68     	; 0xd9e <xMBRTUTransmitFSM+0x18>
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     de2:	83 e0       	ldi	r24, 0x03	; 3
     de4:	0e 94 75 0d 	call	0x1aea	; 0x1aea <xMBPortEventPost>
     de8:	18 2f       	mov	r17, r24
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	60 e0       	ldi	r22, 0x00	; 0
     dee:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
     df2:	10 92 5b 03 	sts	0x035B, r1
        }
        break;
    }

    return xNeedPoll;
}
     df6:	81 2f       	mov	r24, r17
     df8:	1f 91       	pop	r17
     dfa:	08 95       	ret

00000dfc <xMBRTUReceiveFSM>:
    return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
     dfc:	df 93       	push	r29
     dfe:	cf 93       	push	r28
     e00:	0f 92       	push	r0
     e02:	cd b7       	in	r28, 0x3d	; 61
     e04:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     e06:	ce 01       	movw	r24, r28
     e08:	01 96       	adiw	r24, 0x01	; 1
     e0a:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <xMBPortSerialGetByte>

    switch ( eRcvState )
     e0e:	80 91 5c 03 	lds	r24, 0x035C
     e12:	81 30       	cpi	r24, 0x01	; 1
     e14:	39 f0       	breq	.+14     	; 0xe24 <xMBRTUReceiveFSM+0x28>
     e16:	81 30       	cpi	r24, 0x01	; 1
     e18:	98 f1       	brcs	.+102    	; 0xe80 <xMBRTUReceiveFSM+0x84>
     e1a:	82 30       	cpi	r24, 0x02	; 2
     e1c:	b9 f0       	breq	.+46     	; 0xe4c <xMBRTUReceiveFSM+0x50>
     e1e:	83 30       	cpi	r24, 0x03	; 3
     e20:	89 f5       	brne	.+98     	; 0xe84 <xMBRTUReceiveFSM+0x88>
     e22:	2e c0       	rjmp	.+92     	; 0xe80 <xMBRTUReceiveFSM+0x84>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
     e24:	10 92 62 03 	sts	0x0362, r1
     e28:	10 92 61 03 	sts	0x0361, r1
        ucRTUBuf[usRcvBufferPos++] = ucByte;
     e2c:	80 91 61 03 	lds	r24, 0x0361
     e30:	90 91 62 03 	lds	r25, 0x0362
     e34:	29 81       	ldd	r18, Y+1	; 0x01
     e36:	fc 01       	movw	r30, r24
     e38:	e5 5d       	subi	r30, 0xD5	; 213
     e3a:	f9 4f       	sbci	r31, 0xF9	; 249
     e3c:	20 83       	st	Z, r18
     e3e:	01 96       	adiw	r24, 0x01	; 1
     e40:	90 93 62 03 	sts	0x0362, r25
     e44:	80 93 61 03 	sts	0x0361, r24
        eRcvState = STATE_RX_RCV;
     e48:	82 e0       	ldi	r24, 0x02	; 2
     e4a:	18 c0       	rjmp	.+48     	; 0xe7c <xMBRTUReceiveFSM+0x80>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     e4c:	80 91 61 03 	lds	r24, 0x0361
     e50:	90 91 62 03 	lds	r25, 0x0362
     e54:	8f 3f       	cpi	r24, 0xFF	; 255
     e56:	91 05       	cpc	r25, r1
     e58:	09 f0       	breq	.+2      	; 0xe5c <xMBRTUReceiveFSM+0x60>
     e5a:	78 f4       	brcc	.+30     	; 0xe7a <xMBRTUReceiveFSM+0x7e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
     e5c:	80 91 61 03 	lds	r24, 0x0361
     e60:	90 91 62 03 	lds	r25, 0x0362
     e64:	29 81       	ldd	r18, Y+1	; 0x01
     e66:	fc 01       	movw	r30, r24
     e68:	e5 5d       	subi	r30, 0xD5	; 213
     e6a:	f9 4f       	sbci	r31, 0xF9	; 249
     e6c:	20 83       	st	Z, r18
     e6e:	01 96       	adiw	r24, 0x01	; 1
     e70:	90 93 62 03 	sts	0x0362, r25
     e74:	80 93 61 03 	sts	0x0361, r24
     e78:	03 c0       	rjmp	.+6      	; 0xe80 <xMBRTUReceiveFSM+0x84>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
     e7a:	83 e0       	ldi	r24, 0x03	; 3
     e7c:	80 93 5c 03 	sts	0x035C, r24
        }
        vMBPortTimersEnable(  );
     e80:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
     e84:	80 e0       	ldi	r24, 0x00	; 0
     e86:	0f 90       	pop	r0
     e88:	cf 91       	pop	r28
     e8a:	df 91       	pop	r29
     e8c:	08 95       	ret

00000e8e <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     e8e:	f8 94       	cli
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
     e90:	10 92 5c 03 	sts	0x035C, r1
    vMBPortSerialEnable( TRUE, FALSE );
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	60 e0       	ldi	r22, 0x00	; 0
     e98:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
     e9c:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
     ea0:	78 94       	sei
}
     ea2:	08 95       	ret

00000ea4 <eMBRTUSend>:
    return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
     ea4:	1f 93       	push	r17
     ea6:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
     ea8:	f8 94       	cli

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     eaa:	10 91 5c 03 	lds	r17, 0x035C
     eae:	11 30       	cpi	r17, 0x01	; 1
     eb0:	11 f0       	breq	.+4      	; 0xeb6 <eMBRTUSend+0x12>
     eb2:	85 e0       	ldi	r24, 0x05	; 5
     eb4:	41 c0       	rjmp	.+130    	; 0xf38 <eMBRTUSend+0x94>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     eb6:	fb 01       	movw	r30, r22
     eb8:	31 97       	sbiw	r30, 0x01	; 1
     eba:	f0 93 5e 03 	sts	0x035E, r31
     ebe:	e0 93 5d 03 	sts	0x035D, r30
        usSndBufferCount = 1;
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	90 93 60 03 	sts	0x0360, r25
     eca:	80 93 5f 03 	sts	0x035F, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     ece:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
     ed0:	80 91 5f 03 	lds	r24, 0x035F
     ed4:	90 91 60 03 	lds	r25, 0x0360
     ed8:	84 0f       	add	r24, r20
     eda:	95 1f       	adc	r25, r21
     edc:	90 93 60 03 	sts	0x0360, r25
     ee0:	80 93 5f 03 	sts	0x035F, r24

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     ee4:	60 91 5f 03 	lds	r22, 0x035F
     ee8:	70 91 60 03 	lds	r23, 0x0360
     eec:	cf 01       	movw	r24, r30
     eee:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
     ef2:	20 91 5f 03 	lds	r18, 0x035F
     ef6:	30 91 60 03 	lds	r19, 0x0360
     efa:	f9 01       	movw	r30, r18
     efc:	e5 5d       	subi	r30, 0xD5	; 213
     efe:	f9 4f       	sbci	r31, 0xF9	; 249
     f00:	80 83       	st	Z, r24
     f02:	2f 5f       	subi	r18, 0xFF	; 255
     f04:	3f 4f       	sbci	r19, 0xFF	; 255
     f06:	30 93 60 03 	sts	0x0360, r19
     f0a:	20 93 5f 03 	sts	0x035F, r18
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
     f0e:	20 91 5f 03 	lds	r18, 0x035F
     f12:	30 91 60 03 	lds	r19, 0x0360
     f16:	f9 01       	movw	r30, r18
     f18:	e5 5d       	subi	r30, 0xD5	; 213
     f1a:	f9 4f       	sbci	r31, 0xF9	; 249
     f1c:	90 83       	st	Z, r25
     f1e:	2f 5f       	subi	r18, 0xFF	; 255
     f20:	3f 4f       	sbci	r19, 0xFF	; 255
     f22:	30 93 60 03 	sts	0x0360, r19
     f26:	20 93 5f 03 	sts	0x035F, r18

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
     f2a:	10 93 5b 03 	sts	0x035B, r17
        vMBPortSerialEnable( FALSE, TRUE );
     f2e:	80 e0       	ldi	r24, 0x00	; 0
     f30:	61 e0       	ldi	r22, 0x01	; 1
     f32:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
     f36:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     f38:	78 94       	sei
    return eStatus;
}
     f3a:	1f 91       	pop	r17
     f3c:	08 95       	ret

00000f3e <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     f3e:	ef 92       	push	r14
     f40:	ff 92       	push	r15
     f42:	0f 93       	push	r16
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
     f4a:	ec 01       	movw	r28, r24
     f4c:	7b 01       	movw	r14, r22
     f4e:	8a 01       	movw	r16, r20
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     f50:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     f52:	80 91 61 03 	lds	r24, 0x0361
     f56:	90 91 62 03 	lds	r25, 0x0362
     f5a:	04 97       	sbiw	r24, 0x04	; 4
     f5c:	e0 f0       	brcs	.+56     	; 0xf96 <eMBRTUReceive+0x58>
     f5e:	60 91 61 03 	lds	r22, 0x0361
     f62:	70 91 62 03 	lds	r23, 0x0362
     f66:	8b e2       	ldi	r24, 0x2B	; 43
     f68:	96 e0       	ldi	r25, 0x06	; 6
     f6a:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <usMBCRC16>
     f6e:	89 2b       	or	r24, r25
     f70:	91 f4       	brne	.+36     	; 0xf96 <eMBRTUReceive+0x58>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
     f72:	80 91 2b 06 	lds	r24, 0x062B
     f76:	88 83       	st	Y, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
     f78:	80 91 61 03 	lds	r24, 0x0361
     f7c:	90 91 62 03 	lds	r25, 0x0362
     f80:	03 97       	sbiw	r24, 0x03	; 3
     f82:	f8 01       	movw	r30, r16
     f84:	91 83       	std	Z+1, r25	; 0x01
     f86:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
     f88:	8c e2       	ldi	r24, 0x2C	; 44
     f8a:	96 e0       	ldi	r25, 0x06	; 6
     f8c:	f7 01       	movw	r30, r14
     f8e:	91 83       	std	Z+1, r25	; 0x01
     f90:	80 83       	st	Z, r24
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	01 c0       	rjmp	.+2      	; 0xf98 <eMBRTUReceive+0x5a>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     f96:	85 e0       	ldi	r24, 0x05	; 5
    else
    {
        eStatus = MB_EIO;
    }

    EXIT_CRITICAL_SECTION(  );
     f98:	78 94       	sei
    return eStatus;
}
     f9a:	df 91       	pop	r29
     f9c:	cf 91       	pop	r28
     f9e:	1f 91       	pop	r17
     fa0:	0f 91       	pop	r16
     fa2:	ff 90       	pop	r15
     fa4:	ef 90       	pop	r14
     fa6:	08 95       	ret

00000fa8 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
     fa8:	cf 92       	push	r12
     faa:	df 92       	push	r13
     fac:	ef 92       	push	r14
     fae:	ff 92       	push	r15
     fb0:	0f 93       	push	r16
     fb2:	86 2f       	mov	r24, r22
     fb4:	69 01       	movw	r12, r18
     fb6:	7a 01       	movw	r14, r20
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
     fb8:	f8 94       	cli

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
     fba:	ba 01       	movw	r22, r20
     fbc:	a9 01       	movw	r20, r18
     fbe:	28 e0       	ldi	r18, 0x08	; 8
     fc0:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <xMBPortSerialInit>
     fc4:	81 30       	cpi	r24, 0x01	; 1
     fc6:	09 f5       	brne	.+66     	; 0x100a <eMBRTUInit+0x62>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	c8 16       	cp	r12, r24
     fcc:	8b e4       	ldi	r24, 0x4B	; 75
     fce:	d8 06       	cpc	r13, r24
     fd0:	80 e0       	ldi	r24, 0x00	; 0
     fd2:	e8 06       	cpc	r14, r24
     fd4:	80 e0       	ldi	r24, 0x00	; 0
     fd6:	f8 06       	cpc	r15, r24
     fd8:	28 f0       	brcs	.+10     	; 0xfe4 <eMBRTUInit+0x3c>
     fda:	83 e2       	ldi	r24, 0x23	; 35
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	a0 e0       	ldi	r26, 0x00	; 0
     fe0:	b0 e0       	ldi	r27, 0x00	; 0
     fe2:	0d c0       	rjmp	.+26     	; 0xffe <eMBRTUInit+0x56>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
     fe4:	cc 0c       	add	r12, r12
     fe6:	dd 1c       	adc	r13, r13
     fe8:	ee 1c       	adc	r14, r14
     fea:	ff 1c       	adc	r15, r15
     fec:	60 ea       	ldi	r22, 0xA0	; 160
     fee:	7f e7       	ldi	r23, 0x7F	; 127
     ff0:	87 e1       	ldi	r24, 0x17	; 23
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	a7 01       	movw	r20, r14
     ff6:	96 01       	movw	r18, r12
     ff8:	0e 94 16 19 	call	0x322c	; 0x322c <__udivmodsi4>
     ffc:	c9 01       	movw	r24, r18
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
     ffe:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <xMBPortTimersInit>
    1002:	81 30       	cpi	r24, 0x01	; 1
    1004:	11 f4       	brne	.+4      	; 0x100a <eMBRTUInit+0x62>
    1006:	80 e0       	ldi	r24, 0x00	; 0
    1008:	01 c0       	rjmp	.+2      	; 0x100c <eMBRTUInit+0x64>
    100a:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
    100c:	78 94       	sei

    return eStatus;
}
    100e:	0f 91       	pop	r16
    1010:	ff 90       	pop	r15
    1012:	ef 90       	pop	r14
    1014:	df 90       	pop	r13
    1016:	cf 90       	pop	r12
    1018:	08 95       	ret

0000101a <eMBASCIIReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    101a:	cf 93       	push	r28
    101c:	df 93       	push	r29
    101e:	dc 01       	movw	r26, r24
    1020:	ea 01       	movw	r28, r20
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
    1022:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    1024:	80 91 65 03 	lds	r24, 0x0365
    1028:	90 91 66 03 	lds	r25, 0x0366
    102c:	03 97       	sbiw	r24, 0x03	; 3
    102e:	38 f1       	brcs	.+78     	; 0x107e <eMBASCIIReceive+0x64>
    1030:	40 91 65 03 	lds	r20, 0x0365
    1034:	50 91 66 03 	lds	r21, 0x0366
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	20 e0       	ldi	r18, 0x00	; 0
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	07 c0       	rjmp	.+14     	; 0x104e <eMBASCIIReceive+0x34>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    1040:	f9 01       	movw	r30, r18
    1042:	e6 5d       	subi	r30, 0xD6	; 214
    1044:	f9 4f       	sbci	r31, 0xF9	; 249
    1046:	80 81       	ld	r24, Z
    1048:	98 0f       	add	r25, r24
    104a:	41 50       	subi	r20, 0x01	; 1
    104c:	50 40       	sbci	r21, 0x00	; 0
    104e:	2f 5f       	subi	r18, 0xFF	; 255
    1050:	3f 4f       	sbci	r19, 0xFF	; 255
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    1052:	41 15       	cp	r20, r1
    1054:	51 05       	cpc	r21, r1
    1056:	a1 f7       	brne	.-24     	; 0x1040 <eMBASCIIReceive+0x26>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    1058:	99 23       	and	r25, r25
    105a:	89 f4       	brne	.+34     	; 0x107e <eMBASCIIReceive+0x64>
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
    105c:	80 91 2b 06 	lds	r24, 0x062B
    1060:	8c 93       	st	X, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
    1062:	80 91 65 03 	lds	r24, 0x0365
    1066:	90 91 66 03 	lds	r25, 0x0366
    106a:	02 97       	sbiw	r24, 0x02	; 2
    106c:	99 83       	std	Y+1, r25	; 0x01
    106e:	88 83       	st	Y, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
    1070:	8c e2       	ldi	r24, 0x2C	; 44
    1072:	96 e0       	ldi	r25, 0x06	; 6
    1074:	fb 01       	movw	r30, r22
    1076:	91 83       	std	Z+1, r25	; 0x01
    1078:	80 83       	st	Z, r24
    107a:	80 e0       	ldi	r24, 0x00	; 0
    107c:	01 c0       	rjmp	.+2      	; 0x1080 <eMBASCIIReceive+0x66>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    107e:	85 e0       	ldi	r24, 0x05	; 5
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    1080:	78 94       	sei
    return eStatus;
}
    1082:	df 91       	pop	r29
    1084:	cf 91       	pop	r28
    1086:	08 95       	ret

00001088 <xMBASCIITimerT1SExpired>:
}

BOOL
xMBASCIITimerT1SExpired( void )
{
    switch ( eRcvState )
    1088:	80 91 64 03 	lds	r24, 0x0364
    108c:	81 50       	subi	r24, 0x01	; 1
    108e:	82 30       	cpi	r24, 0x02	; 2
    1090:	10 f4       	brcc	.+4      	; 0x1096 <xMBASCIITimerT1SExpired+0xe>
        /* If we have a timeout we go back to the idle state and wait for
         * the next frame.
         */
    case STATE_RX_RCV:
    case STATE_RX_WAIT_EOF:
        eRcvState = STATE_RX_IDLE;
    1092:	10 92 64 03 	sts	0x0364, r1

    default:
        assert( ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_WAIT_EOF ) );
        break;
    }
    vMBPortTimersDisable(  );
    1096:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>

    /* no context switch required. */
    return FALSE;
}
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	08 95       	ret

0000109e <xMBASCIITransmitFSM>:
    return xNeedPoll;
}

BOOL
xMBASCIITransmitFSM( void )
{
    109e:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;
    UCHAR           ucByte;

    assert( eRcvState == STATE_RX_IDLE );
    switch ( eSndState )
    10a0:	80 91 63 03 	lds	r24, 0x0363
    10a4:	82 30       	cpi	r24, 0x02	; 2
    10a6:	c9 f0       	breq	.+50     	; 0x10da <xMBASCIITransmitFSM+0x3c>
    10a8:	83 30       	cpi	r24, 0x03	; 3
    10aa:	38 f4       	brcc	.+14     	; 0x10ba <xMBASCIITransmitFSM+0x1c>
    10ac:	88 23       	and	r24, r24
    10ae:	09 f4       	brne	.+2      	; 0x10b2 <xMBASCIITransmitFSM+0x14>
    10b0:	81 c0       	rjmp	.+258    	; 0x11b4 <__stack+0xb5>
    10b2:	81 30       	cpi	r24, 0x01	; 1
    10b4:	09 f0       	breq	.+2      	; 0x10b8 <xMBASCIITransmitFSM+0x1a>
    10b6:	82 c0       	rjmp	.+260    	; 0x11bc <__stack+0xbd>
    10b8:	07 c0       	rjmp	.+14     	; 0x10c8 <xMBASCIITransmitFSM+0x2a>
    10ba:	83 30       	cpi	r24, 0x03	; 3
    10bc:	09 f4       	brne	.+2      	; 0x10c0 <xMBASCIITransmitFSM+0x22>
    10be:	65 c0       	rjmp	.+202    	; 0x118a <__stack+0x8b>
    10c0:	84 30       	cpi	r24, 0x04	; 4
    10c2:	09 f0       	breq	.+2      	; 0x10c6 <xMBASCIITransmitFSM+0x28>
    10c4:	7b c0       	rjmp	.+246    	; 0x11bc <__stack+0xbd>
    10c6:	69 c0       	rjmp	.+210    	; 0x119a <__stack+0x9b>
    {
        /* Start of transmission. The start of a frame is defined by sending
         * the character ':'. */
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
    10c8:	8a e3       	ldi	r24, 0x3A	; 58
    10ca:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <xMBPortSerialPutByte>
        eSndState = STATE_TX_DATA;
    10ce:	82 e0       	ldi	r24, 0x02	; 2
    10d0:	80 93 63 03 	sts	0x0363, r24
        eBytePos = BYTE_HIGH_NIBBLE;
    10d4:	10 92 67 03 	sts	0x0367, r1
    10d8:	71 c0       	rjmp	.+226    	; 0x11bc <__stack+0xbd>
        /* Send the data block. Each data byte is encoded as a character hex
         * stream with the high nibble sent first and the low nibble sent
         * last. If all data bytes are exhausted we send a '\r' character
         * to end the transmission. */
    case STATE_TX_DATA:
        if( usSndBufferCount > 0 )
    10da:	80 91 6a 03 	lds	r24, 0x036A
    10de:	90 91 6b 03 	lds	r25, 0x036B
    10e2:	89 2b       	or	r24, r25
    10e4:	09 f4       	brne	.+2      	; 0x10e8 <xMBASCIITransmitFSM+0x4a>
    10e6:	4c c0       	rjmp	.+152    	; 0x1180 <__stack+0x81>
        {
            switch ( eBytePos )
    10e8:	80 91 67 03 	lds	r24, 0x0367
    10ec:	88 23       	and	r24, r24
    10ee:	21 f0       	breq	.+8      	; 0x10f8 <xMBASCIITransmitFSM+0x5a>
    10f0:	81 30       	cpi	r24, 0x01	; 1
    10f2:	09 f0       	breq	.+2      	; 0x10f6 <xMBASCIITransmitFSM+0x58>
    10f4:	63 c0       	rjmp	.+198    	; 0x11bc <__stack+0xbd>
    10f6:	1a c0       	rjmp	.+52     	; 0x112c <__stack+0x2d>
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
    10f8:	e0 91 68 03 	lds	r30, 0x0368
    10fc:	f0 91 69 03 	lds	r31, 0x0369
    1100:	e0 81       	ld	r30, Z
    1102:	e2 95       	swap	r30
    1104:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    1106:	ea 30       	cpi	r30, 0x0A	; 10
    1108:	18 f4       	brcc	.+6      	; 0x1110 <__stack+0x11>
    {
        return ( UCHAR )( '0' + ucByte );
    110a:	8e 2f       	mov	r24, r30
    110c:	80 5d       	subi	r24, 0xD0	; 208
    110e:	08 c0       	rjmp	.+16     	; 0x1120 <__stack+0x21>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    1110:	8e 2f       	mov	r24, r30
    1112:	8a 50       	subi	r24, 0x0A	; 10
    1114:	86 30       	cpi	r24, 0x06	; 6
    1116:	10 f0       	brcs	.+4      	; 0x111c <__stack+0x1d>
    1118:	80 e3       	ldi	r24, 0x30	; 48
    111a:	02 c0       	rjmp	.+4      	; 0x1120 <__stack+0x21>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    111c:	8e 2f       	mov	r24, r30
    111e:	89 5c       	subi	r24, 0xC9	; 201
        {
            switch ( eBytePos )
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
    1120:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <xMBPortSerialPutByte>
                eBytePos = BYTE_LOW_NIBBLE;
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	80 93 67 03 	sts	0x0367, r24
    112a:	48 c0       	rjmp	.+144    	; 0x11bc <__stack+0xbd>
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
    112c:	e0 91 68 03 	lds	r30, 0x0368
    1130:	f0 91 69 03 	lds	r31, 0x0369
    1134:	e0 81       	ld	r30, Z
    1136:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    1138:	ea 30       	cpi	r30, 0x0A	; 10
    113a:	18 f4       	brcc	.+6      	; 0x1142 <__stack+0x43>
    {
        return ( UCHAR )( '0' + ucByte );
    113c:	8e 2f       	mov	r24, r30
    113e:	80 5d       	subi	r24, 0xD0	; 208
    1140:	08 c0       	rjmp	.+16     	; 0x1152 <__stack+0x53>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    1142:	8e 2f       	mov	r24, r30
    1144:	8a 50       	subi	r24, 0x0A	; 10
    1146:	86 30       	cpi	r24, 0x06	; 6
    1148:	10 f0       	brcs	.+4      	; 0x114e <__stack+0x4f>
    114a:	80 e3       	ldi	r24, 0x30	; 48
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <__stack+0x53>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    114e:	8e 2f       	mov	r24, r30
    1150:	89 5c       	subi	r24, 0xC9	; 201
                eBytePos = BYTE_LOW_NIBBLE;
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
    1152:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <xMBPortSerialPutByte>
                pucSndBufferCur++;
    1156:	80 91 68 03 	lds	r24, 0x0368
    115a:	90 91 69 03 	lds	r25, 0x0369
    115e:	01 96       	adiw	r24, 0x01	; 1
    1160:	90 93 69 03 	sts	0x0369, r25
    1164:	80 93 68 03 	sts	0x0368, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    1168:	10 92 67 03 	sts	0x0367, r1
                usSndBufferCount--;
    116c:	80 91 6a 03 	lds	r24, 0x036A
    1170:	90 91 6b 03 	lds	r25, 0x036B
    1174:	01 97       	sbiw	r24, 0x01	; 1
    1176:	90 93 6b 03 	sts	0x036B, r25
    117a:	80 93 6a 03 	sts	0x036A, r24
    117e:	1e c0       	rjmp	.+60     	; 0x11bc <__stack+0xbd>
                break;
            }
        }
        else
        {
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
    1180:	8d e0       	ldi	r24, 0x0D	; 13
    1182:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <xMBPortSerialPutByte>
            eSndState = STATE_TX_END;
    1186:	83 e0       	ldi	r24, 0x03	; 3
    1188:	05 c0       	rjmp	.+10     	; 0x1194 <__stack+0x95>
        }
        break;

        /* Finish the frame by sending a LF character. */
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
    118a:	80 91 6c 03 	lds	r24, 0x036C
    118e:	0e 94 94 0e 	call	0x1d28	; 0x1d28 <xMBPortSerialPutByte>
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
    1192:	84 e0       	ldi	r24, 0x04	; 4
    1194:	80 93 63 03 	sts	0x0363, r24
    1198:	11 c0       	rjmp	.+34     	; 0x11bc <__stack+0xbd>
        break;

        /* Notify the task which called eMBASCIISend that the frame has
         * been sent. */
    case STATE_TX_NOTIFY:
        eSndState = STATE_TX_IDLE;
    119a:	10 92 63 03 	sts	0x0363, r1
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    119e:	83 e0       	ldi	r24, 0x03	; 3
    11a0:	0e 94 75 0d 	call	0x1aea	; 0x1aea <xMBPortEventPost>
    11a4:	18 2f       	mov	r17, r24

        /* Disable transmitter. This prevents another transmit buffer
         * empty interrupt. */
        vMBPortSerialEnable( TRUE, FALSE );
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	60 e0       	ldi	r22, 0x00	; 0
    11aa:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
        eSndState = STATE_TX_IDLE;
    11ae:	10 92 63 03 	sts	0x0363, r1
    11b2:	05 c0       	rjmp	.+10     	; 0x11be <__stack+0xbf>

        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	60 e0       	ldi	r22, 0x00	; 0
    11b8:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
    11bc:	10 e0       	ldi	r17, 0x00	; 0
        break;
    }

    return xNeedPoll;
}
    11be:	81 2f       	mov	r24, r17
    11c0:	1f 91       	pop	r17
    11c2:	08 95       	ret

000011c4 <eMBASCIISend>:
    return eStatus;
}

eMBErrorCode
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    11c4:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    UCHAR           usLRC;

    ENTER_CRITICAL_SECTION(  );
    11c6:	f8 94       	cli
    /* Check if the receiver is still in idle state. If not we where too
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    11c8:	80 91 64 03 	lds	r24, 0x0364
    11cc:	88 23       	and	r24, r24
    11ce:	11 f0       	breq	.+4      	; 0x11d4 <eMBASCIISend+0x10>
    11d0:	85 e0       	ldi	r24, 0x05	; 5
    11d2:	3a c0       	rjmp	.+116    	; 0x1248 <eMBASCIISend+0x84>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    11d4:	fb 01       	movw	r30, r22
    11d6:	31 97       	sbiw	r30, 0x01	; 1
    11d8:	f0 93 69 03 	sts	0x0369, r31
    11dc:	e0 93 68 03 	sts	0x0368, r30
        usSndBufferCount = 1;
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	90 93 6b 03 	sts	0x036B, r25
    11e8:	80 93 6a 03 	sts	0x036A, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    11ec:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
    11ee:	80 91 6a 03 	lds	r24, 0x036A
    11f2:	90 91 6b 03 	lds	r25, 0x036B
    11f6:	84 0f       	add	r24, r20
    11f8:	95 1f       	adc	r25, r21
    11fa:	90 93 6b 03 	sts	0x036B, r25
    11fe:	80 93 6a 03 	sts	0x036A, r24

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    1202:	20 91 6a 03 	lds	r18, 0x036A
    1206:	30 91 6b 03 	lds	r19, 0x036B
    120a:	40 e0       	ldi	r20, 0x00	; 0
    120c:	04 c0       	rjmp	.+8      	; 0x1216 <eMBASCIISend+0x52>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    120e:	81 91       	ld	r24, Z+
    1210:	48 0f       	add	r20, r24
    1212:	21 50       	subi	r18, 0x01	; 1
    1214:	30 40       	sbci	r19, 0x00	; 0
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    1216:	21 15       	cp	r18, r1
    1218:	31 05       	cpc	r19, r1
    121a:	c9 f7       	brne	.-14     	; 0x120e <eMBASCIISend+0x4a>
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
    121c:	41 95       	neg	r20
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucASCIIBuf[usSndBufferCount++] = usLRC;
    121e:	80 91 6a 03 	lds	r24, 0x036A
    1222:	90 91 6b 03 	lds	r25, 0x036B
    1226:	fc 01       	movw	r30, r24
    1228:	e5 5d       	subi	r30, 0xD5	; 213
    122a:	f9 4f       	sbci	r31, 0xF9	; 249
    122c:	40 83       	st	Z, r20
    122e:	01 96       	adiw	r24, 0x01	; 1
    1230:	90 93 6b 03 	sts	0x036B, r25
    1234:	80 93 6a 03 	sts	0x036A, r24

        /* Activate the transmitter. */
        eSndState = STATE_TX_START;
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	80 93 63 03 	sts	0x0363, r24
        vMBPortSerialEnable( FALSE, TRUE );
    123e:	80 e0       	ldi	r24, 0x00	; 0
    1240:	61 e0       	ldi	r22, 0x01	; 1
    1242:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
    1246:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    1248:	78 94       	sei
    return eStatus;
}
    124a:	08 95       	ret

0000124c <eMBASCIIStop>:
}

void
eMBASCIIStop( void )
{
    ENTER_CRITICAL_SECTION(  );
    124c:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
    124e:	80 e0       	ldi	r24, 0x00	; 0
    1250:	60 e0       	ldi	r22, 0x00	; 0
    1252:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
    1256:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
    125a:	78 94       	sei
}
    125c:	08 95       	ret

0000125e <eMBASCIIStart>:
}

void
eMBASCIIStart( void )
{
    ENTER_CRITICAL_SECTION(  );
    125e:	f8 94       	cli
    vMBPortSerialEnable( TRUE, FALSE );
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	60 e0       	ldi	r22, 0x00	; 0
    1264:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>
    eRcvState = STATE_RX_IDLE;
    1268:	10 92 64 03 	sts	0x0364, r1
    EXIT_CRITICAL_SECTION(  );
    126c:	78 94       	sei

    /* No special startup required for ASCII. */
    ( void )xMBPortEventPost( EV_READY );
    126e:	80 e0       	ldi	r24, 0x00	; 0
    1270:	0e 94 75 0d 	call	0x1aea	; 0x1aea <xMBPortEventPost>
}
    1274:	08 95       	ret

00001276 <xMBASCIIReceiveFSM>:
    return eStatus;
}

BOOL
xMBASCIIReceiveFSM( void )
{
    1276:	df 93       	push	r29
    1278:	cf 93       	push	r28
    127a:	0f 92       	push	r0
    127c:	cd b7       	in	r28, 0x3d	; 61
    127e:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;
    UCHAR           ucResult;

    assert( eSndState == STATE_TX_IDLE );

    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    1280:	ce 01       	movw	r24, r28
    1282:	01 96       	adiw	r24, 0x01	; 1
    1284:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <xMBPortSerialGetByte>
    switch ( eRcvState )
    1288:	80 91 64 03 	lds	r24, 0x0364
    128c:	81 30       	cpi	r24, 0x01	; 1
    128e:	39 f0       	breq	.+14     	; 0x129e <xMBASCIIReceiveFSM+0x28>
    1290:	81 30       	cpi	r24, 0x01	; 1
    1292:	08 f4       	brcc	.+2      	; 0x1296 <xMBASCIIReceiveFSM+0x20>
    1294:	75 c0       	rjmp	.+234    	; 0x1380 <xMBASCIIReceiveFSM+0x10a>
    1296:	82 30       	cpi	r24, 0x02	; 2
    1298:	09 f0       	breq	.+2      	; 0x129c <xMBASCIIReceiveFSM+0x26>
    129a:	80 c0       	rjmp	.+256    	; 0x139c <xMBASCIIReceiveFSM+0x126>
    129c:	53 c0       	rjmp	.+166    	; 0x1344 <xMBASCIIReceiveFSM+0xce>
         * block. Other characters are part of the data block and their
         * ASCII value is converted back to a binary representation.
         */
    case STATE_RX_RCV:
        /* Enable timer for character timeout. */
        vMBPortTimersEnable(  );
    129e:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <vMBPortTimersEnable>
        if( ucByte == ':' )
    12a2:	99 81       	ldd	r25, Y+1	; 0x01
    12a4:	9a 33       	cpi	r25, 0x3A	; 58
    12a6:	39 f4       	brne	.+14     	; 0x12b6 <xMBASCIIReceiveFSM+0x40>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
    12a8:	10 92 67 03 	sts	0x0367, r1
            usRcvBufferPos = 0;
    12ac:	10 92 66 03 	sts	0x0366, r1
    12b0:	10 92 65 03 	sts	0x0365, r1
    12b4:	73 c0       	rjmp	.+230    	; 0x139c <xMBASCIIReceiveFSM+0x126>
        }
        else if( ucByte == MB_ASCII_DEFAULT_CR )
    12b6:	9d 30       	cpi	r25, 0x0D	; 13
    12b8:	11 f4       	brne	.+4      	; 0x12be <xMBASCIIReceiveFSM+0x48>
        {
            eRcvState = STATE_RX_WAIT_EOF;
    12ba:	82 e0       	ldi	r24, 0x02	; 2
    12bc:	6d c0       	rjmp	.+218    	; 0x1398 <xMBASCIIReceiveFSM+0x122>


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
    12be:	29 2f       	mov	r18, r25
    12c0:	20 53       	subi	r18, 0x30	; 48
    12c2:	2a 30       	cpi	r18, 0x0A	; 10
    12c4:	40 f0       	brcs	.+16     	; 0x12d6 <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
    12c6:	89 2f       	mov	r24, r25
    12c8:	81 54       	subi	r24, 0x41	; 65
    12ca:	86 30       	cpi	r24, 0x06	; 6
    12cc:	10 f0       	brcs	.+4      	; 0x12d2 <xMBASCIIReceiveFSM+0x5c>
    12ce:	2f ef       	ldi	r18, 0xFF	; 255
    12d0:	02 c0       	rjmp	.+4      	; 0x12d6 <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    12d2:	29 2f       	mov	r18, r25
    12d4:	27 53       	subi	r18, 0x37	; 55
            eRcvState = STATE_RX_WAIT_EOF;
        }
        else
        {
            ucResult = prvucMBCHAR2BIN( ucByte );
            switch ( eBytePos )
    12d6:	80 91 67 03 	lds	r24, 0x0367
    12da:	88 23       	and	r24, r24
    12dc:	21 f0       	breq	.+8      	; 0x12e6 <xMBASCIIReceiveFSM+0x70>
    12de:	81 30       	cpi	r24, 0x01	; 1
    12e0:	09 f0       	breq	.+2      	; 0x12e4 <xMBASCIIReceiveFSM+0x6e>
    12e2:	5c c0       	rjmp	.+184    	; 0x139c <xMBASCIIReceiveFSM+0x126>
    12e4:	1a c0       	rjmp	.+52     	; 0x131a <xMBASCIIReceiveFSM+0xa4>
            {
                /* High nibble of the byte comes first. We check for
                 * a buffer overflow here. */
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    12e6:	80 91 65 03 	lds	r24, 0x0365
    12ea:	90 91 66 03 	lds	r25, 0x0366
    12ee:	8f 3f       	cpi	r24, 0xFF	; 255
    12f0:	91 05       	cpc	r25, r1
    12f2:	09 f0       	breq	.+2      	; 0x12f6 <xMBASCIIReceiveFSM+0x80>
    12f4:	68 f4       	brcc	.+26     	; 0x1310 <xMBASCIIReceiveFSM+0x9a>
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
    12f6:	e0 91 65 03 	lds	r30, 0x0365
    12fa:	f0 91 66 03 	lds	r31, 0x0366
    12fe:	e5 5d       	subi	r30, 0xD5	; 213
    1300:	f9 4f       	sbci	r31, 0xF9	; 249
    1302:	22 95       	swap	r18
    1304:	20 7f       	andi	r18, 0xF0	; 240
    1306:	20 83       	st	Z, r18
                    eBytePos = BYTE_LOW_NIBBLE;
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	80 93 67 03 	sts	0x0367, r24
    130e:	46 c0       	rjmp	.+140    	; 0x139c <xMBASCIIReceiveFSM+0x126>
                }
                else
                {
                    /* not handled in Modbus specification but seems
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
    1310:	10 92 64 03 	sts	0x0364, r1
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
    1314:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>
    1318:	41 c0       	rjmp	.+130    	; 0x139c <xMBASCIIReceiveFSM+0x126>
                }
                break;

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
    131a:	e0 91 65 03 	lds	r30, 0x0365
    131e:	f0 91 66 03 	lds	r31, 0x0366
    1322:	e5 5d       	subi	r30, 0xD5	; 213
    1324:	f9 4f       	sbci	r31, 0xF9	; 249
    1326:	80 81       	ld	r24, Z
    1328:	28 2b       	or	r18, r24
    132a:	20 83       	st	Z, r18
                usRcvBufferPos++;
    132c:	80 91 65 03 	lds	r24, 0x0365
    1330:	90 91 66 03 	lds	r25, 0x0366
    1334:	01 96       	adiw	r24, 0x01	; 1
    1336:	90 93 66 03 	sts	0x0366, r25
    133a:	80 93 65 03 	sts	0x0365, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    133e:	10 92 67 03 	sts	0x0367, r1
    1342:	2c c0       	rjmp	.+88     	; 0x139c <xMBASCIIReceiveFSM+0x126>
            }
        }
        break;

    case STATE_RX_WAIT_EOF:
        if( ucByte == ucMBLFCharacter )
    1344:	99 81       	ldd	r25, Y+1	; 0x01
    1346:	80 91 6c 03 	lds	r24, 0x036C
    134a:	98 17       	cp	r25, r24
    134c:	41 f4       	brne	.+16     	; 0x135e <xMBASCIIReceiveFSM+0xe8>
        {
            /* Disable character timeout timer because all characters are
             * received. */
            vMBPortTimersDisable(  );
    134e:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>
            /* Receiver is again in idle state. */
            eRcvState = STATE_RX_IDLE;
    1352:	10 92 64 03 	sts	0x0364, r1

            /* Notify the caller of eMBASCIIReceive that a new frame
             * was received. */
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    1356:	81 e0       	ldi	r24, 0x01	; 1
    1358:	0e 94 75 0d 	call	0x1aea	; 0x1aea <xMBPortEventPost>
    135c:	20 c0       	rjmp	.+64     	; 0x139e <xMBASCIIReceiveFSM+0x128>
        }
        else if( ucByte == ':' )
    135e:	9a 33       	cpi	r25, 0x3A	; 58
    1360:	61 f4       	brne	.+24     	; 0x137a <xMBASCIIReceiveFSM+0x104>
        {
            /* Empty receive buffer and back to receive state. */
            eBytePos = BYTE_HIGH_NIBBLE;
    1362:	10 92 67 03 	sts	0x0367, r1
            usRcvBufferPos = 0;
    1366:	10 92 66 03 	sts	0x0366, r1
    136a:	10 92 65 03 	sts	0x0365, r1
            eRcvState = STATE_RX_RCV;
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	80 93 64 03 	sts	0x0364, r24

            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    1374:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <vMBPortTimersEnable>
    1378:	11 c0       	rjmp	.+34     	; 0x139c <xMBASCIIReceiveFSM+0x126>
        }
        else
        {
            /* Frame is not okay. Delete entire frame. */
            eRcvState = STATE_RX_IDLE;
    137a:	10 92 64 03 	sts	0x0364, r1
    137e:	0e c0       	rjmp	.+28     	; 0x139c <xMBASCIIReceiveFSM+0x126>
        }
        break;

    case STATE_RX_IDLE:
        if( ucByte == ':' )
    1380:	89 81       	ldd	r24, Y+1	; 0x01
    1382:	8a 33       	cpi	r24, 0x3A	; 58
    1384:	59 f4       	brne	.+22     	; 0x139c <xMBASCIIReceiveFSM+0x126>
        {
            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    1386:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <vMBPortTimersEnable>
            /* Reset the input buffers to store the frame. */
            usRcvBufferPos = 0;;
    138a:	10 92 66 03 	sts	0x0366, r1
    138e:	10 92 65 03 	sts	0x0365, r1
            eBytePos = BYTE_HIGH_NIBBLE;
    1392:	10 92 67 03 	sts	0x0367, r1
            eRcvState = STATE_RX_RCV;
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	80 93 64 03 	sts	0x0364, r24
    139c:	80 e0       	ldi	r24, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
    139e:	0f 90       	pop	r0
    13a0:	cf 91       	pop	r28
    13a2:	df 91       	pop	r29
    13a4:	08 95       	ret

000013a6 <eMBASCIIInit>:
static volatile UCHAR ucMBLFCharacter;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    13a6:	0f 93       	push	r16
    13a8:	86 2f       	mov	r24, r22
    eMBErrorCode    eStatus = MB_ENOERR;
    ( void )ucSlaveAddress;
    
    ENTER_CRITICAL_SECTION(  );
    13aa:	f8 94       	cli
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
    13ac:	9a e0       	ldi	r25, 0x0A	; 10
    13ae:	90 93 6c 03 	sts	0x036C, r25

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
    13b2:	ba 01       	movw	r22, r20
    13b4:	a9 01       	movw	r20, r18
    13b6:	27 e0       	ldi	r18, 0x07	; 7
    13b8:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <xMBPortSerialInit>
    13bc:	81 30       	cpi	r24, 0x01	; 1
    13be:	41 f4       	brne	.+16     	; 0x13d0 <eMBASCIIInit+0x2a>
    {
        eStatus = MB_EPORTERR;
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
    13c0:	80 e2       	ldi	r24, 0x20	; 32
    13c2:	9e e4       	ldi	r25, 0x4E	; 78
    13c4:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <xMBPortTimersInit>
    13c8:	81 30       	cpi	r24, 0x01	; 1
    13ca:	11 f4       	brne	.+4      	; 0x13d0 <eMBASCIIInit+0x2a>
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	01 c0       	rjmp	.+2      	; 0x13d2 <eMBASCIIInit+0x2c>
    13d0:	83 e0       	ldi	r24, 0x03	; 3
    {
        eStatus = MB_EPORTERR;
    }

    EXIT_CRITICAL_SECTION(  );
    13d2:	78 94       	sei

    return eStatus;
}
    13d4:	0f 91       	pop	r16
    13d6:	08 95       	ret

000013d8 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    13d8:	cf 93       	push	r28
    13da:	df 93       	push	r29
    13dc:	fc 01       	movw	r30, r24
    13de:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    13e0:	88 81       	ld	r24, Y
    13e2:	99 81       	ldd	r25, Y+1	; 0x01
    13e4:	06 97       	sbiw	r24, 0x06	; 6
    13e6:	c0 f1       	brcs	.+112    	; 0x1458 <eMBFuncWriteMultipleCoils+0x80>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    13e8:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    13ea:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    13ec:	93 81       	ldd	r25, Z+3	; 0x03
    13ee:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    13f0:	24 81       	ldd	r18, Z+4	; 0x04
    13f2:	42 2f       	mov	r20, r18
    13f4:	50 e0       	ldi	r21, 0x00	; 0
    13f6:	48 2b       	or	r20, r24
    13f8:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    13fa:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    13fc:	ca 01       	movw	r24, r20
    13fe:	87 70       	andi	r24, 0x07	; 7
    1400:	90 70       	andi	r25, 0x00	; 0
    1402:	ba 01       	movw	r22, r20
    1404:	23 e0       	ldi	r18, 0x03	; 3
    1406:	76 95       	lsr	r23
    1408:	67 95       	ror	r22
    140a:	2a 95       	dec	r18
    140c:	e1 f7       	brne	.-8      	; 0x1406 <eMBFuncWriteMultipleCoils+0x2e>
    140e:	89 2b       	or	r24, r25
    1410:	19 f0       	breq	.+6      	; 0x1418 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    1412:	26 2f       	mov	r18, r22
    1414:	2f 5f       	subi	r18, 0xFF	; 255
    1416:	01 c0       	rjmp	.+2      	; 0x141a <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    1418:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    141a:	ca 01       	movw	r24, r20
    141c:	01 97       	sbiw	r24, 0x01	; 1
    141e:	80 5b       	subi	r24, 0xB0	; 176
    1420:	97 40       	sbci	r25, 0x07	; 7
    1422:	d0 f4       	brcc	.+52     	; 0x1458 <eMBFuncWriteMultipleCoils+0x80>
    1424:	23 17       	cp	r18, r19
    1426:	c1 f4       	brne	.+48     	; 0x1458 <eMBFuncWriteMultipleCoils+0x80>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1428:	7a 2f       	mov	r23, r26
    142a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    142c:	8b 2f       	mov	r24, r27
    142e:	90 e0       	ldi	r25, 0x00	; 0
    1430:	68 2b       	or	r22, r24
    1432:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    1434:	6f 5f       	subi	r22, 0xFF	; 255
    1436:	7f 4f       	sbci	r23, 0xFF	; 255
    1438:	cf 01       	movw	r24, r30
    143a:	06 96       	adiw	r24, 0x06	; 6
    143c:	21 e0       	ldi	r18, 0x01	; 1
    143e:	0e 94 39 03 	call	0x672	; 0x672 <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1442:	88 23       	and	r24, r24
    1444:	19 f0       	breq	.+6      	; 0x144c <eMBFuncWriteMultipleCoils+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1446:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    144a:	07 c0       	rjmp	.+14     	; 0x145a <eMBFuncWriteMultipleCoils+0x82>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    144c:	85 e0       	ldi	r24, 0x05	; 5
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	99 83       	std	Y+1, r25	; 0x01
    1452:	88 83       	st	Y, r24
    1454:	80 e0       	ldi	r24, 0x00	; 0
    1456:	01 c0       	rjmp	.+2      	; 0x145a <eMBFuncWriteMultipleCoils+0x82>
    1458:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    145a:	df 91       	pop	r29
    145c:	cf 91       	pop	r28
    145e:	08 95       	ret

00001460 <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    1460:	df 93       	push	r29
    1462:	cf 93       	push	r28
    1464:	00 d0       	rcall	.+0      	; 0x1466 <eMBFuncWriteCoil+0x6>
    1466:	cd b7       	in	r28, 0x3d	; 61
    1468:	de b7       	in	r29, 0x3e	; 62
    146a:	dc 01       	movw	r26, r24
    146c:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    146e:	80 81       	ld	r24, Z
    1470:	91 81       	ldd	r25, Z+1	; 0x01
    1472:	05 97       	sbiw	r24, 0x05	; 5
    1474:	61 f5       	brne	.+88     	; 0x14ce <eMBFuncWriteCoil+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    1476:	11 96       	adiw	r26, 0x01	; 1
    1478:	2c 91       	ld	r18, X
    147a:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    147c:	12 96       	adiw	r26, 0x02	; 2
    147e:	3c 91       	ld	r19, X
    1480:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    1482:	14 96       	adiw	r26, 0x04	; 4
    1484:	8c 91       	ld	r24, X
    1486:	14 97       	sbiw	r26, 0x04	; 4
    1488:	88 23       	and	r24, r24
    148a:	09 f5       	brne	.+66     	; 0x14ce <eMBFuncWriteCoil+0x6e>
    148c:	13 96       	adiw	r26, 0x03	; 3
    148e:	9c 91       	ld	r25, X
    1490:	89 2f       	mov	r24, r25
    1492:	81 50       	subi	r24, 0x01	; 1
    1494:	8e 3f       	cpi	r24, 0xFE	; 254
    1496:	d8 f0       	brcs	.+54     	; 0x14ce <eMBFuncWriteCoil+0x6e>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    1498:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    149a:	9f 3f       	cpi	r25, 0xFF	; 255
    149c:	19 f4       	brne	.+6      	; 0x14a4 <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    149e:	81 e0       	ldi	r24, 0x01	; 1
    14a0:	89 83       	std	Y+1, r24	; 0x01
    14a2:	01 c0       	rjmp	.+2      	; 0x14a6 <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    14a4:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    14a6:	72 2f       	mov	r23, r18
    14a8:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    14aa:	83 2f       	mov	r24, r19
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	68 2b       	or	r22, r24
    14b0:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    14b2:	6f 5f       	subi	r22, 0xFF	; 255
    14b4:	7f 4f       	sbci	r23, 0xFF	; 255
    14b6:	ce 01       	movw	r24, r28
    14b8:	01 96       	adiw	r24, 0x01	; 1
    14ba:	41 e0       	ldi	r20, 0x01	; 1
    14bc:	50 e0       	ldi	r21, 0x00	; 0
    14be:	21 e0       	ldi	r18, 0x01	; 1
    14c0:	0e 94 39 03 	call	0x672	; 0x672 <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    14c4:	88 23       	and	r24, r24
    14c6:	21 f0       	breq	.+8      	; 0x14d0 <eMBFuncWriteCoil+0x70>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    14c8:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    14cc:	01 c0       	rjmp	.+2      	; 0x14d0 <eMBFuncWriteCoil+0x70>
    14ce:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    14d0:	0f 90       	pop	r0
    14d2:	0f 90       	pop	r0
    14d4:	cf 91       	pop	r28
    14d6:	df 91       	pop	r29
    14d8:	08 95       	ret

000014da <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    14da:	0f 93       	push	r16
    14dc:	1f 93       	push	r17
    14de:	cf 93       	push	r28
    14e0:	df 93       	push	r29
    14e2:	fc 01       	movw	r30, r24
    14e4:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    14e6:	88 81       	ld	r24, Y
    14e8:	99 81       	ldd	r25, Y+1	; 0x01
    14ea:	05 97       	sbiw	r24, 0x05	; 5
    14ec:	09 f0       	breq	.+2      	; 0x14f0 <eMBFuncReadCoils+0x16>
    14ee:	47 c0       	rjmp	.+142    	; 0x157e <eMBFuncReadCoils+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    14f0:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    14f2:	df 01       	movw	r26, r30
    14f4:	12 96       	adiw	r26, 0x02	; 2
    14f6:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    14f8:	93 81       	ldd	r25, Z+3	; 0x03
    14fa:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    14fc:	24 81       	ldd	r18, Z+4	; 0x04
    14fe:	42 2f       	mov	r20, r18
    1500:	50 e0       	ldi	r21, 0x00	; 0
    1502:	48 2b       	or	r20, r24
    1504:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    1506:	ca 01       	movw	r24, r20
    1508:	01 97       	sbiw	r24, 0x01	; 1
    150a:	8f 5c       	subi	r24, 0xCF	; 207
    150c:	97 40       	sbci	r25, 0x07	; 7
    150e:	b8 f5       	brcc	.+110    	; 0x157e <eMBFuncReadCoils+0xa4>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1510:	19 82       	std	Y+1, r1	; 0x01
    1512:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    1514:	81 e0       	ldi	r24, 0x01	; 1
    1516:	80 83       	st	Z, r24
            *usLen += 1;
    1518:	88 81       	ld	r24, Y
    151a:	99 81       	ldd	r25, Y+1	; 0x01
    151c:	01 96       	adiw	r24, 0x01	; 1
    151e:	99 83       	std	Y+1, r25	; 0x01
    1520:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    1522:	ca 01       	movw	r24, r20
    1524:	87 70       	andi	r24, 0x07	; 7
    1526:	90 70       	andi	r25, 0x00	; 0
    1528:	ba 01       	movw	r22, r20
    152a:	13 e0       	ldi	r17, 0x03	; 3
    152c:	76 95       	lsr	r23
    152e:	67 95       	ror	r22
    1530:	1a 95       	dec	r17
    1532:	e1 f7       	brne	.-8      	; 0x152c <eMBFuncReadCoils+0x52>
    1534:	89 2b       	or	r24, r25
    1536:	19 f0       	breq	.+6      	; 0x153e <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    1538:	16 2f       	mov	r17, r22
    153a:	1f 5f       	subi	r17, 0xFF	; 255
    153c:	01 c0       	rjmp	.+2      	; 0x1540 <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    153e:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    1540:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    1542:	88 81       	ld	r24, Y
    1544:	99 81       	ldd	r25, Y+1	; 0x01
    1546:	01 96       	adiw	r24, 0x01	; 1
    1548:	99 83       	std	Y+1, r25	; 0x01
    154a:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    154c:	70 2f       	mov	r23, r16
    154e:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1550:	83 2f       	mov	r24, r19
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	68 2b       	or	r22, r24
    1556:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    1558:	6f 5f       	subi	r22, 0xFF	; 255
    155a:	7f 4f       	sbci	r23, 0xFF	; 255
    155c:	cd 01       	movw	r24, r26
    155e:	20 e0       	ldi	r18, 0x00	; 0
    1560:	0e 94 39 03 	call	0x672	; 0x672 <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1564:	88 23       	and	r24, r24
    1566:	19 f0       	breq	.+6      	; 0x156e <eMBFuncReadCoils+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1568:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    156c:	09 c0       	rjmp	.+18     	; 0x1580 <eMBFuncReadCoils+0xa6>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    156e:	88 81       	ld	r24, Y
    1570:	99 81       	ldd	r25, Y+1	; 0x01
    1572:	81 0f       	add	r24, r17
    1574:	91 1d       	adc	r25, r1
    1576:	99 83       	std	Y+1, r25	; 0x01
    1578:	88 83       	st	Y, r24
    157a:	80 e0       	ldi	r24, 0x00	; 0
    157c:	01 c0       	rjmp	.+2      	; 0x1580 <eMBFuncReadCoils+0xa6>
    157e:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1580:	df 91       	pop	r29
    1582:	cf 91       	pop	r28
    1584:	1f 91       	pop	r17
    1586:	0f 91       	pop	r16
    1588:	08 95       	ret

0000158a <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    158a:	0f 93       	push	r16
    158c:	1f 93       	push	r17
    158e:	cf 93       	push	r28
    1590:	df 93       	push	r29
    1592:	fc 01       	movw	r30, r24
    1594:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    1596:	88 81       	ld	r24, Y
    1598:	99 81       	ldd	r25, Y+1	; 0x01
    159a:	05 97       	sbiw	r24, 0x05	; 5
    159c:	09 f0       	breq	.+2      	; 0x15a0 <eMBFuncReadDiscreteInputs+0x16>
    159e:	46 c0       	rjmp	.+140    	; 0x162c <eMBFuncReadDiscreteInputs+0xa2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    15a0:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    15a2:	df 01       	movw	r26, r30
    15a4:	12 96       	adiw	r26, 0x02	; 2
    15a6:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    15a8:	93 81       	ldd	r25, Z+3	; 0x03
    15aa:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    15ac:	24 81       	ldd	r18, Z+4	; 0x04
    15ae:	42 2f       	mov	r20, r18
    15b0:	50 e0       	ldi	r21, 0x00	; 0
    15b2:	48 2b       	or	r20, r24
    15b4:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    15b6:	ca 01       	movw	r24, r20
    15b8:	01 97       	sbiw	r24, 0x01	; 1
    15ba:	8f 5c       	subi	r24, 0xCF	; 207
    15bc:	97 40       	sbci	r25, 0x07	; 7
    15be:	b0 f5       	brcc	.+108    	; 0x162c <eMBFuncReadDiscreteInputs+0xa2>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    15c0:	19 82       	std	Y+1, r1	; 0x01
    15c2:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    15c4:	82 e0       	ldi	r24, 0x02	; 2
    15c6:	80 83       	st	Z, r24
            *usLen += 1;
    15c8:	88 81       	ld	r24, Y
    15ca:	99 81       	ldd	r25, Y+1	; 0x01
    15cc:	01 96       	adiw	r24, 0x01	; 1
    15ce:	99 83       	std	Y+1, r25	; 0x01
    15d0:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    15d2:	ca 01       	movw	r24, r20
    15d4:	87 70       	andi	r24, 0x07	; 7
    15d6:	90 70       	andi	r25, 0x00	; 0
    15d8:	ba 01       	movw	r22, r20
    15da:	23 e0       	ldi	r18, 0x03	; 3
    15dc:	76 95       	lsr	r23
    15de:	67 95       	ror	r22
    15e0:	2a 95       	dec	r18
    15e2:	e1 f7       	brne	.-8      	; 0x15dc <eMBFuncReadDiscreteInputs+0x52>
    15e4:	89 2b       	or	r24, r25
    15e6:	19 f0       	breq	.+6      	; 0x15ee <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    15e8:	16 2f       	mov	r17, r22
    15ea:	1f 5f       	subi	r17, 0xFF	; 255
    15ec:	01 c0       	rjmp	.+2      	; 0x15f0 <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    15ee:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    15f0:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    15f2:	88 81       	ld	r24, Y
    15f4:	99 81       	ldd	r25, Y+1	; 0x01
    15f6:	01 96       	adiw	r24, 0x01	; 1
    15f8:	99 83       	std	Y+1, r25	; 0x01
    15fa:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    15fc:	70 2f       	mov	r23, r16
    15fe:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1600:	83 2f       	mov	r24, r19
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	68 2b       	or	r22, r24
    1606:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    1608:	6f 5f       	subi	r22, 0xFF	; 255
    160a:	7f 4f       	sbci	r23, 0xFF	; 255
    160c:	cd 01       	movw	r24, r26
    160e:	0e 94 fd 02 	call	0x5fa	; 0x5fa <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1612:	88 23       	and	r24, r24
    1614:	19 f0       	breq	.+6      	; 0x161c <eMBFuncReadDiscreteInputs+0x92>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1616:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    161a:	09 c0       	rjmp	.+18     	; 0x162e <eMBFuncReadDiscreteInputs+0xa4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    161c:	88 81       	ld	r24, Y
    161e:	99 81       	ldd	r25, Y+1	; 0x01
    1620:	81 0f       	add	r24, r17
    1622:	91 1d       	adc	r25, r1
    1624:	99 83       	std	Y+1, r25	; 0x01
    1626:	88 83       	st	Y, r24
    1628:	80 e0       	ldi	r24, 0x00	; 0
    162a:	01 c0       	rjmp	.+2      	; 0x162e <eMBFuncReadDiscreteInputs+0xa4>
    162c:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    162e:	df 91       	pop	r29
    1630:	cf 91       	pop	r28
    1632:	1f 91       	pop	r17
    1634:	0f 91       	pop	r16
    1636:	08 95       	ret

00001638 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1638:	8f 92       	push	r8
    163a:	9f 92       	push	r9
    163c:	af 92       	push	r10
    163e:	bf 92       	push	r11
    1640:	cf 92       	push	r12
    1642:	df 92       	push	r13
    1644:	ef 92       	push	r14
    1646:	ff 92       	push	r15
    1648:	0f 93       	push	r16
    164a:	1f 93       	push	r17
    164c:	cf 93       	push	r28
    164e:	df 93       	push	r29
    1650:	ec 01       	movw	r28, r24
    1652:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    1654:	fb 01       	movw	r30, r22
    1656:	80 81       	ld	r24, Z
    1658:	91 81       	ldd	r25, Z+1	; 0x01
    165a:	0a 97       	sbiw	r24, 0x0a	; 10
    165c:	08 f4       	brcc	.+2      	; 0x1660 <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    165e:	67 c0       	rjmp	.+206    	; 0x172e <eMBFuncReadWriteMultipleHoldingRegister+0xf6>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    1660:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    1662:	22 e0       	ldi	r18, 0x02	; 2
    1664:	a2 2e       	mov	r10, r18
    1666:	b1 2c       	mov	r11, r1
    1668:	ac 0e       	add	r10, r28
    166a:	bd 1e       	adc	r11, r29
    166c:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    166e:	9b 81       	ldd	r25, Y+3	; 0x03
    1670:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    1672:	2c 81       	ldd	r18, Y+4	; 0x04
    1674:	e2 2e       	mov	r14, r18
    1676:	ff 24       	eor	r15, r15
    1678:	e8 2a       	or	r14, r24
    167a:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    167c:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    167e:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    1680:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    1682:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    1684:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    1686:	c7 01       	movw	r24, r14
    1688:	01 97       	sbiw	r24, 0x01	; 1
    168a:	8d 37       	cpi	r24, 0x7D	; 125
    168c:	91 05       	cpc	r25, r1
    168e:	08 f0       	brcs	.+2      	; 0x1692 <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    1690:	53 c0       	rjmp	.+166    	; 0x1738 <eMBFuncReadWriteMultipleHoldingRegister+0x100>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    1692:	96 2f       	mov	r25, r22
    1694:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    1696:	42 2f       	mov	r20, r18
    1698:	50 e0       	ldi	r21, 0x00	; 0
    169a:	48 2b       	or	r20, r24
    169c:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    169e:	41 15       	cp	r20, r1
    16a0:	51 05       	cpc	r21, r1
    16a2:	09 f4       	brne	.+2      	; 0x16a6 <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    16a4:	49 c0       	rjmp	.+146    	; 0x1738 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    16a6:	4a 37       	cpi	r20, 0x7A	; 122
    16a8:	51 05       	cpc	r21, r1
    16aa:	08 f0       	brcs	.+2      	; 0x16ae <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    16ac:	45 c0       	rjmp	.+138    	; 0x1738 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    16ae:	9a 01       	movw	r18, r20
    16b0:	22 0f       	add	r18, r18
    16b2:	33 1f       	adc	r19, r19
    16b4:	87 2f       	mov	r24, r23
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	28 17       	cp	r18, r24
    16ba:	39 07       	cpc	r19, r25
    16bc:	e9 f5       	brne	.+122    	; 0x1738 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    16be:	7e 2f       	mov	r23, r30
    16c0:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    16c2:	8f 2f       	mov	r24, r31
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	68 2b       	or	r22, r24
    16c8:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    16ca:	6f 5f       	subi	r22, 0xFF	; 255
    16cc:	7f 4f       	sbci	r23, 0xFF	; 255
    16ce:	ce 01       	movw	r24, r28
    16d0:	0a 96       	adiw	r24, 0x0a	; 10
    16d2:	21 e0       	ldi	r18, 0x01	; 1
    16d4:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    16d8:	88 23       	and	r24, r24
    16da:	59 f5       	brne	.+86     	; 0x1732 <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    16dc:	f8 01       	movw	r30, r16
    16de:	11 82       	std	Z+1, r1	; 0x01
    16e0:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    16e2:	87 e1       	ldi	r24, 0x17	; 23
    16e4:	88 83       	st	Y, r24
                *usLen += 1;
    16e6:	80 81       	ld	r24, Z
    16e8:	91 81       	ldd	r25, Z+1	; 0x01
    16ea:	01 96       	adiw	r24, 0x01	; 1
    16ec:	91 83       	std	Z+1, r25	; 0x01
    16ee:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    16f0:	67 01       	movw	r12, r14
    16f2:	cc 0c       	add	r12, r12
    16f4:	dd 1c       	adc	r13, r13
    16f6:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    16f8:	80 81       	ld	r24, Z
    16fa:	91 81       	ldd	r25, Z+1	; 0x01
    16fc:	01 96       	adiw	r24, 0x01	; 1
    16fe:	91 83       	std	Z+1, r25	; 0x01
    1700:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    1702:	78 2d       	mov	r23, r8
    1704:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    1706:	89 2d       	mov	r24, r9
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	68 2b       	or	r22, r24
    170c:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    170e:	6f 5f       	subi	r22, 0xFF	; 255
    1710:	7f 4f       	sbci	r23, 0xFF	; 255
    1712:	c5 01       	movw	r24, r10
    1714:	a7 01       	movw	r20, r14
    1716:	20 e0       	ldi	r18, 0x00	; 0
    1718:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    171c:	88 23       	and	r24, r24
    171e:	49 f4       	brne	.+18     	; 0x1732 <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
                {
                    *usLen += 2 * usRegReadCount;
    1720:	f8 01       	movw	r30, r16
    1722:	80 81       	ld	r24, Z
    1724:	91 81       	ldd	r25, Z+1	; 0x01
    1726:	8c 0d       	add	r24, r12
    1728:	9d 1d       	adc	r25, r13
    172a:	91 83       	std	Z+1, r25	; 0x01
    172c:	80 83       	st	Z, r24
    172e:	80 e0       	ldi	r24, 0x00	; 0
    1730:	04 c0       	rjmp	.+8      	; 0x173a <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1732:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    1736:	01 c0       	rjmp	.+2      	; 0x173a <eMBFuncReadWriteMultipleHoldingRegister+0x102>
    1738:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    173a:	df 91       	pop	r29
    173c:	cf 91       	pop	r28
    173e:	1f 91       	pop	r17
    1740:	0f 91       	pop	r16
    1742:	ff 90       	pop	r15
    1744:	ef 90       	pop	r14
    1746:	df 90       	pop	r13
    1748:	cf 90       	pop	r12
    174a:	bf 90       	pop	r11
    174c:	af 90       	pop	r10
    174e:	9f 90       	pop	r9
    1750:	8f 90       	pop	r8
    1752:	08 95       	ret

00001754 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1754:	0f 93       	push	r16
    1756:	1f 93       	push	r17
    1758:	cf 93       	push	r28
    175a:	df 93       	push	r29
    175c:	fc 01       	movw	r30, r24
    175e:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    1760:	88 81       	ld	r24, Y
    1762:	99 81       	ldd	r25, Y+1	; 0x01
    1764:	05 97       	sbiw	r24, 0x05	; 5
    1766:	c1 f5       	brne	.+112    	; 0x17d8 <eMBFuncReadHoldingRegister+0x84>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1768:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    176a:	9f 01       	movw	r18, r30
    176c:	2e 5f       	subi	r18, 0xFE	; 254
    176e:	3f 4f       	sbci	r19, 0xFF	; 255
    1770:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    1772:	84 81       	ldd	r24, Z+4	; 0x04
    1774:	48 2f       	mov	r20, r24
    1776:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    1778:	ca 01       	movw	r24, r20
    177a:	01 97       	sbiw	r24, 0x01	; 1
    177c:	8d 37       	cpi	r24, 0x7D	; 125
    177e:	91 05       	cpc	r25, r1
    1780:	58 f5       	brcc	.+86     	; 0x17d8 <eMBFuncReadHoldingRegister+0x84>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1782:	19 82       	std	Y+1, r1	; 0x01
    1784:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    1786:	83 e0       	ldi	r24, 0x03	; 3
    1788:	80 83       	st	Z, r24
            *usLen += 1;
    178a:	88 81       	ld	r24, Y
    178c:	99 81       	ldd	r25, Y+1	; 0x01
    178e:	01 96       	adiw	r24, 0x01	; 1
    1790:	99 83       	std	Y+1, r25	; 0x01
    1792:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    1794:	8a 01       	movw	r16, r20
    1796:	00 0f       	add	r16, r16
    1798:	11 1f       	adc	r17, r17
    179a:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    179c:	88 81       	ld	r24, Y
    179e:	99 81       	ldd	r25, Y+1	; 0x01
    17a0:	01 96       	adiw	r24, 0x01	; 1
    17a2:	99 83       	std	Y+1, r25	; 0x01
    17a4:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    17a6:	7b 2f       	mov	r23, r27
    17a8:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    17aa:	8a 2f       	mov	r24, r26
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	68 2b       	or	r22, r24
    17b0:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    17b2:	6f 5f       	subi	r22, 0xFF	; 255
    17b4:	7f 4f       	sbci	r23, 0xFF	; 255
    17b6:	c9 01       	movw	r24, r18
    17b8:	20 e0       	ldi	r18, 0x00	; 0
    17ba:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    17be:	88 23       	and	r24, r24
    17c0:	19 f0       	breq	.+6      	; 0x17c8 <eMBFuncReadHoldingRegister+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    17c2:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    17c6:	09 c0       	rjmp	.+18     	; 0x17da <eMBFuncReadHoldingRegister+0x86>
            }
            else
            {
                *usLen += usRegCount * 2;
    17c8:	88 81       	ld	r24, Y
    17ca:	99 81       	ldd	r25, Y+1	; 0x01
    17cc:	80 0f       	add	r24, r16
    17ce:	91 1f       	adc	r25, r17
    17d0:	99 83       	std	Y+1, r25	; 0x01
    17d2:	88 83       	st	Y, r24
    17d4:	80 e0       	ldi	r24, 0x00	; 0
    17d6:	01 c0       	rjmp	.+2      	; 0x17da <eMBFuncReadHoldingRegister+0x86>
    17d8:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    17da:	df 91       	pop	r29
    17dc:	cf 91       	pop	r28
    17de:	1f 91       	pop	r17
    17e0:	0f 91       	pop	r16
    17e2:	08 95       	ret

000017e4 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    17e4:	cf 93       	push	r28
    17e6:	df 93       	push	r29
    17e8:	fc 01       	movw	r30, r24
    17ea:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    17ec:	88 81       	ld	r24, Y
    17ee:	99 81       	ldd	r25, Y+1	; 0x01
    17f0:	06 97       	sbiw	r24, 0x06	; 6
    17f2:	60 f1       	brcs	.+88     	; 0x184c <eMBFuncWriteMultipleHoldingRegister+0x68>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    17f4:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    17f6:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    17f8:	93 81       	ldd	r25, Z+3	; 0x03
    17fa:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    17fc:	24 81       	ldd	r18, Z+4	; 0x04
    17fe:	42 2f       	mov	r20, r18
    1800:	50 e0       	ldi	r21, 0x00	; 0
    1802:	48 2b       	or	r20, r24
    1804:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    1806:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    1808:	ca 01       	movw	r24, r20
    180a:	01 97       	sbiw	r24, 0x01	; 1
    180c:	88 37       	cpi	r24, 0x78	; 120
    180e:	91 05       	cpc	r25, r1
    1810:	e8 f4       	brcc	.+58     	; 0x184c <eMBFuncWriteMultipleHoldingRegister+0x68>
    1812:	ca 01       	movw	r24, r20
    1814:	88 0f       	add	r24, r24
    1816:	99 1f       	adc	r25, r25
    1818:	28 17       	cp	r18, r24
    181a:	c1 f4       	brne	.+48     	; 0x184c <eMBFuncWriteMultipleHoldingRegister+0x68>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    181c:	73 2f       	mov	r23, r19
    181e:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1820:	8a 2f       	mov	r24, r26
    1822:	90 e0       	ldi	r25, 0x00	; 0
    1824:	68 2b       	or	r22, r24
    1826:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    1828:	6f 5f       	subi	r22, 0xFF	; 255
    182a:	7f 4f       	sbci	r23, 0xFF	; 255
    182c:	cf 01       	movw	r24, r30
    182e:	06 96       	adiw	r24, 0x06	; 6
    1830:	21 e0       	ldi	r18, 0x01	; 1
    1832:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1836:	88 23       	and	r24, r24
    1838:	19 f0       	breq	.+6      	; 0x1840 <eMBFuncWriteMultipleHoldingRegister+0x5c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    183a:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    183e:	07 c0       	rjmp	.+14     	; 0x184e <eMBFuncWriteMultipleHoldingRegister+0x6a>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    1840:	85 e0       	ldi	r24, 0x05	; 5
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	99 83       	std	Y+1, r25	; 0x01
    1846:	88 83       	st	Y, r24
    1848:	80 e0       	ldi	r24, 0x00	; 0
    184a:	01 c0       	rjmp	.+2      	; 0x184e <eMBFuncWriteMultipleHoldingRegister+0x6a>
    184c:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    184e:	df 91       	pop	r29
    1850:	cf 91       	pop	r28
    1852:	08 95       	ret

00001854 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1854:	dc 01       	movw	r26, r24
    1856:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    1858:	80 81       	ld	r24, Z
    185a:	91 81       	ldd	r25, Z+1	; 0x01
    185c:	05 97       	sbiw	r24, 0x05	; 5
    185e:	11 f0       	breq	.+4      	; 0x1864 <eMBFuncWriteHoldingRegister+0x10>
    1860:	83 e0       	ldi	r24, 0x03	; 3
    1862:	08 95       	ret
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    1864:	11 96       	adiw	r26, 0x01	; 1
    1866:	7c 91       	ld	r23, X
    1868:	11 97       	sbiw	r26, 0x01	; 1
    186a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    186c:	12 96       	adiw	r26, 0x02	; 2
    186e:	8c 91       	ld	r24, X
    1870:	12 97       	sbiw	r26, 0x02	; 2
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	68 2b       	or	r22, r24
    1876:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    1878:	6f 5f       	subi	r22, 0xFF	; 255
    187a:	7f 4f       	sbci	r23, 0xFF	; 255
    187c:	cd 01       	movw	r24, r26
    187e:	03 96       	adiw	r24, 0x03	; 3
    1880:	41 e0       	ldi	r20, 0x01	; 1
    1882:	50 e0       	ldi	r21, 0x00	; 0
    1884:	21 e0       	ldi	r18, 0x01	; 1
    1886:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    188a:	88 23       	and	r24, r24
    188c:	11 f0       	breq	.+4      	; 0x1892 <eMBFuncWriteHoldingRegister+0x3e>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    188e:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1892:	08 95       	ret

00001894 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1894:	ff 92       	push	r15
    1896:	0f 93       	push	r16
    1898:	1f 93       	push	r17
    189a:	cf 93       	push	r28
    189c:	df 93       	push	r29
    189e:	fc 01       	movw	r30, r24
    18a0:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    18a2:	88 81       	ld	r24, Y
    18a4:	99 81       	ldd	r25, Y+1	; 0x01
    18a6:	05 97       	sbiw	r24, 0x05	; 5
    18a8:	d1 f5       	brne	.+116    	; 0x191e <eMBFuncReadInputRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    18aa:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    18ac:	df 01       	movw	r26, r30
    18ae:	12 96       	adiw	r26, 0x02	; 2
    18b0:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    18b2:	93 81       	ldd	r25, Z+3	; 0x03
    18b4:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    18b6:	24 81       	ldd	r18, Z+4	; 0x04
    18b8:	42 2f       	mov	r20, r18
    18ba:	50 e0       	ldi	r21, 0x00	; 0
    18bc:	48 2b       	or	r20, r24
    18be:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    18c0:	ca 01       	movw	r24, r20
    18c2:	01 97       	sbiw	r24, 0x01	; 1
    18c4:	8c 37       	cpi	r24, 0x7C	; 124
    18c6:	91 05       	cpc	r25, r1
    18c8:	50 f5       	brcc	.+84     	; 0x191e <eMBFuncReadInputRegister+0x8a>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    18ca:	19 82       	std	Y+1, r1	; 0x01
    18cc:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    18ce:	84 e0       	ldi	r24, 0x04	; 4
    18d0:	80 83       	st	Z, r24
            *usLen += 1;
    18d2:	88 81       	ld	r24, Y
    18d4:	99 81       	ldd	r25, Y+1	; 0x01
    18d6:	01 96       	adiw	r24, 0x01	; 1
    18d8:	99 83       	std	Y+1, r25	; 0x01
    18da:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    18dc:	8a 01       	movw	r16, r20
    18de:	00 0f       	add	r16, r16
    18e0:	11 1f       	adc	r17, r17
    18e2:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    18e4:	88 81       	ld	r24, Y
    18e6:	99 81       	ldd	r25, Y+1	; 0x01
    18e8:	01 96       	adiw	r24, 0x01	; 1
    18ea:	99 83       	std	Y+1, r25	; 0x01
    18ec:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    18ee:	7f 2d       	mov	r23, r15
    18f0:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    18f2:	83 2f       	mov	r24, r19
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	68 2b       	or	r22, r24
    18f8:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    18fa:	6f 5f       	subi	r22, 0xFF	; 255
    18fc:	7f 4f       	sbci	r23, 0xFF	; 255
    18fe:	cd 01       	movw	r24, r26
    1900:	0e 94 70 01 	call	0x2e0	; 0x2e0 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1904:	88 23       	and	r24, r24
    1906:	19 f0       	breq	.+6      	; 0x190e <eMBFuncReadInputRegister+0x7a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1908:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <prveMBError2Exception>
    190c:	09 c0       	rjmp	.+18     	; 0x1920 <eMBFuncReadInputRegister+0x8c>
            }
            else
            {
                *usLen += usRegCount * 2;
    190e:	88 81       	ld	r24, Y
    1910:	99 81       	ldd	r25, Y+1	; 0x01
    1912:	80 0f       	add	r24, r16
    1914:	91 1f       	adc	r25, r17
    1916:	99 83       	std	Y+1, r25	; 0x01
    1918:	88 83       	st	Y, r24
    191a:	80 e0       	ldi	r24, 0x00	; 0
    191c:	01 c0       	rjmp	.+2      	; 0x1920 <eMBFuncReadInputRegister+0x8c>
    191e:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1920:	df 91       	pop	r29
    1922:	cf 91       	pop	r28
    1924:	1f 91       	pop	r17
    1926:	0f 91       	pop	r16
    1928:	ff 90       	pop	r15
    192a:	08 95       	ret

0000192c <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    192c:	0f 93       	push	r16
    192e:	1f 93       	push	r17
    1930:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    1932:	9c 01       	movw	r18, r24
    1934:	2f 5f       	subi	r18, 0xFF	; 255
    1936:	3f 4f       	sbci	r19, 0xFF	; 255
    1938:	ed e6       	ldi	r30, 0x6D	; 109
    193a:	f3 e0       	ldi	r31, 0x03	; 3
    193c:	40 91 8d 03 	lds	r20, 0x038D
    1940:	50 91 8e 03 	lds	r21, 0x038E
    1944:	c9 01       	movw	r24, r18
    1946:	bf 01       	movw	r22, r30
    1948:	0e 94 38 19 	call	0x3270	; 0x3270 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    194c:	80 91 8d 03 	lds	r24, 0x038D
    1950:	90 91 8e 03 	lds	r25, 0x038E
    1954:	01 96       	adiw	r24, 0x01	; 1
    1956:	f8 01       	movw	r30, r16
    1958:	91 83       	std	Z+1, r25	; 0x01
    195a:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    195c:	80 e0       	ldi	r24, 0x00	; 0
    195e:	1f 91       	pop	r17
    1960:	0f 91       	pop	r16
    1962:	08 95       	ret

00001964 <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    1964:	cf 93       	push	r28
    1966:	df 93       	push	r29
    1968:	e8 2f       	mov	r30, r24
    196a:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    196c:	c9 01       	movw	r24, r18
    196e:	02 96       	adiw	r24, 0x02	; 2
    1970:	80 97       	sbiw	r24, 0x20	; 32
    1972:	10 f0       	brcs	.+4      	; 0x1978 <eMBSetSlaveID+0x14>
    1974:	84 e0       	ldi	r24, 0x04	; 4
    1976:	23 c0       	rjmp	.+70     	; 0x19be <eMBSetSlaveID+0x5a>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    1978:	e0 93 6d 03 	sts	0x036D, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    197c:	66 23       	and	r22, r22
    197e:	11 f4       	brne	.+4      	; 0x1984 <eMBSetSlaveID+0x20>
    1980:	80 e0       	ldi	r24, 0x00	; 0
    1982:	01 c0       	rjmp	.+2      	; 0x1986 <eMBSetSlaveID+0x22>
    1984:	8f ef       	ldi	r24, 0xFF	; 255
    1986:	80 93 6e 03 	sts	0x036E, r24
    198a:	82 e0       	ldi	r24, 0x02	; 2
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	90 93 8e 03 	sts	0x038E, r25
    1992:	80 93 8d 03 	sts	0x038D, r24
        if( usAdditionalLen > 0 )
    1996:	20 97       	sbiw	r28, 0x00	; 0
    1998:	89 f0       	breq	.+34     	; 0x19bc <eMBSetSlaveID+0x58>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    199a:	2f e6       	ldi	r18, 0x6F	; 111
    199c:	33 e0       	ldi	r19, 0x03	; 3
    199e:	c9 01       	movw	r24, r18
    19a0:	ba 01       	movw	r22, r20
    19a2:	ae 01       	movw	r20, r28
    19a4:	0e 94 38 19 	call	0x3270	; 0x3270 <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    19a8:	80 91 8d 03 	lds	r24, 0x038D
    19ac:	90 91 8e 03 	lds	r25, 0x038E
    19b0:	8c 0f       	add	r24, r28
    19b2:	9d 1f       	adc	r25, r29
    19b4:	90 93 8e 03 	sts	0x038E, r25
    19b8:	80 93 8d 03 	sts	0x038D, r24
    19bc:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    19be:	df 91       	pop	r29
    19c0:	cf 91       	pop	r28
    19c2:	08 95       	ret

000019c4 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    19c4:	0f 93       	push	r16
    19c6:	1f 93       	push	r17
    19c8:	cf 93       	push	r28
    19ca:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    19cc:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    19ce:	db 01       	movw	r26, r22
    19d0:	53 e0       	ldi	r21, 0x03	; 3
    19d2:	b6 95       	lsr	r27
    19d4:	a7 95       	ror	r26
    19d6:	5a 95       	dec	r21
    19d8:	e1 f7       	brne	.-8      	; 0x19d2 <xMBUtilSetBits+0xe>
    19da:	67 70       	andi	r22, 0x07	; 7
    19dc:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    19de:	e1 e0       	ldi	r30, 0x01	; 1
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	02 c0       	rjmp	.+4      	; 0x19e8 <xMBUtilSetBits+0x24>
    19e4:	ee 0f       	add	r30, r30
    19e6:	ff 1f       	adc	r31, r31
    19e8:	4a 95       	dec	r20
    19ea:	e2 f7       	brpl	.-8      	; 0x19e4 <xMBUtilSetBits+0x20>
    19ec:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    19ee:	8c 01       	movw	r16, r24
    19f0:	0a 0f       	add	r16, r26
    19f2:	1b 1f       	adc	r17, r27
    19f4:	e8 01       	movw	r28, r16
    19f6:	48 81       	ld	r20, Y
    19f8:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    19fa:	11 96       	adiw	r26, 0x01	; 1
    19fc:	a8 0f       	add	r26, r24
    19fe:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    1a00:	9c 91       	ld	r25, X
    1a02:	80 e0       	ldi	r24, 0x00	; 0
    1a04:	48 2b       	or	r20, r24
    1a06:	59 2b       	or	r21, r25
    1a08:	06 2e       	mov	r0, r22
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <xMBUtilSetBits+0x4c>
    1a0c:	ee 0f       	add	r30, r30
    1a0e:	ff 1f       	adc	r31, r31
    1a10:	0a 94       	dec	r0
    1a12:	e2 f7       	brpl	.-8      	; 0x1a0c <xMBUtilSetBits+0x48>
    1a14:	e0 95       	com	r30
    1a16:	f0 95       	com	r31
    1a18:	4e 23       	and	r20, r30
    1a1a:	5f 23       	and	r21, r31
    1a1c:	02 c0       	rjmp	.+4      	; 0x1a22 <xMBUtilSetBits+0x5e>
    1a1e:	22 0f       	add	r18, r18
    1a20:	33 1f       	adc	r19, r19
    1a22:	6a 95       	dec	r22
    1a24:	e2 f7       	brpl	.-8      	; 0x1a1e <xMBUtilSetBits+0x5a>
    1a26:	42 2b       	or	r20, r18
    1a28:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    1a2a:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    1a2c:	5c 93       	st	X, r21
}
    1a2e:	df 91       	pop	r29
    1a30:	cf 91       	pop	r28
    1a32:	1f 91       	pop	r17
    1a34:	0f 91       	pop	r16
    1a36:	08 95       	ret

00001a38 <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    1a38:	fb 01       	movw	r30, r22
    1a3a:	b3 e0       	ldi	r27, 0x03	; 3
    1a3c:	f6 95       	lsr	r31
    1a3e:	e7 95       	ror	r30
    1a40:	ba 95       	dec	r27
    1a42:	e1 f7       	brne	.-8      	; 0x1a3c <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    1a44:	dc 01       	movw	r26, r24
    1a46:	ae 0f       	add	r26, r30
    1a48:	bf 1f       	adc	r27, r31
    1a4a:	2c 91       	ld	r18, X
    1a4c:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    1a4e:	11 96       	adiw	r26, 0x01	; 1
    1a50:	9c 91       	ld	r25, X
    1a52:	80 e0       	ldi	r24, 0x00	; 0
    1a54:	82 2b       	or	r24, r18
    1a56:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    1a58:	a3 e0       	ldi	r26, 0x03	; 3
    1a5a:	ee 0f       	add	r30, r30
    1a5c:	ff 1f       	adc	r31, r31
    1a5e:	aa 95       	dec	r26
    1a60:	e1 f7       	brne	.-8      	; 0x1a5a <xMBUtilGetBits+0x22>
    1a62:	6e 1b       	sub	r22, r30
    1a64:	7f 0b       	sbc	r23, r31
    1a66:	02 c0       	rjmp	.+4      	; 0x1a6c <xMBUtilGetBits+0x34>
    1a68:	96 95       	lsr	r25
    1a6a:	87 95       	ror	r24
    1a6c:	6a 95       	dec	r22
    1a6e:	e2 f7       	brpl	.-8      	; 0x1a68 <xMBUtilGetBits+0x30>
    1a70:	21 e0       	ldi	r18, 0x01	; 1
    1a72:	30 e0       	ldi	r19, 0x00	; 0
    1a74:	02 c0       	rjmp	.+4      	; 0x1a7a <xMBUtilGetBits+0x42>
    1a76:	22 0f       	add	r18, r18
    1a78:	33 1f       	adc	r19, r19
    1a7a:	4a 95       	dec	r20
    1a7c:	e2 f7       	brpl	.-8      	; 0x1a76 <xMBUtilGetBits+0x3e>
    1a7e:	21 50       	subi	r18, 0x01	; 1
    1a80:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    1a82:	82 23       	and	r24, r18
    1a84:	08 95       	ret

00001a86 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    1a86:	81 30       	cpi	r24, 0x01	; 1
    1a88:	29 f0       	breq	.+10     	; 0x1a94 <prveMBError2Exception+0xe>
    1a8a:	81 30       	cpi	r24, 0x01	; 1
    1a8c:	28 f0       	brcs	.+10     	; 0x1a98 <prveMBError2Exception+0x12>
    1a8e:	87 30       	cpi	r24, 0x07	; 7
    1a90:	39 f4       	brne	.+14     	; 0x1aa0 <prveMBError2Exception+0x1a>
    1a92:	04 c0       	rjmp	.+8      	; 0x1a9c <prveMBError2Exception+0x16>
    1a94:	82 e0       	ldi	r24, 0x02	; 2
    1a96:	08 95       	ret
    1a98:	80 e0       	ldi	r24, 0x00	; 0
    1a9a:	08 95       	ret
    1a9c:	86 e0       	ldi	r24, 0x06	; 6
    1a9e:	08 95       	ret
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    1aa0:	84 e0       	ldi	r24, 0x04	; 4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    1aa2:	08 95       	ret

00001aa4 <usMBCRC16>:
    0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    1aa4:	dc 01       	movw	r26, r24
    1aa6:	3f ef       	ldi	r19, 0xFF	; 255
    1aa8:	2f ef       	ldi	r18, 0xFF	; 255
    1aaa:	11 c0       	rjmp	.+34     	; 0x1ace <usMBCRC16+0x2a>
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
    1aac:	8d 91       	ld	r24, X+
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
    1aae:	42 2f       	mov	r20, r18
    1ab0:	48 27       	eor	r20, r24
    1ab2:	50 e0       	ldi	r21, 0x00	; 0
    1ab4:	ca 01       	movw	r24, r20
    1ab6:	84 57       	subi	r24, 0x74	; 116
    1ab8:	9f 4f       	sbci	r25, 0xFF	; 255
    1aba:	fc 01       	movw	r30, r24
    1abc:	24 91       	lpm	r18, Z+
    1abe:	23 27       	eor	r18, r19
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    1ac0:	44 57       	subi	r20, 0x74	; 116
    1ac2:	5e 4f       	sbci	r21, 0xFE	; 254
    1ac4:	fa 01       	movw	r30, r20
    1ac6:	84 91       	lpm	r24, Z+
    1ac8:	61 50       	subi	r22, 0x01	; 1
    1aca:	70 40       	sbci	r23, 0x00	; 0
    1acc:	38 2f       	mov	r19, r24
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    1ace:	61 15       	cp	r22, r1
    1ad0:	71 05       	cpc	r23, r1
    1ad2:	61 f7       	brne	.-40     	; 0x1aac <usMBCRC16+0x8>
    1ad4:	93 2f       	mov	r25, r19
    1ad6:	80 e0       	ldi	r24, 0x00	; 0
    1ad8:	30 e0       	ldi	r19, 0x00	; 0
    1ada:	28 2b       	or	r18, r24
    1adc:	39 2b       	or	r19, r25
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    }
    return ucCRCHi << 8 | ucCRCLo;
}
    1ade:	c9 01       	movw	r24, r18
    1ae0:	08 95       	ret

00001ae2 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1ae2:	10 92 90 03 	sts	0x0390, r1
    return TRUE;
}
    1ae6:	81 e0       	ldi	r24, 0x01	; 1
    1ae8:	08 95       	ret

00001aea <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1aea:	91 e0       	ldi	r25, 0x01	; 1
    1aec:	90 93 90 03 	sts	0x0390, r25
    eQueuedEvent = eEvent;
    1af0:	80 93 8f 03 	sts	0x038F, r24
    return TRUE;
}
    1af4:	81 e0       	ldi	r24, 0x01	; 1
    1af6:	08 95       	ret

00001af8 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1af8:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1afa:	80 91 90 03 	lds	r24, 0x0390
    1afe:	88 23       	and	r24, r24
    1b00:	31 f0       	breq	.+12     	; 0x1b0e <xMBPortEventGet+0x16>
    {
        *eEvent = eQueuedEvent;
    1b02:	80 91 8f 03 	lds	r24, 0x038F
    1b06:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1b08:	10 92 90 03 	sts	0x0390, r1
    1b0c:	81 e0       	ldi	r24, 0x01	; 1
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
    1b0e:	08 95       	ret

00001b10 <vMBPortSerialEnable>:
    ( ( F_OSC ) / ( ( UART_BAUD_RATE ) * 16UL ) - 1 )

void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
	if( xRxEnable ) {
    1b10:	88 23       	and	r24, r24
    1b12:	19 f0       	breq	.+6      	; 0x1b1a <vMBPortSerialEnable+0xa>
		UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1b14:	8a b1       	in	r24, 0x0a	; 10
    1b16:	80 69       	ori	r24, 0x90	; 144
    1b18:	02 c0       	rjmp	.+4      	; 0x1b1e <vMBPortSerialEnable+0xe>
	} else {
		UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1b1a:	8a b1       	in	r24, 0x0a	; 10
    1b1c:	8f 76       	andi	r24, 0x6F	; 111
    1b1e:	8a b9       	out	0x0a, r24	; 10
	}

	if( xTxEnable ) {
    1b20:	66 23       	and	r22, r22
    1b22:	29 f0       	breq	.+10     	; 0x1b2e <vMBPortSerialEnable+0x1e>
		UCSRB |= _BV( TXEN ) | _BV(TXCIE) | _BV( UDRE );
    1b24:	8a b1       	in	r24, 0x0a	; 10
    1b26:	88 66       	ori	r24, 0x68	; 104
    1b28:	8a b9       	out	0x0a, r24	; 10
#ifdef RTS_ENABLE
		RTS_HIGH;
    1b2a:	1a 9a       	sbi	0x03, 2	; 3
    1b2c:	08 95       	ret
#endif
	} else {
		UCSRB &= ~( _BV( UDRE ) );
    1b2e:	55 98       	cbi	0x0a, 5	; 10
    1b30:	08 95       	ret

00001b32 <xMBPortSerialInit>:
	}
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1b32:	cf 92       	push	r12
    1b34:	df 92       	push	r13
    1b36:	ef 92       	push	r14
    1b38:	ff 92       	push	r15
    1b3a:	0f 93       	push	r16
    1b3c:	1f 93       	push	r17
    1b3e:	6a 01       	movw	r12, r20
    1b40:	7b 01       	movw	r14, r22
    1b42:	12 2f       	mov	r17, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

#ifdef RTS_ENABLE
	RTS_INIT;
    1b44:	12 9a       	sbi	0x02, 2	; 2
    1b46:	1a 98       	cbi	0x03, 2	; 3
#endif

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1b48:	40 30       	cpi	r20, 0x00	; 0
    1b4a:	86 e9       	ldi	r24, 0x96	; 150
    1b4c:	58 07       	cpc	r21, r24
    1b4e:	80 e0       	ldi	r24, 0x00	; 0
    1b50:	68 07       	cpc	r22, r24
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    1b54:	78 07       	cpc	r23, r24
    1b56:	09 f4       	brne	.+2      	; 0x1b5a <xMBPortSerialInit+0x28>
    1b58:	9f c0       	rjmp	.+318    	; 0x1c98 <xMBPortSerialInit+0x166>
    1b5a:	41 30       	cpi	r20, 0x01	; 1
    1b5c:	86 e9       	ldi	r24, 0x96	; 150
    1b5e:	58 07       	cpc	r21, r24
    1b60:	80 e0       	ldi	r24, 0x00	; 0
    1b62:	68 07       	cpc	r22, r24
    1b64:	80 e0       	ldi	r24, 0x00	; 0
    1b66:	78 07       	cpc	r23, r24
    1b68:	08 f0       	brcs	.+2      	; 0x1b6c <xMBPortSerialInit+0x3a>
    1b6a:	40 c0       	rjmp	.+128    	; 0x1bec <xMBPortSerialInit+0xba>
    1b6c:	40 38       	cpi	r20, 0x80	; 128
    1b6e:	85 e2       	ldi	r24, 0x25	; 37
    1b70:	58 07       	cpc	r21, r24
    1b72:	80 e0       	ldi	r24, 0x00	; 0
    1b74:	68 07       	cpc	r22, r24
    1b76:	80 e0       	ldi	r24, 0x00	; 0
    1b78:	78 07       	cpc	r23, r24
    1b7a:	09 f4       	brne	.+2      	; 0x1b7e <xMBPortSerialInit+0x4c>
    1b7c:	81 c0       	rjmp	.+258    	; 0x1c80 <xMBPortSerialInit+0x14e>
    1b7e:	41 38       	cpi	r20, 0x81	; 129
    1b80:	85 e2       	ldi	r24, 0x25	; 37
    1b82:	58 07       	cpc	r21, r24
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	68 07       	cpc	r22, r24
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	78 07       	cpc	r23, r24
    1b8c:	98 f4       	brcc	.+38     	; 0x1bb4 <xMBPortSerialInit+0x82>
    1b8e:	40 36       	cpi	r20, 0x60	; 96
    1b90:	89 e0       	ldi	r24, 0x09	; 9
    1b92:	58 07       	cpc	r21, r24
    1b94:	80 e0       	ldi	r24, 0x00	; 0
    1b96:	68 07       	cpc	r22, r24
    1b98:	80 e0       	ldi	r24, 0x00	; 0
    1b9a:	78 07       	cpc	r23, r24
    1b9c:	09 f4       	brne	.+2      	; 0x1ba0 <xMBPortSerialInit+0x6e>
    1b9e:	6d c0       	rjmp	.+218    	; 0x1c7a <xMBPortSerialInit+0x148>
    1ba0:	40 3c       	cpi	r20, 0xC0	; 192
    1ba2:	82 e1       	ldi	r24, 0x12	; 18
    1ba4:	58 07       	cpc	r21, r24
    1ba6:	80 e0       	ldi	r24, 0x00	; 0
    1ba8:	68 07       	cpc	r22, r24
    1baa:	80 e0       	ldi	r24, 0x00	; 0
    1bac:	78 07       	cpc	r23, r24
    1bae:	09 f0       	breq	.+2      	; 0x1bb2 <xMBPortSerialInit+0x80>
    1bb0:	85 c0       	rjmp	.+266    	; 0x1cbc <xMBPortSerialInit+0x18a>
    1bb2:	60 c0       	rjmp	.+192    	; 0x1c74 <xMBPortSerialInit+0x142>
    1bb4:	40 30       	cpi	r20, 0x00	; 0
    1bb6:	8b e4       	ldi	r24, 0x4B	; 75
    1bb8:	58 07       	cpc	r21, r24
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	68 07       	cpc	r22, r24
    1bbe:	80 e0       	ldi	r24, 0x00	; 0
    1bc0:	78 07       	cpc	r23, r24
    1bc2:	09 f4       	brne	.+2      	; 0x1bc6 <xMBPortSerialInit+0x94>
    1bc4:	63 c0       	rjmp	.+198    	; 0x1c8c <xMBPortSerialInit+0x15a>
    1bc6:	40 38       	cpi	r20, 0x80	; 128
    1bc8:	80 e7       	ldi	r24, 0x70	; 112
    1bca:	58 07       	cpc	r21, r24
    1bcc:	80 e0       	ldi	r24, 0x00	; 0
    1bce:	68 07       	cpc	r22, r24
    1bd0:	80 e0       	ldi	r24, 0x00	; 0
    1bd2:	78 07       	cpc	r23, r24
    1bd4:	09 f4       	brne	.+2      	; 0x1bd8 <xMBPortSerialInit+0xa6>
    1bd6:	5d c0       	rjmp	.+186    	; 0x1c92 <xMBPortSerialInit+0x160>
    1bd8:	40 34       	cpi	r20, 0x40	; 64
    1bda:	88 e3       	ldi	r24, 0x38	; 56
    1bdc:	58 07       	cpc	r21, r24
    1bde:	80 e0       	ldi	r24, 0x00	; 0
    1be0:	68 07       	cpc	r22, r24
    1be2:	80 e0       	ldi	r24, 0x00	; 0
    1be4:	78 07       	cpc	r23, r24
    1be6:	09 f0       	breq	.+2      	; 0x1bea <xMBPortSerialInit+0xb8>
    1be8:	69 c0       	rjmp	.+210    	; 0x1cbc <xMBPortSerialInit+0x18a>
    1bea:	4d c0       	rjmp	.+154    	; 0x1c86 <xMBPortSerialInit+0x154>
    1bec:	40 30       	cpi	r20, 0x00	; 0
    1bee:	84 e8       	ldi	r24, 0x84	; 132
    1bf0:	58 07       	cpc	r21, r24
    1bf2:	83 e0       	ldi	r24, 0x03	; 3
    1bf4:	68 07       	cpc	r22, r24
    1bf6:	80 e0       	ldi	r24, 0x00	; 0
    1bf8:	78 07       	cpc	r23, r24
    1bfa:	09 f4       	brne	.+2      	; 0x1bfe <xMBPortSerialInit+0xcc>
    1bfc:	71 c0       	rjmp	.+226    	; 0x1ce0 <xMBPortSerialInit+0x1ae>
    1bfe:	41 30       	cpi	r20, 0x01	; 1
    1c00:	84 e8       	ldi	r24, 0x84	; 132
    1c02:	58 07       	cpc	r21, r24
    1c04:	83 e0       	ldi	r24, 0x03	; 3
    1c06:	68 07       	cpc	r22, r24
    1c08:	80 e0       	ldi	r24, 0x00	; 0
    1c0a:	78 07       	cpc	r23, r24
    1c0c:	d0 f4       	brcc	.+52     	; 0x1c42 <xMBPortSerialInit+0x110>
    1c0e:	40 30       	cpi	r20, 0x00	; 0
    1c10:	8c e2       	ldi	r24, 0x2C	; 44
    1c12:	58 07       	cpc	r21, r24
    1c14:	81 e0       	ldi	r24, 0x01	; 1
    1c16:	68 07       	cpc	r22, r24
    1c18:	80 e0       	ldi	r24, 0x00	; 0
    1c1a:	78 07       	cpc	r23, r24
    1c1c:	09 f4       	brne	.+2      	; 0x1c20 <xMBPortSerialInit+0xee>
    1c1e:	42 c0       	rjmp	.+132    	; 0x1ca4 <xMBPortSerialInit+0x172>
    1c20:	40 30       	cpi	r20, 0x00	; 0
    1c22:	82 ec       	ldi	r24, 0xC2	; 194
    1c24:	58 07       	cpc	r21, r24
    1c26:	81 e0       	ldi	r24, 0x01	; 1
    1c28:	68 07       	cpc	r22, r24
    1c2a:	80 e0       	ldi	r24, 0x00	; 0
    1c2c:	78 07       	cpc	r23, r24
    1c2e:	e9 f1       	breq	.+122    	; 0x1caa <xMBPortSerialInit+0x178>
    1c30:	40 30       	cpi	r20, 0x00	; 0
    1c32:	81 ee       	ldi	r24, 0xE1	; 225
    1c34:	58 07       	cpc	r21, r24
    1c36:	80 e0       	ldi	r24, 0x00	; 0
    1c38:	68 07       	cpc	r22, r24
    1c3a:	80 e0       	ldi	r24, 0x00	; 0
    1c3c:	78 07       	cpc	r23, r24
    1c3e:	f1 f5       	brne	.+124    	; 0x1cbc <xMBPortSerialInit+0x18a>
    1c40:	2e c0       	rjmp	.+92     	; 0x1c9e <xMBPortSerialInit+0x16c>
    1c42:	40 32       	cpi	r20, 0x20	; 32
    1c44:	81 ea       	ldi	r24, 0xA1	; 161
    1c46:	58 07       	cpc	r21, r24
    1c48:	87 e0       	ldi	r24, 0x07	; 7
    1c4a:	68 07       	cpc	r22, r24
    1c4c:	80 e0       	ldi	r24, 0x00	; 0
    1c4e:	78 07       	cpc	r23, r24
    1c50:	79 f1       	breq	.+94     	; 0x1cb0 <xMBPortSerialInit+0x17e>
    1c52:	40 34       	cpi	r20, 0x40	; 64
    1c54:	82 e4       	ldi	r24, 0x42	; 66
    1c56:	58 07       	cpc	r21, r24
    1c58:	8f e0       	ldi	r24, 0x0F	; 15
    1c5a:	68 07       	cpc	r22, r24
    1c5c:	80 e0       	ldi	r24, 0x00	; 0
    1c5e:	78 07       	cpc	r23, r24
    1c60:	51 f1       	breq	.+84     	; 0x1cb6 <xMBPortSerialInit+0x184>
    1c62:	40 39       	cpi	r20, 0x90	; 144
    1c64:	80 ed       	ldi	r24, 0xD0	; 208
    1c66:	58 07       	cpc	r21, r24
    1c68:	83 e0       	ldi	r24, 0x03	; 3
    1c6a:	68 07       	cpc	r22, r24
    1c6c:	80 e0       	ldi	r24, 0x00	; 0
    1c6e:	78 07       	cpc	r23, r24
    1c70:	29 f5       	brne	.+74     	; 0x1cbc <xMBPortSerialInit+0x18a>
    1c72:	36 c0       	rjmp	.+108    	; 0x1ce0 <xMBPortSerialInit+0x1ae>
    1c74:	2f ec       	ldi	r18, 0xCF	; 207
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	35 c0       	rjmp	.+106    	; 0x1ce4 <xMBPortSerialInit+0x1b2>
    1c7a:	20 ea       	ldi	r18, 0xA0	; 160
    1c7c:	31 e0       	ldi	r19, 0x01	; 1
    1c7e:	32 c0       	rjmp	.+100    	; 0x1ce4 <xMBPortSerialInit+0x1b2>
    1c80:	27 e6       	ldi	r18, 0x67	; 103
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	2f c0       	rjmp	.+94     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1c86:	24 e4       	ldi	r18, 0x44	; 68
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	2c c0       	rjmp	.+88     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 14400: uiBaudRate = 68; break;
    1c8c:	23 e3       	ldi	r18, 0x33	; 51
    1c8e:	30 e0       	ldi	r19, 0x00	; 0
    1c90:	29 c0       	rjmp	.+82     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 19200: uiBaudRate = 51; break;
    1c92:	22 e2       	ldi	r18, 0x22	; 34
    1c94:	30 e0       	ldi	r19, 0x00	; 0
    1c96:	26 c0       	rjmp	.+76     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 28800: uiBaudRate = 34; break;
    1c98:	29 e1       	ldi	r18, 0x19	; 25
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	23 c0       	rjmp	.+70     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 38400: uiBaudRate = 25; break;
    1c9e:	20 e1       	ldi	r18, 0x10	; 16
    1ca0:	30 e0       	ldi	r19, 0x00	; 0
    1ca2:	20 c0       	rjmp	.+64     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 57600: uiBaudRate = 16; break;
    1ca4:	2c e0       	ldi	r18, 0x0C	; 12
    1ca6:	30 e0       	ldi	r19, 0x00	; 0
    1ca8:	1d c0       	rjmp	.+58     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 76800: uiBaudRate = 12; break;
    1caa:	28 e0       	ldi	r18, 0x08	; 8
    1cac:	30 e0       	ldi	r19, 0x00	; 0
    1cae:	1a c0       	rjmp	.+52     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 115200: uiBaudRate = 8; break;
    1cb0:	21 e0       	ldi	r18, 0x01	; 1
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	17 c0       	rjmp	.+46     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1cb6:	20 e0       	ldi	r18, 0x00	; 0
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	14 c0       	rjmp	.+40     	; 0x1ce4 <xMBPortSerialInit+0x1b2>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1cbc:	84 e0       	ldi	r24, 0x04	; 4
    1cbe:	cc 0c       	add	r12, r12
    1cc0:	dd 1c       	adc	r13, r13
    1cc2:	ee 1c       	adc	r14, r14
    1cc4:	ff 1c       	adc	r15, r15
    1cc6:	8a 95       	dec	r24
    1cc8:	d1 f7       	brne	.-12     	; 0x1cbe <xMBPortSerialInit+0x18c>
    1cca:	60 e0       	ldi	r22, 0x00	; 0
    1ccc:	74 e2       	ldi	r23, 0x24	; 36
    1cce:	84 ef       	ldi	r24, 0xF4	; 244
    1cd0:	90 e0       	ldi	r25, 0x00	; 0
    1cd2:	a7 01       	movw	r20, r14
    1cd4:	96 01       	movw	r18, r12
    1cd6:	0e 94 16 19 	call	0x322c	; 0x322c <__udivmodsi4>
    1cda:	21 50       	subi	r18, 0x01	; 1
    1cdc:	30 40       	sbci	r19, 0x00	; 0
    1cde:	02 c0       	rjmp	.+4      	; 0x1ce4 <xMBPortSerialInit+0x1b2>
    1ce0:	23 e0       	ldi	r18, 0x03	; 3
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1ce4:	30 93 90 00 	sts	0x0090, r19
	UBRRL = uiBaudRate;
    1ce8:	29 b9       	out	0x09, r18	; 9

	switch ( eParity ) {
    1cea:	01 30       	cpi	r16, 0x01	; 1
    1cec:	31 f0       	breq	.+12     	; 0x1cfa <xMBPortSerialInit+0x1c8>
    1cee:	02 30       	cpi	r16, 0x02	; 2
    1cf0:	11 f4       	brne	.+4      	; 0x1cf6 <xMBPortSerialInit+0x1c4>
    1cf2:	80 e2       	ldi	r24, 0x20	; 32
    1cf4:	03 c0       	rjmp	.+6      	; 0x1cfc <xMBPortSerialInit+0x1ca>
    1cf6:	80 e0       	ldi	r24, 0x00	; 0
    1cf8:	01 c0       	rjmp	.+2      	; 0x1cfc <xMBPortSerialInit+0x1ca>
    1cfa:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1cfc:	17 30       	cpi	r17, 0x07	; 7
    1cfe:	21 f0       	breq	.+8      	; 0x1d08 <xMBPortSerialInit+0x1d6>
    1d00:	18 30       	cpi	r17, 0x08	; 8
    1d02:	19 f4       	brne	.+6      	; 0x1d0a <xMBPortSerialInit+0x1d8>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1d04:	86 60       	ori	r24, 0x06	; 6
    1d06:	01 c0       	rjmp	.+2      	; 0x1d0a <xMBPortSerialInit+0x1d8>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1d08:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1d0a:	88 60       	ori	r24, 0x08	; 8
    1d0c:	80 93 95 00 	sts	0x0095, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	60 e0       	ldi	r22, 0x00	; 0
    1d14:	0e 94 88 0d 	call	0x1b10	; 0x1b10 <vMBPortSerialEnable>

	return TRUE;
}
    1d18:	81 e0       	ldi	r24, 0x01	; 1
    1d1a:	1f 91       	pop	r17
    1d1c:	0f 91       	pop	r16
    1d1e:	ff 90       	pop	r15
    1d20:	ef 90       	pop	r14
    1d22:	df 90       	pop	r13
    1d24:	cf 90       	pop	r12
    1d26:	08 95       	ret

00001d28 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
#ifdef RTS_ENABLE
	RTS_HIGH;
    1d28:	1a 9a       	sbi	0x03, 2	; 3
#endif
	UDR = ucByte;
    1d2a:	8c b9       	out	0x0c, r24	; 12
	return TRUE;
}
    1d2c:	81 e0       	ldi	r24, 0x01	; 1
    1d2e:	08 95       	ret

00001d30 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1d30:	fc 01       	movw	r30, r24
	*pucByte = UDR;
    1d32:	8c b1       	in	r24, 0x0c	; 12
    1d34:	80 83       	st	Z, r24
	return TRUE;
}
    1d36:	81 e0       	ldi	r24, 0x01	; 1
    1d38:	08 95       	ret

00001d3a <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1d3a:	1d bc       	out	0x2d, r1	; 45
    1d3c:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1d3e:	20 91 91 03 	lds	r18, 0x0391
    1d42:	30 91 92 03 	lds	r19, 0x0392
    1d46:	21 15       	cp	r18, r1
    1d48:	31 05       	cpc	r19, r1
    1d4a:	29 f0       	breq	.+10     	; 0x1d56 <vMBPortTimersEnable+0x1c>
    {
        TIMSK |= _BV( OCIE1A );
    1d4c:	87 b7       	in	r24, 0x37	; 55
    1d4e:	80 61       	ori	r24, 0x10	; 16
    1d50:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1d52:	3b bd       	out	0x2b, r19	; 43
    1d54:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1d56:	8e b5       	in	r24, 0x2e	; 46
    1d58:	85 60       	ori	r24, 0x05	; 5
    1d5a:	8e bd       	out	0x2e, r24	; 46
}
    1d5c:	08 95       	ret

00001d5e <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1d5e:	8e b5       	in	r24, 0x2e	; 46
    1d60:	8a 7f       	andi	r24, 0xFA	; 250
    1d62:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK &= ~( _BV( OCIE1A ) );
    1d64:	87 b7       	in	r24, 0x37	; 55
    1d66:	8f 7e       	andi	r24, 0xEF	; 239
    1d68:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR |= _BV( OCF1A ) ;
    1d6a:	86 b7       	in	r24, 0x36	; 54
    1d6c:	80 61       	ori	r24, 0x10	; 16
    1d6e:	86 bf       	out	0x36, r24	; 54
}
    1d70:	08 95       	ret

00001d72 <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta = ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );
    1d72:	a0 e0       	ldi	r26, 0x00	; 0
    1d74:	b0 e0       	ldi	r27, 0x00	; 0
    1d76:	bc 01       	movw	r22, r24
    1d78:	cd 01       	movw	r24, r26
    1d7a:	29 e0       	ldi	r18, 0x09	; 9
    1d7c:	3d e3       	ldi	r19, 0x3D	; 61
    1d7e:	40 e0       	ldi	r20, 0x00	; 0
    1d80:	50 e0       	ldi	r21, 0x00	; 0
    1d82:	0e 94 f7 18 	call	0x31ee	; 0x31ee <__mulsi3>
    1d86:	20 e2       	ldi	r18, 0x20	; 32
    1d88:	3e e4       	ldi	r19, 0x4E	; 78
    1d8a:	40 e0       	ldi	r20, 0x00	; 0
    1d8c:	50 e0       	ldi	r21, 0x00	; 0
    1d8e:	0e 94 16 19 	call	0x322c	; 0x322c <__udivmodsi4>
    1d92:	30 93 92 03 	sts	0x0392, r19
    1d96:	20 93 91 03 	sts	0x0391, r18

    TCCR1A = 0x00;
    1d9a:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1d9c:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1d9e:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1da2:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <vMBPortTimersDisable>

    return TRUE;
}
    1da6:	81 e0       	ldi	r24, 0x01	; 1
    1da8:	08 95       	ret

00001daa <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR |= _BV( OCF1A ) ;
}

ISR( SIG_OUTPUT_COMPARE1A )
{
    1daa:	1f 92       	push	r1
    1dac:	0f 92       	push	r0
    1dae:	0f b6       	in	r0, 0x3f	; 63
    1db0:	0f 92       	push	r0
    1db2:	0b b6       	in	r0, 0x3b	; 59
    1db4:	0f 92       	push	r0
    1db6:	11 24       	eor	r1, r1
    1db8:	2f 93       	push	r18
    1dba:	3f 93       	push	r19
    1dbc:	4f 93       	push	r20
    1dbe:	5f 93       	push	r21
    1dc0:	6f 93       	push	r22
    1dc2:	7f 93       	push	r23
    1dc4:	8f 93       	push	r24
    1dc6:	9f 93       	push	r25
    1dc8:	af 93       	push	r26
    1dca:	bf 93       	push	r27
    1dcc:	ef 93       	push	r30
    1dce:	ff 93       	push	r31
    ( void )pxMBPortCBTimerExpired(  );
    1dd0:	e0 91 2d 07 	lds	r30, 0x072D
    1dd4:	f0 91 2e 07 	lds	r31, 0x072E
    1dd8:	09 95       	icall
}
    1dda:	ff 91       	pop	r31
    1ddc:	ef 91       	pop	r30
    1dde:	bf 91       	pop	r27
    1de0:	af 91       	pop	r26
    1de2:	9f 91       	pop	r25
    1de4:	8f 91       	pop	r24
    1de6:	7f 91       	pop	r23
    1de8:	6f 91       	pop	r22
    1dea:	5f 91       	pop	r21
    1dec:	4f 91       	pop	r20
    1dee:	3f 91       	pop	r19
    1df0:	2f 91       	pop	r18
    1df2:	0f 90       	pop	r0
    1df4:	0b be       	out	0x3b, r0	; 59
    1df6:	0f 90       	pop	r0
    1df8:	0f be       	out	0x3f, r0	; 63
    1dfa:	0f 90       	pop	r0
    1dfc:	1f 90       	pop	r1
    1dfe:	18 95       	reti

00001e00 <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1e00:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1e02:	18 16       	cp	r1, r24
    1e04:	14 f0       	brlt	.+4      	; 0x1e0a <eMBRegisterCB+0xa>
    1e06:	82 e0       	ldi	r24, 0x02	; 2
    1e08:	08 95       	ret
    {
        ENTER_CRITICAL_SECTION(  );
    1e0a:	f8 94       	cli
        if( pxHandler != NULL )
    1e0c:	61 15       	cp	r22, r1
    1e0e:	71 05       	cpc	r23, r1
    1e10:	f9 f0       	breq	.+62     	; 0x1e50 <eMBRegisterCB+0x50>
    1e12:	e5 e0       	ldi	r30, 0x05	; 5
    1e14:	f1 e0       	ldi	r31, 0x01	; 1
    1e16:	80 e0       	ldi	r24, 0x00	; 0
    1e18:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1e1a:	20 81       	ld	r18, Z
    1e1c:	31 81       	ldd	r19, Z+1	; 0x01
    1e1e:	21 15       	cp	r18, r1
    1e20:	31 05       	cpc	r19, r1
    1e22:	19 f0       	breq	.+6      	; 0x1e2a <eMBRegisterCB+0x2a>
    1e24:	26 17       	cp	r18, r22
    1e26:	37 07       	cpc	r19, r23
    1e28:	69 f4       	brne	.+26     	; 0x1e44 <eMBRegisterCB+0x44>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	ee 0f       	add	r30, r30
    1e2e:	ff 1f       	adc	r31, r31
    1e30:	e8 0f       	add	r30, r24
    1e32:	f9 1f       	adc	r31, r25
    1e34:	ec 5f       	subi	r30, 0xFC	; 252
    1e36:	fe 4f       	sbci	r31, 0xFE	; 254
    1e38:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1e3a:	72 83       	std	Z+2, r23	; 0x02
    1e3c:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1e3e:	40 97       	sbiw	r24, 0x10	; 16
    1e40:	11 f5       	brne	.+68     	; 0x1e86 <eMBRegisterCB+0x86>
    1e42:	1f c0       	rjmp	.+62     	; 0x1e82 <eMBRegisterCB+0x82>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1e44:	01 96       	adiw	r24, 0x01	; 1
    1e46:	33 96       	adiw	r30, 0x03	; 3
    1e48:	80 31       	cpi	r24, 0x10	; 16
    1e4a:	91 05       	cpc	r25, r1
    1e4c:	31 f7       	brne	.-52     	; 0x1e1a <eMBRegisterCB+0x1a>
    1e4e:	19 c0       	rjmp	.+50     	; 0x1e82 <eMBRegisterCB+0x82>
    1e50:	e4 e0       	ldi	r30, 0x04	; 4
    1e52:	f1 e0       	ldi	r31, 0x01	; 1
    1e54:	20 e0       	ldi	r18, 0x00	; 0
    1e56:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1e58:	80 81       	ld	r24, Z
    1e5a:	84 17       	cp	r24, r20
    1e5c:	59 f4       	brne	.+22     	; 0x1e74 <eMBRegisterCB+0x74>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1e5e:	f9 01       	movw	r30, r18
    1e60:	ee 0f       	add	r30, r30
    1e62:	ff 1f       	adc	r31, r31
    1e64:	e2 0f       	add	r30, r18
    1e66:	f3 1f       	adc	r31, r19
    1e68:	ec 5f       	subi	r30, 0xFC	; 252
    1e6a:	fe 4f       	sbci	r31, 0xFE	; 254
    1e6c:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1e6e:	12 82       	std	Z+2, r1	; 0x02
    1e70:	11 82       	std	Z+1, r1	; 0x01
    1e72:	09 c0       	rjmp	.+18     	; 0x1e86 <eMBRegisterCB+0x86>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1e74:	2f 5f       	subi	r18, 0xFF	; 255
    1e76:	3f 4f       	sbci	r19, 0xFF	; 255
    1e78:	33 96       	adiw	r30, 0x03	; 3
    1e7a:	20 31       	cpi	r18, 0x10	; 16
    1e7c:	31 05       	cpc	r19, r1
    1e7e:	61 f7       	brne	.-40     	; 0x1e58 <eMBRegisterCB+0x58>
    1e80:	02 c0       	rjmp	.+4      	; 0x1e86 <eMBRegisterCB+0x86>
    1e82:	84 e0       	ldi	r24, 0x04	; 4
    1e84:	01 c0       	rjmp	.+2      	; 0x1e88 <eMBRegisterCB+0x88>
    1e86:	80 e0       	ldi	r24, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1e88:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1e8a:	08 95       	ret

00001e8c <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1e8c:	80 91 03 01 	lds	r24, 0x0103
    1e90:	81 30       	cpi	r24, 0x01	; 1
    1e92:	11 f0       	breq	.+4      	; 0x1e98 <eMBClose+0xc>
    1e94:	86 e0       	ldi	r24, 0x06	; 6
    1e96:	08 95       	ret
    {
        if( pvMBFrameCloseCur != NULL )
    1e98:	e0 91 a4 03 	lds	r30, 0x03A4
    1e9c:	f0 91 a5 03 	lds	r31, 0x03A5
    1ea0:	30 97       	sbiw	r30, 0x00	; 0
    1ea2:	11 f4       	brne	.+4      	; 0x1ea8 <eMBClose+0x1c>
    1ea4:	80 e0       	ldi	r24, 0x00	; 0
    1ea6:	08 95       	ret
        {
            pvMBFrameCloseCur(  );
    1ea8:	09 95       	icall
    1eaa:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1eac:	08 95       	ret

00001eae <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1eae:	80 91 03 01 	lds	r24, 0x0103
    1eb2:	81 30       	cpi	r24, 0x01	; 1
    1eb4:	11 f0       	breq	.+4      	; 0x1eba <eMBEnable+0xc>
    1eb6:	86 e0       	ldi	r24, 0x06	; 6
    1eb8:	08 95       	ret
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1eba:	e0 91 9e 03 	lds	r30, 0x039E
    1ebe:	f0 91 9f 03 	lds	r31, 0x039F
    1ec2:	09 95       	icall
        eMBState = STATE_ENABLED;
    1ec4:	10 92 03 01 	sts	0x0103, r1
    1ec8:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1eca:	08 95       	ret

00001ecc <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1ecc:	80 91 03 01 	lds	r24, 0x0103
    1ed0:	88 23       	and	r24, r24
    1ed2:	51 f4       	brne	.+20     	; 0x1ee8 <eMBDisable+0x1c>
    {
        pvMBFrameStopCur(  );
    1ed4:	e0 91 a0 03 	lds	r30, 0x03A0
    1ed8:	f0 91 a1 03 	lds	r31, 0x03A1
    1edc:	09 95       	icall
        eMBState = STATE_DISABLED;
    1ede:	81 e0       	ldi	r24, 0x01	; 1
    1ee0:	80 93 03 01 	sts	0x0103, r24
    1ee4:	80 e0       	ldi	r24, 0x00	; 0
    1ee6:	08 95       	ret
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1ee8:	81 30       	cpi	r24, 0x01	; 1
    1eea:	11 f0       	breq	.+4      	; 0x1ef0 <eMBDisable+0x24>
    1eec:	86 e0       	ldi	r24, 0x06	; 6
    1eee:	08 95       	ret
    1ef0:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1ef2:	08 95       	ret

00001ef4 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1ef4:	df 93       	push	r29
    1ef6:	cf 93       	push	r28
    1ef8:	0f 92       	push	r0
    1efa:	cd b7       	in	r28, 0x3d	; 61
    1efc:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1efe:	80 91 03 01 	lds	r24, 0x0103
    1f02:	88 23       	and	r24, r24
    1f04:	11 f0       	breq	.+4      	; 0x1f0a <eMBPoll+0x16>
    1f06:	86 e0       	ldi	r24, 0x06	; 6
    1f08:	7c c0       	rjmp	.+248    	; 0x2002 <eMBPoll+0x10e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1f0a:	ce 01       	movw	r24, r28
    1f0c:	01 96       	adiw	r24, 0x01	; 1
    1f0e:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <xMBPortEventGet>
    1f12:	81 30       	cpi	r24, 0x01	; 1
    1f14:	09 f0       	breq	.+2      	; 0x1f18 <eMBPoll+0x24>
    1f16:	74 c0       	rjmp	.+232    	; 0x2000 <eMBPoll+0x10c>
    {
        switch ( eEvent )
    1f18:	99 81       	ldd	r25, Y+1	; 0x01
    1f1a:	91 30       	cpi	r25, 0x01	; 1
    1f1c:	21 f0       	breq	.+8      	; 0x1f26 <eMBPoll+0x32>
    1f1e:	92 30       	cpi	r25, 0x02	; 2
    1f20:	09 f0       	breq	.+2      	; 0x1f24 <eMBPoll+0x30>
    1f22:	6e c0       	rjmp	.+220    	; 0x2000 <eMBPoll+0x10c>
    1f24:	1b c0       	rjmp	.+54     	; 0x1f5c <eMBPoll+0x68>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1f26:	e0 91 a2 03 	lds	r30, 0x03A2
    1f2a:	f0 91 a3 03 	lds	r31, 0x03A3
    1f2e:	87 e9       	ldi	r24, 0x97	; 151
    1f30:	93 e0       	ldi	r25, 0x03	; 3
    1f32:	68 e9       	ldi	r22, 0x98	; 152
    1f34:	73 e0       	ldi	r23, 0x03	; 3
    1f36:	44 e9       	ldi	r20, 0x94	; 148
    1f38:	53 e0       	ldi	r21, 0x03	; 3
    1f3a:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1f3c:	88 23       	and	r24, r24
    1f3e:	09 f0       	breq	.+2      	; 0x1f42 <eMBPoll+0x4e>
    1f40:	5f c0       	rjmp	.+190    	; 0x2000 <eMBPoll+0x10c>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1f42:	90 91 97 03 	lds	r25, 0x0397
    1f46:	80 91 9a 03 	lds	r24, 0x039A
    1f4a:	98 17       	cp	r25, r24
    1f4c:	19 f0       	breq	.+6      	; 0x1f54 <eMBPoll+0x60>
    1f4e:	99 23       	and	r25, r25
    1f50:	09 f0       	breq	.+2      	; 0x1f54 <eMBPoll+0x60>
    1f52:	56 c0       	rjmp	.+172    	; 0x2000 <eMBPoll+0x10c>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1f54:	82 e0       	ldi	r24, 0x02	; 2
    1f56:	0e 94 75 0d 	call	0x1aea	; 0x1aea <xMBPortEventPost>
    1f5a:	52 c0       	rjmp	.+164    	; 0x2000 <eMBPoll+0x10c>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1f5c:	a0 91 98 03 	lds	r26, 0x0398
    1f60:	b0 91 99 03 	lds	r27, 0x0399
    1f64:	3c 91       	ld	r19, X
    1f66:	30 93 96 03 	sts	0x0396, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1f6a:	80 93 93 03 	sts	0x0393, r24
    1f6e:	e4 e0       	ldi	r30, 0x04	; 4
    1f70:	f1 e0       	ldi	r31, 0x01	; 1
    1f72:	80 e0       	ldi	r24, 0x00	; 0
    1f74:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1f76:	20 81       	ld	r18, Z
    1f78:	22 23       	and	r18, r18
    1f7a:	c1 f0       	breq	.+48     	; 0x1fac <eMBPoll+0xb8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1f7c:	23 17       	cp	r18, r19
    1f7e:	89 f4       	brne	.+34     	; 0x1fa2 <eMBPoll+0xae>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    1f80:	fc 01       	movw	r30, r24
    1f82:	ee 0f       	add	r30, r30
    1f84:	ff 1f       	adc	r31, r31
    1f86:	e8 0f       	add	r30, r24
    1f88:	f9 1f       	adc	r31, r25
    1f8a:	ec 5f       	subi	r30, 0xFC	; 252
    1f8c:	fe 4f       	sbci	r31, 0xFE	; 254
    1f8e:	01 80       	ldd	r0, Z+1	; 0x01
    1f90:	f2 81       	ldd	r31, Z+2	; 0x02
    1f92:	e0 2d       	mov	r30, r0
    1f94:	cd 01       	movw	r24, r26
    1f96:	64 e9       	ldi	r22, 0x94	; 148
    1f98:	73 e0       	ldi	r23, 0x03	; 3
    1f9a:	09 95       	icall
    1f9c:	80 93 93 03 	sts	0x0393, r24
    1fa0:	05 c0       	rjmp	.+10     	; 0x1fac <eMBPoll+0xb8>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1fa2:	01 96       	adiw	r24, 0x01	; 1
    1fa4:	33 96       	adiw	r30, 0x03	; 3
    1fa6:	80 31       	cpi	r24, 0x10	; 16
    1fa8:	91 05       	cpc	r25, r1
    1faa:	29 f7       	brne	.-54     	; 0x1f76 <eMBPoll+0x82>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    1fac:	80 91 97 03 	lds	r24, 0x0397
    1fb0:	88 23       	and	r24, r24
    1fb2:	31 f1       	breq	.+76     	; 0x2000 <eMBPoll+0x10c>
            {
                if( eException != MB_EX_NONE )
    1fb4:	90 91 93 03 	lds	r25, 0x0393
    1fb8:	99 23       	and	r25, r25
    1fba:	99 f0       	breq	.+38     	; 0x1fe2 <eMBPoll+0xee>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    1fbc:	e0 91 98 03 	lds	r30, 0x0398
    1fc0:	f0 91 99 03 	lds	r31, 0x0399
    1fc4:	80 91 96 03 	lds	r24, 0x0396
    1fc8:	80 68       	ori	r24, 0x80	; 128
    1fca:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    1fcc:	e0 91 98 03 	lds	r30, 0x0398
    1fd0:	f0 91 99 03 	lds	r31, 0x0399
    1fd4:	91 83       	std	Z+1, r25	; 0x01
    1fd6:	82 e0       	ldi	r24, 0x02	; 2
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	90 93 95 03 	sts	0x0395, r25
    1fde:	80 93 94 03 	sts	0x0394, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    1fe2:	60 91 98 03 	lds	r22, 0x0398
    1fe6:	70 91 99 03 	lds	r23, 0x0399
    1fea:	40 91 94 03 	lds	r20, 0x0394
    1fee:	50 91 95 03 	lds	r21, 0x0395
    1ff2:	e0 91 9c 03 	lds	r30, 0x039C
    1ff6:	f0 91 9d 03 	lds	r31, 0x039D
    1ffa:	80 91 9a 03 	lds	r24, 0x039A
    1ffe:	09 95       	icall
    2000:	80 e0       	ldi	r24, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    2002:	0f 90       	pop	r0
    2004:	cf 91       	pop	r28
    2006:	df 91       	pop	r29
    2008:	08 95       	ret

0000200a <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    200a:	ef 92       	push	r14
    200c:	ff 92       	push	r15
    200e:	0f 93       	push	r16
    2010:	1f 93       	push	r17
    2012:	f8 2e       	mov	r15, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    2014:	86 2f       	mov	r24, r22
    2016:	81 50       	subi	r24, 0x01	; 1
    2018:	87 3f       	cpi	r24, 0xF7	; 247
    201a:	08 f0       	brcs	.+2      	; 0x201e <eMBInit+0x14>
    201c:	83 c0       	rjmp	.+262    	; 0x2124 <eMBInit+0x11a>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    201e:	60 93 9a 03 	sts	0x039A, r22

        switch ( eMode )
    2022:	ff 20       	and	r15, r15
    2024:	29 f0       	breq	.+10     	; 0x2030 <eMBInit+0x26>
    2026:	81 e0       	ldi	r24, 0x01	; 1
    2028:	f8 16       	cp	r15, r24
    202a:	09 f0       	breq	.+2      	; 0x202e <eMBInit+0x24>
    202c:	7b c0       	rjmp	.+246    	; 0x2124 <eMBInit+0x11a>
    202e:	36 c0       	rjmp	.+108    	; 0x209c <eMBInit+0x92>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    2030:	87 e4       	ldi	r24, 0x47	; 71
    2032:	97 e0       	ldi	r25, 0x07	; 7
    2034:	90 93 9f 03 	sts	0x039F, r25
    2038:	80 93 9e 03 	sts	0x039E, r24
            pvMBFrameStopCur = eMBRTUStop;
    203c:	8a eb       	ldi	r24, 0xBA	; 186
    203e:	96 e0       	ldi	r25, 0x06	; 6
    2040:	90 93 a1 03 	sts	0x03A1, r25
    2044:	80 93 a0 03 	sts	0x03A0, r24
            peMBFrameSendCur = eMBRTUSend;
    2048:	82 e5       	ldi	r24, 0x52	; 82
    204a:	97 e0       	ldi	r25, 0x07	; 7
    204c:	90 93 9d 03 	sts	0x039D, r25
    2050:	80 93 9c 03 	sts	0x039C, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    2054:	8f e9       	ldi	r24, 0x9F	; 159
    2056:	97 e0       	ldi	r25, 0x07	; 7
    2058:	90 93 a3 03 	sts	0x03A3, r25
    205c:	80 93 a2 03 	sts	0x03A2, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    2060:	10 92 a5 03 	sts	0x03A5, r1
    2064:	10 92 a4 03 	sts	0x03A4, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    2068:	8e ef       	ldi	r24, 0xFE	; 254
    206a:	96 e0       	ldi	r25, 0x06	; 6
    206c:	90 93 30 07 	sts	0x0730, r25
    2070:	80 93 2f 07 	sts	0x072F, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    2074:	83 ec       	ldi	r24, 0xC3	; 195
    2076:	96 e0       	ldi	r25, 0x06	; 6
    2078:	90 93 2c 07 	sts	0x072C, r25
    207c:	80 93 2b 07 	sts	0x072B, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    2080:	83 ea       	ldi	r24, 0xA3	; 163
    2082:	96 e0       	ldi	r25, 0x06	; 6
    2084:	90 93 2e 07 	sts	0x072E, r25
    2088:	80 93 2d 07 	sts	0x072D, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    208c:	86 2f       	mov	r24, r22
    208e:	64 2f       	mov	r22, r20
    2090:	a9 01       	movw	r20, r18
    2092:	98 01       	movw	r18, r16
    2094:	0e 2d       	mov	r16, r14
    2096:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <eMBRTUInit>
    209a:	35 c0       	rjmp	.+106    	; 0x2106 <eMBInit+0xfc>
            break;
#endif
#if MB_ASCII_ENABLED > 0
        case MB_ASCII:
            pvMBFrameStartCur = eMBASCIIStart;
    209c:	8f e2       	ldi	r24, 0x2F	; 47
    209e:	99 e0       	ldi	r25, 0x09	; 9
    20a0:	90 93 9f 03 	sts	0x039F, r25
    20a4:	80 93 9e 03 	sts	0x039E, r24
            pvMBFrameStopCur = eMBASCIIStop;
    20a8:	86 e2       	ldi	r24, 0x26	; 38
    20aa:	99 e0       	ldi	r25, 0x09	; 9
    20ac:	90 93 a1 03 	sts	0x03A1, r25
    20b0:	80 93 a0 03 	sts	0x03A0, r24
            peMBFrameSendCur = eMBASCIISend;
    20b4:	82 ee       	ldi	r24, 0xE2	; 226
    20b6:	98 e0       	ldi	r25, 0x08	; 8
    20b8:	90 93 9d 03 	sts	0x039D, r25
    20bc:	80 93 9c 03 	sts	0x039C, r24
            peMBFrameReceiveCur = eMBASCIIReceive;
    20c0:	8d e0       	ldi	r24, 0x0D	; 13
    20c2:	98 e0       	ldi	r25, 0x08	; 8
    20c4:	90 93 a3 03 	sts	0x03A3, r25
    20c8:	80 93 a2 03 	sts	0x03A2, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    20cc:	10 92 a5 03 	sts	0x03A5, r1
    20d0:	10 92 a4 03 	sts	0x03A4, r1
            pxMBFrameCBByteReceived = xMBASCIIReceiveFSM;
    20d4:	8b e3       	ldi	r24, 0x3B	; 59
    20d6:	99 e0       	ldi	r25, 0x09	; 9
    20d8:	90 93 30 07 	sts	0x0730, r25
    20dc:	80 93 2f 07 	sts	0x072F, r24
            pxMBFrameCBTransmitterEmpty = xMBASCIITransmitFSM;
    20e0:	8f e4       	ldi	r24, 0x4F	; 79
    20e2:	98 e0       	ldi	r25, 0x08	; 8
    20e4:	90 93 2c 07 	sts	0x072C, r25
    20e8:	80 93 2b 07 	sts	0x072B, r24
            pxMBPortCBTimerExpired = xMBASCIITimerT1SExpired;
    20ec:	84 e4       	ldi	r24, 0x44	; 68
    20ee:	98 e0       	ldi	r25, 0x08	; 8
    20f0:	90 93 2e 07 	sts	0x072E, r25
    20f4:	80 93 2d 07 	sts	0x072D, r24

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    20f8:	86 2f       	mov	r24, r22
    20fa:	64 2f       	mov	r22, r20
    20fc:	a9 01       	movw	r20, r18
    20fe:	98 01       	movw	r18, r16
    2100:	0e 2d       	mov	r16, r14
    2102:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <eMBASCIIInit>
    2106:	18 2f       	mov	r17, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    2108:	88 23       	and	r24, r24
    210a:	69 f4       	brne	.+26     	; 0x2126 <eMBInit+0x11c>
        {
            if( !xMBPortEventInit(  ) )
    210c:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <xMBPortEventInit>
    2110:	88 23       	and	r24, r24
    2112:	11 f4       	brne	.+4      	; 0x2118 <eMBInit+0x10e>
    2114:	13 e0       	ldi	r17, 0x03	; 3
    2116:	07 c0       	rjmp	.+14     	; 0x2126 <eMBInit+0x11c>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    2118:	f0 92 9b 03 	sts	0x039B, r15
                eMBState = STATE_DISABLED;
    211c:	81 e0       	ldi	r24, 0x01	; 1
    211e:	80 93 03 01 	sts	0x0103, r24
    2122:	01 c0       	rjmp	.+2      	; 0x2126 <eMBInit+0x11c>
    2124:	12 e0       	ldi	r17, 0x02	; 2
            }
        }
    }
    return eStatus;
}
    2126:	81 2f       	mov	r24, r17
    2128:	1f 91       	pop	r17
    212a:	0f 91       	pop	r16
    212c:	ff 90       	pop	r15
    212e:	ef 90       	pop	r14
    2130:	08 95       	ret

00002132 <readDigitalInput>:
#include "../main.h"
#include "digital_in_out_func.h"

void readDigitalInput( uint8_t in[25] )
{
    2132:	dc 01       	movw	r26, r24
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
    2134:	53 b3       	in	r21, 0x13	; 19
	in1 = PIND;
    2136:	40 b3       	in	r20, 0x10	; 16
    2138:	fc 01       	movw	r30, r24
    213a:	30 e0       	ldi	r19, 0x00	; 0
    213c:	20 e8       	ldi	r18, 0x80	; 128

	for( i = 0; i < 8; i++ ) {
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
    213e:	82 2f       	mov	r24, r18
    2140:	85 23       	and	r24, r21
    2142:	90 81       	ld	r25, Z
    2144:	88 23       	and	r24, r24
    2146:	11 f0       	breq	.+4      	; 0x214c <readDigitalInput+0x1a>
    2148:	91 60       	ori	r25, 0x01	; 1
    214a:	01 c0       	rjmp	.+2      	; 0x214e <readDigitalInput+0x1c>
    214c:	9e 7f       	andi	r25, 0xFE	; 254
    214e:	90 83       	st	Z, r25
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
    2150:	82 2f       	mov	r24, r18
    2152:	84 23       	and	r24, r20
    2154:	90 85       	ldd	r25, Z+8	; 0x08
    2156:	88 23       	and	r24, r24
    2158:	11 f0       	breq	.+4      	; 0x215e <readDigitalInput+0x2c>
    215a:	91 60       	ori	r25, 0x01	; 1
    215c:	01 c0       	rjmp	.+2      	; 0x2160 <readDigitalInput+0x2e>
    215e:	9e 7f       	andi	r25, 0xFE	; 254
    2160:	90 87       	std	Z+8, r25	; 0x08
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
	in1 = PIND;

	for( i = 0; i < 8; i++ ) {
    2162:	3f 5f       	subi	r19, 0xFF	; 255
    2164:	31 96       	adiw	r30, 0x01	; 1
    2166:	38 30       	cpi	r19, 0x08	; 8
    2168:	11 f0       	breq	.+4      	; 0x216e <readDigitalInput+0x3c>
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
		bit_mask >>= 1;
    216a:	26 95       	lsr	r18
    216c:	e8 cf       	rjmp	.-48     	; 0x213e <readDigitalInput+0xc>
	}

	( PING & MCU_VCC_FB0_bm ) ? ( in[ 20 ] = 1 ) : ( in[ 20 ] = 0 );
    216e:	80 91 63 00 	lds	r24, 0x0063
    2172:	84 ff       	sbrs	r24, 4
    2174:	05 c0       	rjmp	.+10     	; 0x2180 <readDigitalInput+0x4e>
    2176:	81 e0       	ldi	r24, 0x01	; 1
    2178:	54 96       	adiw	r26, 0x14	; 20
    217a:	8c 93       	st	X, r24
    217c:	54 97       	sbiw	r26, 0x14	; 20
    217e:	03 c0       	rjmp	.+6      	; 0x2186 <readDigitalInput+0x54>
    2180:	54 96       	adiw	r26, 0x14	; 20
    2182:	1c 92       	st	X, r1
    2184:	54 97       	sbiw	r26, 0x14	; 20
	( PING & MCU_VCC_FB1_bm ) ? ( in[ 21 ] = 1 ) : ( in[ 21 ] = 0 );
    2186:	80 91 63 00 	lds	r24, 0x0063
    218a:	83 ff       	sbrs	r24, 3
    218c:	05 c0       	rjmp	.+10     	; 0x2198 <readDigitalInput+0x66>
    218e:	81 e0       	ldi	r24, 0x01	; 1
    2190:	55 96       	adiw	r26, 0x15	; 21
    2192:	8c 93       	st	X, r24
    2194:	55 97       	sbiw	r26, 0x15	; 21
    2196:	03 c0       	rjmp	.+6      	; 0x219e <readDigitalInput+0x6c>
    2198:	55 96       	adiw	r26, 0x15	; 21
    219a:	1c 92       	st	X, r1
    219c:	55 97       	sbiw	r26, 0x15	; 21
	( PINE & MCU_DO_DIAG0_bm ) ? ( in[ 22 ] = 1 ) : ( in[ 22 ] = 0 );
    219e:	0f 9b       	sbis	0x01, 7	; 1
    21a0:	05 c0       	rjmp	.+10     	; 0x21ac <readDigitalInput+0x7a>
    21a2:	81 e0       	ldi	r24, 0x01	; 1
    21a4:	56 96       	adiw	r26, 0x16	; 22
    21a6:	8c 93       	st	X, r24
    21a8:	56 97       	sbiw	r26, 0x16	; 22
    21aa:	03 c0       	rjmp	.+6      	; 0x21b2 <readDigitalInput+0x80>
    21ac:	56 96       	adiw	r26, 0x16	; 22
    21ae:	1c 92       	st	X, r1
    21b0:	56 97       	sbiw	r26, 0x16	; 22
	( PINE & MCU_DO_DIAG1_bm ) ? ( in[ 23 ] = 1 ) : ( in[ 23 ] = 0 );
    21b2:	0b 9b       	sbis	0x01, 3	; 1
    21b4:	05 c0       	rjmp	.+10     	; 0x21c0 <readDigitalInput+0x8e>
    21b6:	81 e0       	ldi	r24, 0x01	; 1
    21b8:	57 96       	adiw	r26, 0x17	; 23
    21ba:	8c 93       	st	X, r24
    21bc:	57 97       	sbiw	r26, 0x17	; 23
    21be:	03 c0       	rjmp	.+6      	; 0x21c6 <readDigitalInput+0x94>
    21c0:	57 96       	adiw	r26, 0x17	; 23
    21c2:	1c 92       	st	X, r1
    21c4:	57 97       	sbiw	r26, 0x17	; 23

	( PINB & MCU_RUN_STOP_bm ) ? ( in[ 24 ] = 1 ) : ( in[ 24 ] = 0 );
    21c6:	b7 9b       	sbis	0x16, 7	; 22
    21c8:	04 c0       	rjmp	.+8      	; 0x21d2 <readDigitalInput+0xa0>
    21ca:	81 e0       	ldi	r24, 0x01	; 1
    21cc:	58 96       	adiw	r26, 0x18	; 24
    21ce:	8c 93       	st	X, r24
    21d0:	08 95       	ret
    21d2:	58 96       	adiw	r26, 0x18	; 24
    21d4:	1c 92       	st	X, r1
    21d6:	08 95       	ret

000021d8 <initDigitalInput>:
}

void initDigitalInput( void )
{
	DDRC = (uint8_t)~(
    21d8:	14 ba       	out	0x14, r1	; 20
		MCU_DI0_bm | MCU_DI1_bm | MCU_DI2_bm | MCU_DI3_bm |
		MCU_DI4_bm | MCU_DI5_bm | MCU_DI6_bm | MCU_DI7_bm
	);

	DDRD = (uint8_t)~(
    21da:	11 ba       	out	0x11, r1	; 17
		MCU_DI8_bm | MCU_DI9_bm | MCU_DI10_bm | MCU_DI11_bm |
		MCU_DI12_bm | MCU_DI13_bm | MCU_DI14_bm | MCU_DI15_bm
	);
}
    21dc:	08 95       	ret

000021de <writeDigitalOutput>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeDigitalOutput( uint8_t out[16] )
{
    21de:	fc 01       	movw	r30, r24
    21e0:	30 e0       	ldi	r19, 0x00	; 0
    21e2:	20 e0       	ldi	r18, 0x00	; 0
    21e4:	40 e0       	ldi	r20, 0x00	; 0
    21e6:	90 e8       	ldi	r25, 0x80	; 128
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
    21e8:	80 81       	ld	r24, Z
    21ea:	80 fd       	sbrc	r24, 0
    21ec:	29 2b       	or	r18, r25
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
    21ee:	80 85       	ldd	r24, Z+8	; 0x08
    21f0:	80 fd       	sbrc	r24, 0
    21f2:	49 2b       	or	r20, r25

void writeDigitalOutput( uint8_t out[16] )
{
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
    21f4:	3f 5f       	subi	r19, 0xFF	; 255
    21f6:	31 96       	adiw	r30, 0x01	; 1
    21f8:	38 30       	cpi	r19, 0x08	; 8
    21fa:	11 f0       	breq	.+4      	; 0x2200 <writeDigitalOutput+0x22>
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
		bit_mask >>= 1;
    21fc:	96 95       	lsr	r25
    21fe:	f4 cf       	rjmp	.-24     	; 0x21e8 <writeDigitalOutput+0xa>
	}

	PORTA = out0;
    2200:	2b bb       	out	0x1b, r18	; 27
	PORTB &= ~MCU_DO_CS0_bm;
    2202:	c6 98       	cbi	0x18, 6	; 24
	asm("nop\n");
    2204:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    2206:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2208:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    220a:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    220c:	00 00       	nop
	PORTB |= MCU_DO_CS0_bm;
    220e:	c6 9a       	sbi	0x18, 6	; 24

	PORTA = out1;
    2210:	4b bb       	out	0x1b, r20	; 27
	PORTE &= ~MCU_DO_CS1_bm;
    2212:	1c 98       	cbi	0x03, 4	; 3
	asm("nop\n");
    2214:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    2216:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    2218:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    221a:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    221c:	00 00       	nop
	PORTE |= MCU_DO_CS1_bm;
    221e:	1c 9a       	sbi	0x03, 4	; 3

	PORTA = 0;
    2220:	1b ba       	out	0x1b, r1	; 27
}
    2222:	08 95       	ret

00002224 <initDigitalOutput>:

void initDigitalOutput(void)
{
	PORTE &= ~MCU_DO_DIS_bm;
    2224:	1d 98       	cbi	0x03, 5	; 3
	PORTE |= MCU_DO_CS1_bm | MCU_DO_WR_bm;
    2226:	83 b1       	in	r24, 0x03	; 3
    2228:	80 65       	ori	r24, 0x50	; 80
    222a:	83 b9       	out	0x03, r24	; 3
	DDRE |= MCU_DO_WR_bm | MCU_DO_DIS_bm | MCU_DO_CS1_bm;
    222c:	82 b1       	in	r24, 0x02	; 2
    222e:	80 67       	ori	r24, 0x70	; 112
    2230:	82 b9       	out	0x02, r24	; 2

	PORTA = 0;
    2232:	1b ba       	out	0x1b, r1	; 27
	DDRA =
    2234:	8f ef       	ldi	r24, 0xFF	; 255
    2236:	8a bb       	out	0x1a, r24	; 26
	(
		MCU_D7_bm | MCU_D6_bm | MCU_D5_bm | MCU_D4_bm |
		MCU_D3_bm | MCU_D2_bm | MCU_D1_bm | MCU_D0_bm
	);

	PORTB |= MCU_DO_CS0_bm;
    2238:	c6 9a       	sbi	0x18, 6	; 24
	DDRB |= MCU_DO_CS0_bm;
    223a:	be 9a       	sbi	0x17, 6	; 23

	PORTE |= MCU_DO_DIS_bm;
    223c:	1d 9a       	sbi	0x03, 5	; 3
}
    223e:	08 95       	ret

00002240 <readAddressSwitch>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t readAddressSwitch(void)
{
    2240:	40 e0       	ldi	r20, 0x00	; 0
    2242:	20 e0       	ldi	r18, 0x00	; 0
    2244:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
		PORTF &= ~( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    2246:	80 91 62 00 	lds	r24, 0x0062
    224a:	88 7f       	andi	r24, 0xF8	; 248
    224c:	80 93 62 00 	sts	0x0062, r24
		PORTF |= i;
    2250:	80 91 62 00 	lds	r24, 0x0062
    2254:	82 2b       	or	r24, r18
    2256:	80 93 62 00 	sts	0x0062, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    225a:	00 00       	nop
    225c:	00 00       	nop
    225e:	00 00       	nop
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
    2260:	80 b1       	in	r24, 0x00	; 0
    2262:	90 e0       	ldi	r25, 0x00	; 0
    2264:	53 e0       	ldi	r21, 0x03	; 3
    2266:	96 95       	lsr	r25
    2268:	87 95       	ror	r24
    226a:	5a 95       	dec	r21
    226c:	e1 f7       	brne	.-8      	; 0x2266 <readAddressSwitch+0x26>
    226e:	81 70       	andi	r24, 0x01	; 1
    2270:	90 70       	andi	r25, 0x00	; 0
    2272:	02 2e       	mov	r0, r18
    2274:	02 c0       	rjmp	.+4      	; 0x227a <readAddressSwitch+0x3a>
    2276:	88 0f       	add	r24, r24
    2278:	99 1f       	adc	r25, r25
    227a:	0a 94       	dec	r0
    227c:	e2 f7       	brpl	.-8      	; 0x2276 <readAddressSwitch+0x36>
    227e:	48 2b       	or	r20, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    2280:	00 00       	nop
    2282:	00 00       	nop
    2284:	00 00       	nop
    2286:	2f 5f       	subi	r18, 0xFF	; 255
    2288:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t readAddressSwitch(void)
{
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
    228a:	28 30       	cpi	r18, 0x08	; 8
    228c:	31 05       	cpc	r19, r1
    228e:	d9 f6       	brne	.-74     	; 0x2246 <readAddressSwitch+0x6>
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
		asm("nop\n");asm("nop\n");asm("nop\n");
	}

	return address;
}
    2290:	84 2f       	mov	r24, r20
    2292:	08 95       	ret

00002294 <initAddressSwitch>:

void initAddressSwitch(void)
{
	DDRF &= ~( MCU_RS485_AN_bm );
    2294:	e1 e6       	ldi	r30, 0x61	; 97
    2296:	f0 e0       	ldi	r31, 0x00	; 0
    2298:	80 81       	ld	r24, Z
    229a:	87 7f       	andi	r24, 0xF7	; 247
    229c:	80 83       	st	Z, r24
	DDRF |= ( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    229e:	80 81       	ld	r24, Z
    22a0:	87 60       	ori	r24, 0x07	; 7
    22a2:	80 83       	st	Z, r24
}
    22a4:	08 95       	ret

000022a6 <writeHmiLed>:
	PORTE |= MCU_DO_DIS_bm;
}
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeHmiLed( uint8_t in[40] )
{
    22a6:	ef 92       	push	r14
    22a8:	ff 92       	push	r15
    22aa:	0f 93       	push	r16
    22ac:	1f 93       	push	r17
    22ae:	df 93       	push	r29
    22b0:	cf 93       	push	r28
    22b2:	00 d0       	rcall	.+0      	; 0x22b4 <writeHmiLed+0xe>
    22b4:	00 d0       	rcall	.+0      	; 0x22b6 <writeHmiLed+0x10>
    22b6:	0f 92       	push	r0
    22b8:	cd b7       	in	r28, 0x3d	; 61
    22ba:	de b7       	in	r29, 0x3e	; 62
    22bc:	8c 01       	movw	r16, r24
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };
    22be:	fe 01       	movw	r30, r28
    22c0:	31 96       	adiw	r30, 0x01	; 1
    22c2:	85 e0       	ldi	r24, 0x05	; 5
    22c4:	df 01       	movw	r26, r30
    22c6:	1d 92       	st	X+, r1
    22c8:	8a 95       	dec	r24
    22ca:	e9 f7       	brne	.-6      	; 0x22c6 <writeHmiLed+0x20>
    22cc:	80 e0       	ldi	r24, 0x00	; 0
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    22ce:	7f 01       	movw	r14, r30
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
		n = i>>2;
    22d0:	48 2f       	mov	r20, r24
    22d2:	60 e1       	ldi	r22, 0x10	; 16
    22d4:	51 e0       	ldi	r21, 0x01	; 1
    22d6:	86 95       	lsr	r24
    22d8:	86 95       	lsr	r24
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    22da:	97 01       	movw	r18, r14
    22dc:	28 0f       	add	r18, r24
    22de:	31 1d       	adc	r19, r1
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    22e0:	94 2f       	mov	r25, r20
    22e2:	9c 5f       	subi	r25, 0xFC	; 252
			if( 1 & in[ i +  0 ] ) {
    22e4:	a4 2f       	mov	r26, r20
    22e6:	b0 e0       	ldi	r27, 0x00	; 0
    22e8:	f8 01       	movw	r30, r16
    22ea:	ea 0f       	add	r30, r26
    22ec:	fb 1f       	adc	r31, r27
    22ee:	80 81       	ld	r24, Z
    22f0:	80 ff       	sbrs	r24, 0
    22f2:	04 c0       	rjmp	.+8      	; 0x22fc <writeHmiLed+0x56>
				data[n] |= bit_mask0;
    22f4:	f9 01       	movw	r30, r18
    22f6:	80 81       	ld	r24, Z
    22f8:	86 2b       	or	r24, r22
    22fa:	80 83       	st	Z, r24
			}

			if( 1 & in[ i + 20 ] ) {
    22fc:	a0 0f       	add	r26, r16
    22fe:	b1 1f       	adc	r27, r17
    2300:	54 96       	adiw	r26, 0x14	; 20
    2302:	8c 91       	ld	r24, X
    2304:	80 ff       	sbrs	r24, 0
    2306:	04 c0       	rjmp	.+8      	; 0x2310 <writeHmiLed+0x6a>
				data[n] |= bit_mask1;
    2308:	d9 01       	movw	r26, r18
    230a:	8c 91       	ld	r24, X
    230c:	85 2b       	or	r24, r21
    230e:	8c 93       	st	X, r24
			}

			bit_mask0 <<= 1;
			bit_mask1 <<= 1;

			++i;
    2310:	4f 5f       	subi	r20, 0xFF	; 255
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    2312:	49 17       	cp	r20, r25
    2314:	19 f0       	breq	.+6      	; 0x231c <writeHmiLed+0x76>

			if( 1 & in[ i + 20 ] ) {
				data[n] |= bit_mask1;
			}

			bit_mask0 <<= 1;
    2316:	66 0f       	add	r22, r22
			bit_mask1 <<= 1;
    2318:	55 0f       	add	r21, r21
    231a:	e4 cf       	rjmp	.-56     	; 0x22e4 <writeHmiLed+0x3e>
{
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
    231c:	44 31       	cpi	r20, 0x14	; 20
    231e:	11 f0       	breq	.+4      	; 0x2324 <writeHmiLed+0x7e>
    2320:	84 2f       	mov	r24, r20
    2322:	d6 cf       	rjmp	.-84     	; 0x22d0 <writeHmiLed+0x2a>

			++i;
		}
	}

	spi_send_byte( data[0] );
    2324:	89 81       	ldd	r24, Y+1	; 0x01
    2326:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <spi_send_byte>
	spi_send_data( &data[1], 4 );
    232a:	ce 01       	movw	r24, r28
    232c:	02 96       	adiw	r24, 0x02	; 2
    232e:	64 e0       	ldi	r22, 0x04	; 4
    2330:	70 e0       	ldi	r23, 0x00	; 0
    2332:	0e 94 dd 11 	call	0x23ba	; 0x23ba <spi_send_data>

	strobe_hmi_led();
    2336:	c5 9a       	sbi	0x18, 5	; 24
	unstrobe_hmi_led();
    2338:	c5 98       	cbi	0x18, 5	; 24
}
    233a:	0f 90       	pop	r0
    233c:	0f 90       	pop	r0
    233e:	0f 90       	pop	r0
    2340:	0f 90       	pop	r0
    2342:	0f 90       	pop	r0
    2344:	cf 91       	pop	r28
    2346:	df 91       	pop	r29
    2348:	1f 91       	pop	r17
    234a:	0f 91       	pop	r16
    234c:	ff 90       	pop	r15
    234e:	ef 90       	pop	r14
    2350:	08 95       	ret

00002352 <initHmiLed>:

void initHmiLed( void )
{
    2352:	df 93       	push	r29
    2354:	cf 93       	push	r28
    2356:	cd b7       	in	r28, 0x3d	; 61
    2358:	de b7       	in	r29, 0x3e	; 62
    235a:	a8 97       	sbiw	r28, 0x28	; 40
    235c:	0f b6       	in	r0, 0x3f	; 63
    235e:	f8 94       	cli
    2360:	de bf       	out	0x3e, r29	; 62
    2362:	0f be       	out	0x3f, r0	; 63
    2364:	cd bf       	out	0x3d, r28	; 61
	uint8_t buffer[40] = { 0 };
    2366:	fe 01       	movw	r30, r28
    2368:	31 96       	adiw	r30, 0x01	; 1
    236a:	88 e2       	ldi	r24, 0x28	; 40
    236c:	df 01       	movw	r26, r30
    236e:	1d 92       	st	X+, r1
    2370:	8a 95       	dec	r24
    2372:	e9 f7       	brne	.-6      	; 0x236e <initHmiLed+0x1c>

	DDRB |= MCU_CS2_bm;
    2374:	bd 9a       	sbi	0x17, 5	; 23

	writeHmiLed( buffer );
    2376:	cf 01       	movw	r24, r30
    2378:	0e 94 53 11 	call	0x22a6	; 0x22a6 <writeHmiLed>

	strobe_hmi_led();
    237c:	c5 9a       	sbi	0x18, 5	; 24
	asm("nop\n");
    237e:	00 00       	nop
	unstrobe_hmi_led();
    2380:	c5 98       	cbi	0x18, 5	; 24
}
    2382:	a8 96       	adiw	r28, 0x28	; 40
    2384:	0f b6       	in	r0, 0x3f	; 63
    2386:	f8 94       	cli
    2388:	de bf       	out	0x3e, r29	; 62
    238a:	0f be       	out	0x3f, r0	; 63
    238c:	cd bf       	out	0x3d, r28	; 61
    238e:	cf 91       	pop	r28
    2390:	df 91       	pop	r29
    2392:	08 95       	ret

00002394 <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if( !(SPCR & (1 << SPE)) ) {
    2394:	6e 99       	sbic	0x0d, 6	; 13
    2396:	06 c0       	rjmp	.+12     	; 0x23a4 <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    2398:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    239a:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    239c:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    239e:	80 e5       	ldi	r24, 0x50	; 80
    23a0:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    23a2:	70 9a       	sbi	0x0e, 0	; 14
    23a4:	08 95       	ret

000023a6 <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
	SPDR = b;
    23a6:	8f b9       	out	0x0f, r24	; 15
	/* wait for byte to be shifted out */
	while(!(SPSR & (1 << SPIF)));
    23a8:	77 9b       	sbis	0x0e, 7	; 14
    23aa:	fe cf       	rjmp	.-4      	; 0x23a8 <spi_send_byte+0x2>
}
    23ac:	08 95       	ret

000023ae <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
	/* send dummy data for receiving some */
	SPDR = 0xff;
    23ae:	8f ef       	ldi	r24, 0xFF	; 255
    23b0:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1 << SPIF)));
    23b2:	77 9b       	sbis	0x0e, 7	; 14
    23b4:	fe cf       	rjmp	.-4      	; 0x23b2 <spi_rec_byte+0x4>

	return SPDR;
    23b6:	8f b1       	in	r24, 0x0f	; 15
}
    23b8:	08 95       	ret

000023ba <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    23ba:	fc 01       	movw	r30, r24
	do {
		uint8_t b = *data++;
    23bc:	81 91       	ld	r24, Z+
		while( !(SPSR & (1 << SPIF)) );
    23be:	77 9b       	sbis	0x0e, 7	; 14
    23c0:	fe cf       	rjmp	.-4      	; 0x23be <spi_send_data+0x4>
		SPDR = b;
    23c2:	8f b9       	out	0x0f, r24	; 15
	} while( --data_len );
    23c4:	61 50       	subi	r22, 0x01	; 1
    23c6:	70 40       	sbci	r23, 0x00	; 0
    23c8:	c9 f7       	brne	.-14     	; 0x23bc <spi_send_data+0x2>

	while( !(SPSR & (1 << SPIF)) );
    23ca:	77 9b       	sbis	0x0e, 7	; 14
    23cc:	fe cf       	rjmp	.-4      	; 0x23ca <spi_send_data+0x10>
}
    23ce:	08 95       	ret

000023d0 <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    23d0:	fc 01       	movw	r30, r24
	--buffer;
	do {
		SPDR = 0xff;
    23d2:	9f ef       	ldi	r25, 0xFF	; 255
    23d4:	9f b9       	out	0x0f, r25	; 15
		++buffer;
		while( !(SPSR & (1 << SPIF)) );
    23d6:	77 9b       	sbis	0x0e, 7	; 14
    23d8:	fe cf       	rjmp	.-4      	; 0x23d6 <spi_rec_data+0x6>
		*buffer = SPDR;
    23da:	8f b1       	in	r24, 0x0f	; 15
    23dc:	81 93       	st	Z+, r24
	} while( --buffer_len );
    23de:	61 50       	subi	r22, 0x01	; 1
    23e0:	70 40       	sbci	r23, 0x00	; 0
    23e2:	c1 f7       	brne	.-16     	; 0x23d4 <spi_rec_data+0x4>
}
    23e4:	08 95       	ret

000023e6 <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    23e6:	83 e5       	ldi	r24, 0x53	; 83
    23e8:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    23ea:	70 98       	cbi	0x0e, 0	; 14
}
    23ec:	08 95       	ret

000023ee <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    23ee:	80 e5       	ldi	r24, 0x50	; 80
    23f0:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    23f2:	70 9a       	sbi	0x0e, 0	; 14
}
    23f4:	08 95       	ret

000023f6 <check_crc16>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t check_crc16( uint8_t *buffer, uint8_t len )
{
    23f6:	ef 92       	push	r14
    23f8:	ff 92       	push	r15
    23fa:	0f 93       	push	r16
    23fc:	1f 93       	push	r17
    23fe:	7c 01       	movw	r14, r24
    2400:	06 2f       	mov	r16, r22
	uint16_t check_sum;

	check_sum = usMBCRC16( buffer, len );
    2402:	10 e0       	ldi	r17, 0x00	; 0
    2404:	b8 01       	movw	r22, r16
    2406:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <usMBCRC16>
    240a:	bc 01       	movw	r22, r24

	if( ( ( 0xff & check_sum>>0 ) == buffer[ len + 0 ] ) &&
    240c:	9c 01       	movw	r18, r24
    240e:	30 70       	andi	r19, 0x00	; 0
    2410:	f7 01       	movw	r30, r14
    2412:	e0 0f       	add	r30, r16
    2414:	f1 1f       	adc	r31, r17
    2416:	80 81       	ld	r24, Z
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	28 17       	cp	r18, r24
    241c:	39 07       	cpc	r19, r25
    241e:	11 f0       	breq	.+4      	; 0x2424 <check_crc16+0x2e>
    2420:	40 e0       	ldi	r20, 0x00	; 0
    2422:	09 c0       	rjmp	.+18     	; 0x2436 <check_crc16+0x40>
    2424:	40 e0       	ldi	r20, 0x00	; 0
    2426:	27 2f       	mov	r18, r23
    2428:	33 27       	eor	r19, r19
    242a:	81 81       	ldd	r24, Z+1	; 0x01
    242c:	90 e0       	ldi	r25, 0x00	; 0
    242e:	28 17       	cp	r18, r24
    2430:	39 07       	cpc	r19, r25
    2432:	09 f4       	brne	.+2      	; 0x2436 <check_crc16+0x40>
    2434:	41 e0       	ldi	r20, 0x01	; 1
	) {
		return 1;
	}

	return 0;
}
    2436:	84 2f       	mov	r24, r20
    2438:	1f 91       	pop	r17
    243a:	0f 91       	pop	r16
    243c:	ff 90       	pop	r15
    243e:	ef 90       	pop	r14
    2440:	08 95       	ret

00002442 <mbCheckExceptionForResponse>:

	rs485SendBuffer( txBuffer, len );
}

uint8_t mbCheckExceptionForResponse( uint8_t *lpExceptionCode, uint8_t txFunctionCode, uint8_t *rxBuffer, uint8_t len )
{
    2442:	0f 93       	push	r16
    2444:	1f 93       	push	r17
    2446:	cf 93       	push	r28
    2448:	df 93       	push	r29
    244a:	8c 01       	movw	r16, r24
    244c:	ea 01       	movw	r28, r20
	if( ( 0x80 + txFunctionCode ) == rxBuffer[1] ) {
    244e:	70 e0       	ldi	r23, 0x00	; 0
    2450:	60 58       	subi	r22, 0x80	; 128
    2452:	7f 4f       	sbci	r23, 0xFF	; 255
    2454:	89 81       	ldd	r24, Y+1	; 0x01
    2456:	90 e0       	ldi	r25, 0x00	; 0
    2458:	68 17       	cp	r22, r24
    245a:	79 07       	cpc	r23, r25
    245c:	d9 f4       	brne	.+54     	; 0x2494 <mbCheckExceptionForResponse+0x52>
		if( 5 == len ) {
    245e:	25 30       	cpi	r18, 0x05	; 5
    2460:	c9 f4       	brne	.+50     	; 0x2494 <mbCheckExceptionForResponse+0x52>
			uint16_t check_sum;

			check_sum = usMBCRC16( rxBuffer, 3 );
    2462:	ca 01       	movw	r24, r20
    2464:	63 e0       	ldi	r22, 0x03	; 3
    2466:	70 e0       	ldi	r23, 0x00	; 0
    2468:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <usMBCRC16>
    246c:	ac 01       	movw	r20, r24

			if( ( ( 0xff & check_sum>>0 ) == rxBuffer[3] ) &&
    246e:	9c 01       	movw	r18, r24
    2470:	30 70       	andi	r19, 0x00	; 0
    2472:	8b 81       	ldd	r24, Y+3	; 0x03
    2474:	90 e0       	ldi	r25, 0x00	; 0
    2476:	28 17       	cp	r18, r24
    2478:	39 07       	cpc	r19, r25
    247a:	61 f4       	brne	.+24     	; 0x2494 <mbCheckExceptionForResponse+0x52>
    247c:	25 2f       	mov	r18, r21
    247e:	33 27       	eor	r19, r19
    2480:	8c 81       	ldd	r24, Y+4	; 0x04
    2482:	90 e0       	ldi	r25, 0x00	; 0
    2484:	28 17       	cp	r18, r24
    2486:	39 07       	cpc	r19, r25
    2488:	29 f4       	brne	.+10     	; 0x2494 <mbCheckExceptionForResponse+0x52>
				( ( 0xff & check_sum>>8 ) == rxBuffer[4] )
			) {
				*lpExceptionCode = rxBuffer[2];
    248a:	8a 81       	ldd	r24, Y+2	; 0x02
    248c:	f8 01       	movw	r30, r16
    248e:	80 83       	st	Z, r24
    2490:	81 e0       	ldi	r24, 0x01	; 1
    2492:	01 c0       	rjmp	.+2      	; 0x2496 <mbCheckExceptionForResponse+0x54>
				return 1;
    2494:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}

	return 0;
}
    2496:	df 91       	pop	r29
    2498:	cf 91       	pop	r28
    249a:	1f 91       	pop	r17
    249c:	0f 91       	pop	r16
    249e:	08 95       	ret

000024a0 <mbReceiveRequestForceMultipleCoils>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
}

uint8_t mbReceiveRequestForceMultipleCoils( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    24a0:	cf 93       	push	r28
    24a2:	df 93       	push	r29
    24a4:	fb 01       	movw	r30, r22
    24a6:	24 2f       	mov	r18, r20
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    24a8:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    24aa:	90 81       	ld	r25, Z
    24ac:	89 81       	ldd	r24, Y+1	; 0x01
    24ae:	98 17       	cp	r25, r24
    24b0:	a1 f4       	brne	.+40     	; 0x24da <mbReceiveRequestForceMultipleCoils+0x3a>
		
		if( 15 == rxBuffer[1] ) {
    24b2:	81 81       	ldd	r24, Z+1	; 0x01
    24b4:	8f 30       	cpi	r24, 0x0F	; 15
    24b6:	59 f4       	brne	.+22     	; 0x24ce <mbReceiveRequestForceMultipleCoils+0x2e>
			if( 8 == len &&
    24b8:	48 30       	cpi	r20, 0x08	; 8
    24ba:	79 f4       	brne	.+30     	; 0x24da <mbReceiveRequestForceMultipleCoils+0x3a>
    24bc:	cb 01       	movw	r24, r22
    24be:	66 e0       	ldi	r22, 0x06	; 6
    24c0:	0e 94 fb 11 	call	0x23f6	; 0x23f6 <check_crc16>
    24c4:	88 23       	and	r24, r24
    24c6:	49 f0       	breq	.+18     	; 0x24da <mbReceiveRequestForceMultipleCoils+0x3a>
				uint16_t coils_address, coils_number;

				coils_address = rxBuffer[2]<<8 | rxBuffer[3];
				coils_number = rxBuffer[4]<<8 | rxBuffer[5];

				lpData->exception_code = 0;
    24c8:	18 82       	st	Y, r1
    24ca:	81 e0       	ldi	r24, 0x01	; 1
    24cc:	07 c0       	rjmp	.+14     	; 0x24dc <mbReceiveRequestForceMultipleCoils+0x3c>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 15, rxBuffer, len );
    24ce:	ce 01       	movw	r24, r28
    24d0:	6f e0       	ldi	r22, 0x0F	; 15
    24d2:	af 01       	movw	r20, r30
    24d4:	0e 94 21 12 	call	0x2442	; 0x2442 <mbCheckExceptionForResponse>
    24d8:	01 c0       	rjmp	.+2      	; 0x24dc <mbReceiveRequestForceMultipleCoils+0x3c>
    24da:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    24dc:	df 91       	pop	r29
    24de:	cf 91       	pop	r28
    24e0:	08 95       	ret

000024e2 <mbReceiveRequestPresetSingleRegister>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestPresetSingleRegister( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    24e2:	0f 93       	push	r16
    24e4:	1f 93       	push	r17
    24e6:	cf 93       	push	r28
    24e8:	df 93       	push	r29
    24ea:	8b 01       	movw	r16, r22
    24ec:	24 2f       	mov	r18, r20
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    24ee:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    24f0:	db 01       	movw	r26, r22
    24f2:	9c 91       	ld	r25, X
    24f4:	89 81       	ldd	r24, Y+1	; 0x01
    24f6:	98 17       	cp	r25, r24
    24f8:	a1 f5       	brne	.+104    	; 0x2562 <mbReceiveRequestPresetSingleRegister+0x80>

		if( 6 == rxBuffer[1] ) {
    24fa:	11 96       	adiw	r26, 0x01	; 1
    24fc:	8c 91       	ld	r24, X
    24fe:	86 30       	cpi	r24, 0x06	; 6
    2500:	51 f5       	brne	.+84     	; 0x2556 <mbReceiveRequestPresetSingleRegister+0x74>
			if( 8 == len &&
    2502:	48 30       	cpi	r20, 0x08	; 8
    2504:	71 f5       	brne	.+92     	; 0x2562 <mbReceiveRequestPresetSingleRegister+0x80>
    2506:	cb 01       	movw	r24, r22
    2508:	66 e0       	ldi	r22, 0x06	; 6
    250a:	0e 94 fb 11 	call	0x23f6	; 0x23f6 <check_crc16>
    250e:	88 23       	and	r24, r24
    2510:	41 f1       	breq	.+80     	; 0x2562 <mbReceiveRequestPresetSingleRegister+0x80>
				check_crc16( rxBuffer, 6 )
			) {
				if( rxBuffer[2] == lpData->register_address>>8	&&
    2512:	4a 81       	ldd	r20, Y+2	; 0x02
    2514:	5b 81       	ldd	r21, Y+3	; 0x03
    2516:	f8 01       	movw	r30, r16
    2518:	82 81       	ldd	r24, Z+2	; 0x02
    251a:	90 e0       	ldi	r25, 0x00	; 0
    251c:	25 2f       	mov	r18, r21
    251e:	33 27       	eor	r19, r19
    2520:	82 17       	cp	r24, r18
    2522:	93 07       	cpc	r25, r19
    2524:	f1 f4       	brne	.+60     	; 0x2562 <mbReceiveRequestPresetSingleRegister+0x80>
    2526:	83 81       	ldd	r24, Z+3	; 0x03
    2528:	90 e0       	ldi	r25, 0x00	; 0
    252a:	84 17       	cp	r24, r20
    252c:	95 07       	cpc	r25, r21
    252e:	c9 f4       	brne	.+50     	; 0x2562 <mbReceiveRequestPresetSingleRegister+0x80>
					rxBuffer[3] == lpData->register_address
				) {
					if( NULL != lpData->lpRegisterNew ) {
    2530:	ee 81       	ldd	r30, Y+6	; 0x06
    2532:	ff 81       	ldd	r31, Y+7	; 0x07
    2534:	30 97       	sbiw	r30, 0x00	; 0
    2536:	61 f0       	breq	.+24     	; 0x2550 <mbReceiveRequestPresetSingleRegister+0x6e>
						*lpData->lpRegisterNew = ( rxBuffer[4]<<8 ) | rxBuffer[5];
    2538:	d8 01       	movw	r26, r16
    253a:	14 96       	adiw	r26, 0x04	; 4
    253c:	9c 91       	ld	r25, X
    253e:	14 97       	sbiw	r26, 0x04	; 4
    2540:	80 e0       	ldi	r24, 0x00	; 0
    2542:	15 96       	adiw	r26, 0x05	; 5
    2544:	2c 91       	ld	r18, X
    2546:	30 e0       	ldi	r19, 0x00	; 0
    2548:	82 2b       	or	r24, r18
    254a:	93 2b       	or	r25, r19
    254c:	91 83       	std	Z+1, r25	; 0x01
    254e:	80 83       	st	Z, r24
					}

					lpData->exception_code = 0;
    2550:	18 82       	st	Y, r1
    2552:	81 e0       	ldi	r24, 0x01	; 1
    2554:	07 c0       	rjmp	.+14     	; 0x2564 <mbReceiveRequestPresetSingleRegister+0x82>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 6, rxBuffer, len );
    2556:	ce 01       	movw	r24, r28
    2558:	66 e0       	ldi	r22, 0x06	; 6
    255a:	a8 01       	movw	r20, r16
    255c:	0e 94 21 12 	call	0x2442	; 0x2442 <mbCheckExceptionForResponse>
    2560:	01 c0       	rjmp	.+2      	; 0x2564 <mbReceiveRequestPresetSingleRegister+0x82>
    2562:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2564:	df 91       	pop	r29
    2566:	cf 91       	pop	r28
    2568:	1f 91       	pop	r17
    256a:	0f 91       	pop	r16
    256c:	08 95       	ret

0000256e <mbReceiveRequestForceSingleCoil>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestForceSingleCoil( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    256e:	0f 93       	push	r16
    2570:	1f 93       	push	r17
    2572:	cf 93       	push	r28
    2574:	df 93       	push	r29
    2576:	8b 01       	movw	r16, r22
    2578:	24 2f       	mov	r18, r20
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    257a:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    257c:	db 01       	movw	r26, r22
    257e:	9c 91       	ld	r25, X
    2580:	89 81       	ldd	r24, Y+1	; 0x01
    2582:	98 17       	cp	r25, r24
    2584:	91 f5       	brne	.+100    	; 0x25ea <mbReceiveRequestForceSingleCoil+0x7c>

		if( 5 == rxBuffer[1] ) {
    2586:	11 96       	adiw	r26, 0x01	; 1
    2588:	8c 91       	ld	r24, X
    258a:	85 30       	cpi	r24, 0x05	; 5
    258c:	41 f5       	brne	.+80     	; 0x25de <mbReceiveRequestForceSingleCoil+0x70>
			if( 8 == len &&
    258e:	48 30       	cpi	r20, 0x08	; 8
    2590:	61 f5       	brne	.+88     	; 0x25ea <mbReceiveRequestForceSingleCoil+0x7c>
    2592:	cb 01       	movw	r24, r22
    2594:	66 e0       	ldi	r22, 0x06	; 6
    2596:	0e 94 fb 11 	call	0x23f6	; 0x23f6 <check_crc16>
    259a:	88 23       	and	r24, r24
    259c:	31 f1       	breq	.+76     	; 0x25ea <mbReceiveRequestForceSingleCoil+0x7c>
				check_crc16( rxBuffer, 6 )
			) {
				if( rxBuffer[2] == lpData->coil_address>>8	&&
    259e:	9e 81       	ldd	r25, Y+6	; 0x06
    25a0:	f8 01       	movw	r30, r16
    25a2:	82 81       	ldd	r24, Z+2	; 0x02
    25a4:	88 23       	and	r24, r24
    25a6:	09 f5       	brne	.+66     	; 0x25ea <mbReceiveRequestForceSingleCoil+0x7c>
    25a8:	83 81       	ldd	r24, Z+3	; 0x03
    25aa:	89 17       	cp	r24, r25
    25ac:	f1 f4       	brne	.+60     	; 0x25ea <mbReceiveRequestForceSingleCoil+0x7c>
    25ae:	85 81       	ldd	r24, Z+5	; 0x05
    25b0:	88 23       	and	r24, r24
    25b2:	d9 f4       	brne	.+54     	; 0x25ea <mbReceiveRequestForceSingleCoil+0x7c>
					rxBuffer[3] == lpData->coil_address		&&
					rxBuffer[5] == 0
				) {
					if( NULL != lpData->lpCoilNew ) {
    25b4:	ec 81       	ldd	r30, Y+4	; 0x04
    25b6:	fd 81       	ldd	r31, Y+5	; 0x05
    25b8:	30 97       	sbiw	r30, 0x00	; 0
    25ba:	71 f0       	breq	.+28     	; 0x25d8 <mbReceiveRequestForceSingleCoil+0x6a>
						if( 0xff == rxBuffer[4] ) {
    25bc:	d8 01       	movw	r26, r16
    25be:	14 96       	adiw	r26, 0x04	; 4
    25c0:	8c 91       	ld	r24, X
    25c2:	8f 3f       	cpi	r24, 0xFF	; 255
    25c4:	11 f4       	brne	.+4      	; 0x25ca <mbReceiveRequestForceSingleCoil+0x5c>
							*lpData->lpCoilNew = 1;
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	80 83       	st	Z, r24
						}

						if( 0x00 == rxBuffer[4] ) {
    25ca:	f8 01       	movw	r30, r16
    25cc:	84 81       	ldd	r24, Z+4	; 0x04
    25ce:	88 23       	and	r24, r24
    25d0:	19 f4       	brne	.+6      	; 0x25d8 <mbReceiveRequestForceSingleCoil+0x6a>
							*lpData->lpCoilNew = 0;
    25d2:	ec 81       	ldd	r30, Y+4	; 0x04
    25d4:	fd 81       	ldd	r31, Y+5	; 0x05
    25d6:	10 82       	st	Z, r1
						}
					}

					lpData->exception_code = 0;
    25d8:	18 82       	st	Y, r1
    25da:	81 e0       	ldi	r24, 0x01	; 1
    25dc:	07 c0       	rjmp	.+14     	; 0x25ec <mbReceiveRequestForceSingleCoil+0x7e>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 5, rxBuffer, len );
    25de:	ce 01       	movw	r24, r28
    25e0:	65 e0       	ldi	r22, 0x05	; 5
    25e2:	a8 01       	movw	r20, r16
    25e4:	0e 94 21 12 	call	0x2442	; 0x2442 <mbCheckExceptionForResponse>
    25e8:	01 c0       	rjmp	.+2      	; 0x25ec <mbReceiveRequestForceSingleCoil+0x7e>
    25ea:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    25ec:	df 91       	pop	r29
    25ee:	cf 91       	pop	r28
    25f0:	1f 91       	pop	r17
    25f2:	0f 91       	pop	r16
    25f4:	08 95       	ret

000025f6 <mbReceiveRequestReadInputStatus>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestReadInputStatus( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
    25f6:	0f 93       	push	r16
    25f8:	1f 93       	push	r17
    25fa:	cf 93       	push	r28
    25fc:	df 93       	push	r29
    25fe:	8b 01       	movw	r16, r22
    2600:	24 2f       	mov	r18, r20
	LP_MB_MASTER_DATA lpData = (LP_MB_MASTER_DATA)lpObject;
    2602:	ec 01       	movw	r28, r24

	if( rxBuffer[0] == lpData->address ) {
    2604:	fb 01       	movw	r30, r22
    2606:	90 81       	ld	r25, Z
    2608:	88 81       	ld	r24, Y
    260a:	98 17       	cp	r25, r24
    260c:	79 f5       	brne	.+94     	; 0x266c <mbReceiveRequestReadInputStatus+0x76>

		if( 2 == rxBuffer[1] ) {
    260e:	81 81       	ldd	r24, Z+1	; 0x01
    2610:	82 30       	cpi	r24, 0x02	; 2
    2612:	29 f5       	brne	.+74     	; 0x265e <mbReceiveRequestReadInputStatus+0x68>
			if( len == 5 + lpData->rxtx_byte_count &&
    2614:	6e 81       	ldd	r22, Y+6	; 0x06
    2616:	30 e0       	ldi	r19, 0x00	; 0
    2618:	86 2f       	mov	r24, r22
    261a:	90 e0       	ldi	r25, 0x00	; 0
    261c:	05 96       	adiw	r24, 0x05	; 5
    261e:	28 17       	cp	r18, r24
    2620:	39 07       	cpc	r19, r25
    2622:	21 f5       	brne	.+72     	; 0x266c <mbReceiveRequestReadInputStatus+0x76>
    2624:	6d 5f       	subi	r22, 0xFD	; 253
    2626:	c8 01       	movw	r24, r16
    2628:	0e 94 fb 11 	call	0x23f6	; 0x23f6 <check_crc16>
    262c:	88 23       	and	r24, r24
    262e:	f1 f0       	breq	.+60     	; 0x266c <mbReceiveRequestReadInputStatus+0x76>
				check_crc16( rxBuffer, 3 + lpData->rxtx_byte_count )
			) {
				if( NULL != lpData->lpReadData ) {
    2630:	8f 81       	ldd	r24, Y+7	; 0x07
    2632:	98 85       	ldd	r25, Y+8	; 0x08
    2634:	89 2b       	or	r24, r25
    2636:	81 f0       	breq	.+32     	; 0x2658 <mbReceiveRequestReadInputStatus+0x62>
    2638:	90 e0       	ldi	r25, 0x00	; 0
    263a:	0b c0       	rjmp	.+22     	; 0x2652 <mbReceiveRequestReadInputStatus+0x5c>
					uint8_t i;

					for( i = 0; i < lpData->rxtx_byte_count; i++ )
					{
						( (uint8_t*)lpData->lpReadData )[ i ] = rxBuffer[ 3 + i ];
    263c:	e9 2f       	mov	r30, r25
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	af 81       	ldd	r26, Y+7	; 0x07
    2642:	b8 85       	ldd	r27, Y+8	; 0x08
    2644:	ae 0f       	add	r26, r30
    2646:	bf 1f       	adc	r27, r31
    2648:	e0 0f       	add	r30, r16
    264a:	f1 1f       	adc	r31, r17
    264c:	83 81       	ldd	r24, Z+3	; 0x03
    264e:	8c 93       	st	X, r24
				check_crc16( rxBuffer, 3 + lpData->rxtx_byte_count )
			) {
				if( NULL != lpData->lpReadData ) {
					uint8_t i;

					for( i = 0; i < lpData->rxtx_byte_count; i++ )
    2650:	9f 5f       	subi	r25, 0xFF	; 255
    2652:	8e 81       	ldd	r24, Y+6	; 0x06
    2654:	98 17       	cp	r25, r24
    2656:	90 f3       	brcs	.-28     	; 0x263c <mbReceiveRequestReadInputStatus+0x46>
					{
						( (uint8_t*)lpData->lpReadData )[ i ] = rxBuffer[ 3 + i ];
					}
				}

				lpData->exception_code = 0;
    2658:	19 82       	std	Y+1, r1	; 0x01
    265a:	81 e0       	ldi	r24, 0x01	; 1
    265c:	08 c0       	rjmp	.+16     	; 0x266e <mbReceiveRequestReadInputStatus+0x78>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 2, rxBuffer, len );
    265e:	ce 01       	movw	r24, r28
    2660:	01 96       	adiw	r24, 0x01	; 1
    2662:	62 e0       	ldi	r22, 0x02	; 2
    2664:	a8 01       	movw	r20, r16
    2666:	0e 94 21 12 	call	0x2442	; 0x2442 <mbCheckExceptionForResponse>
    266a:	01 c0       	rjmp	.+2      	; 0x266e <mbReceiveRequestReadInputStatus+0x78>
    266c:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    266e:	df 91       	pop	r29
    2670:	cf 91       	pop	r28
    2672:	1f 91       	pop	r17
    2674:	0f 91       	pop	r16
    2676:	08 95       	ret

00002678 <mbRtuAddCrcAndSendBuffer>:


///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void mbRtuAddCrcAndSendBuffer( uint8_t *txBuffer, uint16_t len )
{
    2678:	ef 92       	push	r14
    267a:	ff 92       	push	r15
    267c:	0f 93       	push	r16
    267e:	1f 93       	push	r17
    2680:	8c 01       	movw	r16, r24
    2682:	7b 01       	movw	r14, r22
	uint16_t check_sum = usMBCRC16( txBuffer, len - 2 );
    2684:	62 50       	subi	r22, 0x02	; 2
    2686:	70 40       	sbci	r23, 0x00	; 0
    2688:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <usMBCRC16>

	txBuffer[ len - 2 ] = check_sum;
    268c:	f8 01       	movw	r30, r16
    268e:	ee 0d       	add	r30, r14
    2690:	ff 1d       	adc	r31, r15
    2692:	32 97       	sbiw	r30, 0x02	; 2
    2694:	81 93       	st	Z+, r24
	txBuffer[ len - 1 ] = check_sum>>8;
    2696:	90 83       	st	Z, r25

	rs485SendBuffer( txBuffer, len );
    2698:	c8 01       	movw	r24, r16
    269a:	6e 2d       	mov	r22, r14
    269c:	0e 94 63 18 	call	0x30c6	; 0x30c6 <rs485SendBuffer>
}
    26a0:	1f 91       	pop	r17
    26a2:	0f 91       	pop	r16
    26a4:	ff 90       	pop	r15
    26a6:	ef 90       	pop	r14
    26a8:	08 95       	ret

000026aa <mbSendRequestForceMultipleCoils>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Multiple Coils (FC=15)

void mbSendRequestForceMultipleCoils( void *lpObject )
{
    26aa:	df 93       	push	r29
    26ac:	cf 93       	push	r28
    26ae:	cd b7       	in	r28, 0x3d	; 61
    26b0:	de b7       	in	r29, 0x3e	; 62
    26b2:	c4 50       	subi	r28, 0x04	; 4
    26b4:	d1 40       	sbci	r29, 0x01	; 1
    26b6:	0f b6       	in	r0, 0x3f	; 63
    26b8:	f8 94       	cli
    26ba:	de bf       	out	0x3e, r29	; 62
    26bc:	0f be       	out	0x3f, r0	; 63
    26be:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    26c0:	dc 01       	movw	r26, r24
	uint8_t txBuffer[260] = { 0 };
    26c2:	ae 01       	movw	r20, r28
    26c4:	4f 5f       	subi	r20, 0xFF	; 255
    26c6:	5f 4f       	sbci	r21, 0xFF	; 255
    26c8:	84 e0       	ldi	r24, 0x04	; 4
    26ca:	91 e0       	ldi	r25, 0x01	; 1
    26cc:	fa 01       	movw	r30, r20
    26ce:	9c 01       	movw	r18, r24
    26d0:	11 92       	st	Z+, r1
    26d2:	21 50       	subi	r18, 0x01	; 1
    26d4:	30 40       	sbci	r19, 0x00	; 0
    26d6:	e1 f7       	brne	.-8      	; 0x26d0 <mbSendRequestForceMultipleCoils+0x26>
	uint8_t i, byte_number;

	lpData->exception_code = 0;
    26d8:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    26da:	11 96       	adiw	r26, 0x01	; 1
    26dc:	8c 91       	ld	r24, X
    26de:	11 97       	sbiw	r26, 0x01	; 1
    26e0:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 15;
    26e2:	8f e0       	ldi	r24, 0x0F	; 15
    26e4:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coils_address>>8;
    26e6:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coils_address;
    26e8:	14 96       	adiw	r26, 0x04	; 4
    26ea:	8c 91       	ld	r24, X
    26ec:	14 97       	sbiw	r26, 0x04	; 4
    26ee:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->coils_number>>8;
    26f0:	16 96       	adiw	r26, 0x06	; 6
    26f2:	8c 91       	ld	r24, X
    26f4:	16 97       	sbiw	r26, 0x06	; 6
    26f6:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->coils_number;
    26f8:	15 96       	adiw	r26, 0x05	; 5
    26fa:	8c 91       	ld	r24, X
    26fc:	15 97       	sbiw	r26, 0x05	; 5
    26fe:	8e 83       	std	Y+6, r24	; 0x06

	byte_number = lpData->coils_number / 8;
    2700:	15 96       	adiw	r26, 0x05	; 5
    2702:	2d 91       	ld	r18, X+
    2704:	3c 91       	ld	r19, X
    2706:	16 97       	sbiw	r26, 0x06	; 6
    2708:	c9 01       	movw	r24, r18
    270a:	53 e0       	ldi	r21, 0x03	; 3
    270c:	96 95       	lsr	r25
    270e:	87 95       	ror	r24
    2710:	5a 95       	dec	r21
    2712:	e1 f7       	brne	.-8      	; 0x270c <mbSendRequestForceMultipleCoils+0x62>
    2714:	68 2f       	mov	r22, r24
	if( 8 * byte_number < lpData->coils_number ) {
    2716:	90 e0       	ldi	r25, 0x00	; 0
    2718:	43 e0       	ldi	r20, 0x03	; 3
    271a:	88 0f       	add	r24, r24
    271c:	99 1f       	adc	r25, r25
    271e:	4a 95       	dec	r20
    2720:	e1 f7       	brne	.-8      	; 0x271a <mbSendRequestForceMultipleCoils+0x70>
    2722:	82 17       	cp	r24, r18
    2724:	93 07       	cpc	r25, r19
    2726:	08 f4       	brcc	.+2      	; 0x272a <mbSendRequestForceMultipleCoils+0x80>
		++byte_number;
    2728:	6f 5f       	subi	r22, 0xFF	; 255
	}

	txBuffer[6] = byte_number;
    272a:	6f 83       	std	Y+7, r22	; 0x07
    272c:	ae 01       	movw	r20, r28
    272e:	48 5f       	subi	r20, 0xF8	; 248
    2730:	5f 4f       	sbci	r21, 0xFF	; 255
    2732:	20 e0       	ldi	r18, 0x00	; 0
    2734:	30 e0       	ldi	r19, 0x00	; 0
    2736:	0c c0       	rjmp	.+24     	; 0x2750 <mbSendRequestForceMultipleCoils+0xa6>
	for( i = 0; i < byte_number; i++ ) {
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
    2738:	12 96       	adiw	r26, 0x02	; 2
    273a:	ed 91       	ld	r30, X+
    273c:	fc 91       	ld	r31, X
    273e:	13 97       	sbiw	r26, 0x03	; 3
    2740:	e2 0f       	add	r30, r18
    2742:	f3 1f       	adc	r31, r19
    2744:	80 81       	ld	r24, Z
    2746:	fa 01       	movw	r30, r20
    2748:	81 93       	st	Z+, r24
    274a:	af 01       	movw	r20, r30
    274c:	2f 5f       	subi	r18, 0xFF	; 255
    274e:	3f 4f       	sbci	r19, 0xFF	; 255
	if( 8 * byte_number < lpData->coils_number ) {
		++byte_number;
	}

	txBuffer[6] = byte_number;
	for( i = 0; i < byte_number; i++ ) {
    2750:	26 17       	cp	r18, r22
    2752:	90 f3       	brcs	.-28     	; 0x2738 <mbSendRequestForceMultipleCoils+0x8e>
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
    2754:	70 e0       	ldi	r23, 0x00	; 0
    2756:	67 5f       	subi	r22, 0xF7	; 247
    2758:	7f 4f       	sbci	r23, 0xFF	; 255
    275a:	ce 01       	movw	r24, r28
    275c:	01 96       	adiw	r24, 0x01	; 1
    275e:	0e 94 3c 13 	call	0x2678	; 0x2678 <mbRtuAddCrcAndSendBuffer>
}
    2762:	cc 5f       	subi	r28, 0xFC	; 252
    2764:	de 4f       	sbci	r29, 0xFE	; 254
    2766:	0f b6       	in	r0, 0x3f	; 63
    2768:	f8 94       	cli
    276a:	de bf       	out	0x3e, r29	; 62
    276c:	0f be       	out	0x3f, r0	; 63
    276e:	cd bf       	out	0x3d, r28	; 61
    2770:	cf 91       	pop	r28
    2772:	df 91       	pop	r29
    2774:	08 95       	ret

00002776 <mbSendRequestPresetSingleRegister>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Preset Single Register (FC=06)

void mbSendRequestPresetSingleRegister( void *lpObject )
{
    2776:	df 93       	push	r29
    2778:	cf 93       	push	r28
    277a:	cd b7       	in	r28, 0x3d	; 61
    277c:	de b7       	in	r29, 0x3e	; 62
    277e:	28 97       	sbiw	r28, 0x08	; 8
    2780:	0f b6       	in	r0, 0x3f	; 63
    2782:	f8 94       	cli
    2784:	de bf       	out	0x3e, r29	; 62
    2786:	0f be       	out	0x3f, r0	; 63
    2788:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    278a:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    278c:	9e 01       	movw	r18, r28
    278e:	2f 5f       	subi	r18, 0xFF	; 255
    2790:	3f 4f       	sbci	r19, 0xFF	; 255
    2792:	88 e0       	ldi	r24, 0x08	; 8
    2794:	f9 01       	movw	r30, r18
    2796:	11 92       	st	Z+, r1
    2798:	8a 95       	dec	r24
    279a:	e9 f7       	brne	.-6      	; 0x2796 <mbSendRequestPresetSingleRegister+0x20>

	lpData->exception_code = 0;
    279c:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    279e:	11 96       	adiw	r26, 0x01	; 1
    27a0:	8c 91       	ld	r24, X
    27a2:	11 97       	sbiw	r26, 0x01	; 1
    27a4:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 6;
    27a6:	86 e0       	ldi	r24, 0x06	; 6
    27a8:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->register_address>>8;
    27aa:	13 96       	adiw	r26, 0x03	; 3
    27ac:	8c 91       	ld	r24, X
    27ae:	13 97       	sbiw	r26, 0x03	; 3
    27b0:	8b 83       	std	Y+3, r24	; 0x03
	txBuffer[3] = lpData->register_address;
    27b2:	12 96       	adiw	r26, 0x02	; 2
    27b4:	8c 91       	ld	r24, X
    27b6:	12 97       	sbiw	r26, 0x02	; 2
    27b8:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = *lpData->lpRegister>>8;
    27ba:	14 96       	adiw	r26, 0x04	; 4
    27bc:	ed 91       	ld	r30, X+
    27be:	fc 91       	ld	r31, X
    27c0:	15 97       	sbiw	r26, 0x05	; 5
    27c2:	81 81       	ldd	r24, Z+1	; 0x01
    27c4:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = *lpData->lpRegister;
    27c6:	14 96       	adiw	r26, 0x04	; 4
    27c8:	ed 91       	ld	r30, X+
    27ca:	fc 91       	ld	r31, X
    27cc:	15 97       	sbiw	r26, 0x05	; 5
    27ce:	80 81       	ld	r24, Z
    27d0:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    27d2:	c9 01       	movw	r24, r18
    27d4:	68 e0       	ldi	r22, 0x08	; 8
    27d6:	70 e0       	ldi	r23, 0x00	; 0
    27d8:	0e 94 3c 13 	call	0x2678	; 0x2678 <mbRtuAddCrcAndSendBuffer>
}
    27dc:	28 96       	adiw	r28, 0x08	; 8
    27de:	0f b6       	in	r0, 0x3f	; 63
    27e0:	f8 94       	cli
    27e2:	de bf       	out	0x3e, r29	; 62
    27e4:	0f be       	out	0x3f, r0	; 63
    27e6:	cd bf       	out	0x3d, r28	; 61
    27e8:	cf 91       	pop	r28
    27ea:	df 91       	pop	r29
    27ec:	08 95       	ret

000027ee <mbSendRequestForceSingleCoil>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Single Coil (FC=05)

void mbSendRequestForceSingleCoil( void *lpObject )
{
    27ee:	df 93       	push	r29
    27f0:	cf 93       	push	r28
    27f2:	cd b7       	in	r28, 0x3d	; 61
    27f4:	de b7       	in	r29, 0x3e	; 62
    27f6:	28 97       	sbiw	r28, 0x08	; 8
    27f8:	0f b6       	in	r0, 0x3f	; 63
    27fa:	f8 94       	cli
    27fc:	de bf       	out	0x3e, r29	; 62
    27fe:	0f be       	out	0x3f, r0	; 63
    2800:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    2802:	fc 01       	movw	r30, r24
	uint8_t txBuffer[8] = { 0 };
    2804:	9e 01       	movw	r18, r28
    2806:	2f 5f       	subi	r18, 0xFF	; 255
    2808:	3f 4f       	sbci	r19, 0xFF	; 255
    280a:	88 e0       	ldi	r24, 0x08	; 8
    280c:	d9 01       	movw	r26, r18
    280e:	1d 92       	st	X+, r1
    2810:	8a 95       	dec	r24
    2812:	e9 f7       	brne	.-6      	; 0x280e <mbSendRequestForceSingleCoil+0x20>

	lpData->exception_code = 0;
    2814:	10 82       	st	Z, r1

	txBuffer[0] = lpData->address;
    2816:	81 81       	ldd	r24, Z+1	; 0x01
    2818:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 5;
    281a:	85 e0       	ldi	r24, 0x05	; 5
    281c:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coil_address>>8;
    281e:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coil_address;
    2820:	86 81       	ldd	r24, Z+6	; 0x06
    2822:	8c 83       	std	Y+4, r24	; 0x04

	if( *lpData->lpCoil ) {
    2824:	02 80       	ldd	r0, Z+2	; 0x02
    2826:	f3 81       	ldd	r31, Z+3	; 0x03
    2828:	e0 2d       	mov	r30, r0
    282a:	80 81       	ld	r24, Z
    282c:	88 23       	and	r24, r24
    282e:	11 f0       	breq	.+4      	; 0x2834 <mbSendRequestForceSingleCoil+0x46>
		txBuffer[4] = 0xff;
    2830:	8f ef       	ldi	r24, 0xFF	; 255
    2832:	8d 83       	std	Y+5, r24	; 0x05
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    2834:	ce 01       	movw	r24, r28
    2836:	01 96       	adiw	r24, 0x01	; 1
    2838:	68 e0       	ldi	r22, 0x08	; 8
    283a:	70 e0       	ldi	r23, 0x00	; 0
    283c:	0e 94 3c 13 	call	0x2678	; 0x2678 <mbRtuAddCrcAndSendBuffer>
}
    2840:	28 96       	adiw	r28, 0x08	; 8
    2842:	0f b6       	in	r0, 0x3f	; 63
    2844:	f8 94       	cli
    2846:	de bf       	out	0x3e, r29	; 62
    2848:	0f be       	out	0x3f, r0	; 63
    284a:	cd bf       	out	0x3d, r28	; 61
    284c:	cf 91       	pop	r28
    284e:	df 91       	pop	r29
    2850:	08 95       	ret

00002852 <mbSendRequestReadInputStatus>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Read Input Status (FC=02)

void mbSendRequestReadInputStatus( void *lpObject )
{
    2852:	df 93       	push	r29
    2854:	cf 93       	push	r28
    2856:	cd b7       	in	r28, 0x3d	; 61
    2858:	de b7       	in	r29, 0x3e	; 62
    285a:	28 97       	sbiw	r28, 0x08	; 8
    285c:	0f b6       	in	r0, 0x3f	; 63
    285e:	f8 94       	cli
    2860:	de bf       	out	0x3e, r29	; 62
    2862:	0f be       	out	0x3f, r0	; 63
    2864:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_DATA lpData = (LP_MB_MASTER_DATA)lpObject;
    2866:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    2868:	9e 01       	movw	r18, r28
    286a:	2f 5f       	subi	r18, 0xFF	; 255
    286c:	3f 4f       	sbci	r19, 0xFF	; 255
    286e:	88 e0       	ldi	r24, 0x08	; 8
    2870:	f9 01       	movw	r30, r18
    2872:	11 92       	st	Z+, r1
    2874:	8a 95       	dec	r24
    2876:	e9 f7       	brne	.-6      	; 0x2872 <mbSendRequestReadInputStatus+0x20>

	lpData->exception_code = 0;
    2878:	11 96       	adiw	r26, 0x01	; 1
    287a:	1c 92       	st	X, r1
    287c:	11 97       	sbiw	r26, 0x01	; 1

	lpData->rxtx_byte_count = lpData->data_count / 8;
    287e:	14 96       	adiw	r26, 0x04	; 4
    2880:	2d 91       	ld	r18, X+
    2882:	3c 91       	ld	r19, X
    2884:	15 97       	sbiw	r26, 0x05	; 5
    2886:	c9 01       	movw	r24, r18
    2888:	73 e0       	ldi	r23, 0x03	; 3
    288a:	96 95       	lsr	r25
    288c:	87 95       	ror	r24
    288e:	7a 95       	dec	r23
    2890:	e1 f7       	brne	.-8      	; 0x288a <mbSendRequestReadInputStatus+0x38>
    2892:	48 2f       	mov	r20, r24
    2894:	16 96       	adiw	r26, 0x06	; 6
    2896:	8c 93       	st	X, r24
    2898:	16 97       	sbiw	r26, 0x06	; 6
	if( 8 * lpData->rxtx_byte_count < lpData->data_count )
    289a:	90 e0       	ldi	r25, 0x00	; 0
    289c:	63 e0       	ldi	r22, 0x03	; 3
    289e:	88 0f       	add	r24, r24
    28a0:	99 1f       	adc	r25, r25
    28a2:	6a 95       	dec	r22
    28a4:	e1 f7       	brne	.-8      	; 0x289e <mbSendRequestReadInputStatus+0x4c>
    28a6:	82 17       	cp	r24, r18
    28a8:	93 07       	cpc	r25, r19
    28aa:	20 f4       	brcc	.+8      	; 0x28b4 <mbSendRequestReadInputStatus+0x62>
	{
		++lpData->rxtx_byte_count;
    28ac:	4f 5f       	subi	r20, 0xFF	; 255
    28ae:	16 96       	adiw	r26, 0x06	; 6
    28b0:	4c 93       	st	X, r20
    28b2:	16 97       	sbiw	r26, 0x06	; 6
	}

	txBuffer[0] = lpData->address;
    28b4:	8c 91       	ld	r24, X
    28b6:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 2;
    28b8:	82 e0       	ldi	r24, 0x02	; 2
    28ba:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->data_address>>8;
    28bc:	13 96       	adiw	r26, 0x03	; 3
    28be:	8c 91       	ld	r24, X
    28c0:	13 97       	sbiw	r26, 0x03	; 3
    28c2:	8b 83       	std	Y+3, r24	; 0x03
	txBuffer[3] = lpData->data_address;
    28c4:	12 96       	adiw	r26, 0x02	; 2
    28c6:	8c 91       	ld	r24, X
    28c8:	12 97       	sbiw	r26, 0x02	; 2
    28ca:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->data_count>>8;
    28cc:	15 96       	adiw	r26, 0x05	; 5
    28ce:	8c 91       	ld	r24, X
    28d0:	15 97       	sbiw	r26, 0x05	; 5
    28d2:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->data_count;
    28d4:	14 96       	adiw	r26, 0x04	; 4
    28d6:	8c 91       	ld	r24, X
    28d8:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    28da:	ce 01       	movw	r24, r28
    28dc:	01 96       	adiw	r24, 0x01	; 1
    28de:	68 e0       	ldi	r22, 0x08	; 8
    28e0:	70 e0       	ldi	r23, 0x00	; 0
    28e2:	0e 94 3c 13 	call	0x2678	; 0x2678 <mbRtuAddCrcAndSendBuffer>
}
    28e6:	28 96       	adiw	r28, 0x08	; 8
    28e8:	0f b6       	in	r0, 0x3f	; 63
    28ea:	f8 94       	cli
    28ec:	de bf       	out	0x3e, r29	; 62
    28ee:	0f be       	out	0x3f, r0	; 63
    28f0:	cd bf       	out	0x3d, r28	; 61
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <rs485Task>:

volatile static uint8_t usRS485PortAsMaster = 0;

void rs485Task( void )
{
	if( !ucChannelCount || !usRS485PortAsMaster )
    28f8:	80 91 a7 03 	lds	r24, 0x03A7
    28fc:	88 23       	and	r24, r24
    28fe:	09 f4       	brne	.+2      	; 0x2902 <rs485Task+0xa>
    2900:	69 c1       	rjmp	.+722    	; 0x2bd4 <rs485Task+0x2dc>
    2902:	80 91 a6 03 	lds	r24, 0x03A6
    2906:	88 23       	and	r24, r24
    2908:	09 f4       	brne	.+2      	; 0x290c <rs485Task+0x14>
    290a:	64 c1       	rjmp	.+712    	; 0x2bd4 <rs485Task+0x2dc>
	{
		return;
	}

	if( !uiSysRS485SendRequestTimer ) {
    290c:	80 91 34 01 	lds	r24, 0x0134
    2910:	90 91 35 01 	lds	r25, 0x0135
    2914:	89 2b       	or	r24, r25
    2916:	09 f0       	breq	.+2      	; 0x291a <rs485Task+0x22>
    2918:	88 c0       	rjmp	.+272    	; 0x2a2a <rs485Task+0x132>

		ucRS485ChannelIndex = ucRS485ChannelCounter;
    291a:	80 91 aa 03 	lds	r24, 0x03AA
    291e:	80 93 ab 03 	sts	0x03AB, r24
		if( ++ucRS485ChannelCounter >= ucChannelCount ) {
    2922:	80 91 aa 03 	lds	r24, 0x03AA
    2926:	8f 5f       	subi	r24, 0xFF	; 255
    2928:	80 93 aa 03 	sts	0x03AA, r24
    292c:	90 91 aa 03 	lds	r25, 0x03AA
    2930:	80 91 a7 03 	lds	r24, 0x03A7
    2934:	98 17       	cp	r25, r24
    2936:	40 f0       	brcs	.+16     	; 0x2948 <rs485Task+0x50>
			ucRS485ChannelCounter = 0;
    2938:	10 92 aa 03 	sts	0x03AA, r1
			PORTG ^= MCU_PG1_bm;
    293c:	80 91 65 00 	lds	r24, 0x0065
    2940:	92 e0       	ldi	r25, 0x02	; 2
    2942:	89 27       	eor	r24, r25
    2944:	80 93 65 00 	sts	0x0065, r24
		}

		if( NULL == lpArrRS485Channel[ ucRS485ChannelIndex ] ) {
    2948:	e0 91 ab 03 	lds	r30, 0x03AB
    294c:	f0 e0       	ldi	r31, 0x00	; 0
    294e:	ee 0f       	add	r30, r30
    2950:	ff 1f       	adc	r31, r31
    2952:	e7 54       	subi	r30, 0x47	; 71
    2954:	fb 4f       	sbci	r31, 0xFB	; 251
    2956:	80 81       	ld	r24, Z
    2958:	91 81       	ldd	r25, Z+1	; 0x01
    295a:	89 2b       	or	r24, r25
    295c:	09 f4       	brne	.+2      	; 0x2960 <rs485Task+0x68>
    295e:	3a c1       	rjmp	.+628    	; 0x2bd4 <rs485Task+0x2dc>

		/*
			  xx .      
			  RS485 .
		*/
		lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 0;
    2960:	e0 91 ab 03 	lds	r30, 0x03AB
    2964:	f0 e0       	ldi	r31, 0x00	; 0
    2966:	ee 0f       	add	r30, r30
    2968:	ff 1f       	adc	r31, r31
    296a:	e7 54       	subi	r30, 0x47	; 71
    296c:	fb 4f       	sbci	r31, 0xFB	; 251
    296e:	01 90       	ld	r0, Z+
    2970:	f0 81       	ld	r31, Z
    2972:	e0 2d       	mov	r30, r0
    2974:	15 82       	std	Z+5, r1	; 0x05
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SetUartSetings( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2976:	e0 91 ab 03 	lds	r30, 0x03AB
    297a:	f0 e0       	ldi	r31, 0x00	; 0
    297c:	ee 0f       	add	r30, r30
    297e:	ff 1f       	adc	r31, r31
    2980:	e7 54       	subi	r30, 0x47	; 71
    2982:	fb 4f       	sbci	r31, 0xFB	; 251
    2984:	a0 81       	ld	r26, Z
    2986:	b1 81       	ldd	r27, Z+1	; 0x01
    2988:	e0 91 ab 03 	lds	r30, 0x03AB
    298c:	f0 e0       	ldi	r31, 0x00	; 0
    298e:	ee 0f       	add	r30, r30
    2990:	ff 1f       	adc	r31, r31
    2992:	e7 54       	subi	r30, 0x47	; 71
    2994:	fb 4f       	sbci	r31, 0xFB	; 251
    2996:	01 90       	ld	r0, Z+
    2998:	f0 81       	ld	r31, Z
    299a:	e0 2d       	mov	r30, r0
    299c:	1b 96       	adiw	r26, 0x0b	; 11
    299e:	2d 91       	ld	r18, X+
    29a0:	3c 91       	ld	r19, X
    29a2:	1c 97       	sbiw	r26, 0x0c	; 12
    29a4:	80 81       	ld	r24, Z
    29a6:	91 81       	ldd	r25, Z+1	; 0x01
    29a8:	f9 01       	movw	r30, r18
    29aa:	09 95       	icall
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SendRequestFunc( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    29ac:	e0 91 ab 03 	lds	r30, 0x03AB
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	ee 0f       	add	r30, r30
    29b4:	ff 1f       	adc	r31, r31
    29b6:	e7 54       	subi	r30, 0x47	; 71
    29b8:	fb 4f       	sbci	r31, 0xFB	; 251
    29ba:	a0 81       	ld	r26, Z
    29bc:	b1 81       	ldd	r27, Z+1	; 0x01
    29be:	e0 91 ab 03 	lds	r30, 0x03AB
    29c2:	f0 e0       	ldi	r31, 0x00	; 0
    29c4:	ee 0f       	add	r30, r30
    29c6:	ff 1f       	adc	r31, r31
    29c8:	e7 54       	subi	r30, 0x47	; 71
    29ca:	fb 4f       	sbci	r31, 0xFB	; 251
    29cc:	01 90       	ld	r0, Z+
    29ce:	f0 81       	ld	r31, Z
    29d0:	e0 2d       	mov	r30, r0
    29d2:	1f 96       	adiw	r26, 0x0f	; 15
    29d4:	2d 91       	ld	r18, X+
    29d6:	3c 91       	ld	r19, X
    29d8:	50 97       	sbiw	r26, 0x10	; 16
    29da:	80 81       	ld	r24, Z
    29dc:	91 81       	ldd	r25, Z+1	; 0x01
    29de:	f9 01       	movw	r30, r18
    29e0:	09 95       	icall

		//     + Timeout
		uiSysRS485ReciverTimer		= lpArrRS485Channel[ ucRS485ChannelIndex ]->msReadTimeOut;
    29e2:	e0 91 ab 03 	lds	r30, 0x03AB
    29e6:	f0 e0       	ldi	r31, 0x00	; 0
    29e8:	ee 0f       	add	r30, r30
    29ea:	ff 1f       	adc	r31, r31
    29ec:	e7 54       	subi	r30, 0x47	; 71
    29ee:	fb 4f       	sbci	r31, 0xFB	; 251
    29f0:	01 90       	ld	r0, Z+
    29f2:	f0 81       	ld	r31, Z
    29f4:	e0 2d       	mov	r30, r0
    29f6:	82 81       	ldd	r24, Z+2	; 0x02
    29f8:	93 81       	ldd	r25, Z+3	; 0x03
    29fa:	90 93 a9 03 	sts	0x03A9, r25
    29fe:	80 93 a8 03 	sts	0x03A8, r24
		uiSysRS485SendRequestTimer	= lpArrRS485Channel[ ucRS485ChannelIndex ]->msReadTimeOut + __RS485_PAUSE_FOR_NEXT_REQUEST__;
    2a02:	e0 91 ab 03 	lds	r30, 0x03AB
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	ee 0f       	add	r30, r30
    2a0a:	ff 1f       	adc	r31, r31
    2a0c:	e7 54       	subi	r30, 0x47	; 71
    2a0e:	fb 4f       	sbci	r31, 0xFB	; 251
    2a10:	01 90       	ld	r0, Z+
    2a12:	f0 81       	ld	r31, Z
    2a14:	e0 2d       	mov	r30, r0
    2a16:	20 91 36 01 	lds	r18, 0x0136
    2a1a:	82 81       	ldd	r24, Z+2	; 0x02
    2a1c:	93 81       	ldd	r25, Z+3	; 0x03
    2a1e:	82 0f       	add	r24, r18
    2a20:	91 1d       	adc	r25, r1
    2a22:	90 93 35 01 	sts	0x0135, r25
    2a26:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2a2a:	80 91 a8 03 	lds	r24, 0x03A8
    2a2e:	90 91 a9 03 	lds	r25, 0x03A9
    2a32:	89 2b       	or	r24, r25
    2a34:	09 f4       	brne	.+2      	; 0x2a38 <rs485Task+0x140>
    2a36:	63 c0       	rjmp	.+198    	; 0x2afe <rs485Task+0x206>
		if( 1 ) {//|| rs485ReciverTimer != rs485ReciverTimerOld ) {
			rs485ReciverTimerOld = uiSysRS485ReciverTimer;
    2a38:	80 91 a8 03 	lds	r24, 0x03A8
    2a3c:	90 91 a9 03 	lds	r25, 0x03A9
    2a40:	90 93 ad 03 	sts	0x03AD, r25
    2a44:	80 93 ac 03 	sts	0x03AC, r24

			if( lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485GetResponseFunc( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject, (uint8_t*)ucRS485rxBuffer, ucRS485rxState ) ) {
    2a48:	e0 91 ab 03 	lds	r30, 0x03AB
    2a4c:	f0 e0       	ldi	r31, 0x00	; 0
    2a4e:	ee 0f       	add	r30, r30
    2a50:	ff 1f       	adc	r31, r31
    2a52:	e7 54       	subi	r30, 0x47	; 71
    2a54:	fb 4f       	sbci	r31, 0xFB	; 251
    2a56:	a0 81       	ld	r26, Z
    2a58:	b1 81       	ldd	r27, Z+1	; 0x01
    2a5a:	e0 91 ab 03 	lds	r30, 0x03AB
    2a5e:	f0 e0       	ldi	r31, 0x00	; 0
    2a60:	ee 0f       	add	r30, r30
    2a62:	ff 1f       	adc	r31, r31
    2a64:	e7 54       	subi	r30, 0x47	; 71
    2a66:	fb 4f       	sbci	r31, 0xFB	; 251
    2a68:	01 90       	ld	r0, Z+
    2a6a:	f0 81       	ld	r31, Z
    2a6c:	e0 2d       	mov	r30, r0
    2a6e:	40 91 b6 04 	lds	r20, 0x04B6
    2a72:	60 91 b7 04 	lds	r22, 0x04B7
    2a76:	70 91 b8 04 	lds	r23, 0x04B8
    2a7a:	51 96       	adiw	r26, 0x11	; 17
    2a7c:	2d 91       	ld	r18, X+
    2a7e:	3c 91       	ld	r19, X
    2a80:	52 97       	sbiw	r26, 0x12	; 18
    2a82:	80 81       	ld	r24, Z
    2a84:	91 81       	ldd	r25, Z+1	; 0x01
    2a86:	f9 01       	movw	r30, r18
    2a88:	09 95       	icall
    2a8a:	88 23       	and	r24, r24
    2a8c:	09 f4       	brne	.+2      	; 0x2a90 <rs485Task+0x198>
    2a8e:	a2 c0       	rjmp	.+324    	; 0x2bd4 <rs485Task+0x2dc>
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485ClrTimeOutError( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2a90:	e0 91 ab 03 	lds	r30, 0x03AB
    2a94:	f0 e0       	ldi	r31, 0x00	; 0
    2a96:	ee 0f       	add	r30, r30
    2a98:	ff 1f       	adc	r31, r31
    2a9a:	e7 54       	subi	r30, 0x47	; 71
    2a9c:	fb 4f       	sbci	r31, 0xFB	; 251
    2a9e:	a0 81       	ld	r26, Z
    2aa0:	b1 81       	ldd	r27, Z+1	; 0x01
    2aa2:	e0 91 ab 03 	lds	r30, 0x03AB
    2aa6:	f0 e0       	ldi	r31, 0x00	; 0
    2aa8:	ee 0f       	add	r30, r30
    2aaa:	ff 1f       	adc	r31, r31
    2aac:	e7 54       	subi	r30, 0x47	; 71
    2aae:	fb 4f       	sbci	r31, 0xFB	; 251
    2ab0:	01 90       	ld	r0, Z+
    2ab2:	f0 81       	ld	r31, Z
    2ab4:	e0 2d       	mov	r30, r0
    2ab6:	19 96       	adiw	r26, 0x09	; 9
    2ab8:	2d 91       	ld	r18, X+
    2aba:	3c 91       	ld	r19, X
    2abc:	1a 97       	sbiw	r26, 0x0a	; 10
    2abe:	80 81       	ld	r24, Z
    2ac0:	91 81       	ldd	r25, Z+1	; 0x01
    2ac2:	f9 01       	movw	r30, r18
    2ac4:	09 95       	icall
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter = 0;
    2ac6:	e0 91 ab 03 	lds	r30, 0x03AB
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	ee 0f       	add	r30, r30
    2ace:	ff 1f       	adc	r31, r31
    2ad0:	e7 54       	subi	r30, 0x47	; 71
    2ad2:	fb 4f       	sbci	r31, 0xFB	; 251
    2ad4:	01 90       	ld	r0, Z+
    2ad6:	f0 81       	ld	r31, Z
    2ad8:	e0 2d       	mov	r30, r0
    2ada:	16 82       	std	Z+6, r1	; 0x06
				lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 1; // OK
    2adc:	e0 91 ab 03 	lds	r30, 0x03AB
    2ae0:	f0 e0       	ldi	r31, 0x00	; 0
    2ae2:	ee 0f       	add	r30, r30
    2ae4:	ff 1f       	adc	r31, r31
    2ae6:	e7 54       	subi	r30, 0x47	; 71
    2ae8:	fb 4f       	sbci	r31, 0xFB	; 251
    2aea:	01 90       	ld	r0, Z+
    2aec:	f0 81       	ld	r31, Z
    2aee:	e0 2d       	mov	r30, r0
    2af0:	81 e0       	ldi	r24, 0x01	; 1
    2af2:	85 83       	std	Z+5, r24	; 0x05

				uiSysRS485ReciverTimer = 0;
    2af4:	10 92 a9 03 	sts	0x03A9, r1
    2af8:	10 92 a8 03 	sts	0x03A8, r1
    2afc:	08 95       	ret
			}
		}
	} else {
		lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485RestoreUartSetings( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2afe:	e0 91 ab 03 	lds	r30, 0x03AB
    2b02:	f0 e0       	ldi	r31, 0x00	; 0
    2b04:	ee 0f       	add	r30, r30
    2b06:	ff 1f       	adc	r31, r31
    2b08:	e7 54       	subi	r30, 0x47	; 71
    2b0a:	fb 4f       	sbci	r31, 0xFB	; 251
    2b0c:	a0 81       	ld	r26, Z
    2b0e:	b1 81       	ldd	r27, Z+1	; 0x01
    2b10:	e0 91 ab 03 	lds	r30, 0x03AB
    2b14:	f0 e0       	ldi	r31, 0x00	; 0
    2b16:	ee 0f       	add	r30, r30
    2b18:	ff 1f       	adc	r31, r31
    2b1a:	e7 54       	subi	r30, 0x47	; 71
    2b1c:	fb 4f       	sbci	r31, 0xFB	; 251
    2b1e:	01 90       	ld	r0, Z+
    2b20:	f0 81       	ld	r31, Z
    2b22:	e0 2d       	mov	r30, r0
    2b24:	1d 96       	adiw	r26, 0x0d	; 13
    2b26:	2d 91       	ld	r18, X+
    2b28:	3c 91       	ld	r19, X
    2b2a:	1e 97       	sbiw	r26, 0x0e	; 14
    2b2c:	80 81       	ld	r24, Z
    2b2e:	91 81       	ldd	r25, Z+1	; 0x01
    2b30:	f9 01       	movw	r30, r18
    2b32:	09 95       	icall

		if( !lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag ) {
    2b34:	e0 91 ab 03 	lds	r30, 0x03AB
    2b38:	f0 e0       	ldi	r31, 0x00	; 0
    2b3a:	ee 0f       	add	r30, r30
    2b3c:	ff 1f       	adc	r31, r31
    2b3e:	e7 54       	subi	r30, 0x47	; 71
    2b40:	fb 4f       	sbci	r31, 0xFB	; 251
    2b42:	01 90       	ld	r0, Z+
    2b44:	f0 81       	ld	r31, Z
    2b46:	e0 2d       	mov	r30, r0
    2b48:	85 81       	ldd	r24, Z+5	; 0x05
    2b4a:	88 23       	and	r24, r24
    2b4c:	09 f0       	breq	.+2      	; 0x2b50 <rs485Task+0x258>
    2b4e:	42 c0       	rjmp	.+132    	; 0x2bd4 <rs485Task+0x2dc>
			lpArrRS485Channel[ ucRS485ChannelIndex ]->ucFlag = 2; // Timeout
    2b50:	e0 91 ab 03 	lds	r30, 0x03AB
    2b54:	f0 e0       	ldi	r31, 0x00	; 0
    2b56:	ee 0f       	add	r30, r30
    2b58:	ff 1f       	adc	r31, r31
    2b5a:	e7 54       	subi	r30, 0x47	; 71
    2b5c:	fb 4f       	sbci	r31, 0xFB	; 251
    2b5e:	01 90       	ld	r0, Z+
    2b60:	f0 81       	ld	r31, Z
    2b62:	e0 2d       	mov	r30, r0
    2b64:	82 e0       	ldi	r24, 0x02	; 2
    2b66:	85 83       	std	Z+5, r24	; 0x05

			//  N timeout     timeout 
			if( lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter < 5 ) {
    2b68:	e0 91 ab 03 	lds	r30, 0x03AB
    2b6c:	f0 e0       	ldi	r31, 0x00	; 0
    2b6e:	ee 0f       	add	r30, r30
    2b70:	ff 1f       	adc	r31, r31
    2b72:	e7 54       	subi	r30, 0x47	; 71
    2b74:	fb 4f       	sbci	r31, 0xFB	; 251
    2b76:	01 90       	ld	r0, Z+
    2b78:	f0 81       	ld	r31, Z
    2b7a:	e0 2d       	mov	r30, r0
    2b7c:	86 81       	ldd	r24, Z+6	; 0x06
    2b7e:	85 30       	cpi	r24, 0x05	; 5
    2b80:	70 f4       	brcc	.+28     	; 0x2b9e <rs485Task+0x2a6>
				++lpArrRS485Channel[ ucRS485ChannelIndex ]->rxErrorCounter;
    2b82:	e0 91 ab 03 	lds	r30, 0x03AB
    2b86:	f0 e0       	ldi	r31, 0x00	; 0
    2b88:	ee 0f       	add	r30, r30
    2b8a:	ff 1f       	adc	r31, r31
    2b8c:	e7 54       	subi	r30, 0x47	; 71
    2b8e:	fb 4f       	sbci	r31, 0xFB	; 251
    2b90:	01 90       	ld	r0, Z+
    2b92:	f0 81       	ld	r31, Z
    2b94:	e0 2d       	mov	r30, r0
    2b96:	86 81       	ldd	r24, Z+6	; 0x06
    2b98:	8f 5f       	subi	r24, 0xFF	; 255
    2b9a:	86 83       	std	Z+6, r24	; 0x06
    2b9c:	08 95       	ret
			} else {
				lpArrRS485Channel[ ucRS485ChannelIndex ]->rs485SetTimeOutError( lpArrRS485Channel[ ucRS485ChannelIndex ]->lpObject );
    2b9e:	e0 91 ab 03 	lds	r30, 0x03AB
    2ba2:	f0 e0       	ldi	r31, 0x00	; 0
    2ba4:	ee 0f       	add	r30, r30
    2ba6:	ff 1f       	adc	r31, r31
    2ba8:	e7 54       	subi	r30, 0x47	; 71
    2baa:	fb 4f       	sbci	r31, 0xFB	; 251
    2bac:	a0 81       	ld	r26, Z
    2bae:	b1 81       	ldd	r27, Z+1	; 0x01
    2bb0:	e0 91 ab 03 	lds	r30, 0x03AB
    2bb4:	f0 e0       	ldi	r31, 0x00	; 0
    2bb6:	ee 0f       	add	r30, r30
    2bb8:	ff 1f       	adc	r31, r31
    2bba:	e7 54       	subi	r30, 0x47	; 71
    2bbc:	fb 4f       	sbci	r31, 0xFB	; 251
    2bbe:	01 90       	ld	r0, Z+
    2bc0:	f0 81       	ld	r31, Z
    2bc2:	e0 2d       	mov	r30, r0
    2bc4:	17 96       	adiw	r26, 0x07	; 7
    2bc6:	2d 91       	ld	r18, X+
    2bc8:	3c 91       	ld	r19, X
    2bca:	18 97       	sbiw	r26, 0x08	; 8
    2bcc:	80 81       	ld	r24, Z
    2bce:	91 81       	ldd	r25, Z+1	; 0x01
    2bd0:	f9 01       	movw	r30, r18
    2bd2:	09 95       	icall
    2bd4:	08 95       	ret

00002bd6 <rs485TaskEnable>:
	}
}

void rs485TaskEnable( void )
{
	usRS485PortAsMaster = 1;
    2bd6:	81 e0       	ldi	r24, 0x01	; 1
    2bd8:	80 93 a6 03 	sts	0x03A6, r24
}
    2bdc:	08 95       	ret

00002bde <rs485TaskDisable>:

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2bde:	10 92 a6 03 	sts	0x03A6, r1
}
    2be2:	08 95       	ret

00002be4 <rs485TaskIsEnable>:

uint8_t rs485TaskIsEnable( void )
{
	return usRS485PortAsMaster;
    2be4:	80 91 a6 03 	lds	r24, 0x03A6
}
    2be8:	08 95       	ret

00002bea <rs485TaskInit>:
	usRS485PortAsMaster = 1;
}

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2bea:	10 92 a6 03 	sts	0x03A6, r1
{
	uint8_t i;

	rs485TaskDisable();

	ucRS485txBuffer = ucRS485txrxBuffer;
    2bee:	8e ea       	ldi	r24, 0xAE	; 174
    2bf0:	93 e0       	ldi	r25, 0x03	; 3
    2bf2:	90 93 b4 04 	sts	0x04B4, r25
    2bf6:	80 93 b3 04 	sts	0x04B3, r24
	ucRS485rxBuffer = ucRS485txrxBuffer;
    2bfa:	90 93 b8 04 	sts	0x04B8, r25
    2bfe:	80 93 b7 04 	sts	0x04B7, r24

	ucChannelCount = 0;
    2c02:	10 92 a7 03 	sts	0x03A7, r1
    2c06:	80 e0       	ldi	r24, 0x00	; 0
    2c08:	90 e0       	ldi	r25, 0x00	; 0
	for( i = 0; i < size_of_array( lpArrRS485Channel ); i++ ) {
		lpArrRS485Channel[i] = NULL;
    2c0a:	fc 01       	movw	r30, r24
    2c0c:	ee 0f       	add	r30, r30
    2c0e:	ff 1f       	adc	r31, r31
    2c10:	e7 54       	subi	r30, 0x47	; 71
    2c12:	fb 4f       	sbci	r31, 0xFB	; 251
    2c14:	11 82       	std	Z+1, r1	; 0x01
    2c16:	10 82       	st	Z, r1
    2c18:	01 96       	adiw	r24, 0x01	; 1

	ucRS485txBuffer = ucRS485txrxBuffer;
	ucRS485rxBuffer = ucRS485txrxBuffer;

	ucChannelCount = 0;
	for( i = 0; i < size_of_array( lpArrRS485Channel ); i++ ) {
    2c1a:	82 33       	cpi	r24, 0x32	; 50
    2c1c:	91 05       	cpc	r25, r1
    2c1e:	a9 f7       	brne	.-22     	; 0x2c0a <rs485TaskInit+0x20>
		lpArrRS485Channel[i] = NULL;
	}
}
    2c20:	08 95       	ret

00002c22 <rs485TimerIsr>:

void rs485TimerIsr( void )
{
	if( uiSysRS485SendRequestTimer ) {
    2c22:	80 91 34 01 	lds	r24, 0x0134
    2c26:	90 91 35 01 	lds	r25, 0x0135
    2c2a:	89 2b       	or	r24, r25
    2c2c:	49 f0       	breq	.+18     	; 0x2c40 <rs485TimerIsr+0x1e>
		--uiSysRS485SendRequestTimer;
    2c2e:	80 91 34 01 	lds	r24, 0x0134
    2c32:	90 91 35 01 	lds	r25, 0x0135
    2c36:	01 97       	sbiw	r24, 0x01	; 1
    2c38:	90 93 35 01 	sts	0x0135, r25
    2c3c:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2c40:	80 91 a8 03 	lds	r24, 0x03A8
    2c44:	90 91 a9 03 	lds	r25, 0x03A9
    2c48:	89 2b       	or	r24, r25
    2c4a:	49 f0       	breq	.+18     	; 0x2c5e <rs485TimerIsr+0x3c>
		--uiSysRS485ReciverTimer;
    2c4c:	80 91 a8 03 	lds	r24, 0x03A8
    2c50:	90 91 a9 03 	lds	r25, 0x03A9
    2c54:	01 97       	sbiw	r24, 0x01	; 1
    2c56:	90 93 a9 03 	sts	0x03A9, r25
    2c5a:	80 93 a8 03 	sts	0x03A8, r24
    2c5e:	08 95       	ret

00002c60 <rs485AddChannel>:
	}
}

uint8_t rs485AddChannel( LP_OBJ_RS485_CHANNEL lpChannel )
{
	lpArrRS485Channel[ ucChannelCount ] = lpChannel;
    2c60:	e0 91 a7 03 	lds	r30, 0x03A7
    2c64:	f0 e0       	ldi	r31, 0x00	; 0
    2c66:	ee 0f       	add	r30, r30
    2c68:	ff 1f       	adc	r31, r31
    2c6a:	e7 54       	subi	r30, 0x47	; 71
    2c6c:	fb 4f       	sbci	r31, 0xFB	; 251
    2c6e:	91 83       	std	Z+1, r25	; 0x01
    2c70:	80 83       	st	Z, r24

	if( ++ucChannelCount > size_of_array( lpArrRS485Channel ) ) {
    2c72:	80 91 a7 03 	lds	r24, 0x03A7
    2c76:	8f 5f       	subi	r24, 0xFF	; 255
    2c78:	80 93 a7 03 	sts	0x03A7, r24
    2c7c:	80 91 a7 03 	lds	r24, 0x03A7
    2c80:	83 33       	cpi	r24, 0x33	; 51
    2c82:	10 f4       	brcc	.+4      	; 0x2c88 <rs485AddChannel+0x28>
    2c84:	81 e0       	ldi	r24, 0x01	; 1
    2c86:	08 95       	ret
		ucChannelCount = size_of_array( lpArrRS485Channel );
    2c88:	82 e3       	ldi	r24, 0x32	; 50
    2c8a:	80 93 a7 03 	sts	0x03A7, r24
    2c8e:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}

	return 1;
}
    2c90:	08 95       	ret

00002c92 <rs485ChannelDefInit>:

void rs485ChannelDefInit( LP_OBJ_RS485_CHANNEL lpChannel )
{
    2c92:	fc 01       	movw	r30, r24
	lpChannel->lpObject = NULL;
    2c94:	11 82       	std	Z+1, r1	; 0x01
    2c96:	10 82       	st	Z, r1

	lpChannel->msReadTimeOut = 100;
    2c98:	84 e6       	ldi	r24, 0x64	; 100
    2c9a:	90 e0       	ldi	r25, 0x00	; 0
    2c9c:	93 83       	std	Z+3, r25	; 0x03
    2c9e:	82 83       	std	Z+2, r24	; 0x02
	lpChannel->ucEnableRequest = 0;
    2ca0:	14 82       	std	Z+4, r1	; 0x04
	lpChannel->rxErrorCounter = 0;
    2ca2:	16 82       	std	Z+6, r1	; 0x06
	lpChannel->ucFlag = 0;
    2ca4:	15 82       	std	Z+5, r1	; 0x05

	lpChannel->rs485SetUartSetings = rs485SetUartSetingsNullFunc;
    2ca6:	8f e6       	ldi	r24, 0x6F	; 111
    2ca8:	96 e1       	ldi	r25, 0x16	; 22
    2caa:	94 87       	std	Z+12, r25	; 0x0c
    2cac:	83 87       	std	Z+11, r24	; 0x0b
	lpChannel->rs485RestoreUartSetings = rs485RestoreUartSetingsNullFunc;
    2cae:	80 e7       	ldi	r24, 0x70	; 112
    2cb0:	96 e1       	ldi	r25, 0x16	; 22
    2cb2:	96 87       	std	Z+14, r25	; 0x0e
    2cb4:	85 87       	std	Z+13, r24	; 0x0d

	lpChannel->rs485SendRequestFunc = rs485sendRequestNullFunc;
    2cb6:	8c e6       	ldi	r24, 0x6C	; 108
    2cb8:	96 e1       	ldi	r25, 0x16	; 22
    2cba:	90 8b       	std	Z+16, r25	; 0x10
    2cbc:	87 87       	std	Z+15, r24	; 0x0f
	lpChannel->rs485GetResponseFunc = rs485getResponseNullFunc;
    2cbe:	8d e6       	ldi	r24, 0x6D	; 109
    2cc0:	96 e1       	ldi	r25, 0x16	; 22
    2cc2:	92 8b       	std	Z+18, r25	; 0x12
    2cc4:	81 8b       	std	Z+17, r24	; 0x11

	lpChannel->rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
    2cc6:	81 e7       	ldi	r24, 0x71	; 113
    2cc8:	96 e1       	ldi	r25, 0x16	; 22
    2cca:	90 87       	std	Z+8, r25	; 0x08
    2ccc:	87 83       	std	Z+7, r24	; 0x07
	lpChannel->rs485ClrTimeOutError = rs485ClrTimeOutErrorNullFunc;
    2cce:	82 e7       	ldi	r24, 0x72	; 114
    2cd0:	96 e1       	ldi	r25, 0x16	; 22
    2cd2:	92 87       	std	Z+10, r25	; 0x0a
    2cd4:	81 87       	std	Z+9, r24	; 0x09
}
    2cd6:	08 95       	ret

00002cd8 <rs485sendRequestNullFunc>:

void rs485sendRequestNullFunc( void *lpObject )
{
}
    2cd8:	08 95       	ret

00002cda <rs485getResponseNullFunc>:

uint8_t rs485getResponseNullFunc( void *lpObject, uint8_t *rxBuffer, uint8_t len )
{
	return 1;
}
    2cda:	81 e0       	ldi	r24, 0x01	; 1
    2cdc:	08 95       	ret

00002cde <rs485SetUartSetingsNullFunc>:

void rs485SetUartSetingsNullFunc( void *lpObject )
{
}
    2cde:	08 95       	ret

00002ce0 <rs485RestoreUartSetingsNullFunc>:

void rs485RestoreUartSetingsNullFunc( void *lpObject )
{
}
    2ce0:	08 95       	ret

00002ce2 <rs485SetTimeOutErrorNullFunc>:

void rs485SetTimeOutErrorNullFunc( void *lpObject )
{
}
    2ce2:	08 95       	ret

00002ce4 <rs485ClrTimeOutErrorNullFunc>:

void rs485ClrTimeOutErrorNullFunc( void *lpObject )
{
}
    2ce4:	08 95       	ret

00002ce6 <__vector_20>:

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
}

ISR( SIG_UART_TX )
{
    2ce6:	1f 92       	push	r1
    2ce8:	0f 92       	push	r0
    2cea:	0f b6       	in	r0, 0x3f	; 63
    2cec:	0f 92       	push	r0
    2cee:	0b b6       	in	r0, 0x3b	; 59
    2cf0:	0f 92       	push	r0
    2cf2:	11 24       	eor	r1, r1
    2cf4:	8f 93       	push	r24
    2cf6:	9f 93       	push	r25
    2cf8:	ef 93       	push	r30
    2cfa:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2cfc:	80 91 a6 03 	lds	r24, 0x03A6
    2d00:	88 23       	and	r24, r24
    2d02:	11 f4       	brne	.+4      	; 0x2d08 <__vector_20+0x22>
		disable_rs485_transmit();
    2d04:	1a 98       	cbi	0x03, 2	; 3
    2d06:	20 c0       	rjmp	.+64     	; 0x2d48 <__vector_20+0x62>
	} else {
		if( ++ucRS485txState != ucRS485txBufferLenght ) {
    2d08:	80 91 b2 04 	lds	r24, 0x04B2
    2d0c:	8f 5f       	subi	r24, 0xFF	; 255
    2d0e:	80 93 b2 04 	sts	0x04B2, r24
    2d12:	90 91 b2 04 	lds	r25, 0x04B2
    2d16:	80 91 b5 04 	lds	r24, 0x04B5
    2d1a:	98 17       	cp	r25, r24
    2d1c:	59 f0       	breq	.+22     	; 0x2d34 <__vector_20+0x4e>
			UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2d1e:	80 91 b2 04 	lds	r24, 0x04B2
    2d22:	e0 91 b3 04 	lds	r30, 0x04B3
    2d26:	f0 91 b4 04 	lds	r31, 0x04B4
    2d2a:	e8 0f       	add	r30, r24
    2d2c:	f1 1d       	adc	r31, r1
    2d2e:	80 81       	ld	r24, Z
    2d30:	8c b9       	out	0x0c, r24	; 12
    2d32:	0a c0       	rjmp	.+20     	; 0x2d48 <__vector_20+0x62>
		} else {
			disable_rs485_transmit();
    2d34:	1a 98       	cbi	0x03, 2	; 3
			UCSR0B |= _BV( RXEN0 ) | _BV( RXCIE0 );
    2d36:	8a b1       	in	r24, 0x0a	; 10
    2d38:	80 69       	ori	r24, 0x90	; 144
    2d3a:	8a b9       	out	0x0a, r24	; 10

			ucRS485txState = ucRS485txBufferLenght = 0;
    2d3c:	10 92 b5 04 	sts	0x04B5, r1
    2d40:	80 91 b5 04 	lds	r24, 0x04B5
    2d44:	80 93 b2 04 	sts	0x04B2, r24
		}
	}
}
    2d48:	ff 91       	pop	r31
    2d4a:	ef 91       	pop	r30
    2d4c:	9f 91       	pop	r25
    2d4e:	8f 91       	pop	r24
    2d50:	0f 90       	pop	r0
    2d52:	0b be       	out	0x3b, r0	; 59
    2d54:	0f 90       	pop	r0
    2d56:	0f be       	out	0x3f, r0	; 63
    2d58:	0f 90       	pop	r0
    2d5a:	1f 90       	pop	r1
    2d5c:	18 95       	reti

00002d5e <__vector_18>:

ISR( SIG_UART_RX )
{
    2d5e:	1f 92       	push	r1
    2d60:	0f 92       	push	r0
    2d62:	0f b6       	in	r0, 0x3f	; 63
    2d64:	0f 92       	push	r0
    2d66:	0b b6       	in	r0, 0x3b	; 59
    2d68:	0f 92       	push	r0
    2d6a:	11 24       	eor	r1, r1
    2d6c:	2f 93       	push	r18
    2d6e:	3f 93       	push	r19
    2d70:	4f 93       	push	r20
    2d72:	5f 93       	push	r21
    2d74:	6f 93       	push	r22
    2d76:	7f 93       	push	r23
    2d78:	8f 93       	push	r24
    2d7a:	9f 93       	push	r25
    2d7c:	af 93       	push	r26
    2d7e:	bf 93       	push	r27
    2d80:	ef 93       	push	r30
    2d82:	ff 93       	push	r31
    2d84:	df 93       	push	r29
    2d86:	cf 93       	push	r28
    2d88:	0f 92       	push	r0
    2d8a:	cd b7       	in	r28, 0x3d	; 61
    2d8c:	de b7       	in	r29, 0x3e	; 62
	if( !usRS485PortAsMaster ) {
    2d8e:	80 91 a6 03 	lds	r24, 0x03A6
    2d92:	88 23       	and	r24, r24
    2d94:	31 f4       	brne	.+12     	; 0x2da2 <__vector_18+0x44>
		pxMBFrameCBByteReceived();
    2d96:	e0 91 2f 07 	lds	r30, 0x072F
    2d9a:	f0 91 30 07 	lds	r31, 0x0730
    2d9e:	09 95       	icall
    2da0:	13 c0       	rjmp	.+38     	; 0x2dc8 <__vector_18+0x6a>
	} else {
		volatile char c = UDR0;
    2da2:	8c b1       	in	r24, 0x0c	; 12
    2da4:	89 83       	std	Y+1, r24	; 0x01

		if( ucRS485rxState < 260 ) {
    2da6:	80 91 b6 04 	lds	r24, 0x04B6
			ucRS485rxBuffer[ ucRS485rxState ] = c;
    2daa:	80 91 b6 04 	lds	r24, 0x04B6
    2dae:	e0 91 b7 04 	lds	r30, 0x04B7
    2db2:	f0 91 b8 04 	lds	r31, 0x04B8
    2db6:	e8 0f       	add	r30, r24
    2db8:	f1 1d       	adc	r31, r1
    2dba:	89 81       	ldd	r24, Y+1	; 0x01
    2dbc:	80 83       	st	Z, r24

			++ucRS485rxState;
    2dbe:	80 91 b6 04 	lds	r24, 0x04B6
    2dc2:	8f 5f       	subi	r24, 0xFF	; 255
    2dc4:	80 93 b6 04 	sts	0x04B6, r24
		} else {
			ucRS485rxState = 0;
		}
	}
}
    2dc8:	0f 90       	pop	r0
    2dca:	cf 91       	pop	r28
    2dcc:	df 91       	pop	r29
    2dce:	ff 91       	pop	r31
    2dd0:	ef 91       	pop	r30
    2dd2:	bf 91       	pop	r27
    2dd4:	af 91       	pop	r26
    2dd6:	9f 91       	pop	r25
    2dd8:	8f 91       	pop	r24
    2dda:	7f 91       	pop	r23
    2ddc:	6f 91       	pop	r22
    2dde:	5f 91       	pop	r21
    2de0:	4f 91       	pop	r20
    2de2:	3f 91       	pop	r19
    2de4:	2f 91       	pop	r18
    2de6:	0f 90       	pop	r0
    2de8:	0b be       	out	0x3b, r0	; 59
    2dea:	0f 90       	pop	r0
    2dec:	0f be       	out	0x3f, r0	; 63
    2dee:	0f 90       	pop	r0
    2df0:	1f 90       	pop	r1
    2df2:	18 95       	reti

00002df4 <__vector_19>:

ISR( SIG_UART_UDRE )
{
    2df4:	1f 92       	push	r1
    2df6:	0f 92       	push	r0
    2df8:	0f b6       	in	r0, 0x3f	; 63
    2dfa:	0f 92       	push	r0
    2dfc:	0b b6       	in	r0, 0x3b	; 59
    2dfe:	0f 92       	push	r0
    2e00:	11 24       	eor	r1, r1
    2e02:	2f 93       	push	r18
    2e04:	3f 93       	push	r19
    2e06:	4f 93       	push	r20
    2e08:	5f 93       	push	r21
    2e0a:	6f 93       	push	r22
    2e0c:	7f 93       	push	r23
    2e0e:	8f 93       	push	r24
    2e10:	9f 93       	push	r25
    2e12:	af 93       	push	r26
    2e14:	bf 93       	push	r27
    2e16:	ef 93       	push	r30
    2e18:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2e1a:	80 91 a6 03 	lds	r24, 0x03A6
    2e1e:	88 23       	and	r24, r24
    2e20:	29 f4       	brne	.+10     	; 0x2e2c <__vector_19+0x38>
		pxMBFrameCBTransmitterEmpty();
    2e22:	e0 91 2b 07 	lds	r30, 0x072B
    2e26:	f0 91 2c 07 	lds	r31, 0x072C
    2e2a:	09 95       	icall
	}
}
    2e2c:	ff 91       	pop	r31
    2e2e:	ef 91       	pop	r30
    2e30:	bf 91       	pop	r27
    2e32:	af 91       	pop	r26
    2e34:	9f 91       	pop	r25
    2e36:	8f 91       	pop	r24
    2e38:	7f 91       	pop	r23
    2e3a:	6f 91       	pop	r22
    2e3c:	5f 91       	pop	r21
    2e3e:	4f 91       	pop	r20
    2e40:	3f 91       	pop	r19
    2e42:	2f 91       	pop	r18
    2e44:	0f 90       	pop	r0
    2e46:	0b be       	out	0x3b, r0	; 59
    2e48:	0f 90       	pop	r0
    2e4a:	0f be       	out	0x3f, r0	; 63
    2e4c:	0f 90       	pop	r0
    2e4e:	1f 90       	pop	r1
    2e50:	18 95       	reti

00002e52 <initRS485>:

void initRS485( unsigned long ulBaudRate, uint8_t ucDataBits, uint8_t ucStopBits, uint8_t ucParity )
{
    2e52:	cf 92       	push	r12
    2e54:	df 92       	push	r13
    2e56:	ef 92       	push	r14
    2e58:	ff 92       	push	r15
    2e5a:	0f 93       	push	r16
    2e5c:	6b 01       	movw	r12, r22
    2e5e:	7c 01       	movw	r14, r24
	if( usRS485PortAsMaster ) {
    2e60:	80 91 a6 03 	lds	r24, 0x03A6
    2e64:	88 23       	and	r24, r24
    2e66:	09 f4       	brne	.+2      	; 0x2e6a <initRS485+0x18>
    2e68:	28 c1       	rjmp	.+592    	; 0x30ba <initRS485+0x268>
		disable_rs485_transmit();
    2e6a:	1a 98       	cbi	0x03, 2	; 3
		
		UCSR0A = 0;
    2e6c:	1b b8       	out	0x0b, r1	; 11
		UCSR0B = 0;
    2e6e:	1a b8       	out	0x0a, r1	; 10
		UCSR0C = 0;
    2e70:	10 92 95 00 	sts	0x0095, r1

		switch( ulBaudRate ) {
    2e74:	80 e0       	ldi	r24, 0x00	; 0
    2e76:	c8 16       	cp	r12, r24
    2e78:	86 e9       	ldi	r24, 0x96	; 150
    2e7a:	d8 06       	cpc	r13, r24
    2e7c:	80 e0       	ldi	r24, 0x00	; 0
    2e7e:	e8 06       	cpc	r14, r24
    2e80:	80 e0       	ldi	r24, 0x00	; 0
    2e82:	f8 06       	cpc	r15, r24
    2e84:	09 f4       	brne	.+2      	; 0x2e88 <initRS485+0x36>
    2e86:	c7 c0       	rjmp	.+398    	; 0x3016 <initRS485+0x1c4>
    2e88:	81 e0       	ldi	r24, 0x01	; 1
    2e8a:	c8 16       	cp	r12, r24
    2e8c:	86 e9       	ldi	r24, 0x96	; 150
    2e8e:	d8 06       	cpc	r13, r24
    2e90:	80 e0       	ldi	r24, 0x00	; 0
    2e92:	e8 06       	cpc	r14, r24
    2e94:	80 e0       	ldi	r24, 0x00	; 0
    2e96:	f8 06       	cpc	r15, r24
    2e98:	08 f0       	brcs	.+2      	; 0x2e9c <initRS485+0x4a>
    2e9a:	47 c0       	rjmp	.+142    	; 0x2f2a <initRS485+0xd8>
    2e9c:	80 e8       	ldi	r24, 0x80	; 128
    2e9e:	c8 16       	cp	r12, r24
    2ea0:	85 e2       	ldi	r24, 0x25	; 37
    2ea2:	d8 06       	cpc	r13, r24
    2ea4:	80 e0       	ldi	r24, 0x00	; 0
    2ea6:	e8 06       	cpc	r14, r24
    2ea8:	80 e0       	ldi	r24, 0x00	; 0
    2eaa:	f8 06       	cpc	r15, r24
    2eac:	09 f4       	brne	.+2      	; 0x2eb0 <initRS485+0x5e>
    2eae:	9b c0       	rjmp	.+310    	; 0x2fe6 <initRS485+0x194>
    2eb0:	81 e8       	ldi	r24, 0x81	; 129
    2eb2:	c8 16       	cp	r12, r24
    2eb4:	85 e2       	ldi	r24, 0x25	; 37
    2eb6:	d8 06       	cpc	r13, r24
    2eb8:	80 e0       	ldi	r24, 0x00	; 0
    2eba:	e8 06       	cpc	r14, r24
    2ebc:	80 e0       	ldi	r24, 0x00	; 0
    2ebe:	f8 06       	cpc	r15, r24
    2ec0:	a8 f4       	brcc	.+42     	; 0x2eec <initRS485+0x9a>
    2ec2:	80 e6       	ldi	r24, 0x60	; 96
    2ec4:	c8 16       	cp	r12, r24
    2ec6:	89 e0       	ldi	r24, 0x09	; 9
    2ec8:	d8 06       	cpc	r13, r24
    2eca:	80 e0       	ldi	r24, 0x00	; 0
    2ecc:	e8 06       	cpc	r14, r24
    2ece:	80 e0       	ldi	r24, 0x00	; 0
    2ed0:	f8 06       	cpc	r15, r24
    2ed2:	09 f4       	brne	.+2      	; 0x2ed6 <initRS485+0x84>
    2ed4:	7b c0       	rjmp	.+246    	; 0x2fcc <initRS485+0x17a>
    2ed6:	80 ec       	ldi	r24, 0xC0	; 192
    2ed8:	c8 16       	cp	r12, r24
    2eda:	82 e1       	ldi	r24, 0x12	; 18
    2edc:	d8 06       	cpc	r13, r24
    2ede:	80 e0       	ldi	r24, 0x00	; 0
    2ee0:	e8 06       	cpc	r14, r24
    2ee2:	80 e0       	ldi	r24, 0x00	; 0
    2ee4:	f8 06       	cpc	r15, r24
    2ee6:	09 f0       	breq	.+2      	; 0x2eea <initRS485+0x98>
    2ee8:	bd c0       	rjmp	.+378    	; 0x3064 <initRS485+0x212>
    2eea:	77 c0       	rjmp	.+238    	; 0x2fda <initRS485+0x188>
    2eec:	80 e0       	ldi	r24, 0x00	; 0
    2eee:	c8 16       	cp	r12, r24
    2ef0:	8b e4       	ldi	r24, 0x4B	; 75
    2ef2:	d8 06       	cpc	r13, r24
    2ef4:	80 e0       	ldi	r24, 0x00	; 0
    2ef6:	e8 06       	cpc	r14, r24
    2ef8:	80 e0       	ldi	r24, 0x00	; 0
    2efa:	f8 06       	cpc	r15, r24
    2efc:	09 f4       	brne	.+2      	; 0x2f00 <initRS485+0xae>
    2efe:	7f c0       	rjmp	.+254    	; 0x2ffe <initRS485+0x1ac>
    2f00:	80 e8       	ldi	r24, 0x80	; 128
    2f02:	c8 16       	cp	r12, r24
    2f04:	80 e7       	ldi	r24, 0x70	; 112
    2f06:	d8 06       	cpc	r13, r24
    2f08:	80 e0       	ldi	r24, 0x00	; 0
    2f0a:	e8 06       	cpc	r14, r24
    2f0c:	80 e0       	ldi	r24, 0x00	; 0
    2f0e:	f8 06       	cpc	r15, r24
    2f10:	09 f4       	brne	.+2      	; 0x2f14 <initRS485+0xc2>
    2f12:	7b c0       	rjmp	.+246    	; 0x300a <initRS485+0x1b8>
    2f14:	80 e4       	ldi	r24, 0x40	; 64
    2f16:	c8 16       	cp	r12, r24
    2f18:	88 e3       	ldi	r24, 0x38	; 56
    2f1a:	d8 06       	cpc	r13, r24
    2f1c:	80 e0       	ldi	r24, 0x00	; 0
    2f1e:	e8 06       	cpc	r14, r24
    2f20:	80 e0       	ldi	r24, 0x00	; 0
    2f22:	f8 06       	cpc	r15, r24
    2f24:	09 f0       	breq	.+2      	; 0x2f28 <initRS485+0xd6>
    2f26:	9e c0       	rjmp	.+316    	; 0x3064 <initRS485+0x212>
    2f28:	64 c0       	rjmp	.+200    	; 0x2ff2 <initRS485+0x1a0>
    2f2a:	80 e0       	ldi	r24, 0x00	; 0
    2f2c:	c8 16       	cp	r12, r24
    2f2e:	84 e8       	ldi	r24, 0x84	; 132
    2f30:	d8 06       	cpc	r13, r24
    2f32:	83 e0       	ldi	r24, 0x03	; 3
    2f34:	e8 06       	cpc	r14, r24
    2f36:	80 e0       	ldi	r24, 0x00	; 0
    2f38:	f8 06       	cpc	r15, r24
    2f3a:	09 f4       	brne	.+2      	; 0x2f3e <initRS485+0xec>
    2f3c:	8e c0       	rjmp	.+284    	; 0x305a <initRS485+0x208>
    2f3e:	81 e0       	ldi	r24, 0x01	; 1
    2f40:	c8 16       	cp	r12, r24
    2f42:	84 e8       	ldi	r24, 0x84	; 132
    2f44:	d8 06       	cpc	r13, r24
    2f46:	83 e0       	ldi	r24, 0x03	; 3
    2f48:	e8 06       	cpc	r14, r24
    2f4a:	80 e0       	ldi	r24, 0x00	; 0
    2f4c:	f8 06       	cpc	r15, r24
    2f4e:	f8 f4       	brcc	.+62     	; 0x2f8e <initRS485+0x13c>
    2f50:	80 e0       	ldi	r24, 0x00	; 0
    2f52:	c8 16       	cp	r12, r24
    2f54:	8c e2       	ldi	r24, 0x2C	; 44
    2f56:	d8 06       	cpc	r13, r24
    2f58:	81 e0       	ldi	r24, 0x01	; 1
    2f5a:	e8 06       	cpc	r14, r24
    2f5c:	80 e0       	ldi	r24, 0x00	; 0
    2f5e:	f8 06       	cpc	r15, r24
    2f60:	09 f4       	brne	.+2      	; 0x2f64 <initRS485+0x112>
    2f62:	65 c0       	rjmp	.+202    	; 0x302e <initRS485+0x1dc>
    2f64:	80 e0       	ldi	r24, 0x00	; 0
    2f66:	c8 16       	cp	r12, r24
    2f68:	82 ec       	ldi	r24, 0xC2	; 194
    2f6a:	d8 06       	cpc	r13, r24
    2f6c:	81 e0       	ldi	r24, 0x01	; 1
    2f6e:	e8 06       	cpc	r14, r24
    2f70:	80 e0       	ldi	r24, 0x00	; 0
    2f72:	f8 06       	cpc	r15, r24
    2f74:	09 f4       	brne	.+2      	; 0x2f78 <initRS485+0x126>
    2f76:	61 c0       	rjmp	.+194    	; 0x303a <initRS485+0x1e8>
    2f78:	80 e0       	ldi	r24, 0x00	; 0
    2f7a:	c8 16       	cp	r12, r24
    2f7c:	81 ee       	ldi	r24, 0xE1	; 225
    2f7e:	d8 06       	cpc	r13, r24
    2f80:	80 e0       	ldi	r24, 0x00	; 0
    2f82:	e8 06       	cpc	r14, r24
    2f84:	80 e0       	ldi	r24, 0x00	; 0
    2f86:	f8 06       	cpc	r15, r24
    2f88:	09 f0       	breq	.+2      	; 0x2f8c <initRS485+0x13a>
    2f8a:	6c c0       	rjmp	.+216    	; 0x3064 <initRS485+0x212>
    2f8c:	4a c0       	rjmp	.+148    	; 0x3022 <initRS485+0x1d0>
    2f8e:	80 e2       	ldi	r24, 0x20	; 32
    2f90:	c8 16       	cp	r12, r24
    2f92:	81 ea       	ldi	r24, 0xA1	; 161
    2f94:	d8 06       	cpc	r13, r24
    2f96:	87 e0       	ldi	r24, 0x07	; 7
    2f98:	e8 06       	cpc	r14, r24
    2f9a:	80 e0       	ldi	r24, 0x00	; 0
    2f9c:	f8 06       	cpc	r15, r24
    2f9e:	09 f4       	brne	.+2      	; 0x2fa2 <initRS485+0x150>
    2fa0:	52 c0       	rjmp	.+164    	; 0x3046 <initRS485+0x1f4>
    2fa2:	80 e4       	ldi	r24, 0x40	; 64
    2fa4:	c8 16       	cp	r12, r24
    2fa6:	82 e4       	ldi	r24, 0x42	; 66
    2fa8:	d8 06       	cpc	r13, r24
    2faa:	8f e0       	ldi	r24, 0x0F	; 15
    2fac:	e8 06       	cpc	r14, r24
    2fae:	80 e0       	ldi	r24, 0x00	; 0
    2fb0:	f8 06       	cpc	r15, r24
    2fb2:	09 f4       	brne	.+2      	; 0x2fb6 <initRS485+0x164>
    2fb4:	4e c0       	rjmp	.+156    	; 0x3052 <initRS485+0x200>
    2fb6:	80 e9       	ldi	r24, 0x90	; 144
    2fb8:	c8 16       	cp	r12, r24
    2fba:	80 ed       	ldi	r24, 0xD0	; 208
    2fbc:	d8 06       	cpc	r13, r24
    2fbe:	83 e0       	ldi	r24, 0x03	; 3
    2fc0:	e8 06       	cpc	r14, r24
    2fc2:	80 e0       	ldi	r24, 0x00	; 0
    2fc4:	f8 06       	cpc	r15, r24
    2fc6:	09 f0       	breq	.+2      	; 0x2fca <initRS485+0x178>
    2fc8:	4d c0       	rjmp	.+154    	; 0x3064 <initRS485+0x212>
    2fca:	47 c0       	rjmp	.+142    	; 0x305a <initRS485+0x208>
    2fcc:	e0 ea       	ldi	r30, 0xA0	; 160
    2fce:	ce 2e       	mov	r12, r30
    2fd0:	e1 e0       	ldi	r30, 0x01	; 1
    2fd2:	de 2e       	mov	r13, r30
    2fd4:	e1 2c       	mov	r14, r1
    2fd6:	f1 2c       	mov	r15, r1
    2fd8:	45 c0       	rjmp	.+138    	; 0x3064 <initRS485+0x212>
    2fda:	7f ec       	ldi	r23, 0xCF	; 207
    2fdc:	c7 2e       	mov	r12, r23
    2fde:	d1 2c       	mov	r13, r1
    2fe0:	e1 2c       	mov	r14, r1
    2fe2:	f1 2c       	mov	r15, r1
    2fe4:	3f c0       	rjmp	.+126    	; 0x3064 <initRS485+0x212>
		case 2400: ulBaudRate = 416; break;
		case 4800: ulBaudRate = 207; break;
    2fe6:	67 e6       	ldi	r22, 0x67	; 103
    2fe8:	c6 2e       	mov	r12, r22
    2fea:	d1 2c       	mov	r13, r1
    2fec:	e1 2c       	mov	r14, r1
    2fee:	f1 2c       	mov	r15, r1
    2ff0:	39 c0       	rjmp	.+114    	; 0x3064 <initRS485+0x212>
		case 9600: ulBaudRate = 103; break;
    2ff2:	54 e4       	ldi	r21, 0x44	; 68
    2ff4:	c5 2e       	mov	r12, r21
    2ff6:	d1 2c       	mov	r13, r1
    2ff8:	e1 2c       	mov	r14, r1
    2ffa:	f1 2c       	mov	r15, r1
    2ffc:	33 c0       	rjmp	.+102    	; 0x3064 <initRS485+0x212>
		case 14400: ulBaudRate = 68; break;
    2ffe:	33 e3       	ldi	r19, 0x33	; 51
    3000:	c3 2e       	mov	r12, r19
    3002:	d1 2c       	mov	r13, r1
    3004:	e1 2c       	mov	r14, r1
    3006:	f1 2c       	mov	r15, r1
    3008:	2d c0       	rjmp	.+90     	; 0x3064 <initRS485+0x212>
		case 19200: ulBaudRate = 51; break;
    300a:	92 e2       	ldi	r25, 0x22	; 34
    300c:	c9 2e       	mov	r12, r25
    300e:	d1 2c       	mov	r13, r1
    3010:	e1 2c       	mov	r14, r1
    3012:	f1 2c       	mov	r15, r1
    3014:	27 c0       	rjmp	.+78     	; 0x3064 <initRS485+0x212>
		case 28800: ulBaudRate = 34; break;
    3016:	89 e1       	ldi	r24, 0x19	; 25
    3018:	c8 2e       	mov	r12, r24
    301a:	d1 2c       	mov	r13, r1
    301c:	e1 2c       	mov	r14, r1
    301e:	f1 2c       	mov	r15, r1
    3020:	21 c0       	rjmp	.+66     	; 0x3064 <initRS485+0x212>
		case 38400: ulBaudRate = 25; break;
    3022:	b0 e1       	ldi	r27, 0x10	; 16
    3024:	cb 2e       	mov	r12, r27
    3026:	d1 2c       	mov	r13, r1
    3028:	e1 2c       	mov	r14, r1
    302a:	f1 2c       	mov	r15, r1
    302c:	1b c0       	rjmp	.+54     	; 0x3064 <initRS485+0x212>
		case 57600: ulBaudRate = 16; break;
    302e:	ac e0       	ldi	r26, 0x0C	; 12
    3030:	ca 2e       	mov	r12, r26
    3032:	d1 2c       	mov	r13, r1
    3034:	e1 2c       	mov	r14, r1
    3036:	f1 2c       	mov	r15, r1
    3038:	15 c0       	rjmp	.+42     	; 0x3064 <initRS485+0x212>
		case 76800: ulBaudRate = 12; break;
    303a:	f8 e0       	ldi	r31, 0x08	; 8
    303c:	cf 2e       	mov	r12, r31
    303e:	d1 2c       	mov	r13, r1
    3040:	e1 2c       	mov	r14, r1
    3042:	f1 2c       	mov	r15, r1
    3044:	0f c0       	rjmp	.+30     	; 0x3064 <initRS485+0x212>
		case 115200: ulBaudRate = 8; break;
    3046:	e1 e0       	ldi	r30, 0x01	; 1
    3048:	ce 2e       	mov	r12, r30
    304a:	d1 2c       	mov	r13, r1
    304c:	e1 2c       	mov	r14, r1
    304e:	f1 2c       	mov	r15, r1
    3050:	09 c0       	rjmp	.+18     	; 0x3064 <initRS485+0x212>
		//case 115200: UCSR0C |= 1<<UMSEL0; UCSR0A |= 1<<U2X0; ulBaudRate = 16; break;
		case 230400: ulBaudRate = 3; break;
		case 250000: ulBaudRate = 3; break;
		case 500000: ulBaudRate = 1; break;
    3052:	cc 24       	eor	r12, r12
    3054:	dd 24       	eor	r13, r13
    3056:	76 01       	movw	r14, r12
    3058:	05 c0       	rjmp	.+10     	; 0x3064 <initRS485+0x212>
    305a:	73 e0       	ldi	r23, 0x03	; 3
    305c:	c7 2e       	mov	r12, r23
    305e:	d1 2c       	mov	r13, r1
    3060:	e1 2c       	mov	r14, r1
    3062:	f1 2c       	mov	r15, r1
		case 1000000: ulBaudRate = 0; break;
		//default: ulBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
		}

		UBRR0H = ulBaudRate>>8;
    3064:	bb 27       	eor	r27, r27
    3066:	af 2d       	mov	r26, r15
    3068:	9e 2d       	mov	r25, r14
    306a:	8d 2d       	mov	r24, r13
    306c:	80 93 90 00 	sts	0x0090, r24
		UBRR0L = ulBaudRate;
    3070:	c9 b8       	out	0x09, r12	; 9

		switch ( ucDataBits ) {
    3072:	47 30       	cpi	r20, 0x07	; 7
    3074:	31 f0       	breq	.+12     	; 0x3082 <initRS485+0x230>
    3076:	48 30       	cpi	r20, 0x08	; 8
    3078:	49 f4       	brne	.+18     	; 0x308c <initRS485+0x23a>
		case 8:
			UCSR0C |= _BV( UCSZ01 ) | _BV( UCSZ00 );
    307a:	80 91 95 00 	lds	r24, 0x0095
    307e:	86 60       	ori	r24, 0x06	; 6
    3080:	03 c0       	rjmp	.+6      	; 0x3088 <initRS485+0x236>
		 break;
		case 7:
			UCSR0C |= _BV( UCSZ01 );
    3082:	80 91 95 00 	lds	r24, 0x0095
    3086:	84 60       	ori	r24, 0x04	; 4
    3088:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucStopBits ) {
    308c:	22 30       	cpi	r18, 0x02	; 2
    308e:	29 f4       	brne	.+10     	; 0x309a <initRS485+0x248>
		case 1: 
		 break;
		case 2:
			UCSR0C |= _BV( USBS0 );
    3090:	80 91 95 00 	lds	r24, 0x0095
    3094:	88 60       	ori	r24, 0x08	; 8
    3096:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucParity ) {
    309a:	01 30       	cpi	r16, 0x01	; 1
    309c:	19 f0       	breq	.+6      	; 0x30a4 <initRS485+0x252>
    309e:	02 30       	cpi	r16, 0x02	; 2
    30a0:	51 f4       	brne	.+20     	; 0x30b6 <initRS485+0x264>
    30a2:	04 c0       	rjmp	.+8      	; 0x30ac <initRS485+0x25a>
		case 0: // PAR_NONE:
		 break;

		case 1: // PAR_ODD
			UCSR0C |= _BV( UPM01 ) | _BV( UPM00 );
    30a4:	80 91 95 00 	lds	r24, 0x0095
    30a8:	80 63       	ori	r24, 0x30	; 48
    30aa:	03 c0       	rjmp	.+6      	; 0x30b2 <initRS485+0x260>
		 break;

		case 2: // PAR_EVEN
			UCSR0C |= _BV( UPM01 );
    30ac:	80 91 95 00 	lds	r24, 0x0095
    30b0:	80 62       	ori	r24, 0x20	; 32
    30b2:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		UCSR0B = _BV( TXEN0 ) | _BV( TXCIE0 );
    30b6:	88 e4       	ldi	r24, 0x48	; 72
    30b8:	8a b9       	out	0x0a, r24	; 10
	}
}
    30ba:	0f 91       	pop	r16
    30bc:	ff 90       	pop	r15
    30be:	ef 90       	pop	r14
    30c0:	df 90       	pop	r13
    30c2:	cf 90       	pop	r12
    30c4:	08 95       	ret

000030c6 <rs485SendBuffer>:
void rs485ClrTimeOutErrorNullFunc( void *lpObject )
{
}

void rs485SendBuffer( uint8_t *buffer, uint8_t len )
{
    30c6:	1f 93       	push	r17
    30c8:	28 2f       	mov	r18, r24
    30ca:	79 2f       	mov	r23, r25
    30cc:	16 2f       	mov	r17, r22
	memcpy( (char*)ucRS485txBuffer, buffer, len );
    30ce:	80 91 b3 04 	lds	r24, 0x04B3
    30d2:	90 91 b4 04 	lds	r25, 0x04B4
    30d6:	62 2f       	mov	r22, r18
    30d8:	41 2f       	mov	r20, r17
    30da:	50 e0       	ldi	r21, 0x00	; 0
    30dc:	0e 94 38 19 	call	0x3270	; 0x3270 <memcpy>

	ucRS485txBufferLenght = len;
    30e0:	10 93 b5 04 	sts	0x04B5, r17
	ucRS485rxState = ucRS485txState = 0;
    30e4:	10 92 b2 04 	sts	0x04B2, r1
    30e8:	80 91 b2 04 	lds	r24, 0x04B2
    30ec:	80 93 b6 04 	sts	0x04B6, r24

	UCSR0B &= ~( _BV( RXEN0 ) |  _BV( RXCIE0 ) );
    30f0:	8a b1       	in	r24, 0x0a	; 10
    30f2:	8f 76       	andi	r24, 0x6F	; 111
    30f4:	8a b9       	out	0x0a, r24	; 10
	enable_rs485_transmit();
    30f6:	1a 9a       	sbi	0x03, 2	; 3

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
    30f8:	80 91 b2 04 	lds	r24, 0x04B2
    30fc:	e0 91 b3 04 	lds	r30, 0x04B3
    3100:	f0 91 b4 04 	lds	r31, 0x04B4
    3104:	e8 0f       	add	r30, r24
    3106:	f1 1d       	adc	r31, r1
    3108:	80 81       	ld	r24, Z
    310a:	8c b9       	out	0x0c, r24	; 12
}
    310c:	1f 91       	pop	r17
    310e:	08 95       	ret

00003110 <bitarr_write>:
/* TODO: Use ARM bitband region */

void bitarr_write( uint8_t *data, uint16_t index, bool value )
{
	uint16_t o = offset( index );
	uint8_t m = mask( index );
    3110:	fb 01       	movw	r30, r22
    3112:	e7 70       	andi	r30, 0x07	; 7
    3114:	f0 70       	andi	r31, 0x00	; 0
    3116:	21 e0       	ldi	r18, 0x01	; 1
    3118:	30 e0       	ldi	r19, 0x00	; 0
    311a:	02 c0       	rjmp	.+4      	; 0x3120 <bitarr_write+0x10>
    311c:	22 0f       	add	r18, r18
    311e:	33 1f       	adc	r19, r19
    3120:	ea 95       	dec	r30
    3122:	e2 f7       	brpl	.-8      	; 0x311c <bitarr_write+0xc>

/* TODO: Use ARM bitband region */

void bitarr_write( uint8_t *data, uint16_t index, bool value )
{
	uint16_t o = offset( index );
    3124:	33 e0       	ldi	r19, 0x03	; 3
    3126:	76 95       	lsr	r23
    3128:	67 95       	ror	r22
    312a:	3a 95       	dec	r19
    312c:	e1 f7       	brne	.-8      	; 0x3126 <bitarr_write+0x16>
    312e:	fc 01       	movw	r30, r24
    3130:	e6 0f       	add	r30, r22
    3132:	f7 1f       	adc	r31, r23
	uint8_t m = mask( index );

	if( value )
    3134:	44 23       	and	r20, r20
    3136:	19 f0       	breq	.+6      	; 0x313e <bitarr_write+0x2e>
	{
		data[o] |= m;
    3138:	80 81       	ld	r24, Z
    313a:	82 2b       	or	r24, r18
    313c:	03 c0       	rjmp	.+6      	; 0x3144 <bitarr_write+0x34>
	} else {
		data[o] &= ~m;
    313e:	20 95       	com	r18
    3140:	80 81       	ld	r24, Z
    3142:	82 23       	and	r24, r18
    3144:	80 83       	st	Z, r24
    3146:	08 95       	ret

00003148 <bitarr_read>:
	}
}

bool bitarr_read( const uint8_t *data, uint16_t index )
{
    3148:	fb 01       	movw	r30, r22
    314a:	43 e0       	ldi	r20, 0x03	; 3
    314c:	f6 95       	lsr	r31
    314e:	e7 95       	ror	r30
    3150:	4a 95       	dec	r20
    3152:	e1 f7       	brne	.-8      	; 0x314c <bitarr_read+0x4>
    3154:	e8 0f       	add	r30, r24
    3156:	f9 1f       	adc	r31, r25
    3158:	80 81       	ld	r24, Z
    315a:	90 e0       	ldi	r25, 0x00	; 0
    315c:	67 70       	andi	r22, 0x07	; 7
    315e:	70 70       	andi	r23, 0x00	; 0
    3160:	02 c0       	rjmp	.+4      	; 0x3166 <bitarr_read+0x1e>
    3162:	95 95       	asr	r25
    3164:	87 95       	ror	r24
    3166:	6a 95       	dec	r22
    3168:	e2 f7       	brpl	.-8      	; 0x3162 <bitarr_read+0x1a>
	return !!( data[ offset( index ) ] & mask( index ) );
}
    316a:	81 70       	andi	r24, 0x01	; 1
    316c:	08 95       	ret

0000316e <bitarr_flip>:

void bitarr_flip( uint8_t *data, uint16_t index )
{
	data[ offset( index ) ] ^= mask( index );
    316e:	fb 01       	movw	r30, r22
    3170:	53 e0       	ldi	r21, 0x03	; 3
    3172:	f6 95       	lsr	r31
    3174:	e7 95       	ror	r30
    3176:	5a 95       	dec	r21
    3178:	e1 f7       	brne	.-8      	; 0x3172 <bitarr_flip+0x4>
    317a:	e8 0f       	add	r30, r24
    317c:	f9 1f       	adc	r31, r25
    317e:	67 70       	andi	r22, 0x07	; 7
    3180:	70 70       	andi	r23, 0x00	; 0
    3182:	81 e0       	ldi	r24, 0x01	; 1
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	02 c0       	rjmp	.+4      	; 0x318c <bitarr_flip+0x1e>
    3188:	88 0f       	add	r24, r24
    318a:	99 1f       	adc	r25, r25
    318c:	6a 95       	dec	r22
    318e:	e2 f7       	brpl	.-8      	; 0x3188 <bitarr_flip+0x1a>
    3190:	20 81       	ld	r18, Z
    3192:	28 27       	eor	r18, r24
    3194:	20 83       	st	Z, r18
}
    3196:	08 95       	ret

00003198 <bitarr_high>:

void bitarr_high( uint8_t *data, uint16_t index )
{
	data[ offset( index ) ] |= mask( index );
    3198:	fb 01       	movw	r30, r22
    319a:	a3 e0       	ldi	r26, 0x03	; 3
    319c:	f6 95       	lsr	r31
    319e:	e7 95       	ror	r30
    31a0:	aa 95       	dec	r26
    31a2:	e1 f7       	brne	.-8      	; 0x319c <bitarr_high+0x4>
    31a4:	e8 0f       	add	r30, r24
    31a6:	f9 1f       	adc	r31, r25
    31a8:	67 70       	andi	r22, 0x07	; 7
    31aa:	70 70       	andi	r23, 0x00	; 0
    31ac:	81 e0       	ldi	r24, 0x01	; 1
    31ae:	90 e0       	ldi	r25, 0x00	; 0
    31b0:	02 c0       	rjmp	.+4      	; 0x31b6 <bitarr_high+0x1e>
    31b2:	88 0f       	add	r24, r24
    31b4:	99 1f       	adc	r25, r25
    31b6:	6a 95       	dec	r22
    31b8:	e2 f7       	brpl	.-8      	; 0x31b2 <bitarr_high+0x1a>
    31ba:	20 81       	ld	r18, Z
    31bc:	28 2b       	or	r18, r24
    31be:	20 83       	st	Z, r18
}
    31c0:	08 95       	ret

000031c2 <bitarr_low>:

void bitarr_low( uint8_t *data, uint16_t index )
{
	data[ offset( index ) ] &= ~mask( index );
    31c2:	fb 01       	movw	r30, r22
    31c4:	b3 e0       	ldi	r27, 0x03	; 3
    31c6:	f6 95       	lsr	r31
    31c8:	e7 95       	ror	r30
    31ca:	ba 95       	dec	r27
    31cc:	e1 f7       	brne	.-8      	; 0x31c6 <bitarr_low+0x4>
    31ce:	e8 0f       	add	r30, r24
    31d0:	f9 1f       	adc	r31, r25
    31d2:	67 70       	andi	r22, 0x07	; 7
    31d4:	70 70       	andi	r23, 0x00	; 0
    31d6:	81 e0       	ldi	r24, 0x01	; 1
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	02 c0       	rjmp	.+4      	; 0x31e0 <bitarr_low+0x1e>
    31dc:	88 0f       	add	r24, r24
    31de:	99 1f       	adc	r25, r25
    31e0:	6a 95       	dec	r22
    31e2:	e2 f7       	brpl	.-8      	; 0x31dc <bitarr_low+0x1a>
    31e4:	80 95       	com	r24
    31e6:	20 81       	ld	r18, Z
    31e8:	28 23       	and	r18, r24
    31ea:	20 83       	st	Z, r18
}
    31ec:	08 95       	ret

000031ee <__mulsi3>:
    31ee:	62 9f       	mul	r22, r18
    31f0:	d0 01       	movw	r26, r0
    31f2:	73 9f       	mul	r23, r19
    31f4:	f0 01       	movw	r30, r0
    31f6:	82 9f       	mul	r24, r18
    31f8:	e0 0d       	add	r30, r0
    31fa:	f1 1d       	adc	r31, r1
    31fc:	64 9f       	mul	r22, r20
    31fe:	e0 0d       	add	r30, r0
    3200:	f1 1d       	adc	r31, r1
    3202:	92 9f       	mul	r25, r18
    3204:	f0 0d       	add	r31, r0
    3206:	83 9f       	mul	r24, r19
    3208:	f0 0d       	add	r31, r0
    320a:	74 9f       	mul	r23, r20
    320c:	f0 0d       	add	r31, r0
    320e:	65 9f       	mul	r22, r21
    3210:	f0 0d       	add	r31, r0
    3212:	99 27       	eor	r25, r25
    3214:	72 9f       	mul	r23, r18
    3216:	b0 0d       	add	r27, r0
    3218:	e1 1d       	adc	r30, r1
    321a:	f9 1f       	adc	r31, r25
    321c:	63 9f       	mul	r22, r19
    321e:	b0 0d       	add	r27, r0
    3220:	e1 1d       	adc	r30, r1
    3222:	f9 1f       	adc	r31, r25
    3224:	bd 01       	movw	r22, r26
    3226:	cf 01       	movw	r24, r30
    3228:	11 24       	eor	r1, r1
    322a:	08 95       	ret

0000322c <__udivmodsi4>:
    322c:	a1 e2       	ldi	r26, 0x21	; 33
    322e:	1a 2e       	mov	r1, r26
    3230:	aa 1b       	sub	r26, r26
    3232:	bb 1b       	sub	r27, r27
    3234:	fd 01       	movw	r30, r26
    3236:	0d c0       	rjmp	.+26     	; 0x3252 <__udivmodsi4_ep>

00003238 <__udivmodsi4_loop>:
    3238:	aa 1f       	adc	r26, r26
    323a:	bb 1f       	adc	r27, r27
    323c:	ee 1f       	adc	r30, r30
    323e:	ff 1f       	adc	r31, r31
    3240:	a2 17       	cp	r26, r18
    3242:	b3 07       	cpc	r27, r19
    3244:	e4 07       	cpc	r30, r20
    3246:	f5 07       	cpc	r31, r21
    3248:	20 f0       	brcs	.+8      	; 0x3252 <__udivmodsi4_ep>
    324a:	a2 1b       	sub	r26, r18
    324c:	b3 0b       	sbc	r27, r19
    324e:	e4 0b       	sbc	r30, r20
    3250:	f5 0b       	sbc	r31, r21

00003252 <__udivmodsi4_ep>:
    3252:	66 1f       	adc	r22, r22
    3254:	77 1f       	adc	r23, r23
    3256:	88 1f       	adc	r24, r24
    3258:	99 1f       	adc	r25, r25
    325a:	1a 94       	dec	r1
    325c:	69 f7       	brne	.-38     	; 0x3238 <__udivmodsi4_loop>
    325e:	60 95       	com	r22
    3260:	70 95       	com	r23
    3262:	80 95       	com	r24
    3264:	90 95       	com	r25
    3266:	9b 01       	movw	r18, r22
    3268:	ac 01       	movw	r20, r24
    326a:	bd 01       	movw	r22, r26
    326c:	cf 01       	movw	r24, r30
    326e:	08 95       	ret

00003270 <memcpy>:
    3270:	fb 01       	movw	r30, r22
    3272:	dc 01       	movw	r26, r24
    3274:	02 c0       	rjmp	.+4      	; 0x327a <memcpy+0xa>
    3276:	01 90       	ld	r0, Z+
    3278:	0d 92       	st	X+, r0
    327a:	41 50       	subi	r20, 0x01	; 1
    327c:	50 40       	sbci	r21, 0x00	; 0
    327e:	d8 f7       	brcc	.-10     	; 0x3276 <memcpy+0x6>
    3280:	08 95       	ret

00003282 <_exit>:
    3282:	f8 94       	cli

00003284 <__stop_program>:
    3284:	ff cf       	rjmp	.-2      	; 0x3284 <__stop_program>
