#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ba40c04ba0 .scope module, "generator_top_tb" "generator_top_tb" 2 3;
 .timescale -9 -12;
P_000001ba40c552f0 .param/l "CLK_PERIOD" 1 2 6, +C4<00000000000000000000000000001010>;
P_000001ba40c55328 .param/l "DATA_WIDTH" 1 2 11, +C4<00000000000000000000000000010000>;
P_000001ba40c55360 .param/l "INPUT_SIZE" 1 2 7, +C4<00000000000000000000000001000000>;
P_000001ba40c55398 .param/l "LAYER1_SIZE" 1 2 8, +C4<00000000000000000000000100000000>;
P_000001ba40c553d0 .param/l "LAYER2_SIZE" 1 2 9, +C4<00000000000000000000000100000000>;
P_000001ba40c55408 .param/l "OUTPUT_SIZE" 1 2 10, +C4<00000000000000000000000010000000>;
v000001ba40cbced0_0 .var "clk", 0 0;
v000001ba40cbdf10_0 .net "done", 0 0, v000001ba40cbc930_0;  1 drivers
v000001ba40cbe550_0 .var/s "flat_input_flat", 1023 0;
v000001ba40cbe370_0 .net/s "flat_output_flat", 2047 0, v000001ba40cbcb10_0;  1 drivers
v000001ba40cbd8d0_0 .var "rst", 0 0;
v000001ba40cbdbf0_0 .var "start", 0 0;
E_000001ba40c5e6e0 .event anyedge, v000001ba40cbc930_0;
S_000001ba40c30900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 56, 2 56 0, S_000001ba40c04ba0;
 .timescale -9 -12;
v000001ba40c52470_0 .var/i "i", 31 0;
S_000001ba40c30a90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 79, 2 79 0, S_000001ba40c04ba0;
 .timescale -9 -12;
v000001ba40c52e70_0 .var/i "i", 31 0;
S_000001ba40c14090 .scope module, "dut" "generator_top" 2 22, 3 1 0, S_000001ba40c04ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ba40cbd650_0 .net "clk", 0 0, v000001ba40cbced0_0;  1 drivers
v000001ba40cbc890_0 .net "done", 0 0, v000001ba40cbc930_0;  alias, 1 drivers
v000001ba40cbcd90_0 .net/s "flat_input_flat", 1023 0, v000001ba40cbe550_0;  1 drivers
v000001ba40cbe230_0 .net/s "flat_output_flat", 2047 0, v000001ba40cbcb10_0;  alias, 1 drivers
v000001ba40cbe5f0_0 .net "layer1_done", 0 0, v000001ba40c537d0_0;  1 drivers
v000001ba40cbd470_0 .var "layer1_done_r", 0 0;
v000001ba40cbc750_0 .net/s "layer1_output", 4095 0, v000001ba40c53370_0;  1 drivers
v000001ba40cbdab0_0 .net "layer2_done", 0 0, v000001ba40cbb1e0_0;  1 drivers
v000001ba40cbd0b0_0 .var "layer2_done_r", 0 0;
v000001ba40cbca70_0 .net/s "layer2_output", 4095 0, v000001ba40cbbc80_0;  1 drivers
v000001ba40cbcc50_0 .net "rst", 0 0, v000001ba40cbd8d0_0;  1 drivers
v000001ba40cbd790_0 .net "start", 0 0, v000001ba40cbdbf0_0;  1 drivers
v000001ba40cbd6f0_0 .var "start_layer1", 0 0;
v000001ba40cbdc90_0 .var "start_layer2", 0 0;
v000001ba40cbce30_0 .var "start_layer3", 0 0;
S_000001ba40c14220 .scope module, "layer1_inst" "layer1_generator" 3 33, 4 1 0, S_000001ba40c14090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ba40c525b0_0 .net *"_ivl_0", 31 0, L_000001ba40cbcf70;  1 drivers
v000001ba40c521f0_0 .net *"_ivl_11", 31 0, L_000001ba40cbda10;  1 drivers
L_000001ba40cc0970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ba40c52150_0 .net/2u *"_ivl_12", 31 0, L_000001ba40cc0970;  1 drivers
v000001ba40c51e30_0 .net *"_ivl_14", 31 0, L_000001ba40cbdfb0;  1 drivers
v000001ba40c52ab0_0 .net *"_ivl_16", 33 0, L_000001ba40cbe410;  1 drivers
L_000001ba40cc09b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ba40c52dd0_0 .net *"_ivl_19", 1 0, L_000001ba40cc09b8;  1 drivers
L_000001ba40cc0a00 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ba40c52b50_0 .net/2s *"_ivl_20", 33 0, L_000001ba40cc0a00;  1 drivers
v000001ba40c51b10_0 .net/s *"_ivl_22", 33 0, L_000001ba40cbd010;  1 drivers
v000001ba40c52bf0_0 .net/s *"_ivl_26", 31 0, L_000001ba40cbd1f0;  1 drivers
v000001ba40c51bb0_0 .net *"_ivl_28", 15 0, L_000001ba40cbd970;  1 drivers
L_000001ba40cc0898 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40c52c90_0 .net *"_ivl_3", 24 0, L_000001ba40cc0898;  1 drivers
v000001ba40c52f10_0 .net *"_ivl_30", 31 0, L_000001ba40cbd290;  1 drivers
L_000001ba40cc0a48 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40c51f70_0 .net *"_ivl_33", 22 0, L_000001ba40cc0a48;  1 drivers
L_000001ba40cc0a90 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ba40c52790_0 .net/2u *"_ivl_34", 31 0, L_000001ba40cc0a90;  1 drivers
v000001ba40c52650_0 .net *"_ivl_37", 31 0, L_000001ba40d1a660;  1 drivers
v000001ba40c52d30_0 .net *"_ivl_38", 31 0, L_000001ba40d19260;  1 drivers
L_000001ba40cc08e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ba40c52fb0_0 .net/2u *"_ivl_4", 31 0, L_000001ba40cc08e0;  1 drivers
L_000001ba40cc0ad8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40c53730_0 .net *"_ivl_41", 24 0, L_000001ba40cc0ad8;  1 drivers
v000001ba40c53050_0 .net *"_ivl_42", 31 0, L_000001ba40d1a5c0;  1 drivers
v000001ba40c530f0_0 .net/s *"_ivl_44", 31 0, L_000001ba40d19300;  1 drivers
v000001ba40c52290_0 .net *"_ivl_6", 31 0, L_000001ba40cbdd30;  1 drivers
L_000001ba40cc0928 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ba40c53870_0 .net/2u *"_ivl_8", 31 0, L_000001ba40cc0928;  1 drivers
v000001ba40c53550_0 .var/s "accumulator", 31 0;
v000001ba40c52830_0 .var/s "bias_shifted", 31 0;
v000001ba40c53410_0 .var "busy", 0 0;
v000001ba40c53190_0 .net "clk", 0 0, v000001ba40cbced0_0;  alias, 1 drivers
v000001ba40c53230_0 .net/s "current_input", 15 0, L_000001ba40cbd150;  1 drivers
v000001ba40c539b0_0 .net/s "current_product", 31 0, L_000001ba40d19760;  1 drivers
v000001ba40c537d0_0 .var "done", 0 0;
v000001ba40c532d0_0 .net/s "flat_input_flat", 1023 0, v000001ba40cbe550_0;  alias, 1 drivers
v000001ba40c53370_0 .var/s "flat_output_flat", 4095 0;
v000001ba40c52330_0 .var "input_idx", 6 0;
v000001ba40c51ed0 .array/s "layer1_gen_bias", 255 0, 15 0;
v000001ba40c528d0 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000001ba40c534b0_0 .var "neuron_idx", 8 0;
v000001ba40c535f0_0 .net/s "next_acc", 31 0, L_000001ba40d1a480;  1 drivers
v000001ba40c526f0_0 .net "rst", 0 0, v000001ba40cbd8d0_0;  alias, 1 drivers
v000001ba40c52970_0 .net "start", 0 0, v000001ba40cbd6f0_0;  1 drivers
E_000001ba40c5ec60 .event posedge, v000001ba40c526f0_0, v000001ba40c53190_0;
L_000001ba40cbcf70 .concat [ 7 25 0 0], v000001ba40c52330_0, L_000001ba40cc0898;
L_000001ba40cbdd30 .arith/sum 32, L_000001ba40cbcf70, L_000001ba40cc08e0;
L_000001ba40cbda10 .arith/mult 32, L_000001ba40cbdd30, L_000001ba40cc0928;
L_000001ba40cbdfb0 .arith/sub 32, L_000001ba40cbda10, L_000001ba40cc0970;
L_000001ba40cbe410 .concat [ 32 2 0 0], L_000001ba40cbdfb0, L_000001ba40cc09b8;
L_000001ba40cbd010 .arith/sub 34, L_000001ba40cbe410, L_000001ba40cc0a00;
L_000001ba40cbd150 .part/v.s v000001ba40cbe550_0, L_000001ba40cbd010, 16;
L_000001ba40cbd1f0 .extend/s 32, L_000001ba40cbd150;
L_000001ba40cbd970 .array/port v000001ba40c528d0, L_000001ba40d1a5c0;
L_000001ba40cbd290 .concat [ 9 23 0 0], v000001ba40c534b0_0, L_000001ba40cc0a48;
L_000001ba40d1a660 .arith/mult 32, L_000001ba40cbd290, L_000001ba40cc0a90;
L_000001ba40d19260 .concat [ 7 25 0 0], v000001ba40c52330_0, L_000001ba40cc0ad8;
L_000001ba40d1a5c0 .arith/sum 32, L_000001ba40d1a660, L_000001ba40d19260;
L_000001ba40d19300 .extend/s 32, L_000001ba40cbd970;
L_000001ba40d19760 .arith/mult 32, L_000001ba40cbd1f0, L_000001ba40d19300;
L_000001ba40d1a480 .arith/sum 32, v000001ba40c53550_0, L_000001ba40d19760;
S_000001ba40bd2bd0 .scope module, "layer2_inst" "layer2_generator" 3 45, 5 1 0, S_000001ba40c14090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ba40c53910_0 .net *"_ivl_0", 31 0, L_000001ba40d18d60;  1 drivers
v000001ba40c51c50_0 .net *"_ivl_11", 31 0, L_000001ba40d1a200;  1 drivers
L_000001ba40cc0bf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ba40c52a10_0 .net/2u *"_ivl_12", 31 0, L_000001ba40cc0bf8;  1 drivers
v000001ba40c51cf0_0 .net *"_ivl_14", 31 0, L_000001ba40d199e0;  1 drivers
v000001ba40c52010_0 .net *"_ivl_16", 33 0, L_000001ba40d1a0c0;  1 drivers
L_000001ba40cc0c40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ba40c43170_0 .net *"_ivl_19", 1 0, L_000001ba40cc0c40;  1 drivers
L_000001ba40cc0c88 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ba40c437b0_0 .net/2s *"_ivl_20", 33 0, L_000001ba40cc0c88;  1 drivers
v000001ba40cbb960_0 .net/s *"_ivl_22", 33 0, L_000001ba40d19b20;  1 drivers
v000001ba40cbbd20_0 .net/s *"_ivl_26", 31 0, L_000001ba40d18f40;  1 drivers
v000001ba40cbac40_0 .net *"_ivl_28", 15 0, L_000001ba40d18b80;  1 drivers
L_000001ba40cc0b20 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbb8c0_0 .net *"_ivl_3", 22 0, L_000001ba40cc0b20;  1 drivers
v000001ba40cbb500_0 .net *"_ivl_30", 31 0, L_000001ba40d1a520;  1 drivers
L_000001ba40cc0cd0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbc040_0 .net *"_ivl_33", 22 0, L_000001ba40cc0cd0;  1 drivers
L_000001ba40cc0d18 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbaba0_0 .net/2u *"_ivl_34", 31 0, L_000001ba40cc0d18;  1 drivers
v000001ba40cbc180_0 .net *"_ivl_37", 31 0, L_000001ba40d1a700;  1 drivers
v000001ba40cbb460_0 .net *"_ivl_38", 31 0, L_000001ba40d19440;  1 drivers
L_000001ba40cc0b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ba40cbb140_0 .net/2u *"_ivl_4", 31 0, L_000001ba40cc0b68;  1 drivers
L_000001ba40cc0d60 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbbdc0_0 .net *"_ivl_41", 22 0, L_000001ba40cc0d60;  1 drivers
v000001ba40cbc0e0_0 .net *"_ivl_42", 31 0, L_000001ba40d19940;  1 drivers
v000001ba40cbc4a0_0 .net/s *"_ivl_44", 31 0, L_000001ba40d18900;  1 drivers
v000001ba40cbb820_0 .net *"_ivl_6", 31 0, L_000001ba40d193a0;  1 drivers
L_000001ba40cc0bb0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbb280_0 .net/2u *"_ivl_8", 31 0, L_000001ba40cc0bb0;  1 drivers
v000001ba40cbbf00_0 .var/s "accumulator", 31 0;
v000001ba40cbba00_0 .var/s "bias_shifted", 31 0;
v000001ba40cbbaa0_0 .var "busy", 0 0;
v000001ba40cbbb40_0 .net "clk", 0 0, v000001ba40cbced0_0;  alias, 1 drivers
v000001ba40cbb0a0_0 .net/s "current_input", 15 0, L_000001ba40d18fe0;  1 drivers
v000001ba40cbbbe0_0 .net/s "current_product", 31 0, L_000001ba40d194e0;  1 drivers
v000001ba40cbb1e0_0 .var "done", 0 0;
v000001ba40cbad80_0 .net/s "flat_input_flat", 4095 0, v000001ba40c53370_0;  alias, 1 drivers
v000001ba40cbbc80_0 .var/s "flat_output_flat", 4095 0;
v000001ba40cbb320_0 .var "input_idx", 8 0;
v000001ba40cba920 .array/s "layer2_gen_bias", 255 0, 15 0;
v000001ba40cbbe60 .array/s "layer2_gen_weights", 65535 0, 15 0;
v000001ba40cbb5a0_0 .var "neuron_idx", 8 0;
v000001ba40cbc400_0 .net/s "next_acc", 31 0, L_000001ba40d189a0;  1 drivers
v000001ba40cba9c0_0 .net "rst", 0 0, v000001ba40cbd8d0_0;  alias, 1 drivers
v000001ba40cbb3c0_0 .net "start", 0 0, v000001ba40cbdc90_0;  1 drivers
L_000001ba40d18d60 .concat [ 9 23 0 0], v000001ba40cbb320_0, L_000001ba40cc0b20;
L_000001ba40d193a0 .arith/sum 32, L_000001ba40d18d60, L_000001ba40cc0b68;
L_000001ba40d1a200 .arith/mult 32, L_000001ba40d193a0, L_000001ba40cc0bb0;
L_000001ba40d199e0 .arith/sub 32, L_000001ba40d1a200, L_000001ba40cc0bf8;
L_000001ba40d1a0c0 .concat [ 32 2 0 0], L_000001ba40d199e0, L_000001ba40cc0c40;
L_000001ba40d19b20 .arith/sub 34, L_000001ba40d1a0c0, L_000001ba40cc0c88;
L_000001ba40d18fe0 .part/v.s v000001ba40c53370_0, L_000001ba40d19b20, 16;
L_000001ba40d18f40 .extend/s 32, L_000001ba40d18fe0;
L_000001ba40d18b80 .array/port v000001ba40cbbe60, L_000001ba40d19940;
L_000001ba40d1a520 .concat [ 9 23 0 0], v000001ba40cbb5a0_0, L_000001ba40cc0cd0;
L_000001ba40d1a700 .arith/mult 32, L_000001ba40d1a520, L_000001ba40cc0d18;
L_000001ba40d19440 .concat [ 9 23 0 0], v000001ba40cbb320_0, L_000001ba40cc0d60;
L_000001ba40d19940 .arith/sum 32, L_000001ba40d1a700, L_000001ba40d19440;
L_000001ba40d18900 .extend/s 32, L_000001ba40d18b80;
L_000001ba40d194e0 .arith/mult 32, L_000001ba40d18f40, L_000001ba40d18900;
L_000001ba40d189a0 .arith/sum 32, v000001ba40cbbf00_0, L_000001ba40d194e0;
S_000001ba40c0db20 .scope module, "layer3_inst" "layer3_generator" 3 57, 6 1 0, S_000001ba40c14090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001ba40cbb640_0 .net *"_ivl_0", 31 0, L_000001ba40d1a7a0;  1 drivers
v000001ba40cbc220_0 .net *"_ivl_11", 31 0, L_000001ba40d1a340;  1 drivers
L_000001ba40cc0e80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ba40cbb780_0 .net/2u *"_ivl_12", 31 0, L_000001ba40cc0e80;  1 drivers
v000001ba40cbace0_0 .net *"_ivl_14", 31 0, L_000001ba40d1a2a0;  1 drivers
v000001ba40cbaec0_0 .net *"_ivl_16", 33 0, L_000001ba40d19120;  1 drivers
L_000001ba40cc0ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ba40cbae20_0 .net *"_ivl_19", 1 0, L_000001ba40cc0ec8;  1 drivers
L_000001ba40cc0f10 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001ba40cbb6e0_0 .net/2s *"_ivl_20", 33 0, L_000001ba40cc0f10;  1 drivers
v000001ba40cbc540_0 .net/s *"_ivl_22", 33 0, L_000001ba40d19620;  1 drivers
v000001ba40cbbfa0_0 .net/s *"_ivl_26", 31 0, L_000001ba40d18a40;  1 drivers
v000001ba40cbc2c0_0 .net *"_ivl_28", 15 0, L_000001ba40d19bc0;  1 drivers
L_000001ba40cc0da8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbc360_0 .net *"_ivl_3", 22 0, L_000001ba40cc0da8;  1 drivers
v000001ba40cbc5e0_0 .net *"_ivl_30", 31 0, L_000001ba40d19080;  1 drivers
L_000001ba40cc0f58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbaf60_0 .net *"_ivl_33", 23 0, L_000001ba40cc0f58;  1 drivers
L_000001ba40cc0fa0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbb000_0 .net/2u *"_ivl_34", 31 0, L_000001ba40cc0fa0;  1 drivers
v000001ba40cba740_0 .net *"_ivl_37", 31 0, L_000001ba40d18ae0;  1 drivers
v000001ba40cba7e0_0 .net *"_ivl_38", 31 0, L_000001ba40d19a80;  1 drivers
L_000001ba40cc0df0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ba40cba880_0 .net/2u *"_ivl_4", 31 0, L_000001ba40cc0df0;  1 drivers
L_000001ba40cc0fe8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbaa60_0 .net *"_ivl_41", 22 0, L_000001ba40cc0fe8;  1 drivers
v000001ba40cbab00_0 .net *"_ivl_42", 31 0, L_000001ba40d19c60;  1 drivers
v000001ba40cbd830_0 .net/s *"_ivl_44", 31 0, L_000001ba40d18c20;  1 drivers
v000001ba40cbc9d0_0 .net *"_ivl_6", 31 0, L_000001ba40d19580;  1 drivers
L_000001ba40cc0e38 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ba40cbd5b0_0 .net/2u *"_ivl_8", 31 0, L_000001ba40cc0e38;  1 drivers
v000001ba40cbe0f0_0 .var/s "accumulator", 31 0;
v000001ba40cbddd0_0 .var/s "bias_shifted", 31 0;
v000001ba40cbe2d0_0 .var "busy", 0 0;
v000001ba40cbd3d0_0 .net "clk", 0 0, v000001ba40cbced0_0;  alias, 1 drivers
v000001ba40cbdb50_0 .net/s "current_input", 15 0, L_000001ba40d1a3e0;  1 drivers
v000001ba40cbe4b0_0 .net/s "current_product", 31 0, L_000001ba40d196c0;  1 drivers
v000001ba40cbc930_0 .var "done", 0 0;
v000001ba40cbde70_0 .net/s "flat_input_flat", 4095 0, v000001ba40cbbc80_0;  alias, 1 drivers
v000001ba40cbcb10_0 .var/s "flat_output_flat", 2047 0;
v000001ba40cbc7f0_0 .var "input_idx", 8 0;
v000001ba40cbe190 .array/s "layer3_gen_bias", 127 0, 15 0;
v000001ba40cbd330 .array/s "layer3_gen_weights", 32767 0, 15 0;
v000001ba40cbccf0_0 .var "neuron_idx", 7 0;
v000001ba40cbe050_0 .net/s "next_acc", 31 0, L_000001ba40d19ee0;  1 drivers
v000001ba40cbcbb0_0 .net "rst", 0 0, v000001ba40cbd8d0_0;  alias, 1 drivers
v000001ba40cbd510_0 .net "start", 0 0, v000001ba40cbce30_0;  1 drivers
L_000001ba40d1a7a0 .concat [ 9 23 0 0], v000001ba40cbc7f0_0, L_000001ba40cc0da8;
L_000001ba40d19580 .arith/sum 32, L_000001ba40d1a7a0, L_000001ba40cc0df0;
L_000001ba40d1a340 .arith/mult 32, L_000001ba40d19580, L_000001ba40cc0e38;
L_000001ba40d1a2a0 .arith/sub 32, L_000001ba40d1a340, L_000001ba40cc0e80;
L_000001ba40d19120 .concat [ 32 2 0 0], L_000001ba40d1a2a0, L_000001ba40cc0ec8;
L_000001ba40d19620 .arith/sub 34, L_000001ba40d19120, L_000001ba40cc0f10;
L_000001ba40d1a3e0 .part/v.s v000001ba40cbbc80_0, L_000001ba40d19620, 16;
L_000001ba40d18a40 .extend/s 32, L_000001ba40d1a3e0;
L_000001ba40d19bc0 .array/port v000001ba40cbd330, L_000001ba40d19c60;
L_000001ba40d19080 .concat [ 8 24 0 0], v000001ba40cbccf0_0, L_000001ba40cc0f58;
L_000001ba40d18ae0 .arith/mult 32, L_000001ba40d19080, L_000001ba40cc0fa0;
L_000001ba40d19a80 .concat [ 9 23 0 0], v000001ba40cbc7f0_0, L_000001ba40cc0fe8;
L_000001ba40d19c60 .arith/sum 32, L_000001ba40d18ae0, L_000001ba40d19a80;
L_000001ba40d18c20 .extend/s 32, L_000001ba40d19bc0;
L_000001ba40d196c0 .arith/mult 32, L_000001ba40d18a40, L_000001ba40d18c20;
L_000001ba40d19ee0 .arith/sum 32, v000001ba40cbe0f0_0, L_000001ba40d196c0;
    .scope S_000001ba40c14220;
T_0 ;
    %vpi_call 4 21 "$readmemh", "hex_data/Generator_Layer1_Weights_All.hex", v000001ba40c528d0 {0 0 0};
    %vpi_call 4 22 "$readmemh", "hex_data/Generator_Layer1_Biases_All.hex", v000001ba40c51ed0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001ba40c14220;
T_1 ;
    %wait E_000001ba40c5ec60;
    %load/vec4 v000001ba40c526f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40c534b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ba40c52330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba40c53550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba40c52830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40c53410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40c537d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ba40c52970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001ba40c53410_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40c534b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ba40c52330_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba40c51ed0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40c52830_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba40c51ed0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40c53550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba40c53410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40c537d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001ba40c53410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001ba40c535f0_0;
    %assign/vec4 v000001ba40c53550_0, 0;
    %load/vec4 v000001ba40c52330_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v000001ba40c535f0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ba40c534b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ba40c53370_0, 4, 5;
    %load/vec4 v000001ba40c534b0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40c53410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba40c537d0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001ba40c534b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ba40c534b0_0, 0;
    %load/vec4 v000001ba40c534b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ba40c51ed0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40c52830_0, 0;
    %load/vec4 v000001ba40c534b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ba40c51ed0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40c53550_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ba40c52330_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001ba40c52330_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ba40c52330_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001ba40c537d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40c537d0_0, 0;
T_1.11 ;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ba40bd2bd0;
T_2 ;
    %vpi_call 5 21 "$readmemh", "hex_data/Generator_Layer2_Weights_All.hex", v000001ba40cbbe60 {0 0 0};
    %vpi_call 5 22 "$readmemh", "hex_data/Generator_Layer2_Biases_All.hex", v000001ba40cba920 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001ba40bd2bd0;
T_3 ;
    %wait E_000001ba40c5ec60;
    %load/vec4 v000001ba40cba9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbb5a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbb320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba40cbbf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba40cbba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbbaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbb1e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ba40cbb3c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001ba40cbbaa0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbb5a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbb320_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba40cba920, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbba00_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba40cba920, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbbf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba40cbbaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbb1e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ba40cbbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001ba40cbc400_0;
    %assign/vec4 v000001ba40cbbf00_0, 0;
    %load/vec4 v000001ba40cbb320_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_3.7, 4;
    %load/vec4 v000001ba40cbc400_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ba40cbb5a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ba40cbbc80_0, 4, 5;
    %load/vec4 v000001ba40cbb5a0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbbaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba40cbb1e0_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000001ba40cbb5a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ba40cbb5a0_0, 0;
    %load/vec4 v000001ba40cbb5a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ba40cba920, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbba00_0, 0;
    %load/vec4 v000001ba40cbb5a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ba40cba920, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbbf00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbb320_0, 0;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001ba40cbb320_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ba40cbb320_0, 0;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001ba40cbb1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbb1e0_0, 0;
T_3.11 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ba40c0db20;
T_4 ;
    %vpi_call 6 21 "$readmemh", "hex_data/Generator_Layer3_Weights_All.hex", v000001ba40cbd330 {0 0 0};
    %vpi_call 6 22 "$readmemh", "hex_data/Generator_Layer3_Biases_All.hex", v000001ba40cbe190 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ba40c0db20;
T_5 ;
    %wait E_000001ba40c5ec60;
    %load/vec4 v000001ba40cbcbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ba40cbccf0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbc7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba40cbe0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ba40cbddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbe2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbc930_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ba40cbd510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000001ba40cbe2d0_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ba40cbccf0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbc7f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba40cbe190, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbddd0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ba40cbe190, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbe0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba40cbe2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbc930_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001ba40cbe2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v000001ba40cbe050_0;
    %assign/vec4 v000001ba40cbe0f0_0, 0;
    %load/vec4 v000001ba40cbc7f0_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v000001ba40cbe050_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ba40cbccf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001ba40cbcb10_0, 4, 5;
    %load/vec4 v000001ba40cbccf0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbe2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ba40cbc930_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v000001ba40cbccf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ba40cbccf0_0, 0;
    %load/vec4 v000001ba40cbccf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ba40cbe190, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbddd0_0, 0;
    %load/vec4 v000001ba40cbccf0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ba40cbe190, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ba40cbe0f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ba40cbc7f0_0, 0;
T_5.10 ;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000001ba40cbc7f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ba40cbc7f0_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001ba40cbc930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbc930_0, 0;
T_5.11 ;
T_5.6 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ba40c14090;
T_6 ;
    %wait E_000001ba40c5ec60;
    %load/vec4 v000001ba40cbcc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbd6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbdc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbd470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ba40cbd0b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ba40cbe5f0_0;
    %assign/vec4 v000001ba40cbd470_0, 0;
    %load/vec4 v000001ba40cbdab0_0;
    %assign/vec4 v000001ba40cbd0b0_0, 0;
    %load/vec4 v000001ba40cbd790_0;
    %assign/vec4 v000001ba40cbd6f0_0, 0;
    %load/vec4 v000001ba40cbe5f0_0;
    %assign/vec4 v000001ba40cbdc90_0, 0;
    %load/vec4 v000001ba40cbdab0_0;
    %assign/vec4 v000001ba40cbce30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ba40c04ba0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba40cbced0_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v000001ba40cbced0_0;
    %inv;
    %store/vec4 v000001ba40cbced0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001ba40c04ba0;
T_8 ;
    %vpi_call 2 39 "$dumpfile", "generator_top_test.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ba40c04ba0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001ba40c04ba0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba40cbd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba40cbdbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v000001ba40cbe550_0, 0, 1024;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba40cbd8d0_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_000001ba40c30900;
    %jmp t_0;
    .scope S_000001ba40c30900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba40c52470_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ba40c52470_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v000001ba40c52470_0;
    %muli 13, 0, 32;
    %pushi/vec4 200, 0, 32;
    %mod/s;
    %add;
    %subi 100, 0, 32;
    %pad/s 16;
    %load/vec4 v000001ba40c52470_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001ba40cbe550_0, 4, 16;
    %load/vec4 v000001ba40c52470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ba40c52470_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_000001ba40c04ba0;
t_0 %join;
    %vpi_call 2 62 "$display", "[%0t] Starting generator computation...", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ba40cbdbf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ba40cbdbf0_0, 0, 1;
T_9.2 ;
    %load/vec4 v000001ba40cbdf10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.3, 6;
    %wait E_000001ba40c5e6e0;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 75 "$display", "[%0t] Generator computation completed!", $time {0 0 0};
    %vpi_call 2 78 "$display", "\012=== Output Samples (first 8 values) ===" {0 0 0};
    %fork t_3, S_000001ba40c30a90;
    %jmp t_2;
    .scope S_000001ba40c30a90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ba40c52e70_0, 0, 32;
T_9.4 ;
    %load/vec4 v000001ba40c52e70_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_9.6, 5;
    %load/vec4 v000001ba40c52e70_0;
    %cmpi/s 128, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz T_9.5, 8;
    %load/vec4 v000001ba40cbe370_0;
    %load/vec4 v000001ba40c52e70_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %load/vec4 v000001ba40cbe370_0;
    %load/vec4 v000001ba40c52e70_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 80 "$display", "Output[%0d] = %d (0x%04h)", v000001ba40c52e70_0, S<1,vec4,s16>, S<0,vec4,u16> {2 0 0};
    %load/vec4 v000001ba40c52e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ba40c52e70_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .scope S_000001ba40c04ba0;
t_2 %join;
    %delay 100000, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001ba40c04ba0;
T_10 ;
    %delay 200000000, 0;
    %vpi_call 2 94 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "generator_top_tb.v";
    "generator_top.v";
    "layer1_generator.v";
    "layer2_generator.v";
    "layer3_generator.v";
