{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves aes_key_mem_sim; (run from /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: aes_key_mem_sim\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_aes_key_mem -o sim.exe +define+SIMULATION /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/aes_sbox.v /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/aes_key_mem.v /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/tb_aes_key_mem.v (in eda.work/aes_key_mem_sim.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 1918 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/eda.work/aes_key_mem_sim.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_aes_key_mem.cpp Vtb_aes_key_mem___024root__DepSet_hee4a1a83__0.cpp Vtb_aes_key_mem___024root__DepSet_h6f71f53d__0.cpp Vtb_aes_key_mem_aes_sbox__DepSet_h38b8dfc3__0.cpp Vtb_aes_key_mem__main.cpp Vtb_aes_key_mem__Trace__0.cpp Vtb_aes_key_mem__ConstPool_0.cpp Vtb_aes_key_mem___024root__Slow.cpp Vtb_aes_key_mem___024root__DepSet_hee4a1a83__0__Slow.cpp Vtb_aes_key_mem___024root__DepSet_h6f71f53d__0__Slow.cpp Vtb_aes_key_mem_aes_sbox__Slow.cpp Vtb_aes_key_mem_aes_sbox__DepSet_ha1ffb1fd__0__Slow.cpp Vtb_aes_key_mem__Syms.cpp Vtb_aes_key_mem__Trace__0__Slow.cpp Vtb_aes_key_mem__TraceDecls__0__Slow.cpp > Vtb_aes_key_mem__ALL.cpp\necho \"\" > Vtb_aes_key_mem__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_aes_key_mem__ALL.o Vtb_aes_key_mem__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_aes_key_mem__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_aes_key_mem__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/eda.work/aes_key_mem_sim.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.111 MB sources in 4 modules, into 0.162 MB in 15 C++ files needing 0.000 MB\n- Verilator: Walltime 1.523 s (elab=0.002, cvt=0.020, bld=1.494); cpu 0.035 s on 7 threads; alloced 54.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/eda.work/aes_key_mem_sim.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/aes_key_mem_sim.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 1955 for ./obj_dir/sim.exe\nTEST START\n===================================\nTestbench for AES Key Memory\n===================================\nResetting DUT...\n*** Test case 1: AES-128 key expansion\nKey expansion completed, checking round keys...\nLOG: 190000 : INFO : tb_aes_key_mem : dut.round_key[0] : expected_value: PASS actual_value: PASS\nLOG: 200000 : ERROR : tb_aes_key_mem : dut.round_key[1] : expected_value: 128'ha0fafe1788542cb123a339392a6c7605 actual_value: 128'h0784eb010784eb010784eb010784eb01\nLOG: 210000 : ERROR : tb_aes_key_mem : dut.round_key[10] : expected_value: 128'hd014f9a8c9ee2589e13f0cc8b6630ca6 actual_value: 128'hdf8a4307df8a4307df8a4307df8a4307\n*** Test case 1 FAILED\n*** Test case 2: AES-256 key expansion\nKey expansion completed, checking round keys...\nLOG: 420000 : INFO : tb_aes_key_mem : dut.round_key[0] : expected_value: PASS actual_value: PASS\nLOG: 430000 : ERROR : tb_aes_key_mem : dut.round_key[1] : expected_value: 128'h9ba354118e6925afa51a8b5f2067fcde actual_value: 128'h1ecfb2b825aeba6f0836aacc01227538\nLOG: 440000 : ERROR : tb_aes_key_mem : dut.round_key[14] : expected_value: 128'h706c631e90d524efc40748ed0bdc3a82 actual_value: 128'h53680f3d40967643d1021bc3b8aabaaf\n*** Test case 2 FAILED\n===================================\nTEST FAILED\nTotal errors: 4\n[470000] %Error: tb_aes_key_mem.v:299: Assertion failed in tb_aes_key_mem: AES key memory verification failed with 4 errors\n%Error: /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/tb_aes_key_mem.v:299: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/a3ca66ad-c1e7-4dea-aaed-419702d005a2.edacmd/eda.work/aes_key_mem_sim.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/aes_key_mem_sim.sim/sim.log(STDOUT):20 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/aes_key_mem_sim.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 7935,
  "stdout_total_size": 7935,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771635545.1530693,
  "stop_time": 1771635548.3001895,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 13463,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}