****************************************
Report : qor
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:50:05 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'img2_jtag_tap_wrap.nlib:img2_jtag_tap_wrap/route_auto.design'. (TIM-125)
Information: Design img2_jtag_tap_wrap has 576 nets, 0 global routed, 574 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'img2_jtag_tap_wrap'. (NEX-022)
---extraction options---
Corner: norm.tt0p8v85c.typical_CCworst
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Corner: norm.ssgnp0p72v125c.rcworst_CCworst
 late_cap_scale                : 1
 late_res_scale                : 1
 late_rde_cap_scale            : 1
 late_rde_res_scale            : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_rde_cap_scale           : 1
 early_rde_res_scale           : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 4
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: img2_jtag_tap_wrap 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 574 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 574, routed nets = 574, across physical hierarchy nets = 0, parasitics cached nets = 574, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:           -0.0027
Total Hold Violation:           -0.0093
No. of Hold Violations:              10
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ffgnp0p88vm40c.rcbest_CCbest'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'clock'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.ssgnp0p72v125c.rcworst_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'clock'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:            0.3162
Critical Path Slack:             0.2118
Critical Path Clk Period:        1.1500
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:            0.6073
Critical Path Slack:             0.0057
Critical Path Clk Period:        1.1500
Total Negative Slack:            0.0000
No. of Violating Paths:               0
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.5193
Critical Path Slack:            -0.0022
Critical Path Clk Period:        1.1500
Total Negative Slack:           -0.0022
No. of Violating Paths:               1
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------

Scenario           'norm.tt0p8v85c.typical_CCworst'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:            0.0648
Critical Path Slack:            -0.0216
Critical Path Clk Period:        1.1500
Total Negative Slack:           -0.0429
No. of Violating Paths:               2
Worst Hold Violation:            0.0000
Total Hold Violation:            0.0000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    564
Buf/Inv Cell Count:                 200
Buf Cell Count:                     131
Inv Cell Count:                      69
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           420
Sequential Cell Count:              144
   Integrated Clock-Gating Cell Count:                     5
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       139
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            117.0029
Noncombinational Area:         153.2390
Buf/Inv Area:                   63.0893
Total Buffer Area:              43.4938
Total Inverter Area:            19.5955
Macro/Black Box Area:            0.0000
Net Area:                             0
Net XLength:                  1790.1350
Net YLength:                  1597.5010
----------------------------------------
Cell Area (netlist):                          270.2419
Cell Area (netlist and physical only):        393.4660
Net Length:                   3387.6360


Design Rules
----------------------------------------
Total Number of Nets:               576
Nets with Violations:                 2
Max Trans Violations:                 2
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 12:50:05 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
norm.tt0p8v85c.typical_CCworst (Setup)        -0.0216        -0.0452              3
Design             (Setup)          -0.0216        -0.0452              3

norm.ffgnp0p88vm40c.rcbest_CCbest (Hold)        -0.0027        -0.0093             10
norm.ssgnp0p72v125c.rcworst_CCworst (Hold)         0.0221         0.0000              0
norm.tt0p8v85c.typical_CCworst (Hold)         0.0048         0.0000              0
Design             (Hold)           -0.0027        -0.0093             10
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          270.2419
Cell Area (netlist and physical only):        393.4660
Nets with DRC Violations:        2
1
