// Seed: 1516226916
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  supply0 id_3;
  assign id_3 = 1;
  assign id_0 = "" == id_3;
  wor id_4, id_5;
  wire id_6;
  wire id_7;
  always id_5 = 1'd0;
  wor id_8 = 1'b0, id_9;
endmodule : id_10
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12
);
  logic [7:0] id_14, id_15;
  module_0(
      id_8, id_6
  );
  assign id_14[1] = id_14;
endmodule
