# Written by Dr. Hicham Badri @Mobius Labs GmbH - 2024
#********************************************************
import torch, math
import triton
import triton.language as tl
from torch.library import custom_op, register_fake

def init_to_zero(name):
    return lambda nargs: nargs[name].zero_()

def kernel_config_pruner(configs, nargs, **kwargs):
    m = nargs['M'] # < 16
    n = max(2 ** int(math.ceil(math.log2(nargs['N']))), 16)
    k = max(2 ** int(math.ceil(math.log2(nargs['K']))), 16)
    g = nargs['group_size']

    used = set()
    for config in configs:
        block_size_m = 1
        block_size_n = min(n, config.kwargs['BLOCK_SIZE_N'])
        block_size_k = min(k, config.kwargs['BLOCK_SIZE_K'])
        block_size_k = min(block_size_k, g) #Makes BLOCK_SIZE_K compatible with the group_size
        
        if (block_size_m, block_size_n, block_size_k, config.num_stages, config.num_warps) in used:
            continue

        used.add((block_size_m, block_size_n, block_size_k, config.num_stages, config.num_warps))
        yield triton.Config(
            {
                'BLOCK_SIZE_M': block_size_m,
                'BLOCK_SIZE_N': block_size_n,
                'BLOCK_SIZE_K': block_size_k,
            },
            num_stages=config.num_stages,
            num_warps=config.num_warps,
            pre_hook=config.pre_hook
        )

def get_gemv_config():
    #Tuned on 4090 RTX
    _configs = []
    for _M in [1]: #ONLY 1 allowed here
        for _N in [128, 256]:
            for _K in [32, 64]: #block_size >=32 
                for _w in [2, 4]:
                    for _s in [1, 2]: 
                        _configs.append(
                                triton.Config(
                                    {'BLOCK_SIZE_M': _M, 'BLOCK_SIZE_N': _N, 'BLOCK_SIZE_K': _K}, 
                                    num_stages=_s, num_warps=_w, pre_hook=init_to_zero("c_ptr"))
                                )

    return _configs

@triton.autotune(
    configs = get_gemv_config(),
    key=['M', 'N', 'K', 'group_size', 'W_nbits'],
    prune_configs_by={
        'early_config_prune': kernel_config_pruner,
    },
    warmup=200,
    rep=100, #20 faster tuning 
)

@triton.jit
def gemv_A16fWnO16f_int32packing_kernel(
    a_ptr, b_ptr, c_ptr,
    scales_ptr, zeros_ptr,
    M, N, K, 
    W_nbits, group_size, unpack_mask, elements_per_sample, 
    stride_am, stride_ak,
    stride_bk, stride_bn,
    stride_cm, stride_cn,
    stride_meta, 
    acc_dtype: tl.constexpr,
    BLOCK_SIZE_M: tl.constexpr, BLOCK_SIZE_N: tl.constexpr, BLOCK_SIZE_K: tl.constexpr
):
    """
    GEMV for C = matmul(A, dequantize(B, scales, zeros)). This is optimized for M==1
    A is of shape (M, K): float16 or bfloat16
    B is of shape (K//8, N): int32 as a packed matrix
    C is of shape (M, N): float16 or bfloat16 depending on the input A
    scales and zeros is of shape (group_size, N): float16 or bfloat16
    """    
    pid_m   = tl.program_id(axis=0)
    pid_k   = tl.program_id(axis=1)
    pid_n   = tl.program_id(axis=2)

    offs_am = pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M) 
    offs_k  = pid_k * BLOCK_SIZE_K + tl.arange(0, BLOCK_SIZE_K)
    offs_bn = pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)
    
    a_ptrs  = a_ptr + offs_am[:, None] * stride_am + offs_k[None, :] * stride_ak  
    b_ptrs  = b_ptr + ((offs_k[:, None] // elements_per_sample) * stride_bk + offs_bn[None, :] * stride_bn) 

    ####################################################################
    #Load
    b      = tl.load(b_ptrs, eviction_policy='evict_first') 

    k_m    = (pid_k * (BLOCK_SIZE_K / group_size)).to(tl.int32)
    scales = tl.load(scales_ptr + offs_bn[None, :] + k_m * stride_meta)
    zeros  = tl.load(zeros_ptr  + offs_bn[None, :] + k_m * stride_meta)

    a      = tl.load(a_ptrs, eviction_policy='evict_last').to(acc_dtype)

    # Unpack and dequantize
    b = (b >> ((offs_k % elements_per_sample) * W_nbits).to(tl.int32)[:, None]) & unpack_mask
    b = ((b - zeros) * scales).to(acc_dtype)

    #Dot product
    acc = tl.sum(a.reshape((BLOCK_SIZE_K, 1), can_reorder=False) * b, axis=0) #Don't set this to True
    
    #Output: tl.atomic_add only supports 1D fp16 arrays, bfp16 would crash 
    tl.atomic_add(c_ptr + offs_bn + pid_m*N, acc, sem="relaxed", scope="cta") #Force cta scope

@custom_op("torchao::gemv_A16fWnO16f", mutates_args=(), device_types="cuda")
def gemv_A16fWnO16f_int32packing_forward(
    x: torch.Tensor,
    W_q: torch.Tensor,
    scales: torch.Tensor,
    zeros: torch.Tensor,
    W_nbits: int,
    group_size: int,
    unpack_mask: int,
    elements_per_sample: int,
    acc_dtype: torch.dtype = torch.float16,
) -> torch.Tensor:
    #assert x.shape[1] == W_q.shape[0] * elements_per_sample, "Invalid Input Shapes"
	
    M, K, N = x.shape[0], x.shape[1], W_q.shape[1]
    output  = torch.empty((M, N), device=W_q.device, dtype=scales.dtype)
    grid    = lambda meta: (triton.cdiv(M, meta['BLOCK_SIZE_M']), triton.cdiv(K, meta['BLOCK_SIZE_K']), triton.cdiv(N, meta['BLOCK_SIZE_N']))
    triton_acc_dtype = tl.float16 if acc_dtype == torch.float16 else tl.float32

    gemv_A16fWnO16f_int32packing_kernel[grid](
        x, W_q, output,
        scales, zeros, 
        M, N, K, 
        W_nbits, group_size, unpack_mask, elements_per_sample,  
        x.stride(0), x.stride(1),
        W_q.stride(0), W_q.stride(1),
        output.stride(0), output.stride(1),
        scales.stride(0),
        triton_acc_dtype,
    )

    return output

@register_fake("torchao::gemv_A16fWnO16f")
def _(
    x: torch.Tensor,
    W_q: torch.Tensor,
    scales: torch.Tensor,
    zeros: torch.Tensor,
    W_nbits: int,
    group_size: int,
    unpack_mask:int,
    elements_per_sample: int,
    acc_dtype: torch.dtype = torch.float16,
) -> torch.Tensor:
    M, K = x.shape
    K_samples, N = W_q.shape
    return torch.empty((M, N,), device=x.device, dtype=scales.dtype)

class gemv_A16fWnO16f_int32packing:
    kernel = gemv_A16fWnO16f_int32packing_kernel
    forward = torch.ops.torchao.gemv_A16fWnO16f
    # forward = gemv_A16fWnO16f_int32packing_forward
    matmul_type = "GEMV"

__all__ = ["gemv_A16fWnO16f_int32packing"]
