Running: /local/scratch/jz377/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/local/scratch/jz377/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a/devl/projnav/axififoarbiter_tb_isim_beh.exe" -prj "/local/scratch/jz377/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a/devl/projnav/axififoarbiter_tb_beh.prj" "work.axififoarbiter_tb" "work.glbl" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/local/scratch/jz377/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a/devl/projnav/../../hdl/verilog/axififoarbiter.v" into library work
Analyzing Verilog file "/local/scratch/jz377/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a/devl/projnav/axififoarbiter_tb.v" into library work
Analyzing Verilog file "/local/scratch/jz377/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94224 KB
Fuse CPU Usage: 800 ms
Compiling module AxiFifoArbiter
Compiling module axififoarbiter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /local/scratch/jz377/nf10_sram_oq/pcores/nf10_sram_output_queue_v1_00_a/devl/projnav/axififoarbiter_tb_isim_beh.exe
Fuse Memory Usage: 1703128 KB
Fuse CPU Usage: 810 ms
GCC CPU Usage: 60 ms
