// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _calcola_HH_
#define _calcola_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "calcola_sdiv_32s_bkb.h"
#include "calcola_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct calcola : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    calcola(sc_module_name name);
    SC_HAS_PROCESS(calcola);

    ~calcola();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    calcola_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* calcola_AXILiteS_s_axi_U;
    calcola_sdiv_32s_bkb<1,36,32,32,32>* calcola_sdiv_32s_bkb_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > a;
    sc_signal< sc_lv<32> > b;
    sc_signal< sc_lv<8> > o;
    sc_signal< sc_logic > c_ap_vld;
    sc_signal< sc_lv<32> > b_read_reg_140;
    sc_signal< sc_lv<38> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > a_read_reg_146;
    sc_signal< sc_lv<1> > tmp_1_fu_81_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_152;
    sc_signal< sc_lv<1> > tmp_3_fu_87_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_156;
    sc_signal< sc_lv<1> > tmp_5_fu_93_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_160;
    sc_signal< sc_lv<1> > or_cond_fu_111_p2;
    sc_signal< sc_lv<1> > or_cond_reg_164;
    sc_signal< sc_lv<32> > tmp_4_fu_124_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_130_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_136_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_178;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge4_phi_fu_67_p10;
    sc_signal< sc_lv<32> > storemerge4_reg_63;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > grp_fu_117_p2;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<32> > tmp_8_fu_105_p0;
    sc_signal< sc_lv<1> > tmp_7_fu_99_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_105_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_124_p0;
    sc_signal< sc_lv<32> > tmp_4_fu_124_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_130_p0;
    sc_signal< sc_lv<32> > tmp_2_fu_130_p1;
    sc_signal< sc_logic > grp_fu_117_ap_start;
    sc_signal< sc_logic > grp_fu_117_ap_done;
    sc_signal< sc_lv<38> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<38> ap_ST_fsm_state1;
    static const sc_lv<38> ap_ST_fsm_state2;
    static const sc_lv<38> ap_ST_fsm_state3;
    static const sc_lv<38> ap_ST_fsm_state4;
    static const sc_lv<38> ap_ST_fsm_state5;
    static const sc_lv<38> ap_ST_fsm_state6;
    static const sc_lv<38> ap_ST_fsm_state7;
    static const sc_lv<38> ap_ST_fsm_state8;
    static const sc_lv<38> ap_ST_fsm_state9;
    static const sc_lv<38> ap_ST_fsm_state10;
    static const sc_lv<38> ap_ST_fsm_state11;
    static const sc_lv<38> ap_ST_fsm_state12;
    static const sc_lv<38> ap_ST_fsm_state13;
    static const sc_lv<38> ap_ST_fsm_state14;
    static const sc_lv<38> ap_ST_fsm_state15;
    static const sc_lv<38> ap_ST_fsm_state16;
    static const sc_lv<38> ap_ST_fsm_state17;
    static const sc_lv<38> ap_ST_fsm_state18;
    static const sc_lv<38> ap_ST_fsm_state19;
    static const sc_lv<38> ap_ST_fsm_state20;
    static const sc_lv<38> ap_ST_fsm_state21;
    static const sc_lv<38> ap_ST_fsm_state22;
    static const sc_lv<38> ap_ST_fsm_state23;
    static const sc_lv<38> ap_ST_fsm_state24;
    static const sc_lv<38> ap_ST_fsm_state25;
    static const sc_lv<38> ap_ST_fsm_state26;
    static const sc_lv<38> ap_ST_fsm_state27;
    static const sc_lv<38> ap_ST_fsm_state28;
    static const sc_lv<38> ap_ST_fsm_state29;
    static const sc_lv<38> ap_ST_fsm_state30;
    static const sc_lv<38> ap_ST_fsm_state31;
    static const sc_lv<38> ap_ST_fsm_state32;
    static const sc_lv<38> ap_ST_fsm_state33;
    static const sc_lv<38> ap_ST_fsm_state34;
    static const sc_lv<38> ap_ST_fsm_state35;
    static const sc_lv<38> ap_ST_fsm_state36;
    static const sc_lv<38> ap_ST_fsm_state37;
    static const sc_lv<38> ap_ST_fsm_state38;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<8> ap_const_lv8_2B;
    static const sc_lv<8> ap_const_lv8_2D;
    static const sc_lv<8> ap_const_lv8_2A;
    static const sc_lv<8> ap_const_lv8_2F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_phi_mux_storemerge4_phi_fu_67_p10();
    void thread_ap_rst_n_inv();
    void thread_c_ap_vld();
    void thread_grp_fu_117_ap_start();
    void thread_or_cond_fu_111_p2();
    void thread_tmp_1_fu_81_p2();
    void thread_tmp_2_fu_130_p0();
    void thread_tmp_2_fu_130_p1();
    void thread_tmp_2_fu_130_p2();
    void thread_tmp_3_fu_87_p2();
    void thread_tmp_4_fu_124_p0();
    void thread_tmp_4_fu_124_p1();
    void thread_tmp_4_fu_124_p2();
    void thread_tmp_5_fu_93_p2();
    void thread_tmp_6_fu_136_p2();
    void thread_tmp_7_fu_99_p2();
    void thread_tmp_8_fu_105_p0();
    void thread_tmp_8_fu_105_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
