{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571596017759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571596017773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 15:26:57 2019 " "Processing started: Sun Oct 20 15:26:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571596017773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596017773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596017773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571596019882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571596019882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039891 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596039891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRLUNIT-Behavior " "Found design unit 1: CTRLUNIT-Behavior" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/ctrlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039910 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRLUNIT " "Found entity 1: CTRLUNIT" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/ctrlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596039910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqproj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arqproj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projArq-ula " "Found design unit 1: projArq-ula" {  } { { "arqProj.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/arqProj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039928 ""} { "Info" "ISGN_ENTITY_NAME" "1 projArq " "Found entity 1: projArq" {  } { { "arqProj.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/arqProj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596039928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registermod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registermod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registerMod.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/registerMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039951 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registerMod.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/registerMod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596039951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039969 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596039969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571596039991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596039991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571596040165 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Li cpu.vhd(13) " "VHDL Signal Declaration warning at cpu.vhd(13): used implicit default value for signal \"Li\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571596040169 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULA cpu.vhd(14) " "VHDL Signal Declaration warning at cpu.vhd(14): used implicit default value for signal \"ULA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571596040169 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRLUNIT CTRLUNIT:unidadeControle " "Elaborating entity \"CTRLUNIT\" for hierarchy \"CTRLUNIT:unidadeControle\"" {  } { { "cpu.vhd" "unidadeControle" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571596040173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "cpu.vhd" "reg0" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571596040182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:triState0 " "Elaborating entity \"trin\" for hierarchy \"trin:triState0\"" {  } { { "cpu.vhd" "triState0" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571596040199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projArq projArq:UndLA " "Elaborating entity \"projArq\" for hierarchy \"projArq:UndLA\"" {  } { { "cpu.vhd" "UndLA" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571596040213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Li GND " "Pin \"Li\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571596040963 "|CPU|Li"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA\[2\] GND " "Pin \"ULA\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571596040963 "|CPU|ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA\[1\] GND " "Pin \"ULA\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571596040963 "|CPU|ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA\[0\] GND " "Pin \"ULA\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571596040963 "|CPU|ULA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571596040963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571596040973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571596041205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571596041205 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[15\] " "No output dependent on input pin \"Instruction\[15\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[14\] " "No output dependent on input pin \"Instruction\[14\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[13\] " "No output dependent on input pin \"Instruction\[13\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[12\] " "No output dependent on input pin \"Instruction\[12\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "No output dependent on input pin \"Instruction\[11\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "No output dependent on input pin \"Instruction\[10\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "No output dependent on input pin \"Instruction\[9\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "No output dependent on input pin \"Instruction\[8\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "No output dependent on input pin \"Instruction\[7\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "No output dependent on input pin \"Instruction\[6\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "No output dependent on input pin \"Instruction\[5\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "No output dependent on input pin \"Instruction\[4\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "No output dependent on input pin \"Instruction\[0\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "No output dependent on input pin \"Instruction\[1\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "No output dependent on input pin \"Instruction\[2\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "No output dependent on input pin \"Instruction\[3\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Usuario/Desktop/tudo/PUC/Arquitetura de Computadores/CPU-VHDL-master/cpuv1/cpu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571596041287 "|CPU|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571596041287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571596041289 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571596041289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571596041289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571596041324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 15:27:21 2019 " "Processing ended: Sun Oct 20 15:27:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571596041324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571596041324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571596041324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571596041324 ""}
