Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 760e99cffac2473391d01a474c2ba5b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot egg_timerTB_behav xil_defaultlib.egg_timerTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2bcd_9bit [bin2bcd_9bit_default]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_to_7seg [bin_to_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.led_control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.egg_timer [egg_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.egg_timertb
Built simulation snapshot egg_timerTB_behav
