\doxysection{F\+L\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


F\+L\+A\+SH Registers.  




{\ttfamily \#include $<$stm32f10x.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries A\+CR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries K\+E\+YR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries O\+P\+T\+K\+E\+YR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries SR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries CR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a9cd77bc29038841798b4b63c5cecdb9d}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries AR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a32e5cc660e711dc5424f827e2d4efd88}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+ED}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_a24dece1e3b3185456afe34c3dc6add2e}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries O\+BR}
\item 
\mbox{\label{struct_f_l_a_s_h___type_def_ac1889c0e17d868ab991f267ceb9dbb4b}} 
\+\_\+\+\_\+\+IO uint32\+\_\+t {\bfseries W\+R\+PR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
F\+L\+A\+SH Registers. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/\textbf{ stm32f10x.\+h}\item 
Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/stm32f10x\+\_\+cl.\+h\end{DoxyCompactItemize}
