<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4841" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4841{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4841{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4841{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4841{left:70px;bottom:540px;letter-spacing:0.13px;}
#t5_4841{left:152px;bottom:540px;letter-spacing:0.14px;word-spacing:-0.06px;}
#t6_4841{left:152px;bottom:519px;letter-spacing:0.15px;}
#t7_4841{left:70px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_4841{left:70px;bottom:478px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t9_4841{left:70px;bottom:461px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_4841{left:70px;bottom:444px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tb_4841{left:83px;bottom:998px;letter-spacing:-0.15px;}
#tc_4841{left:139px;bottom:998px;letter-spacing:-0.15px;}
#td_4841{left:190px;bottom:998px;letter-spacing:-0.16px;}
#te_4841{left:441px;bottom:998px;letter-spacing:-0.14px;}
#tf_4841{left:534px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tg_4841{left:190px;bottom:973px;}
#th_4841{left:534px;bottom:973px;letter-spacing:-0.11px;}
#ti_4841{left:534px;bottom:956px;letter-spacing:-0.12px;}
#tj_4841{left:534px;bottom:940px;letter-spacing:-0.11px;}
#tk_4841{left:534px;bottom:918px;letter-spacing:-0.1px;}
#tl_4841{left:534px;bottom:901px;letter-spacing:-0.12px;}
#tm_4841{left:534px;bottom:880px;letter-spacing:-0.1px;}
#tn_4841{left:534px;bottom:863px;letter-spacing:-0.12px;}
#to_4841{left:534px;bottom:846px;letter-spacing:-0.12px;}
#tp_4841{left:534px;bottom:825px;letter-spacing:-0.11px;}
#tq_4841{left:534px;bottom:808px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tr_4841{left:190px;bottom:784px;letter-spacing:-0.14px;}
#ts_4841{left:534px;bottom:784px;letter-spacing:-0.12px;}
#tt_4841{left:83px;bottom:759px;letter-spacing:-0.18px;}
#tu_4841{left:139px;bottom:759px;letter-spacing:-0.17px;}
#tv_4841{left:190px;bottom:759px;letter-spacing:-0.15px;}
#tw_4841{left:441px;bottom:759px;letter-spacing:-0.13px;}
#tx_4841{left:534px;bottom:759px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_4841{left:190px;bottom:735px;letter-spacing:-0.1px;}
#tz_4841{left:534px;bottom:735px;letter-spacing:-0.14px;}
#t10_4841{left:534px;bottom:713px;letter-spacing:-0.11px;}
#t11_4841{left:534px;bottom:697px;letter-spacing:-0.14px;}
#t12_4841{left:190px;bottom:672px;letter-spacing:-0.14px;}
#t13_4841{left:534px;bottom:672px;letter-spacing:-0.12px;}
#t14_4841{left:82px;bottom:648px;letter-spacing:-0.17px;}
#t15_4841{left:139px;bottom:648px;letter-spacing:-0.16px;}
#t16_4841{left:190px;bottom:648px;letter-spacing:-0.14px;}
#t17_4841{left:441px;bottom:648px;letter-spacing:-0.13px;}
#t18_4841{left:534px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_4841{left:82px;bottom:623px;letter-spacing:-0.17px;}
#t1a_4841{left:139px;bottom:623px;letter-spacing:-0.16px;}
#t1b_4841{left:190px;bottom:623px;letter-spacing:-0.14px;}
#t1c_4841{left:441px;bottom:623px;letter-spacing:-0.14px;}
#t1d_4841{left:534px;bottom:623px;letter-spacing:-0.12px;}
#t1e_4841{left:82px;bottom:599px;letter-spacing:-0.17px;}
#t1f_4841{left:139px;bottom:599px;letter-spacing:-0.16px;}
#t1g_4841{left:190px;bottom:599px;letter-spacing:-0.15px;}
#t1h_4841{left:441px;bottom:599px;letter-spacing:-0.13px;}
#t1i_4841{left:534px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_4841{left:89px;bottom:400px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_4841{left:175px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1l_4841{left:397px;bottom:382px;letter-spacing:0.12px;}
#t1m_4841{left:101px;bottom:359px;letter-spacing:-0.12px;}
#t1n_4841{left:102px;bottom:342px;letter-spacing:-0.14px;}
#t1o_4841{left:228px;bottom:342px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1p_4841{left:462px;bottom:342px;letter-spacing:-0.14px;}
#t1q_4841{left:644px;bottom:342px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1r_4841{left:88px;bottom:318px;letter-spacing:-0.17px;}
#t1s_4841{left:144px;bottom:318px;letter-spacing:-0.16px;}
#t1t_4841{left:86px;bottom:293px;letter-spacing:-0.18px;}
#t1u_4841{left:143px;bottom:293px;letter-spacing:-0.17px;}
#t1v_4841{left:190px;bottom:293px;letter-spacing:-0.15px;}
#t1w_4841{left:440px;bottom:293px;letter-spacing:-0.13px;}
#t1x_4841{left:533px;bottom:293px;letter-spacing:-0.14px;}
#t1y_4841{left:190px;bottom:269px;letter-spacing:-0.14px;}
#t1z_4841{left:533px;bottom:269px;letter-spacing:-0.12px;}
#t20_4841{left:190px;bottom:244px;letter-spacing:-0.14px;}
#t21_4841{left:533px;bottom:244px;letter-spacing:-0.14px;}
#t22_4841{left:86px;bottom:220px;letter-spacing:-0.18px;}
#t23_4841{left:143px;bottom:220px;letter-spacing:-0.17px;}
#t24_4841{left:190px;bottom:220px;letter-spacing:-0.14px;}
#t25_4841{left:440px;bottom:220px;letter-spacing:-0.14px;}
#t26_4841{left:533px;bottom:220px;letter-spacing:-0.13px;}
#t27_4841{left:533px;bottom:199px;letter-spacing:-0.11px;}
#t28_4841{left:533px;bottom:182px;letter-spacing:-0.12px;}
#t29_4841{left:190px;bottom:157px;letter-spacing:-0.14px;}
#t2a_4841{left:533px;bottom:157px;letter-spacing:-0.14px;}
#t2b_4841{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2c_4841{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2d_4841{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2e_4841{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_4841{left:229px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2g_4841{left:463px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_4841{left:645px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2i_4841{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2j_4841{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4841{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4841{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4841{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4841{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4841{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4841{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4841{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4841" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4841Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4841" style="-webkit-user-select: none;"><object width="935" height="1210" data="4841/4841.svg" type="image/svg+xml" id="pdf4841" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4841" class="t s1_4841">Vol. 4 </span><span id="t2_4841" class="t s1_4841">2-319 </span>
<span id="t3_4841" class="t s2_4841">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4841" class="t s3_4841">2.17.4 </span><span id="t5_4841" class="t s3_4841">MSRs Introduced in the 11th Generation Intel® Core™ Processors based on Tiger Lake </span>
<span id="t6_4841" class="t s3_4841">Microarchitecture </span>
<span id="t7_4841" class="t s4_4841">Table 2-45 lists additional MSRs for 11th generation Intel Core processors with a CPUID Signature </span>
<span id="t8_4841" class="t s4_4841">DisplayFamily_DisplayModel value of 06_8CH or 06_8DH. The MSRs listed in Table 2-44 are also supported by </span>
<span id="t9_4841" class="t s4_4841">these processors. For an MSR listed in Table 2-45 that also appears in the model-specific tables of prior genera- </span>
<span id="ta_4841" class="t s4_4841">tions, Table 2-45 supersedes prior generation tables. </span>
<span id="tb_4841" class="t s5_4841">65EH </span><span id="tc_4841" class="t s5_4841">1630 </span><span id="td_4841" class="t s5_4841">MSR_FAST_UNCORE_MSRS_STATUS </span><span id="te_4841" class="t s5_4841">Thread </span><span id="tf_4841" class="t s5_4841">Indication of Uncore MSRs, Post Write Activates </span>
<span id="tg_4841" class="t s5_4841">0 </span><span id="th_4841" class="t s5_4841">Indicates whether the CPU is still in the middle of </span>
<span id="ti_4841" class="t s5_4841">writing IA32_HWP_REQUEST MSR, even after the </span>
<span id="tj_4841" class="t s5_4841">WRMSR instruction has retired. </span>
<span id="tk_4841" class="t s5_4841">A value of 1 indicates the last write of </span>
<span id="tl_4841" class="t s5_4841">IA32_HWP_REQUEST is still ongoing. </span>
<span id="tm_4841" class="t s5_4841">A value of 0 indicates the last write of </span>
<span id="tn_4841" class="t s5_4841">IA32_HWP_REQUEST is visible outside the logical </span>
<span id="to_4841" class="t s5_4841">processor. </span>
<span id="tp_4841" class="t s5_4841">Software can use the status of this bit to avoid </span>
<span id="tq_4841" class="t s5_4841">overwriting IA32_HWP_REQUEST. </span>
<span id="tr_4841" class="t s5_4841">31:1 </span><span id="ts_4841" class="t s5_4841">Reserved. </span>
<span id="tt_4841" class="t s5_4841">65FH </span><span id="tu_4841" class="t s5_4841">1631 </span><span id="tv_4841" class="t s5_4841">MSR_FAST_UNCORE_MSRS_CAPABILITY </span><span id="tw_4841" class="t s5_4841">Thread </span><span id="tx_4841" class="t s5_4841">Fast WRMSR/RDMSR Enumeration MSR (R/O) </span>
<span id="ty_4841" class="t s5_4841">3:0 </span><span id="tz_4841" class="t s5_4841">MSRS_CAPABILITY: </span>
<span id="t10_4841" class="t s5_4841">Bit 0: If set to ‘1’, hardware supports the fast access </span>
<span id="t11_4841" class="t s5_4841">mode for the IA32_HWP_REQUEST MSR. </span>
<span id="t12_4841" class="t s5_4841">31:4 </span><span id="t13_4841" class="t s5_4841">Reserved. </span>
<span id="t14_4841" class="t s5_4841">772H </span><span id="t15_4841" class="t s5_4841">1906 </span><span id="t16_4841" class="t s5_4841">IA32_HWP_REQUEST_PKG </span><span id="t17_4841" class="t s5_4841">Package </span><span id="t18_4841" class="t s5_4841">See Table 2-2. </span>
<span id="t19_4841" class="t s5_4841">775H </span><span id="t1a_4841" class="t s5_4841">1909 </span><span id="t1b_4841" class="t s5_4841">IA32_PECI_HWP_REQUEST_INFO </span><span id="t1c_4841" class="t s5_4841">Thread </span><span id="t1d_4841" class="t s5_4841">See Table 2-2. </span>
<span id="t1e_4841" class="t s5_4841">777H </span><span id="t1f_4841" class="t s5_4841">1911 </span><span id="t1g_4841" class="t s5_4841">IA32_HWP_STATUS </span><span id="t1h_4841" class="t s5_4841">Thread </span><span id="t1i_4841" class="t s5_4841">See Table 2-2. </span>
<span id="t1j_4841" class="t s6_4841">Table 2-45. </span><span id="t1k_4841" class="t s6_4841">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t1l_4841" class="t s6_4841">Microarchitecture </span>
<span id="t1m_4841" class="t s7_4841">Register </span>
<span id="t1n_4841" class="t s7_4841">Address </span><span id="t1o_4841" class="t s7_4841">Register Name / Bit Fields </span><span id="t1p_4841" class="t s7_4841">Scope </span><span id="t1q_4841" class="t s7_4841">Bit Description </span>
<span id="t1r_4841" class="t s7_4841">Hex </span><span id="t1s_4841" class="t s7_4841">Dec </span>
<span id="t1t_4841" class="t s5_4841">A0H </span><span id="t1u_4841" class="t s5_4841">160 </span><span id="t1v_4841" class="t s5_4841">MSR_BIOS_MCU_ERRORCODE </span><span id="t1w_4841" class="t s5_4841">Package </span><span id="t1x_4841" class="t s5_4841">BIOS MCU ERRORCODE (R/O) </span>
<span id="t1y_4841" class="t s5_4841">15:0 </span><span id="t1z_4841" class="t s5_4841">Error Codes </span>
<span id="t20_4841" class="t s5_4841">31:16 </span><span id="t21_4841" class="t s5_4841">Reserved </span>
<span id="t22_4841" class="t s5_4841">A7H </span><span id="t23_4841" class="t s5_4841">167 </span><span id="t24_4841" class="t s5_4841">MSR_BIOS_DEBUG </span><span id="t25_4841" class="t s5_4841">Thread </span><span id="t26_4841" class="t s5_4841">BIOS DEBUG (R/O) </span>
<span id="t27_4841" class="t s5_4841">This MSR indicates if WRMSR 79H failed to configure </span>
<span id="t28_4841" class="t s5_4841">PRM memory and gives a hint to debug BIOS. </span>
<span id="t29_4841" class="t s5_4841">30:0 </span><span id="t2a_4841" class="t s5_4841">Reserved </span>
<span id="t2b_4841" class="t s6_4841">Table 2-44. </span><span id="t2c_4841" class="t s6_4841">MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture </span>
<span id="t2d_4841" class="t s7_4841">Register </span>
<span id="t2e_4841" class="t s7_4841">Address </span><span id="t2f_4841" class="t s7_4841">Register Name / Bit Fields </span><span id="t2g_4841" class="t s7_4841">Scope </span><span id="t2h_4841" class="t s7_4841">Bit Description </span>
<span id="t2i_4841" class="t s7_4841">Hex </span><span id="t2j_4841" class="t s7_4841">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
