<profile>

<section name = "Vitis HLS Report for 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'" level="0">
<item name = "Date">Thu May 29 09:37:08 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_122_1">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 518, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 273, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 100, -</column>
<column name="Register">-, -, 629, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_129_6_4_1_1_U595">sparsemux_129_6_4_1_1, 0, 0, 0, 273, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln169_670_fu_1668_p2">+, 0, 0, 2, 2, 2</column>
<column name="add_ln169_671_fu_1674_p2">+, 0, 0, 2, 2, 2</column>
<column name="add_ln169_672_fu_1706_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln169_fu_1697_p2">+, 0, 0, 16, 16, 16</column>
<column name="i_15_fu_672_p2">+, 0, 0, 39, 32, 1</column>
<column name="nf_fu_711_p2">+, 0, 0, 39, 32, 1</column>
<column name="sf_10_fu_694_p2">+, 0, 0, 39, 32, 1</column>
<column name="tile_12_fu_1529_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1471">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op173_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln122_fu_667_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln125_fu_682_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln137_fu_688_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln159_fu_700_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="icmp_ln173_fu_717_p2">icmp, 0, 0, 39, 32, 10</column>
<column name="result_fu_1712_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="nf_13_fu_723_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln137_fu_1687_p3">select, 0, 0, 16, 1, 1</column>
<column name="tile_13_fu_1540_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln67_1342_fu_1566_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln67_1343_fu_1588_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln67_1344_fu_1594_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln67_1345_fu_1620_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln67_1346_fu_1626_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln67_1347_fu_1652_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln67_1348_fu_1658_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln67_fu_1560_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter3_inElem_reg_503">14, 3, 4, 12</column>
<column name="i_fu_190">9, 2, 32, 64</column>
<column name="nf_10_fu_454">9, 2, 32, 64</column>
<column name="sf_fu_186">9, 2, 32, 64</column>
<column name="tile_fu_182">14, 3, 32, 96</column>
<column name="wa_in_2_blk_n">9, 2, 1, 2</column>
<column name="wa_out_m_buffer_2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln169_671_reg_2263">2, 0, 2, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_inElem_reg_503">4, 0, 4, 0</column>
<column name="ap_phi_reg_pp0_iter2_inElem_reg_503">4, 0, 4, 0</column>
<column name="ap_phi_reg_pp0_iter3_inElem_reg_503">4, 0, 4, 0</column>
<column name="i_fu_190">32, 0, 32, 0</column>
<column name="icmp_ln122_reg_2153">1, 0, 1, 0</column>
<column name="icmp_ln125_reg_2162">1, 0, 1, 0</column>
<column name="icmp_ln137_reg_2166">1, 0, 1, 0</column>
<column name="icmp_ln159_reg_2171">1, 0, 1, 0</column>
<column name="icmp_ln173_reg_2175">1, 0, 1, 0</column>
<column name="inputBuf_145_fu_202">4, 0, 4, 0</column>
<column name="inputBuf_146_fu_206">4, 0, 4, 0</column>
<column name="inputBuf_147_fu_210">4, 0, 4, 0</column>
<column name="inputBuf_148_fu_214">4, 0, 4, 0</column>
<column name="inputBuf_149_fu_218">4, 0, 4, 0</column>
<column name="inputBuf_150_fu_222">4, 0, 4, 0</column>
<column name="inputBuf_151_fu_226">4, 0, 4, 0</column>
<column name="inputBuf_152_fu_230">4, 0, 4, 0</column>
<column name="inputBuf_153_fu_234">4, 0, 4, 0</column>
<column name="inputBuf_154_fu_238">4, 0, 4, 0</column>
<column name="inputBuf_155_fu_242">4, 0, 4, 0</column>
<column name="inputBuf_156_fu_246">4, 0, 4, 0</column>
<column name="inputBuf_157_fu_250">4, 0, 4, 0</column>
<column name="inputBuf_158_fu_254">4, 0, 4, 0</column>
<column name="inputBuf_159_fu_258">4, 0, 4, 0</column>
<column name="inputBuf_160_fu_262">4, 0, 4, 0</column>
<column name="inputBuf_161_fu_266">4, 0, 4, 0</column>
<column name="inputBuf_162_fu_270">4, 0, 4, 0</column>
<column name="inputBuf_163_fu_274">4, 0, 4, 0</column>
<column name="inputBuf_164_fu_278">4, 0, 4, 0</column>
<column name="inputBuf_165_fu_282">4, 0, 4, 0</column>
<column name="inputBuf_166_fu_286">4, 0, 4, 0</column>
<column name="inputBuf_167_fu_290">4, 0, 4, 0</column>
<column name="inputBuf_168_fu_294">4, 0, 4, 0</column>
<column name="inputBuf_169_fu_298">4, 0, 4, 0</column>
<column name="inputBuf_170_fu_302">4, 0, 4, 0</column>
<column name="inputBuf_171_fu_306">4, 0, 4, 0</column>
<column name="inputBuf_172_fu_310">4, 0, 4, 0</column>
<column name="inputBuf_173_fu_314">4, 0, 4, 0</column>
<column name="inputBuf_174_fu_318">4, 0, 4, 0</column>
<column name="inputBuf_175_fu_322">4, 0, 4, 0</column>
<column name="inputBuf_176_fu_326">4, 0, 4, 0</column>
<column name="inputBuf_177_fu_330">4, 0, 4, 0</column>
<column name="inputBuf_178_fu_334">4, 0, 4, 0</column>
<column name="inputBuf_179_fu_338">4, 0, 4, 0</column>
<column name="inputBuf_180_fu_342">4, 0, 4, 0</column>
<column name="inputBuf_181_fu_346">4, 0, 4, 0</column>
<column name="inputBuf_182_fu_350">4, 0, 4, 0</column>
<column name="inputBuf_183_fu_354">4, 0, 4, 0</column>
<column name="inputBuf_184_fu_358">4, 0, 4, 0</column>
<column name="inputBuf_185_fu_362">4, 0, 4, 0</column>
<column name="inputBuf_186_fu_366">4, 0, 4, 0</column>
<column name="inputBuf_187_fu_370">4, 0, 4, 0</column>
<column name="inputBuf_188_fu_374">4, 0, 4, 0</column>
<column name="inputBuf_189_fu_378">4, 0, 4, 0</column>
<column name="inputBuf_190_fu_382">4, 0, 4, 0</column>
<column name="inputBuf_191_fu_386">4, 0, 4, 0</column>
<column name="inputBuf_192_fu_390">4, 0, 4, 0</column>
<column name="inputBuf_193_fu_394">4, 0, 4, 0</column>
<column name="inputBuf_194_fu_398">4, 0, 4, 0</column>
<column name="inputBuf_195_fu_402">4, 0, 4, 0</column>
<column name="inputBuf_196_fu_406">4, 0, 4, 0</column>
<column name="inputBuf_197_fu_410">4, 0, 4, 0</column>
<column name="inputBuf_198_fu_414">4, 0, 4, 0</column>
<column name="inputBuf_199_fu_418">4, 0, 4, 0</column>
<column name="inputBuf_200_fu_422">4, 0, 4, 0</column>
<column name="inputBuf_201_fu_426">4, 0, 4, 0</column>
<column name="inputBuf_202_fu_430">4, 0, 4, 0</column>
<column name="inputBuf_203_fu_434">4, 0, 4, 0</column>
<column name="inputBuf_204_fu_438">4, 0, 4, 0</column>
<column name="inputBuf_205_fu_442">4, 0, 4, 0</column>
<column name="inputBuf_206_fu_446">4, 0, 4, 0</column>
<column name="inputBuf_207_fu_450">4, 0, 4, 0</column>
<column name="inputBuf_fu_198">4, 0, 4, 0</column>
<column name="nf_10_fu_454">32, 0, 32, 0</column>
<column name="nf_12_reg_2148">32, 0, 32, 0</column>
<column name="nf_12_reg_2148_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="p_0_0_03623_i_fu_194">16, 0, 16, 0</column>
<column name="result_reg_2273">1, 0, 1, 0</column>
<column name="sf_fu_186">32, 0, 32, 0</column>
<column name="tile_fu_182">32, 0, 32, 0</column>
<column name="trunc_ln117_reg_2157">6, 0, 6, 0</column>
<column name="xor_ln67_1342_reg_2258">1, 0, 1, 0</column>
<column name="icmp_ln137_reg_2166">64, 32, 1, 0</column>
<column name="icmp_ln159_reg_2171">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5_Pipeline_VITIS_LOOP_122_1, return value</column>
<column name="wa_in_2_dout">in, 4, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_num_data_valid">in, 3, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_fifo_cap">in, 3, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_empty_n">in, 1, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_read">out, 1, ap_fifo, wa_in_2, pointer</column>
<column name="wa_out_m_buffer_2_din">out, 1, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_num_data_valid">in, 3, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_fifo_cap">in, 3, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_full_n">in, 1, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_write">out, 1, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="weights6_address0">out, 15, ap_memory, weights6, array</column>
<column name="weights6_ce0">out, 1, ap_memory, weights6, array</column>
<column name="weights6_q0">in, 4, ap_memory, weights6, array</column>
<column name="threshs6_address0">out, 9, ap_memory, threshs6, array</column>
<column name="threshs6_ce0">out, 1, ap_memory, threshs6, array</column>
<column name="threshs6_q0">in, 16, ap_memory, threshs6, array</column>
</table>
</item>
</section>
</profile>
