==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'array_sorting.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 1.11 seconds. Elapsed time: 4.96 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/data_processing_application/python_hlsc_arraysorting/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/data_processing_application/python_hlsc_arraysorting/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/data_processing_application/python_hlsc_arraysorting/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/data_processing_application/python_hlsc_arraysorting/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'swap(int&, int&)' into 'partition(int*, int, int)' (array_sorting.cpp:30:13)
INFO: [HLS 214-131] Inlining function 'swap(int&, int&)' into 'partition(int*, int, int)' (array_sorting.cpp:33:5)
INFO: [HLS 214-131] Inlining function 'partition(int*, int, int)' into 'quickSort(int*, int, int)' (array_sorting.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'quickSort(int*, int, int)' into 'hls_quickSort(int*)' (array_sorting.cpp:69:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (array_sorting.cpp:20:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_2' is marked as complete unroll implied by the pipeline pragma (array_sorting.cpp:22:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_3' is marked as complete unroll implied by the pipeline pragma (array_sorting.cpp:26:26)
INFO: [HLS 214-248] Applying array_partition to 'arr': Complete partitioning on dimension 1. (array_sorting.cpp:64:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.8 seconds. Elapsed time: 8.36 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.453 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_45_1' (array_sorting.cpp:45) in function 'hls_quickSort' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_20_1' (array_sorting.cpp:20) in function 'hls_quickSort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_22_2' (array_sorting.cpp:22) in function 'hls_quickSort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_26_3' (array_sorting.cpp:26) in function 'hls_quickSort' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.475 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (array_sorting.cpp:20:22) in function 'hls_quickSort' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_45_1' (array_sorting.cpp:45:22) in function 'hls_quickSort' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_quickSort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_quickSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_45_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_20_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_quickSort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_quickSort/arr_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_quickSort' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'arr_0', 'arr_1', 'arr_2', 'arr_3', 'arr_4', 'arr_5', 'arr_6', 'arr_7', 'arr_8' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_quickSort'.
INFO: [RTMG 210-278] Implementing memory 'hls_quickSort_stack_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.485 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_quickSort.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_quickSort.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.67 seconds. CPU system time: 2.16 seconds. Elapsed time: 16.43 seconds; current allocated memory: 36.973 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output sorting_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file sorting_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.18 seconds. CPU system time: 1.72 seconds. Elapsed time: 22.06 seconds; current allocated memory: 5.914 MB.
