

================================================================
== Vitis HLS Report for 'reduce_accum4_ii_is_3'
================================================================
* Date:           Sun Jul 10 12:43:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9252|     9252|  46.260 us|  46.260 us|  9252|  9252|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accum_load_loc = alloca i64 1"   --->   Operation 29 'alloca' 'accum_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accum_load_9_loc = alloca i64 1"   --->   Operation 30 'alloca' 'accum_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accum_load_10_loc = alloca i64 1"   --->   Operation 31 'alloca' 'accum_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accum_load_11_loc = alloca i64 1"   --->   Operation 32 'alloca' 'accum_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accum_load33_loc = alloca i64 1"   --->   Operation 33 'alloca' 'accum_load33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accum_load_937_loc = alloca i64 1"   --->   Operation 34 'alloca' 'accum_load_937_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accum_load_1041_loc = alloca i64 1"   --->   Operation 35 'alloca' 'accum_load_1041_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accum_load_1145_loc = alloca i64 1"   --->   Operation 36 'alloca' 'accum_load_1145_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accum_0_0_loc = alloca i64 1"   --->   Operation 37 'alloca' 'accum_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accum_1_0_loc = alloca i64 1"   --->   Operation 38 'alloca' 'accum_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accum_2_0_loc = alloca i64 1"   --->   Operation 39 'alloca' 'accum_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%accum_3_0_loc = alloca i64 1"   --->   Operation 40 'alloca' 'accum_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_1, i32 %accum_3_0_loc, i32 %accum_2_0_loc, i32 %accum_1_0_loc, i32 %accum_0_0_loc, i32 %accum_load_1145_loc, i32 %accum_load_1041_loc, i32 %accum_load_937_loc, i32 %accum_load33_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 42 [1/2] (1.01ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_1, i32 %accum_3_0_loc, i32 %accum_2_0_loc, i32 %accum_1_0_loc, i32 %accum_0_0_loc, i32 %accum_load_1145_loc, i32 %accum_load_1041_loc, i32 %accum_load_937_loc, i32 %accum_load33_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%accum_3_0_loc_load = load i32 %accum_3_0_loc"   --->   Operation 43 'load' 'accum_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%accum_2_0_loc_load = load i32 %accum_2_0_loc"   --->   Operation 44 'load' 'accum_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%accum_1_0_loc_load = load i32 %accum_1_0_loc"   --->   Operation 45 'load' 'accum_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%accum_0_0_loc_load = load i32 %accum_0_0_loc"   --->   Operation 46 'load' 'accum_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%accum_load = load i32 %accum_load_1145_loc"   --->   Operation 47 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%accum_load_11 = load i32 %accum_load_1041_loc"   --->   Operation 48 'load' 'accum_load_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%accum_load_12 = load i32 %accum_load_937_loc"   --->   Operation 49 'load' 'accum_load_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%accum_load_13 = load i32 %accum_load33_loc"   --->   Operation 50 'load' 'accum_load_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.42ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_accum4, i32 %accum_3_0_loc_load, i32 %accum_2_0_loc_load, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %accum_load, i32 %accum_load_11, i32 %accum_load_12, i32 %accum_load_13, i32 %A, i32 %accum_load_11_loc, i32 %accum_load_10_loc, i32 %accum_load_9_loc, i32 %accum_load_loc"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum4_ii_is_3_Pipeline_accum4, i32 %accum_3_0_loc_load, i32 %accum_2_0_loc_load, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %accum_load, i32 %accum_load_11, i32 %accum_load_12, i32 %accum_load_13, i32 %A, i32 %accum_load_11_loc, i32 %accum_load_10_loc, i32 %accum_load_9_loc, i32 %accum_load_loc"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%accum_load_16 = load i32 %accum_load_9_loc"   --->   Operation 53 'load' 'accum_load_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%accum_load_17 = load i32 %accum_load_loc"   --->   Operation 54 'load' 'accum_load_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [8/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 55 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 56 [7/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 56 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 57 [6/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 57 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 58 [5/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 58 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 59 [4/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 59 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 60 [3/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 60 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 61 [2/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 61 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 62 [1/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load_17, i32 %accum_load_16" [reduce.cpp:47]   --->   Operation 62 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%accum_load_15 = load i32 %accum_load_10_loc"   --->   Operation 63 'load' 'accum_load_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [8/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 64 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 65 [7/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 65 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 66 [6/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 66 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 67 [5/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 67 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 68 [4/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 68 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 69 [3/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 69 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 70 [2/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 70 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 71 [1/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_15" [reduce.cpp:47]   --->   Operation 71 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%accum_load_14 = load i32 %accum_load_11_loc"   --->   Operation 72 'load' 'accum_load_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [8/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 73 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 74 [7/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 74 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 75 [6/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 75 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 76 [5/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 76 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 77 [4/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 77 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.45>
ST_26 : Operation 78 [3/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 78 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.45>
ST_27 : Operation 79 [2/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 79 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.45>
ST_28 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 81 [1/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_14" [reduce.cpp:47]   --->   Operation 81 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i32 %add9" [reduce.cpp:47]   --->   Operation 82 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.01ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'reduce_accum4_ii_is_3_Pipeline_1' [15]  (1.01 ns)

 <State 3>: 0.427ns
The critical path consists of the following:
	'load' operation ('accum_3_0_loc_load') on local variable 'accum_3_0_loc' [16]  (0 ns)
	'call' operation ('call_ln0') to 'reduce_accum4_ii_is_3_Pipeline_accum4' [24]  (0.427 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.45ns
The critical path consists of the following:
	'load' operation ('accum_load_16') on local variable 'accum_load_9_loc' [27]  (0 ns)
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 6>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 7>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 8>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 9>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 10>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 11>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 12>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add5', reduce.cpp:47) [29]  (3.45 ns)

 <State 13>: 3.45ns
The critical path consists of the following:
	'load' operation ('accum_load_15') on local variable 'accum_load_10_loc' [26]  (0 ns)
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 16>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 19>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 20>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add7', reduce.cpp:47) [30]  (3.45 ns)

 <State 21>: 3.45ns
The critical path consists of the following:
	'load' operation ('accum_load_14') on local variable 'accum_load_11_loc' [25]  (0 ns)
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 22>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 23>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 24>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 25>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 26>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 27>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)

 <State 28>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add9', reduce.cpp:47) [31]  (3.45 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
