<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ADXL345_25.07.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADXL345_HauptModul_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADXL345_HauptModul_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ADXL345_HauptModul_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADXL345_HauptModul_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADXL345_Hauptmodul.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADXL345_Hauptmodul.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADXL345_Hauptmodul.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADXL345_Hauptmodul.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADXL345_Hauptmodul.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ADXL345_Hauptmodul.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADXL345_Hauptmodul.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ADXL345_Hauptmodul.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ADXL345_Hauptmodul.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ADXL345_Hauptmodul.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADXL345_Hauptmodul.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ADXL345_Hauptmodul.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADXL345_Hauptmodul.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADXL345_Hauptmodul.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ADXL345_Hauptmodul.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ADXL345_Hauptmodul.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ADXL345_Hauptmodul.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADXL345_Hauptmodul.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ADXL345_Hauptmodul.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADXL345_Hauptmodul.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADXL345_Hauptmodul_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADXL345_Hauptmodul_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADXL345_Hauptmodul_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADXL345_Hauptmodul_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADXL345_Hauptmodul_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ADXL345_Hauptmodul_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADXL345_Hauptmodul_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADXL345_Hauptmodul_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ADXL345_Hauptmodul_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ADXL345_Hauptmodul_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADXL345_Hauptmodul_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADXL345_Hauptmodul_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ADXL345_Hauptmodul_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ADXL345_Hauptmodul_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADXL345_Hauptmodul_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adxl345_hauptmodul.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adxl345_hauptmodul.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adxl345_hauptmodul.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/ADXL345_Hauptmodul_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/ADXL345_Hauptmodul_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1501057584" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1501057584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057584" xil_pn:in_ck="-2174203114258290015" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1501057584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADXL345Controller.v"/>
      <outfile xil_pn:name="ADXL345Controller_tb.v"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb.v"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.v"/>
      <outfile xil_pn:name="CLK_32_tb.v"/>
      <outfile xil_pn:name="LED_Controller.v"/>
      <outfile xil_pn:name="LED_Controller_tb.v"/>
      <outfile xil_pn:name="SPI16BitInterface_tb.v"/>
      <outfile xil_pn:name="SPI_16BitController.v"/>
      <outfile xil_pn:name="SPI_16BitController_tb.v"/>
      <outfile xil_pn:name="SPI_16BitInterface.v"/>
      <outfile xil_pn:name="SPI_16BitInterface_tb.v"/>
      <outfile xil_pn:name="SPI_Module.v"/>
      <outfile xil_pn:name="SPI_Module_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1501057590" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-943859181137591277" xil_pn:start_ts="1501057590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057590" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7457779376036789505" xil_pn:start_ts="1501057590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057590" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3618114898059330906" xil_pn:start_ts="1501057590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057590" xil_pn:in_ck="-2174203114258290015" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1501057590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADXL345Controller.v"/>
      <outfile xil_pn:name="ADXL345Controller_tb.v"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb.v"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.v"/>
      <outfile xil_pn:name="CLK_32_tb.v"/>
      <outfile xil_pn:name="LED_Controller.v"/>
      <outfile xil_pn:name="LED_Controller_tb.v"/>
      <outfile xil_pn:name="SPI16BitInterface_tb.v"/>
      <outfile xil_pn:name="SPI_16BitController.v"/>
      <outfile xil_pn:name="SPI_16BitController_tb.v"/>
      <outfile xil_pn:name="SPI_16BitInterface.v"/>
      <outfile xil_pn:name="SPI_16BitInterface_tb.v"/>
      <outfile xil_pn:name="SPI_Module.v"/>
      <outfile xil_pn:name="SPI_Module_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1501057601" xil_pn:in_ck="-2174203114258290015" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3456509587375202733" xil_pn:start_ts="1501057590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb_beh.prj"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1501057602" xil_pn:in_ck="2967615062626995979" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7697256202944032144" xil_pn:start_ts="1501057601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1500981405" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1500981404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500981405" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1056052746757466100" xil_pn:start_ts="1500981405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500981405" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3618114898059330906" xil_pn:start_ts="1500981405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500981405" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1500981405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500981405" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6819589027829627870" xil_pn:start_ts="1500981405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500981637" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2933210331134281007" xil_pn:start_ts="1500981636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500981637" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1417168126658122704" xil_pn:start_ts="1500981637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057688" xil_pn:in_ck="-1614314073900330712" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-1352050356866882652" xil_pn:start_ts="1501057648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb_beh.prj"/>
      <outfile xil_pn:name="ADXL345_HauptModul_tb_stx_beh.prj"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.lso"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.ngc"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.ngr"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.prj"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.stx"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.syr"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.xst"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1500981681" xil_pn:in_ck="2582522075961025363" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2395322065168720777" xil_pn:start_ts="1500981681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057703" xil_pn:in_ck="-779884703711282912" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4790421184672695665" xil_pn:start_ts="1501057688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.bld"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.ngd"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1501057781" xil_pn:in_ck="-8008244376675493919" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="7754964544515340855" xil_pn:start_ts="1501057703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.pcf"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_map.map"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_map.mrp"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_map.ncd"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_map.ngm"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_map.xrpt"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_summary.xml"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1501057953" xil_pn:in_ck="178999667335043386" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="377729956345640697" xil_pn:start_ts="1501057781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.ncd"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.pad"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.par"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.ptwx"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.unroutes"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.xpi"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_pad.csv"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_pad.txt"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1501057996" xil_pn:in_ck="2582522075961017738" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="1555517831305455702" xil_pn:start_ts="1501057953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adxl345_hauptmodul.bgn"/>
      <outfile xil_pn:name="adxl345_hauptmodul.bit"/>
      <outfile xil_pn:name="adxl345_hauptmodul.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1501058016" xil_pn:in_ck="1024027219751927796" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7814804799388247210" xil_pn:start_ts="1501058014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501057953" xil_pn:in_ck="5351284695413226589" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1501057919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.twr"/>
      <outfile xil_pn:name="ADXL345_Hauptmodul.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1500981698" xil_pn:in_ck="2582522075961017869" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2321579112453801093" xil_pn:start_ts="1500981681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
