m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/simulation/modelsim
vModule_RegF
Z1 !s110 1625991144
!i10b 1
!s100 ^^e_Nd1ES^OT`P0;J8n5>3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>W9cKL5J=bb6>nWM6ckU13
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625687782
8C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/Module_RegF.v
FC:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/Module_RegF.v
!i122 0
L0 1 27
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1625991143.000000
!s107 C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/Module_RegF.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src|C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/Module_RegF.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src
Z6 tCvgOpt 0
n@module_@reg@f
vModule_RegF_tb
R1
!i10b 1
!s100 S]h<3:dkJ0lId3zX<k9@]2
R2
I2IYI_be7F:<l7DVUnOFnZ2
R3
R0
w1625991118
8C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v
FC:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v
!i122 1
L0 1 58
R4
r1
!s85 0
31
!s108 1625991144.000000
!s107 C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches|C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches/Module_RegF_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/inesh/Documents/CSD-Project/SIMD/FPGA-processor-design/src/testbenches
R6
n@module_@reg@f_tb
