#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c619800 .scope module, "tb" "tb" 2 6;
 .timescale 0 0;
v0x13c6354c0_0 .var "clk", 0 0;
v0x13c635580_0 .var "ena", 0 0;
v0x13c635610_0 .var "rst_n", 0 0;
v0x13c6356c0_0 .var "ui_in", 7 0;
v0x13c635770_0 .var "uio_in", 7 0;
L_0x130068010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13c635840_0 .net "uio_oe", 7 0, L_0x130068010;  1 drivers
L_0x130068058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13c6358f0_0 .net "uio_out", 7 0, L_0x130068058;  1 drivers
v0x13c6359a0_0 .net "uo_out", 7 0, L_0x13c635a50;  1 drivers
S_0x13c606e70 .scope module, "dut" "tt_um_user_module" 2 21, 3 11 0, S_0x13c619800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x13c635a50 .functor BUFZ 8, v0x13c634f80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x13c619b30_0 .net "clk", 0 0, v0x13c6354c0_0;  1 drivers
v0x13c634e50_0 .net "ena", 0 0, v0x13c635580_0;  1 drivers
v0x13c634ef0_0 .net "rst_n", 0 0, v0x13c635610_0;  1 drivers
v0x13c634f80_0 .var "shift_reg", 7 0;
v0x13c635030_0 .net "ui_in", 7 0, v0x13c6356c0_0;  1 drivers
v0x13c635120_0 .net "uio_in", 7 0, v0x13c635770_0;  1 drivers
v0x13c6351d0_0 .net "uio_oe", 7 0, L_0x130068010;  alias, 1 drivers
v0x13c635280_0 .net "uio_out", 7 0, L_0x130068058;  alias, 1 drivers
v0x13c635330_0 .net "uo_out", 7 0, L_0x13c635a50;  alias, 1 drivers
E_0x13c607800/0 .event negedge, v0x13c634ef0_0;
E_0x13c607800/1 .event posedge, v0x13c619b30_0;
E_0x13c607800 .event/or E_0x13c607800/0, E_0x13c607800/1;
    .scope S_0x13c606e70;
T_0 ;
    %wait E_0x13c607800;
    %load/vec4 v0x13c634ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13c634f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13c634f80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13c634f80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x13c635030_0;
    %parti/s 1, 0, 2;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13c634f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c619800;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c6354c0_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x13c6354c0_0;
    %inv;
    %store/vec4 v0x13c6354c0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x13c619800;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635580_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13c6356c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13c635770_0, 0, 8;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 51 "$display", "=== Circular Shift Register Test ===" {0 0 0};
    %vpi_call 2 52 "$display", "After reset: Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %vpi_call 2 53 "$display", "\000" {0 0 0};
    %vpi_call 2 56 "$display", "Test 1: Testing circular wrapping - injecting 1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 59 "$display", "Cycle 1: Input=1, Q[7:0] = %b (expected: 00000001)", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 63 "$display", "Cycle 2: Input=0, Q[7:0] = %b (expected: 00000010)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 66 "$display", "Cycle 3: Input=0, Q[7:0] = %b (expected: 00000100)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 69 "$display", "Cycle 4: Input=0, Q[7:0] = %b (expected: 00001000)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 72 "$display", "Cycle 5: Input=0, Q[7:0] = %b (expected: 00010000)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 75 "$display", "Cycle 6: Input=0, Q[7:0] = %b (expected: 00100000)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 78 "$display", "Cycle 7: Input=0, Q[7:0] = %b (expected: 01000000)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 81 "$display", "Cycle 8: Input=0, Q[7:0] = %b (expected: 10000000)", v0x13c6359a0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 85 "$display", "Cycle 9: Input=0, Q[7:0] = %b (expected: 00000001 - bit 7 wrapped!)", v0x13c6359a0_0 {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 87 "$display", "PASS: Bit 7 wrapped to bit 0!" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 89 "$display", "FAIL: Expected wrap, got %b", v0x13c6359a0_0 {0 0 0};
T_2.1 ;
    %delay 20, 0;
    %vpi_call 2 93 "$display", "Cycle 10: Input=0, Q[7:0] = %b (expected: 00000010)", v0x13c6359a0_0 {0 0 0};
    %vpi_call 2 94 "$display", "\000" {0 0 0};
    %vpi_call 2 97 "$display", "Test 2: Testing multiple wraps" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 106 "$display", "Cycle 1: Input=1, Q[7:0] = %b (bit at position 0)", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 140, 0;
    %vpi_call 2 111 "$display", "After 7 more shifts: Q[7:0] = %b (should be at bit 7: 10000000)", v0x13c6359a0_0 {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 128, 0, 8;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 113 "$display", "PASS: Bit reached position 7" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 115 "$display", "FAIL: Expected 10000000, got %b", v0x13c6359a0_0 {0 0 0};
T_2.3 ;
    %delay 20, 0;
    %vpi_call 2 120 "$display", "After wrap: Q[7:0] = %b (should be 00000001 - wrapped to position 0)", v0x13c6359a0_0 {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 2 122 "$display", "PASS: Bit wrapped to position 0" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 124 "$display", "FAIL: Expected 00000001, got %b", v0x13c6359a0_0 {0 0 0};
T_2.5 ;
    %delay 140, 0;
    %vpi_call 2 129 "$display", "After 7 more shifts: Q[7:0] = %b (should be at bit 7: 10000000 again)", v0x13c6359a0_0 {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 128, 0, 8;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 2 131 "$display", "PASS: Bit reached position 7 again" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 133 "$display", "FAIL: Expected 10000000, got %b", v0x13c6359a0_0 {0 0 0};
T_2.7 ;
    %delay 20, 0;
    %vpi_call 2 137 "$display", "After second wrap: Q[7:0] = %b (should be 00000001 - wrapped again)", v0x13c6359a0_0 {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 2 139 "$display", "PASS: Bit wrapped to position 0 again" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 141 "$display", "FAIL: Expected 00000001, got %b", v0x13c6359a0_0 {0 0 0};
T_2.9 ;
    %vpi_call 2 143 "$display", "\000" {0 0 0};
    %vpi_call 2 146 "$display", "Test 3: Shifting in pattern 10110110" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 154 "$display", "Cycle 1: Input=1, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 158 "$display", "Cycle 2: Input=0, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 162 "$display", "Cycle 3: Input=1, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 166 "$display", "Cycle 4: Input=1, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 170 "$display", "Cycle 5: Input=0, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 174 "$display", "Cycle 6: Input=1, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 178 "$display", "Cycle 7: Input=1, Q[7:0] = %b", v0x13c6359a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c6356c0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 182 "$display", "Cycle 8: Input=0, Q[7:0] = %b (expected: 10110110)", v0x13c6359a0_0 {0 0 0};
    %vpi_call 2 183 "$display", "Expected pattern: 10110110" {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 182, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 187 "$display", "PASS: Pattern matches expected value!" {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 189 "$display", "FAIL: Pattern mismatch! Expected 10110110, got %b", v0x13c6359a0_0 {0 0 0};
T_2.11 ;
    %vpi_call 2 191 "$display", "\000" {0 0 0};
    %vpi_call 2 194 "$display", "Test 4: Testing reset functionality" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c635610_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 197 "$display", "After reset: Q[7:0] = %b (expected: 00000000)", v0x13c6359a0_0 {0 0 0};
    %load/vec4 v0x13c6359a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.12, 4;
    %vpi_call 2 199 "$display", "PASS: Reset works correctly!" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 201 "$display", "FAIL: Reset failed! Expected 00000000, got %b", v0x13c6359a0_0 {0 0 0};
T_2.13 ;
    %delay 100, 0;
    %vpi_call 2 205 "$display", "\000" {0 0 0};
    %vpi_call 2 206 "$display", "=== Simulation complete ===" {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x13c619800;
T_3 ;
    %vpi_call 2 212 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 213 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13c619800 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "../src/tt_um_user_module.v";
