INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ayber/lab5/lab5.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ayber/lab5/lab5.srcs/sources_1/new/modulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ayber/lab5/lab5.srcs/sources_1/new/ortakmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ortakmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ayber/lab5/lab5.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
