Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 16:22:52 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fourbitsub_timing_summary_routed.rpt -pb fourbitsub_timing_summary_routed.pb -rpx fourbitsub_timing_summary_routed.rpx -warn_on_violation
| Design       : fourbitsub
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.988ns  (logic 5.359ns (53.657%)  route 4.629ns (46.343%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  X_IBUF[0]_inst/O
                         net (fo=4, routed)           1.661     3.183    X_IBUF[0]
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.307 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.059     4.366    C2
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.124     4.490 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.909     6.399    S_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.589     9.988 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.988    S[3]
    V5                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.951ns  (logic 5.567ns (55.948%)  route 4.384ns (44.052%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  X_IBUF[0]_inst/O
                         net (fo=4, routed)           1.661     3.183    X_IBUF[0]
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.307 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.059     4.366    C2
    SLICE_X85Y85         LUT3 (Prop_lut3_I0_O)        0.150     4.516 r  C_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     6.180    C_OBUF
    W1                   OBUF (Prop_obuf_I_O)         3.771     9.951 r  C_OBUF_inst/O
                         net (fo=0)                   0.000     9.951    C
    W1                                                                r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 5.219ns (56.949%)  route 3.945ns (43.051%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  X_IBUF[1]_inst/O
                         net (fo=3, routed)           1.833     3.344    X_IBUF[1]
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.113     5.581    S_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.584     9.165 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.165    S[2]
    V4                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.081ns  (logic 5.199ns (57.253%)  route 3.882ns (42.747%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  X_IBUF[1]_inst/O
                         net (fo=3, routed)           1.831     3.342    X_IBUF[1]
    SLICE_X85Y75         LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.051     5.518    S_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         3.564     9.081 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.081    S[1]
    V1                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.974ns  (logic 5.427ns (60.475%)  route 3.547ns (39.525%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  X_IBUF[0]_inst/O
                         net (fo=4, routed)           1.428     2.950    X_IBUF[0]
    SLICE_X85Y75         LUT2 (Prop_lut2_I0_O)        0.150     3.100 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.119     5.219    S_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.754     8.974 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.974    S[0]
    U5                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.593ns (63.294%)  route 0.924ns (36.706%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    AA6                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Y_IBUF[0]_inst/O
                         net (fo=4, routed)           0.424     0.708    Y_IBUF[0]
    SLICE_X85Y75         LUT4 (Prop_lut4_I0_O)        0.045     0.753 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.253    S_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         1.264     2.518 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.518    S[1]
    V1                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.613ns (62.849%)  route 0.954ns (37.151%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    AA6                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Y_IBUF[0]_inst/O
                         net (fo=4, routed)           0.425     0.709    Y_IBUF[0]
    SLICE_X85Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.754 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.283    S_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.284     2.567 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.567    S[2]
    V4                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.647ns (63.358%)  route 0.953ns (36.642%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    AA6                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Y_IBUF[0]_inst/O
                         net (fo=4, routed)           0.424     0.708    Y_IBUF[0]
    SLICE_X85Y75         LUT2 (Prop_lut2_I1_O)        0.048     0.756 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.285    S_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.315     2.600 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.600    S[0]
    U5                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.663ns (62.881%)  route 0.982ns (37.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  X_IBUF[3]_inst/O
                         net (fo=2, routed)           0.647     0.937    X_IBUF[3]
    SLICE_X85Y85         LUT3 (Prop_lut3_I2_O)        0.042     0.979 r  C_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     1.314    C_OBUF
    W1                   OBUF (Prop_obuf_I_O)         1.331     2.645 r  C_OBUF_inst/O
                         net (fo=0)                   0.000     2.645    C
    W1                                                                r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.624ns (59.903%)  route 1.087ns (40.097%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  X_IBUF[3]_inst/O
                         net (fo=2, routed)           0.647     0.937    X_IBUF[3]
    SLICE_X85Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.982 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.422    S_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.289     2.711 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.711    S[3]
    V5                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------





