library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity question_9 is 
       port(x1,x2,x3 : in std_logic;
            f: out std_logic);
end entity;
architecture arch of question_9 is
signal result : std_logic;
begin 
result <= not(x2) or ( x1 xor x2);
f<=result;
end arch;

