<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Literature references &mdash; YosysHQ Yosys  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css" />
      <link rel="stylesheet" type="text/css" href="_static/yosyshq.css" />
      <link rel="stylesheet" type="text/css" href="_static/custom.css" />

  
    <link rel="shortcut icon" href="_static/favico.png"/>
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Command line reference" href="cmd_ref.html" />
    <link rel="prev" title="012: Converting Verilog to BTOR page" href="appendix/APPNOTE_012_Verilog_to_BTOR.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            YosysHQ Yosys
              <img src="_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Manual</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Intro.html">1. Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Basics.html">2. Basic principles</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Approach.html">3. Approach</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Overview.html">4. Implementation overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_CellLib.html">5. Internal cell library</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Prog.html">6. Programming Yosys extensions</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Verilog.html">7. The Verilog and AST frontends</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Optimize.html">8. Optimizations</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Techmap.html">9. Technology mapping</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Memorymap.html">10. Memory mapping</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="appendix/CHAPTER_Auxlibs.html">Auxiliary libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="appendix/CHAPTER_Auxprogs.html">Auxiliary programs</a></li>
<li class="toctree-l1"><a class="reference internal" href="appendix/CHAPTER_TextRtlil.html">RTLIL text representation</a></li>
<li class="toctree-l1"><a class="reference internal" href="appendix/APPNOTE_010_Verilog_to_BLIF.html">010: Converting Verilog to BLIF page</a></li>
<li class="toctree-l1"><a class="reference internal" href="appendix/APPNOTE_011_Design_Investigation.html">011: Interactive design investigation page</a></li>
<li class="toctree-l1"><a class="reference internal" href="appendix/APPNOTE_012_Verilog_to_BTOR.html">012: Converting Verilog to BTOR page</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Literature references</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="cmd_ref.html">Command line reference</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">YosysHQ Yosys</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Literature references</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/bib.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="literature-references">
<h1>Literature references<a class="headerlink" href="#literature-references" title="Permalink to this heading"></a></h1>
<p class="rubric">Bibliography</p>
</section>
<div class="docutils container" id="id1">
<dl class="citation">
<dt class="label" id="id16"><span class="brackets">ASU86</span></dt>
<dd><p>Alfred V. Aho, Ravi Sethi, and Jeffrey D. Ullman. <em>Compilers: principles, techniques, and tools</em>. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 1986. ISBN 0-201-10088-6.</p>
</dd>
<dt class="label" id="id12"><span class="brackets">A+02</span></dt>
<dd><p>IEEE Standards Association and others. Ieee standard for verilog register transfer level synthesis. <em>IEEE Std 1364.1-2002</em>, 2002. <a class="reference external" href="https://doi.org/10.1109/IEEESTD.2002.94220">doi:10.1109/IEEESTD.2002.94220</a>.</p>
</dd>
<dt class="label" id="id14"><span class="brackets">A+04</span></dt>
<dd><p>IEEE Standards Association and others. Ieee standard for vhdl register transfer level (rtl) synthesis. <em>IEEE Std 1076.6-2004 (Revision of IEEE Std 1076.6-1999)</em>, 2004. <a class="reference external" href="https://doi.org/10.1109/IEEESTD.2004.94802">doi:10.1109/IEEESTD.2004.94802</a>.</p>
</dd>
<dt class="label" id="id11"><span class="brackets">A+06</span></dt>
<dd><p>IEEE Standards Association and others. Ieee standard for verilog hardware description language. <em>IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)</em>, 2006. <a class="reference external" href="https://doi.org/10.1109/IEEESTD.2006.99495">doi:10.1109/IEEESTD.2006.99495</a>.</p>
</dd>
<dt class="label" id="id13"><span class="brackets">A+09</span></dt>
<dd><p>IEEE Standards Association and others. Ieee standard vhdl language reference manual. <em>IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)</em>, 26 2009. <a class="reference external" href="https://doi.org/10.1109/IEEESTD.2009.4772740">doi:10.1109/IEEESTD.2009.4772740</a>.</p>
</dd>
<dt class="label" id="id15"><span class="brackets">A+10</span></dt>
<dd><p>IEEE Standards Association and others. Ieee standard for ip-xact, standard structure for packaging, integrating, and reusing ip within tools flows. <em>IEEE Std 1685-2009</em>, pages C1–360, 2010. <a class="reference external" href="https://doi.org/10.1109/IEEESTD.2010.5417309">doi:10.1109/IEEESTD.2010.5417309</a>.</p>
</dd>
<dt class="label" id="id20"><span class="brackets">BHSV90</span></dt>
<dd><p>R.K. Brayton, G.D. Hachtel, and A.L. Sangiovanni-Vincentelli. Multilevel logic synthesis. <em>Proceedings of the IEEE</em>, 78(2):264–300, 1990. <a class="reference external" href="https://doi.org/10.1109/5.52213">doi:10.1109/5.52213</a>.</p>
</dd>
<dt class="label" id="id23"><span class="brackets">BBL08</span></dt>
<dd><p>Robert Brummayer, Armin Biere, and Florian Lonsing. Btor: bit-precise modelling of word-level problems for model checking. In <em>Proceedings of the joint workshops of the 6th international workshop on satisfiability modulo theories and 1st international workshop on bit-precise reasoning</em>, 33–38. 2008.</p>
</dd>
<dt class="label" id="id17"><span class="brackets">CI00</span></dt>
<dd><p>Clifford E. Cummings and Sunburst Design Inc. Nonblocking assignments in verilog synthesis, coding styles that kill. In <em>SNUG (Synopsys Users Group) 2000 User Papers, section-MC1 (1 st paper</em>. 2000.</p>
</dd>
<dt class="label" id="id22"><span class="brackets">EenSorensson03</span></dt>
<dd><p>Niklas Eén and Niklas Sörensson. Temporal induction by incremental sat solving. <em>Electronic Notes in Theoretical Computer Science</em>, 89(4):543–560, 2003.</p>
</dd>
<dt class="label" id="id3"><span class="brackets">GW13</span></dt>
<dd><p>Johann Glaser and C. Wolf. Methodology and example-driven interconnect synthesis for designing heterogeneous coarse-grain reconfigurable architectures. In Jan Haase, editor, <em>Advances in Models, Methods, and Tools for Complex Chip Design — Selected contributions from FDL'12</em>. Springer, 2013.</p>
</dd>
<dt class="label" id="id10"><span class="brackets">HS96</span></dt>
<dd><p>G D Hachtel and F Somenzi. Logic synthesis and verification algorithms. 1996.</p>
</dd>
<dt class="label" id="id6"><span class="brackets">LHBB85</span></dt>
<dd><p>Kyu Y. Lee, Michael Holley, Mary Bailey, and Walter Bright. A high-level design language for programmable logic devices. <em>VLSI Design (Manhasset NY: CPM Publications)</em>, pages 50–62, June 1985.</p>
</dd>
<dt class="label" id="id19"><span class="brackets">STGR10</span></dt>
<dd><p>Yiqiong Shi, Chan Wai Ting, Bah-Hwee Gwee, and Ye Ren. A highly efficient method for extracting fsms from flattened gate-level netlist. In <em>Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on</em>, 2610–2613. 2010. <a class="reference external" href="https://doi.org/10.1109/ISCAS.2010.5537093">doi:10.1109/ISCAS.2010.5537093</a>.</p>
</dd>
<dt class="label" id="id21"><span class="brackets">Ull76</span></dt>
<dd><p>J. R. Ullmann. An algorithm for subgraph isomorphism. <em>J. ACM</em>, 23(1):31–42, January 1976. <a class="reference external" href="https://doi.org/10.1145/321921.321925">doi:10.1145/321921.321925</a>.</p>
</dd>
<dt class="label" id="id4"><span class="brackets">Wol13</span></dt>
<dd><p>C. Wolf. Design and implementation of the yosys open synthesis suite. Bachelor Thesis, Vienna University of Technology, 2013.</p>
</dd>
<dt class="label" id="id2"><span class="brackets">WGS+12</span></dt>
<dd><p>C. Wolf, Johann Glaser, Florian Schupfer, Jan Haase, and Christoph Grimm. Example-driven interconnect synthesis for heterogeneous coarse-grain reconfigurable logic. In <em>FDL Proceeding of the 2012 Forum on Specification and Design Languages</em>, 194–201. 2012.</p>
</dd>
</dl>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="appendix/APPNOTE_012_Verilog_to_BTOR.html" class="btn btn-neutral float-left" title="012: Converting Verilog to BTOR page" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="cmd_ref.html" class="btn btn-neutral float-right" title="Command line reference" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022 YosysHQ GmbH.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>