Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Sat Oct  7 19:53:09 2017
| Host              : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1156 register/latch pins with no clock driven by root clock pin: design_1_i/top_wrapper_0/inst/t1/clk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.416        0.000                      0                   21        0.063        0.000                      0                   21        0.666        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
default_sysclk_300_clk_p         {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk_300_clk_p                                                                                                                                                           0.666        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        8.416        0.000                      0                   21        0.063        0.000                      0                   21        4.019        0.000                       0                    17  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.364ns (27.003%)  route 0.984ns (72.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 9.076 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.706ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.484     0.735    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.126     9.076    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                         clock pessimism              0.233     9.309    
                         clock uncertainty           -0.074     9.235    
    SLICE_X40Y219        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.151    design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.364ns (27.003%)  route 0.984ns (72.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.923ns = ( 9.076 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.706ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.484     0.735    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.126     9.076    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                         clock pessimism              0.233     9.309    
                         clock uncertainty           -0.074     9.235    
    SLICE_X40Y219        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     9.153    design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.364ns (29.379%)  route 0.875ns (70.621%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 9.080 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.706ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.375     0.626    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.130     9.080    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                         clock pessimism              0.249     9.329    
                         clock uncertainty           -0.074     9.256    
    SLICE_X40Y218        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     9.173    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.364ns (29.450%)  route 0.872ns (70.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 9.080 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.706ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.372     0.623    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.130     9.080    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
                         clock pessimism              0.249     9.329    
                         clock uncertainty           -0.074     9.256    
    SLICE_X41Y218        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     9.173    design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.364ns (29.450%)  route 0.872ns (70.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 9.080 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.130ns (routing 0.706ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.372     0.623    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.130     9.080    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                         clock pessimism              0.249     9.329    
                         clock uncertainty           -0.074     9.256    
    SLICE_X41Y218        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     9.173    design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.364ns (29.237%)  route 0.881ns (70.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.706ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.381     0.632    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.131     9.081    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                         clock pessimism              0.301     9.383    
                         clock uncertainty           -0.074     9.309    
    SLICE_X40Y218        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.225    design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.364ns (29.237%)  route 0.881ns (70.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.706ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.381     0.632    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.131     9.081    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
                         clock pessimism              0.301     9.383    
                         clock uncertainty           -0.074     9.309    
    SLICE_X40Y218        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     9.225    design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.593ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.364ns (29.237%)  route 0.881ns (70.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.706ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.381     0.632    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.131     9.081    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                         clock pessimism              0.301     9.383    
                         clock uncertainty           -0.074     9.309    
    SLICE_X40Y218        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     9.225    design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.593    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.364ns (29.237%)  route 0.881ns (70.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.706ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.381     0.632    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.131     9.081    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                         clock pessimism              0.301     9.383    
                         clock uncertainty           -0.074     9.309    
    SLICE_X40Y218        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     9.227    design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.364ns (29.237%)  route 0.881ns (70.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.400ns (routing 0.767ns, distribution 1.633ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.706ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.499 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.096    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.400    -0.613    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.499 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.263    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X40Y218        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178    -0.085 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.264     0.179    design_1_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X40Y218        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     0.251 r  design_1_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.381     0.632    design_1_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.616     6.530 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.950 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          2.131     9.081    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                         clock pessimism              0.301     9.383    
                         clock uncertainty           -0.074     9.309    
    SLICE_X40Y218        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082     9.227    design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  8.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.065ns (52.419%)  route 0.059ns (47.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.050ns (routing 0.350ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.387ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.050    -0.529    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.480 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.044    -0.436    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X40Y218        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.016    -0.420 r  design_1_i/top_wrapper_0/inst/t1/clk2[5]_i_1/O
                         net (fo=1, routed)           0.015    -0.405    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[5]
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.229    -0.635    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
                         clock pessimism              0.112    -0.524    
    SLICE_X40Y218        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.468    design_1_i/top_wrapper_0/inst/t1/clk2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.094ns (59.873%)  route 0.063ns (40.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      1.049ns (routing 0.350ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.387ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.049    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.482 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.047    -0.435    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X40Y218        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.046    -0.389 r  design_1_i/top_wrapper_0/inst/t1/clk2[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.373    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[1]
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.229    -0.635    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                         clock pessimism              0.142    -0.493    
    SLICE_X40Y218        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.437    design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.050ns (routing 0.350ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.387ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.050    -0.529    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.481 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/Q
                         net (fo=5, routed)           0.038    -0.443    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[6]
    SLICE_X40Y218        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030    -0.413 r  design_1_i/top_wrapper_0/inst/t1/clk2[6]_i_1/O
                         net (fo=1, routed)           0.016    -0.397    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[6]
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.229    -0.635    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                         clock pessimism              0.112    -0.524    
    SLICE_X40Y218        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.468    design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.105ns (64.024%)  route 0.059ns (35.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      1.049ns (routing 0.350ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.387ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.049    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.482 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.047    -0.435    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X40Y218        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057    -0.378 r  design_1_i/top_wrapper_0/inst/t1/clk2[2]_i_1/O
                         net (fo=1, routed)           0.012    -0.366    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[2]
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.229    -0.635    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                         clock pessimism              0.142    -0.493    
    SLICE_X40Y218        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.437    design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.087ns (65.414%)  route 0.046ns (34.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.047ns (routing 0.350ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.387ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.047    -0.532    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y218        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.484 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/Q
                         net (fo=4, routed)           0.034    -0.450    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[4]
    SLICE_X41Y218        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.039    -0.411 r  design_1_i/top_wrapper_0/inst/t1/clk2[4]_i_1/O
                         net (fo=1, routed)           0.012    -0.399    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[4]
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.225    -0.639    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                         clock pessimism              0.112    -0.528    
    SLICE_X41Y218        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.472    design_1_i/top_wrapper_0/inst/t1/clk2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.086ns (63.704%)  route 0.049ns (36.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.050ns (routing 0.350ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.387ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.050    -0.529    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.481 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/Q
                         net (fo=5, routed)           0.038    -0.443    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[6]
    SLICE_X40Y218        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.038    -0.405 r  design_1_i/top_wrapper_0/inst/t1/clk2[7]_i_1/O
                         net (fo=1, routed)           0.011    -0.394    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[7]
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.229    -0.635    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                         clock pessimism              0.112    -0.524    
    SLICE_X40Y218        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056    -0.468    design_1_i/top_wrapper_0/inst/t1/clk2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.116ns
  Clock Net Delay (Source):      1.047ns (routing 0.350ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.387ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.047    -0.532    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y219        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.483 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/Q
                         net (fo=2, routed)           0.039    -0.444    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[9]
    SLICE_X40Y219        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.040    -0.404 r  design_1_i/top_wrapper_0/inst/t1/clk2[9]_i_1/O
                         net (fo=1, routed)           0.012    -0.392    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[9]
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.222    -0.642    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                         clock pessimism              0.116    -0.527    
    SLICE_X40Y219        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.471    design_1_i/top_wrapper_0/inst/t1/clk2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.088ns (59.864%)  route 0.059ns (40.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.049ns (routing 0.350ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.387ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.049    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.482 f  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.047    -0.435    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X40Y218        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.040    -0.395 r  design_1_i/top_wrapper_0/inst/t1/clk2[0]_i_1/O
                         net (fo=1, routed)           0.012    -0.383    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[0]
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.227    -0.637    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                         clock pessimism              0.112    -0.526    
    SLICE_X40Y218        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.470    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.093ns (50.543%)  route 0.091ns (49.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      1.049ns (routing 0.350ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.387ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.049    -0.530    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.482 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.075    -0.407    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X41Y218        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045    -0.362 r  design_1_i/top_wrapper_0/inst/t1/clk2[3]_i_1/O
                         net (fo=1, routed)           0.016    -0.346    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[3]
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.225    -0.639    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X41Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
                         clock pessimism              0.142    -0.497    
    SLICE_X41Y218        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.441    design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.102ns (41.803%)  route 0.142ns (58.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      1.050ns (routing 0.350ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.387ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.401    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.606    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.579 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.050    -0.529    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y218        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.481 r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[6]/Q
                         net (fo=5, routed)           0.126    -0.355    design_1_i/top_wrapper_0/inst/t1/clk2_reg__0[6]
    SLICE_X40Y219        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.054    -0.301 r  design_1_i/top_wrapper_0/inst/t1/clk2[8]_i_1/O
                         net (fo=1, routed)           0.016    -0.285    design_1_i/top_wrapper_0/inst/t1/p_0_in__0[8]
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.060    -2.103 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.895    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.864 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.222    -0.642    design_1_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y219        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                         clock pessimism              0.153    -0.489    
    SLICE_X40Y219        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.433    design_1_i/top_wrapper_0/inst/t1/clk2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         9.999       8.038      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         9.999       8.038      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         9.999       8.620      BUFGCE_X0Y38     design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X41Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.019      RAMB36_X4Y48     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y47     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X40Y218    design_1_i/top_wrapper_0/inst/t1/clk2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X0Y44     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



