Classic Timing Analyzer report for atividade1
Sun Apr 16 12:28:55 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                          ; To                                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.913 ns                                      ; UC:uni_c|ALUSrcA                                                                                                              ; alu_result[20]                                                                                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; UC:uni_c|state.RTYPE                                                                                                          ; UC:uni_c|ALUSrcB[0]                                                                                  ; clk        ; clk      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                               ;                                                                                                      ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                          ; To                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 238.61 MHz ( period = 4.191 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A   ; 238.83 MHz ( period = 4.187 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; 239.87 MHz ( period = 4.169 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; 259.13 MHz ( period = 3.859 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; 260.35 MHz ( period = 3.841 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; 264.69 MHz ( period = 3.778 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[9]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; 264.97 MHz ( period = 3.774 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[13]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[9]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[13]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg0 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg1 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg0 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg1 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg0 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg1 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg0 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg1 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg0 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg1 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg0 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg1 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[5]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; 318.57 MHz ( period = 3.139 ns )               ; UC:uni_c|ALUSrcA                                                                                                              ; Registrador:PC|Saida[2]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_datain_reg0  ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_datain_reg1  ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_datain_reg2  ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_datain_reg3  ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_datain_reg4  ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_datain_reg5  ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 344.35 MHz ( period = 2.904 ns )               ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 346.86 MHz ( period = 2.883 ns )               ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.668 ns                ;
; N/A   ; 352.49 MHz ( period = 2.837 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[5]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.510 ns                ;
; N/A   ; 353.36 MHz ( period = 2.830 ns )               ; UC:uni_c|ALUSrcB[0]                                                                                                           ; Registrador:PC|Saida[2]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.503 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; Instr_Reg:IR|Instr31_26[1]                                                                                                    ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; Registrador:PC|Saida[9]                                                                                                       ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; 394.79 MHz ( period = 2.533 ns )               ; Registrador:PC|Saida[9]                                                                                                       ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A   ; 397.30 MHz ( period = 2.517 ns )               ; Registrador:PC|Saida[21]                                                                                                      ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; Registrador:PC|Saida[21]                                                                                                      ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.299 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; Registrador:PC|Saida[13]                                                                                                      ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns )               ; Registrador:PC|Saida[13]                                                                                                      ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 401.45 MHz ( period = 2.491 ns )               ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[9]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; 402.09 MHz ( period = 2.487 ns )               ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[13]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.273 ns                ;
; N/A   ; 404.04 MHz ( period = 2.475 ns )               ; Instr_Reg:IR|Instr31_26[0]                                                                                                    ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; 408.83 MHz ( period = 2.446 ns )               ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns )               ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; 410.68 MHz ( period = 2.435 ns )               ; Instr_Reg:IR|Instr31_26[5]                                                                                                    ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.54 MHz ( period = 2.424 ns )               ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A   ; 418.41 MHz ( period = 2.390 ns )               ; Instr_Reg:IR|Instr31_26[4]                                                                                                    ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[2]                                                                                                    ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 0.940 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; UC:uni_c|state.FETCH                                                                                                          ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[3]                                                                                                    ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]                          ; Instr_Reg:IR|Instr31_26[0]                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[9]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[13]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]                          ; Instr_Reg:IR|Instr31_26[3]                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[5]                                                                                                    ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[4]                                                                                                    ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Registrador:PC|Saida[5]                                                                                                       ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Registrador:PC|Saida[5]                                                                                                       ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Registrador:PC|Saida[5]                                                                                                       ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[0]                                                                                                    ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Registrador:PC|Saida[2]                                                                                                       ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Registrador:PC|Saida[2]                                                                                                       ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Registrador:PC|Saida[2]                                                                                                       ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a2~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]                          ; Instr_Reg:IR|Instr31_26[5]                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[17]                                                                                                      ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[17]                                                                                                      ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]                          ; Instr_Reg:IR|Instr31_26[4]                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]                          ; Instr_Reg:IR|Instr31_26[1]                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]                          ; Instr_Reg:IR|Instr31_26[2]                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[9]                                                                                                       ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[9]                                                                                                       ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[2]                                                                                                    ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; UC:uni_c|state.RTYPE                                                                                                          ; UC:uni_c|state.RTYPE_CONT                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[3]                                                                                                    ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.375 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[13]                                                                                                      ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.277 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[13]                                                                                                      ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Instr_Reg:IR|Instr31_26[1]                                                                                                    ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[2]                                                                                                       ; Registrador:PC|Saida[2]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[5]                                                                                                       ; Registrador:PC|Saida[5]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; UC:uni_c|state.DECODE                                                                                                         ; UC:uni_c|state.DECODE                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; UC:uni_c|state.RTYPE_CONT                                                                                                     ; UC:uni_c|state.RTYPE_CONT                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[9]                                                                                                       ; Registrador:PC|Saida[9]                                                                                                       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[13]                                                                                                      ; Registrador:PC|Saida[13]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[17]                                                                                                      ; Registrador:PC|Saida[17]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[21]                                                                                                      ; Registrador:PC|Saida[21]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[25]                                                                                                      ; Registrador:PC|Saida[25]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Registrador:PC|Saida[29]                                                                                                      ; Registrador:PC|Saida[29]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; UC:uni_c|state.DECODE                                                                                                         ; UC:uni_c|state.RTYPE                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                    ;
+------------------------------------------+-----------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; UC:uni_c|state.RTYPE  ; UC:uni_c|ALUSrcB[0]  ; clk        ; clk      ; None                       ; None                       ; 0.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; UC:uni_c|state.RTYPE  ; UC:uni_c|ALUSrcA     ; clk        ; clk      ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; UC:uni_c|state.DECODE ; UC:uni_c|state.RTYPE ; clk        ; clk      ; None                       ; None                       ; 0.997 ns                 ;
+------------------------------------------+-----------------------+----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To             ; From Clock ;
+-------+--------------+------------+--------------------------+----------------+------------+
; N/A   ; None         ; 10.913 ns  ; UC:uni_c|ALUSrcA         ; alu_result[20] ; clk        ;
; N/A   ; None         ; 10.898 ns  ; UC:uni_c|ALUSrcA         ; alu_result[31] ; clk        ;
; N/A   ; None         ; 10.897 ns  ; UC:uni_c|ALUSrcA         ; alu_result[19] ; clk        ;
; N/A   ; None         ; 10.895 ns  ; UC:uni_c|ALUSrcA         ; alu_result[29] ; clk        ;
; N/A   ; None         ; 10.893 ns  ; UC:uni_c|ALUSrcA         ; alu_result[30] ; clk        ;
; N/A   ; None         ; 10.890 ns  ; UC:uni_c|ALUSrcA         ; alu_result[22] ; clk        ;
; N/A   ; None         ; 10.890 ns  ; UC:uni_c|ALUSrcA         ; alu_result[21] ; clk        ;
; N/A   ; None         ; 10.844 ns  ; UC:uni_c|ALUSrcA         ; alu_result[18] ; clk        ;
; N/A   ; None         ; 10.814 ns  ; UC:uni_c|ALUSrcA         ; alu_result[17] ; clk        ;
; N/A   ; None         ; 10.688 ns  ; UC:uni_c|ALUSrcA         ; alu_result[13] ; clk        ;
; N/A   ; None         ; 10.649 ns  ; UC:uni_c|ALUSrcA         ; alu_result[14] ; clk        ;
; N/A   ; None         ; 10.606 ns  ; UC:uni_c|ALUSrcA         ; alu_result[28] ; clk        ;
; N/A   ; None         ; 10.586 ns  ; UC:uni_c|ALUSrcA         ; alu_result[25] ; clk        ;
; N/A   ; None         ; 10.585 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[20] ; clk        ;
; N/A   ; None         ; 10.571 ns  ; UC:uni_c|ALUSrcA         ; alu_result[26] ; clk        ;
; N/A   ; None         ; 10.570 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[31] ; clk        ;
; N/A   ; None         ; 10.570 ns  ; UC:uni_c|ALUSrcA         ; alu_result[24] ; clk        ;
; N/A   ; None         ; 10.570 ns  ; UC:uni_c|ALUSrcA         ; alu_result[23] ; clk        ;
; N/A   ; None         ; 10.569 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[19] ; clk        ;
; N/A   ; None         ; 10.567 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[29] ; clk        ;
; N/A   ; None         ; 10.565 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[30] ; clk        ;
; N/A   ; None         ; 10.562 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[22] ; clk        ;
; N/A   ; None         ; 10.562 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[21] ; clk        ;
; N/A   ; None         ; 10.552 ns  ; UC:uni_c|ALUSrcA         ; alu_result[16] ; clk        ;
; N/A   ; None         ; 10.552 ns  ; UC:uni_c|ALUSrcA         ; alu_result[15] ; clk        ;
; N/A   ; None         ; 10.551 ns  ; UC:uni_c|ALUSrcA         ; alu_result[27] ; clk        ;
; N/A   ; None         ; 10.516 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[18] ; clk        ;
; N/A   ; None         ; 10.486 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[17] ; clk        ;
; N/A   ; None         ; 10.360 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[13] ; clk        ;
; N/A   ; None         ; 10.321 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[14] ; clk        ;
; N/A   ; None         ; 10.278 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[28] ; clk        ;
; N/A   ; None         ; 10.258 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[25] ; clk        ;
; N/A   ; None         ; 10.243 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[26] ; clk        ;
; N/A   ; None         ; 10.242 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[24] ; clk        ;
; N/A   ; None         ; 10.242 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[23] ; clk        ;
; N/A   ; None         ; 10.224 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[16] ; clk        ;
; N/A   ; None         ; 10.224 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[15] ; clk        ;
; N/A   ; None         ; 10.223 ns  ; UC:uni_c|ALUSrcB[0]      ; alu_result[27] ; clk        ;
; N/A   ; None         ; 10.186 ns  ; UC:uni_c|ALUSrcA         ; alu_result[12] ; clk        ;
; N/A   ; None         ; 10.186 ns  ; UC:uni_c|ALUSrcA         ; alu_result[11] ; clk        ;
; N/A   ; None         ; 10.184 ns  ; UC:uni_c|ALUSrcA         ; alu_result[10] ; clk        ;
; N/A   ; None         ; 10.160 ns  ; UC:uni_c|ALUSrcA         ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 9.907 ns   ; UC:uni_c|ALUSrcA         ; alu_result[7]  ; clk        ;
; N/A   ; None         ; 9.897 ns   ; UC:uni_c|ALUSrcA         ; alu_result[5]  ; clk        ;
; N/A   ; None         ; 9.883 ns   ; UC:uni_c|ALUSrcA         ; alu_result[6]  ; clk        ;
; N/A   ; None         ; 9.866 ns   ; UC:uni_c|ALUSrcA         ; alu_result[8]  ; clk        ;
; N/A   ; None         ; 9.864 ns   ; UC:uni_c|ALUSrcA         ; alu_result[4]  ; clk        ;
; N/A   ; None         ; 9.858 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[12] ; clk        ;
; N/A   ; None         ; 9.858 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[11] ; clk        ;
; N/A   ; None         ; 9.856 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[10] ; clk        ;
; N/A   ; None         ; 9.839 ns   ; UC:uni_c|ALUSrcA         ; alu_result[2]  ; clk        ;
; N/A   ; None         ; 9.832 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 9.626 ns   ; Registrador:PC|Saida[2]  ; alu_result[20] ; clk        ;
; N/A   ; None         ; 9.611 ns   ; Registrador:PC|Saida[2]  ; alu_result[31] ; clk        ;
; N/A   ; None         ; 9.610 ns   ; Registrador:PC|Saida[2]  ; alu_result[19] ; clk        ;
; N/A   ; None         ; 9.608 ns   ; Registrador:PC|Saida[2]  ; alu_result[29] ; clk        ;
; N/A   ; None         ; 9.606 ns   ; Registrador:PC|Saida[2]  ; alu_result[30] ; clk        ;
; N/A   ; None         ; 9.603 ns   ; Registrador:PC|Saida[2]  ; alu_result[22] ; clk        ;
; N/A   ; None         ; 9.603 ns   ; Registrador:PC|Saida[2]  ; alu_result[21] ; clk        ;
; N/A   ; None         ; 9.593 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[7]  ; clk        ;
; N/A   ; None         ; 9.583 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[5]  ; clk        ;
; N/A   ; None         ; 9.569 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[6]  ; clk        ;
; N/A   ; None         ; 9.557 ns   ; Registrador:PC|Saida[2]  ; alu_result[18] ; clk        ;
; N/A   ; None         ; 9.555 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[4]  ; clk        ;
; N/A   ; None         ; 9.552 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[8]  ; clk        ;
; N/A   ; None         ; 9.530 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[2]  ; clk        ;
; N/A   ; None         ; 9.528 ns   ; UC:uni_c|ALUSrcA         ; alu_result[3]  ; clk        ;
; N/A   ; None         ; 9.527 ns   ; Registrador:PC|Saida[2]  ; alu_result[17] ; clk        ;
; N/A   ; None         ; 9.401 ns   ; Registrador:PC|Saida[2]  ; alu_result[13] ; clk        ;
; N/A   ; None         ; 9.362 ns   ; Registrador:PC|Saida[2]  ; alu_result[14] ; clk        ;
; N/A   ; None         ; 9.319 ns   ; Registrador:PC|Saida[2]  ; alu_result[28] ; clk        ;
; N/A   ; None         ; 9.299 ns   ; Registrador:PC|Saida[2]  ; alu_result[25] ; clk        ;
; N/A   ; None         ; 9.284 ns   ; Registrador:PC|Saida[2]  ; alu_result[26] ; clk        ;
; N/A   ; None         ; 9.283 ns   ; Registrador:PC|Saida[2]  ; alu_result[24] ; clk        ;
; N/A   ; None         ; 9.283 ns   ; Registrador:PC|Saida[2]  ; alu_result[23] ; clk        ;
; N/A   ; None         ; 9.265 ns   ; Registrador:PC|Saida[2]  ; alu_result[16] ; clk        ;
; N/A   ; None         ; 9.265 ns   ; Registrador:PC|Saida[2]  ; alu_result[15] ; clk        ;
; N/A   ; None         ; 9.264 ns   ; Registrador:PC|Saida[2]  ; alu_result[27] ; clk        ;
; N/A   ; None         ; 9.244 ns   ; Registrador:PC|Saida[9]  ; alu_result[31] ; clk        ;
; N/A   ; None         ; 9.241 ns   ; Registrador:PC|Saida[9]  ; alu_result[29] ; clk        ;
; N/A   ; None         ; 9.239 ns   ; Registrador:PC|Saida[9]  ; alu_result[30] ; clk        ;
; N/A   ; None         ; 9.224 ns   ; Registrador:PC|Saida[21] ; alu_result[31] ; clk        ;
; N/A   ; None         ; 9.221 ns   ; Registrador:PC|Saida[21] ; alu_result[29] ; clk        ;
; N/A   ; None         ; 9.219 ns   ; Registrador:PC|Saida[21] ; alu_result[30] ; clk        ;
; N/A   ; None         ; 9.219 ns   ; UC:uni_c|ALUSrcB[0]      ; alu_result[3]  ; clk        ;
; N/A   ; None         ; 9.217 ns   ; Registrador:PC|Saida[13] ; alu_result[31] ; clk        ;
; N/A   ; None         ; 9.214 ns   ; Registrador:PC|Saida[13] ; alu_result[29] ; clk        ;
; N/A   ; None         ; 9.212 ns   ; Registrador:PC|Saida[13] ; alu_result[30] ; clk        ;
; N/A   ; None         ; 9.168 ns   ; Registrador:PC|Saida[5]  ; alu_result[20] ; clk        ;
; N/A   ; None         ; 9.153 ns   ; Registrador:PC|Saida[5]  ; alu_result[31] ; clk        ;
; N/A   ; None         ; 9.152 ns   ; Registrador:PC|Saida[5]  ; alu_result[19] ; clk        ;
; N/A   ; None         ; 9.150 ns   ; Registrador:PC|Saida[5]  ; alu_result[29] ; clk        ;
; N/A   ; None         ; 9.148 ns   ; Registrador:PC|Saida[5]  ; alu_result[30] ; clk        ;
; N/A   ; None         ; 9.145 ns   ; Registrador:PC|Saida[5]  ; alu_result[22] ; clk        ;
; N/A   ; None         ; 9.145 ns   ; Registrador:PC|Saida[5]  ; alu_result[21] ; clk        ;
; N/A   ; None         ; 9.099 ns   ; Registrador:PC|Saida[5]  ; alu_result[18] ; clk        ;
; N/A   ; None         ; 9.069 ns   ; Registrador:PC|Saida[5]  ; alu_result[17] ; clk        ;
; N/A   ; None         ; 8.952 ns   ; Registrador:PC|Saida[9]  ; alu_result[28] ; clk        ;
; N/A   ; None         ; 8.943 ns   ; Registrador:PC|Saida[5]  ; alu_result[13] ; clk        ;
; N/A   ; None         ; 8.932 ns   ; Registrador:PC|Saida[21] ; alu_result[28] ; clk        ;
; N/A   ; None         ; 8.932 ns   ; Registrador:PC|Saida[9]  ; alu_result[25] ; clk        ;
; N/A   ; None         ; 8.925 ns   ; Registrador:PC|Saida[13] ; alu_result[28] ; clk        ;
; N/A   ; None         ; 8.917 ns   ; Registrador:PC|Saida[9]  ; alu_result[26] ; clk        ;
; N/A   ; None         ; 8.912 ns   ; Registrador:PC|Saida[21] ; alu_result[25] ; clk        ;
; N/A   ; None         ; 8.905 ns   ; Registrador:PC|Saida[13] ; alu_result[25] ; clk        ;
; N/A   ; None         ; 8.904 ns   ; Registrador:PC|Saida[5]  ; alu_result[14] ; clk        ;
; N/A   ; None         ; 8.899 ns   ; Registrador:PC|Saida[2]  ; alu_result[12] ; clk        ;
; N/A   ; None         ; 8.899 ns   ; Registrador:PC|Saida[2]  ; alu_result[11] ; clk        ;
; N/A   ; None         ; 8.897 ns   ; Registrador:PC|Saida[9]  ; alu_result[27] ; clk        ;
; N/A   ; None         ; 8.897 ns   ; Registrador:PC|Saida[21] ; alu_result[26] ; clk        ;
; N/A   ; None         ; 8.897 ns   ; Registrador:PC|Saida[2]  ; alu_result[10] ; clk        ;
; N/A   ; None         ; 8.890 ns   ; Registrador:PC|Saida[13] ; alu_result[26] ; clk        ;
; N/A   ; None         ; 8.877 ns   ; Registrador:PC|Saida[21] ; alu_result[27] ; clk        ;
; N/A   ; None         ; 8.873 ns   ; Registrador:PC|Saida[2]  ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 8.870 ns   ; Registrador:PC|Saida[13] ; alu_result[27] ; clk        ;
; N/A   ; None         ; 8.861 ns   ; Registrador:PC|Saida[5]  ; alu_result[28] ; clk        ;
; N/A   ; None         ; 8.841 ns   ; Registrador:PC|Saida[5]  ; alu_result[25] ; clk        ;
; N/A   ; None         ; 8.826 ns   ; Registrador:PC|Saida[5]  ; alu_result[26] ; clk        ;
; N/A   ; None         ; 8.825 ns   ; Registrador:PC|Saida[5]  ; alu_result[24] ; clk        ;
; N/A   ; None         ; 8.825 ns   ; Registrador:PC|Saida[5]  ; alu_result[23] ; clk        ;
; N/A   ; None         ; 8.807 ns   ; Registrador:PC|Saida[5]  ; alu_result[16] ; clk        ;
; N/A   ; None         ; 8.807 ns   ; Registrador:PC|Saida[5]  ; alu_result[15] ; clk        ;
; N/A   ; None         ; 8.806 ns   ; Registrador:PC|Saida[5]  ; alu_result[27] ; clk        ;
; N/A   ; None         ; 8.574 ns   ; Registrador:PC|Saida[17] ; alu_result[31] ; clk        ;
; N/A   ; None         ; 8.571 ns   ; Registrador:PC|Saida[17] ; alu_result[29] ; clk        ;
; N/A   ; None         ; 8.569 ns   ; Registrador:PC|Saida[17] ; alu_result[30] ; clk        ;
; N/A   ; None         ; 8.551 ns   ; Registrador:PC|Saida[9]  ; alu_result[20] ; clk        ;
; N/A   ; None         ; 8.535 ns   ; Registrador:PC|Saida[9]  ; alu_result[19] ; clk        ;
; N/A   ; None         ; 8.528 ns   ; Registrador:PC|Saida[9]  ; alu_result[22] ; clk        ;
; N/A   ; None         ; 8.528 ns   ; Registrador:PC|Saida[9]  ; alu_result[21] ; clk        ;
; N/A   ; None         ; 8.482 ns   ; Registrador:PC|Saida[9]  ; alu_result[18] ; clk        ;
; N/A   ; None         ; 8.452 ns   ; Registrador:PC|Saida[9]  ; alu_result[17] ; clk        ;
; N/A   ; None         ; 8.441 ns   ; Registrador:PC|Saida[5]  ; alu_result[12] ; clk        ;
; N/A   ; None         ; 8.441 ns   ; Registrador:PC|Saida[5]  ; alu_result[11] ; clk        ;
; N/A   ; None         ; 8.439 ns   ; Registrador:PC|Saida[5]  ; alu_result[10] ; clk        ;
; N/A   ; None         ; 8.415 ns   ; Registrador:PC|Saida[5]  ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 8.282 ns   ; Registrador:PC|Saida[17] ; alu_result[28] ; clk        ;
; N/A   ; None         ; 8.262 ns   ; Registrador:PC|Saida[17] ; alu_result[25] ; clk        ;
; N/A   ; None         ; 8.247 ns   ; Registrador:PC|Saida[17] ; alu_result[26] ; clk        ;
; N/A   ; None         ; 8.234 ns   ; Registrador:PC|Saida[13] ; alu_result[20] ; clk        ;
; N/A   ; None         ; 8.227 ns   ; Registrador:PC|Saida[17] ; alu_result[27] ; clk        ;
; N/A   ; None         ; 8.218 ns   ; Registrador:PC|Saida[13] ; alu_result[19] ; clk        ;
; N/A   ; None         ; 8.211 ns   ; Registrador:PC|Saida[13] ; alu_result[22] ; clk        ;
; N/A   ; None         ; 8.211 ns   ; Registrador:PC|Saida[13] ; alu_result[21] ; clk        ;
; N/A   ; None         ; 8.208 ns   ; Registrador:PC|Saida[9]  ; alu_result[24] ; clk        ;
; N/A   ; None         ; 8.208 ns   ; Registrador:PC|Saida[9]  ; alu_result[23] ; clk        ;
; N/A   ; None         ; 8.165 ns   ; Registrador:PC|Saida[13] ; alu_result[18] ; clk        ;
; N/A   ; None         ; 8.135 ns   ; Registrador:PC|Saida[13] ; alu_result[17] ; clk        ;
; N/A   ; None         ; 7.891 ns   ; Registrador:PC|Saida[13] ; alu_result[24] ; clk        ;
; N/A   ; None         ; 7.891 ns   ; Registrador:PC|Saida[13] ; alu_result[23] ; clk        ;
; N/A   ; None         ; 7.535 ns   ; Registrador:PC|Saida[13] ; alu_result[13] ; clk        ;
; N/A   ; None         ; 7.496 ns   ; Registrador:PC|Saida[13] ; alu_result[14] ; clk        ;
; N/A   ; None         ; 7.399 ns   ; Registrador:PC|Saida[13] ; alu_result[16] ; clk        ;
; N/A   ; None         ; 7.399 ns   ; Registrador:PC|Saida[13] ; alu_result[15] ; clk        ;
; N/A   ; None         ; 7.377 ns   ; Registrador:PC|Saida[5]  ; alu_result[7]  ; clk        ;
; N/A   ; None         ; 7.367 ns   ; Registrador:PC|Saida[5]  ; alu_result[5]  ; clk        ;
; N/A   ; None         ; 7.365 ns   ; Registrador:PC|Saida[17] ; alu_result[20] ; clk        ;
; N/A   ; None         ; 7.353 ns   ; Registrador:PC|Saida[5]  ; alu_result[6]  ; clk        ;
; N/A   ; None         ; 7.349 ns   ; Registrador:PC|Saida[17] ; alu_result[19] ; clk        ;
; N/A   ; None         ; 7.346 ns   ; Registrador:PC|Saida[2]  ; alu_result[4]  ; clk        ;
; N/A   ; None         ; 7.341 ns   ; Registrador:PC|Saida[21] ; alu_result[22] ; clk        ;
; N/A   ; None         ; 7.341 ns   ; Registrador:PC|Saida[21] ; alu_result[21] ; clk        ;
; N/A   ; None         ; 7.336 ns   ; Registrador:PC|Saida[5]  ; alu_result[8]  ; clk        ;
; N/A   ; None         ; 7.332 ns   ; Registrador:PC|Saida[29] ; alu_result[31] ; clk        ;
; N/A   ; None         ; 7.329 ns   ; Registrador:PC|Saida[29] ; alu_result[29] ; clk        ;
; N/A   ; None         ; 7.327 ns   ; Registrador:PC|Saida[29] ; alu_result[30] ; clk        ;
; N/A   ; None         ; 7.321 ns   ; Registrador:PC|Saida[2]  ; alu_result[2]  ; clk        ;
; N/A   ; None         ; 7.296 ns   ; Registrador:PC|Saida[17] ; alu_result[18] ; clk        ;
; N/A   ; None         ; 7.266 ns   ; Registrador:PC|Saida[17] ; alu_result[17] ; clk        ;
; N/A   ; None         ; 7.036 ns   ; Registrador:PC|Saida[25] ; alu_result[28] ; clk        ;
; N/A   ; None         ; 7.029 ns   ; Registrador:PC|Saida[9]  ; alu_result[12] ; clk        ;
; N/A   ; None         ; 7.029 ns   ; Registrador:PC|Saida[9]  ; alu_result[11] ; clk        ;
; N/A   ; None         ; 7.027 ns   ; Registrador:PC|Saida[9]  ; alu_result[10] ; clk        ;
; N/A   ; None         ; 7.021 ns   ; Registrador:PC|Saida[21] ; alu_result[24] ; clk        ;
; N/A   ; None         ; 7.021 ns   ; Registrador:PC|Saida[21] ; alu_result[23] ; clk        ;
; N/A   ; None         ; 7.016 ns   ; Registrador:PC|Saida[25] ; alu_result[25] ; clk        ;
; N/A   ; None         ; 7.010 ns   ; Registrador:PC|Saida[2]  ; alu_result[3]  ; clk        ;
; N/A   ; None         ; 7.003 ns   ; Registrador:PC|Saida[9]  ; alu_result[9]  ; clk        ;
; N/A   ; None         ; 7.001 ns   ; Registrador:PC|Saida[25] ; alu_result[26] ; clk        ;
; N/A   ; None         ; 6.981 ns   ; Registrador:PC|Saida[25] ; alu_result[27] ; clk        ;
+-------+--------------+------------+--------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 16 12:28:55 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "UC:uni_c|ALUSrcA" is a latch
    Warning: Node "UC:uni_c|ALUSrcB[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UC:uni_c|state.RTYPE_CONT" as buffer
    Info: Detected ripple clock "UC:uni_c|state.DECODE" as buffer
    Info: Detected gated clock "UC:uni_c|ALUOp~0" as buffer
Info: Clock "clk" has Internal fmax of 238.61 MHz between source register "UC:uni_c|ALUSrcA" and destination register "Registrador:PC|Saida[25]" (period= 4.191 ns)
    Info: + Longest register to register delay is 1.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c|ALUSrcA'
        Info: 2: + IC(0.476 ns) + CELL(0.275 ns) = 0.751 ns; Loc. = LCCOMB_X2_Y25_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[8]~0'
        Info: 3: + IC(0.467 ns) + CELL(0.149 ns) = 1.367 ns; Loc. = LCCOMB_X2_Y25_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~3'
        Info: 4: + IC(0.264 ns) + CELL(0.150 ns) = 1.781 ns; Loc. = LCCOMB_X2_Y25_N4; Fanout = 5; COMB Node = 'Ula32:ULA|Mux6~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.865 ns; Loc. = LCFF_X2_Y25_N5; Fanout = 1; REG Node = 'Registrador:PC|Saida[25]'
        Info: Total cell delay = 0.658 ns ( 35.28 % )
        Info: Total interconnect delay = 1.207 ns ( 64.72 % )
    Info: - Smallest clock skew is -2.362 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X2_Y25_N5; Fanout = 1; REG Node = 'Registrador:PC|Saida[25]'
            Info: Total cell delay = 1.526 ns ( 53.04 % )
            Info: Total interconnect delay = 1.351 ns ( 46.96 % )
        Info: - Longest clock path from clock "clk" to source register is 5.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 2; REG Node = 'UC:uni_c|state.RTYPE_CONT'
            Info: 3: + IC(0.478 ns) + CELL(0.149 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = 'UC:uni_c|ALUOp~0'
            Info: 4: + IC(0.570 ns) + CELL(0.000 ns) = 3.520 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'UC:uni_c|ALUOp~0clkctrl'
            Info: 5: + IC(1.569 ns) + CELL(0.150 ns) = 5.239 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c|ALUSrcA'
            Info: Total cell delay = 2.075 ns ( 39.61 % )
            Info: Total interconnect delay = 3.164 ns ( 60.39 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "UC:uni_c|state.RTYPE" and destination pin or register "UC:uni_c|ALUSrcB[0]" for clock "clk" (Hold time is 1.212 ns)
    Info: + Largest clock skew is 2.363 ns
        Info: + Longest clock path from clock "clk" to destination register is 5.240 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 2; REG Node = 'UC:uni_c|state.RTYPE_CONT'
            Info: 3: + IC(0.478 ns) + CELL(0.149 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = 'UC:uni_c|ALUOp~0'
            Info: 4: + IC(0.570 ns) + CELL(0.000 ns) = 3.520 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'UC:uni_c|ALUOp~0clkctrl'
            Info: 5: + IC(1.570 ns) + CELL(0.150 ns) = 5.240 ns; Loc. = LCCOMB_X2_Y25_N2; Fanout = 3; REG Node = 'UC:uni_c|ALUSrcB[0]'
            Info: Total cell delay = 2.075 ns ( 39.60 % )
            Info: Total interconnect delay = 3.165 ns ( 60.40 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X2_Y25_N15; Fanout = 3; REG Node = 'UC:uni_c|state.RTYPE'
            Info: Total cell delay = 1.526 ns ( 53.04 % )
            Info: Total interconnect delay = 1.351 ns ( 46.96 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.901 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y25_N15; Fanout = 3; REG Node = 'UC:uni_c|state.RTYPE'
        Info: 2: + IC(0.488 ns) + CELL(0.413 ns) = 0.901 ns; Loc. = LCCOMB_X2_Y25_N2; Fanout = 3; REG Node = 'UC:uni_c|ALUSrcB[0]'
        Info: Total cell delay = 0.413 ns ( 45.84 % )
        Info: Total interconnect delay = 0.488 ns ( 54.16 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clk" to destination pin "alu_result[20]" through register "UC:uni_c|ALUSrcA" is 10.913 ns
    Info: + Longest clock path from clock "clk" to source register is 5.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.323 ns; Loc. = LCFF_X2_Y25_N29; Fanout = 2; REG Node = 'UC:uni_c|state.RTYPE_CONT'
        Info: 3: + IC(0.478 ns) + CELL(0.149 ns) = 2.950 ns; Loc. = LCCOMB_X1_Y25_N20; Fanout = 1; COMB Node = 'UC:uni_c|ALUOp~0'
        Info: 4: + IC(0.570 ns) + CELL(0.000 ns) = 3.520 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'UC:uni_c|ALUOp~0clkctrl'
        Info: 5: + IC(1.569 ns) + CELL(0.150 ns) = 5.239 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c|ALUSrcA'
        Info: Total cell delay = 2.075 ns ( 39.61 % )
        Info: Total interconnect delay = 3.164 ns ( 60.39 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y25_N6; Fanout = 11; REG Node = 'UC:uni_c|ALUSrcA'
        Info: 2: + IC(0.476 ns) + CELL(0.275 ns) = 0.751 ns; Loc. = LCCOMB_X2_Y25_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[8]~0'
        Info: 3: + IC(0.463 ns) + CELL(0.149 ns) = 1.363 ns; Loc. = LCCOMB_X2_Y25_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~1'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.759 ns; Loc. = LCCOMB_X2_Y25_N26; Fanout = 5; COMB Node = 'Ula32:ULA|Mux14~0'
        Info: 5: + IC(1.273 ns) + CELL(2.642 ns) = 5.674 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'alu_result[20]'
        Info: Total cell delay = 3.216 ns ( 56.68 % )
        Info: Total interconnect delay = 2.458 ns ( 43.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Sun Apr 16 12:28:55 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


