
HVAC_CONTROL_WITH_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a74  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  08004b80  08004b80  00005b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fa0  08004fa0  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004fa0  08004fa0  0000605c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004fa0  08004fa0  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fa0  08004fa0  00005fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004fa4  08004fa4  00005fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004fa8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  2000005c  08005004  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  08005004  00006378  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009bb9  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000240b  00000000  00000000  0000fc3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  00012050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073a  00000000  00000000  00012a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182d7  00000000  00000000  0001313a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fffb  00000000  00000000  0002b411  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083a4a  00000000  00000000  0003b40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bee56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029f8  00000000  00000000  000bee9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000c1894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004b68 	.word	0x08004b68

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004b68 	.word	0x08004b68

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <Blower_Relay_Pins_Init>:

#define PB12_LOW_SPEED_BLOWER    12
#define PB13_MEDIUM_SPEED_BLOWER 13
#define PB14_HIGH_SPEED_BLOWER   14

void Blower_Relay_Pins_Init(){
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 80006f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <Blower_Relay_Pins_Init+0x40>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000734 <Blower_Relay_Pins_Init+0x40>)
 80006fe:	f043 0308 	orr.w	r3, r3, #8
 8000702:	6193      	str	r3, [r2, #24]
    GPIOB->CRH&=~((0xFF<<16)|(0XFF<<20)|(0XFF<<24));
 8000704:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <Blower_Relay_Pins_Init+0x44>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	4a0b      	ldr	r2, [pc, #44]	@ (8000738 <Blower_Relay_Pins_Init+0x44>)
 800070a:	b29b      	uxth	r3, r3
 800070c:	6053      	str	r3, [r2, #4]
    GPIOB->CRH|=((0x3<<16)|(0X3<<20)|(0X3<<24));
 800070e:	4b0a      	ldr	r3, [pc, #40]	@ (8000738 <Blower_Relay_Pins_Init+0x44>)
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	4a09      	ldr	r2, [pc, #36]	@ (8000738 <Blower_Relay_Pins_Init+0x44>)
 8000714:	f043 734c 	orr.w	r3, r3, #53477376	@ 0x3300000
 8000718:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800071c:	6053      	str	r3, [r2, #4]
    GPIOB->ODR|=((1<<PB12_LOW_SPEED_BLOWER)|(1<<PB13_MEDIUM_SPEED_BLOWER)|(1<<PB14_HIGH_SPEED_BLOWER));
 800071e:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <Blower_Relay_Pins_Init+0x44>)
 8000720:	68db      	ldr	r3, [r3, #12]
 8000722:	4a05      	ldr	r2, [pc, #20]	@ (8000738 <Blower_Relay_Pins_Init+0x44>)
 8000724:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8000728:	60d3      	str	r3, [r2, #12]
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000
 8000738:	40010c00 	.word	0x40010c00

0800073c <MX_I2C1_Init>:
 */

#include"extern_file_declarations.h"
uint8_t I2C_RX_FLAG=0,data[2];
 void MX_I2C1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000740:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <MX_I2C1_Init+0x5c>)
 8000742:	4a16      	ldr	r2, [pc, #88]	@ (800079c <MX_I2C1_Init+0x60>)
 8000744:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_I2C1_Init+0x5c>)
 8000748:	4a15      	ldr	r2, [pc, #84]	@ (80007a0 <MX_I2C1_Init+0x64>)
 800074a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_I2C1_Init+0x5c>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 170;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_I2C1_Init+0x5c>)
 8000754:	22aa      	movs	r2, #170	@ 0xaa
 8000756:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_I2C1_Init+0x5c>)
 800075a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800075e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000760:	4b0d      	ldr	r3, [pc, #52]	@ (8000798 <MX_I2C1_Init+0x5c>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000766:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_I2C1_Init+0x5c>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800076c:	4b0a      	ldr	r3, [pc, #40]	@ (8000798 <MX_I2C1_Init+0x5c>)
 800076e:	2200      	movs	r2, #0
 8000770:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000772:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_I2C1_Init+0x5c>)
 8000774:	2200      	movs	r2, #0
 8000776:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000778:	4807      	ldr	r0, [pc, #28]	@ (8000798 <MX_I2C1_Init+0x5c>)
 800077a:	f001 fe67 	bl	800244c <HAL_I2C_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000784:	f000 fe36 	bl	80013f4 <Error_Handler>
  }
  HAL_I2C_Slave_Receive_IT(&hi2c1, data, 2);
 8000788:	2202      	movs	r2, #2
 800078a:	4906      	ldr	r1, [pc, #24]	@ (80007a4 <MX_I2C1_Init+0x68>)
 800078c:	4802      	ldr	r0, [pc, #8]	@ (8000798 <MX_I2C1_Init+0x5c>)
 800078e:	f001 ffb5 	bl	80026fc <HAL_I2C_Slave_Receive_IT>
}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000130 	.word	0x20000130
 800079c:	40005400 	.word	0x40005400
 80007a0:	00061a80 	.word	0x00061a80
 80007a4:	2000007c 	.word	0x2000007c

080007a8 <HAL_I2C_SlaveRxCpltCallback>:
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	I2C_RX_FLAG=1;
 80007b0:	4b05      	ldr	r3, [pc, #20]	@ (80007c8 <HAL_I2C_SlaveRxCpltCallback+0x20>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Slave_Receive_IT(&hi2c1, data, 2);
 80007b6:	2202      	movs	r2, #2
 80007b8:	4904      	ldr	r1, [pc, #16]	@ (80007cc <HAL_I2C_SlaveRxCpltCallback+0x24>)
 80007ba:	4805      	ldr	r0, [pc, #20]	@ (80007d0 <HAL_I2C_SlaveRxCpltCallback+0x28>)
 80007bc:	f001 ff9e 	bl	80026fc <HAL_I2C_Slave_Receive_IT>
}
 80007c0:	bf00      	nop
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000078 	.word	0x20000078
 80007cc:	2000007c 	.word	0x2000007c
 80007d0:	20000130 	.word	0x20000130

080007d4 <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000814 <HAL_I2C_ErrorCallback+0x40>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d112      	bne.n	800080c <HAL_I2C_ErrorCallback+0x38>
        // Reset I2C if itâ€™s stuck
        __HAL_RCC_I2C1_FORCE_RESET();
 80007e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000818 <HAL_I2C_ErrorCallback+0x44>)
 80007e8:	691b      	ldr	r3, [r3, #16]
 80007ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000818 <HAL_I2C_ErrorCallback+0x44>)
 80007ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007f0:	6113      	str	r3, [r2, #16]
        __HAL_RCC_I2C1_RELEASE_RESET();
 80007f2:	4b09      	ldr	r3, [pc, #36]	@ (8000818 <HAL_I2C_ErrorCallback+0x44>)
 80007f4:	691b      	ldr	r3, [r3, #16]
 80007f6:	4a08      	ldr	r2, [pc, #32]	@ (8000818 <HAL_I2C_ErrorCallback+0x44>)
 80007f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80007fc:	6113      	str	r3, [r2, #16]

        MX_I2C1_Init();  // Re-init peripheral
 80007fe:	f7ff ff9d 	bl	800073c <MX_I2C1_Init>
        HAL_I2C_Slave_Receive_IT(&hi2c1, data, 2);
 8000802:	2202      	movs	r2, #2
 8000804:	4905      	ldr	r1, [pc, #20]	@ (800081c <HAL_I2C_ErrorCallback+0x48>)
 8000806:	4806      	ldr	r0, [pc, #24]	@ (8000820 <HAL_I2C_ErrorCallback+0x4c>)
 8000808:	f001 ff78 	bl	80026fc <HAL_I2C_Slave_Receive_IT>
    }
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40005400 	.word	0x40005400
 8000818:	40021000 	.word	0x40021000
 800081c:	2000007c 	.word	0x2000007c
 8000820:	20000130 	.word	0x20000130

08000824 <matel_mcu_process_can_frame>:

#include"MCU_ELECTROCATLYST.h"
#include"can.h"
#include"uart.h"
Matel_MCU_Messages_t Mcu_frame;
void matel_mcu_process_can_frame(can_frame_t *frame){
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af02      	add	r7, sp, #8
 800082a:	6078      	str	r0, [r7, #4]
	switch(frame->id){
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000834:	d061      	beq.n	80008fa <matel_mcu_process_can_frame+0xd6>
 8000836:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800083a:	d865      	bhi.n	8000908 <matel_mcu_process_can_frame+0xe4>
 800083c:	4a34      	ldr	r2, [pc, #208]	@ (8000910 <matel_mcu_process_can_frame+0xec>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d05d      	beq.n	80008fe <matel_mcu_process_can_frame+0xda>
 8000842:	4a33      	ldr	r2, [pc, #204]	@ (8000910 <matel_mcu_process_can_frame+0xec>)
 8000844:	4293      	cmp	r3, r2
 8000846:	d85f      	bhi.n	8000908 <matel_mcu_process_can_frame+0xe4>
 8000848:	4a32      	ldr	r2, [pc, #200]	@ (8000914 <matel_mcu_process_can_frame+0xf0>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d059      	beq.n	8000902 <matel_mcu_process_can_frame+0xde>
 800084e:	4a31      	ldr	r2, [pc, #196]	@ (8000914 <matel_mcu_process_can_frame+0xf0>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d859      	bhi.n	8000908 <matel_mcu_process_can_frame+0xe4>
 8000854:	4a30      	ldr	r2, [pc, #192]	@ (8000918 <matel_mcu_process_can_frame+0xf4>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d048      	beq.n	80008ec <matel_mcu_process_can_frame+0xc8>
 800085a:	4a2f      	ldr	r2, [pc, #188]	@ (8000918 <matel_mcu_process_can_frame+0xf4>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d853      	bhi.n	8000908 <matel_mcu_process_can_frame+0xe4>
 8000860:	2bb3      	cmp	r3, #179	@ 0xb3
 8000862:	d82d      	bhi.n	80008c0 <matel_mcu_process_can_frame+0x9c>
 8000864:	2ba1      	cmp	r3, #161	@ 0xa1
 8000866:	d34f      	bcc.n	8000908 <matel_mcu_process_can_frame+0xe4>
 8000868:	3ba1      	subs	r3, #161	@ 0xa1
 800086a:	2b12      	cmp	r3, #18
 800086c:	d84c      	bhi.n	8000908 <matel_mcu_process_can_frame+0xe4>
 800086e:	a201      	add	r2, pc, #4	@ (adr r2, 8000874 <matel_mcu_process_can_frame+0x50>)
 8000870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000874:	08000907 	.word	0x08000907
 8000878:	08000909 	.word	0x08000909
 800087c:	08000909 	.word	0x08000909
 8000880:	08000909 	.word	0x08000909
 8000884:	08000909 	.word	0x08000909
 8000888:	08000909 	.word	0x08000909
 800088c:	08000909 	.word	0x08000909
 8000890:	08000909 	.word	0x08000909
 8000894:	08000909 	.word	0x08000909
 8000898:	08000909 	.word	0x08000909
 800089c:	08000909 	.word	0x08000909
 80008a0:	08000909 	.word	0x08000909
 80008a4:	08000909 	.word	0x08000909
 80008a8:	08000907 	.word	0x08000907
 80008ac:	08000907 	.word	0x08000907
 80008b0:	08000909 	.word	0x08000909
 80008b4:	08000909 	.word	0x08000909
 80008b8:	08000909 	.word	0x08000909
 80008bc:	08000907 	.word	0x08000907
 80008c0:	f240 32aa 	movw	r2, #938	@ 0x3aa
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d000      	beq.n	80008ca <matel_mcu_process_can_frame+0xa6>
		                                       break;
	case Matel_VECTOR__INDEPENDENT_SIG_MSG_0xC0000000:
		                                       break;
	}

}
 80008c8:	e01e      	b.n	8000908 <matel_mcu_process_can_frame+0xe4>
	case Matel_CANFRAME3_CAN_STD_ID_3AA:decode_CANFRAME3_0x3AA(frame->data,&Mcu_frame.canframe3);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	3307      	adds	r3, #7
 80008ce:	4913      	ldr	r1, [pc, #76]	@ (800091c <matel_mcu_process_can_frame+0xf8>)
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 f82f 	bl	8000934 <decode_CANFRAME3_0x3AA>
    uart_printf("\n\r Battery_current=%d Battery_voltage=%d Battery_Dischrg_cur=%d Battery_chrg_cur=%d battery_state=%d\n\r",&Mcu_frame.canframe3.BATTERYCURRENT,&Mcu_frame.canframe3.BATTERYVOLTAGE,&Mcu_frame.canframe3.BATTERYVOLTAGE,&Mcu_frame.canframe3.MAXDISCHARGECURRENT,&Mcu_frame.canframe3.BATTERYSTATE);
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <matel_mcu_process_can_frame+0xfc>)
 80008d8:	9301      	str	r3, [sp, #4]
 80008da:	4b12      	ldr	r3, [pc, #72]	@ (8000924 <matel_mcu_process_can_frame+0x100>)
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <matel_mcu_process_can_frame+0x104>)
 80008e0:	4a11      	ldr	r2, [pc, #68]	@ (8000928 <matel_mcu_process_can_frame+0x104>)
 80008e2:	490e      	ldr	r1, [pc, #56]	@ (800091c <matel_mcu_process_can_frame+0xf8>)
 80008e4:	4811      	ldr	r0, [pc, #68]	@ (800092c <matel_mcu_process_can_frame+0x108>)
 80008e6:	f001 fa02 	bl	8001cee <uart_printf>
		                                   break;
 80008ea:	e00d      	b.n	8000908 <matel_mcu_process_can_frame+0xe4>
	case Matel_MCU_Stat_One_CAN_EXTD_ID_0x98A92000:decode_MCU_Stat_One_0x98A92000(frame->data,&Mcu_frame.mcu_stat_one);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3307      	adds	r3, #7
 80008f0:	490f      	ldr	r1, [pc, #60]	@ (8000930 <matel_mcu_process_can_frame+0x10c>)
 80008f2:	4618      	mov	r0, r3
 80008f4:	f000 f896 	bl	8000a24 <decode_MCU_Stat_One_0x98A92000>
		                                  break;
 80008f8:	e006      	b.n	8000908 <matel_mcu_process_can_frame+0xe4>
		                                       break;
 80008fa:	bf00      	nop
 80008fc:	e004      	b.n	8000908 <matel_mcu_process_can_frame+0xe4>
		                                       break;
 80008fe:	bf00      	nop
 8000900:	e002      	b.n	8000908 <matel_mcu_process_can_frame+0xe4>
		                                       break;
 8000902:	bf00      	nop
 8000904:	e000      	b.n	8000908 <matel_mcu_process_can_frame+0xe4>
		                                  break;
 8000906:	bf00      	nop
}
 8000908:	bf00      	nop
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	98f40117 	.word	0x98f40117
 8000914:	98a96000 	.word	0x98a96000
 8000918:	98a92000 	.word	0x98a92000
 800091c:	200000e0 	.word	0x200000e0
 8000920:	200000e6 	.word	0x200000e6
 8000924:	200000e8 	.word	0x200000e8
 8000928:	200000ec 	.word	0x200000ec
 800092c:	08004b80 	.word	0x08004b80
 8000930:	200000f0 	.word	0x200000f0

08000934 <decode_CANFRAME3_0x3AA>:
    msg->ChgFET = (data[7] >> 6) & 0x01;
    msg->DisFET = (data[7] >> 7) & 0x01;
    msg->SOC = data[6];
}

void decode_CANFRAME3_0x3AA(const uint8_t *data, CANFRAME3_t *msg) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
    int32_t raw_current = ((data[2] & 0x01) << 16) | (data[1] << 8) | data[0];
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3302      	adds	r3, #2
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	041b      	lsls	r3, r3, #16
 8000946:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	3301      	adds	r3, #1
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	021b      	lsls	r3, r3, #8
 8000952:	4313      	orrs	r3, r2
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	7812      	ldrb	r2, [r2, #0]
 8000958:	4313      	orrs	r3, r2
 800095a:	617b      	str	r3, [r7, #20]
    msg->BATTERYCURRENT = (float)raw_current * 0.01f - 500.0f;
 800095c:	6978      	ldr	r0, [r7, #20]
 800095e:	f7ff fcaf 	bl	80002c0 <__aeabi_i2f>
 8000962:	4603      	mov	r3, r0
 8000964:	492c      	ldr	r1, [pc, #176]	@ (8000a18 <decode_CANFRAME3_0x3AA+0xe4>)
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff fcfe 	bl	8000368 <__aeabi_fmul>
 800096c:	4603      	mov	r3, r0
 800096e:	492b      	ldr	r1, [pc, #172]	@ (8000a1c <decode_CANFRAME3_0x3AA+0xe8>)
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fbef 	bl	8000154 <__aeabi_fsub>
 8000976:	4603      	mov	r3, r0
 8000978:	461a      	mov	r2, r3
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	601a      	str	r2, [r3, #0]
    uint16_t raw_voltage = ((data[3] & 0x03) << 8) | data[2];
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	3303      	adds	r3, #3
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	b21b      	sxth	r3, r3
 8000986:	021b      	lsls	r3, r3, #8
 8000988:	b21b      	sxth	r3, r3
 800098a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800098e:	b21a      	sxth	r2, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	3302      	adds	r3, #2
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	b21b      	sxth	r3, r3
 8000998:	4313      	orrs	r3, r2
 800099a:	b21b      	sxth	r3, r3
 800099c:	827b      	strh	r3, [r7, #18]
    msg->BATTERYVOLTAGE = (float)raw_voltage * 0.1f;
 800099e:	8a7b      	ldrh	r3, [r7, #18]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fc89 	bl	80002b8 <__aeabi_ui2f>
 80009a6:	4603      	mov	r3, r0
 80009a8:	491d      	ldr	r1, [pc, #116]	@ (8000a20 <decode_CANFRAME3_0x3AA+0xec>)
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fcdc 	bl	8000368 <__aeabi_fmul>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	60da      	str	r2, [r3, #12]
    uint16_t raw_discharge = ((data[4] & 0x01) << 8) | data[3];
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3304      	adds	r3, #4
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	021b      	lsls	r3, r3, #8
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009c8:	b21a      	sxth	r2, r3
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3303      	adds	r3, #3
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b21b      	sxth	r3, r3
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	823b      	strh	r3, [r7, #16]
    msg->MAXDISCHARGECURRENT = raw_discharge;
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	8a3a      	ldrh	r2, [r7, #16]
 80009dc:	811a      	strh	r2, [r3, #8]
    uint16_t raw_charge = ((data[5] & 0x01) << 8) | data[4];
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	3305      	adds	r3, #5
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b21b      	sxth	r3, r3
 80009e6:	021b      	lsls	r3, r3, #8
 80009e8:	b21b      	sxth	r3, r3
 80009ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009ee:	b21a      	sxth	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3304      	adds	r3, #4
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	4313      	orrs	r3, r2
 80009fa:	b21b      	sxth	r3, r3
 80009fc:	81fb      	strh	r3, [r7, #14]
    msg->MAXCHARGECURRENT = raw_charge;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	89fa      	ldrh	r2, [r7, #14]
 8000a02:	809a      	strh	r2, [r3, #4]
    msg->BATTERYSTATE = data[5];
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	3305      	adds	r3, #5
 8000a08:	781a      	ldrb	r2, [r3, #0]
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	719a      	strb	r2, [r3, #6]
}
 8000a0e:	bf00      	nop
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	3c23d70a 	.word	0x3c23d70a
 8000a1c:	43fa0000 	.word	0x43fa0000
 8000a20:	3dcccccd 	.word	0x3dcccccd

08000a24 <decode_MCU_Stat_One_0x98A92000>:

void decode_MCU_Stat_One_0x98A92000(const uint8_t *data, MCU_Stat_One_t *msg) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
    msg->MCU_PCB_Temp = data[0] - 40;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	3b28      	subs	r3, #40	@ 0x28
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	b25a      	sxtb	r2, r3
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	705a      	strb	r2, [r3, #1]
    msg->MCU_Motor_Temp = data[1] - 40;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	3b28      	subs	r3, #40	@ 0x28
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	b25a      	sxtb	r2, r3
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	701a      	strb	r2, [r3, #0]
    uint16_t raw_current = (data[3] << 8) | data[2];
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	3303      	adds	r3, #3
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	b21b      	sxth	r3, r3
 8000a54:	021b      	lsls	r3, r3, #8
 8000a56:	b21a      	sxth	r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3302      	adds	r3, #2
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	b21b      	sxth	r3, r3
 8000a60:	4313      	orrs	r3, r2
 8000a62:	b21b      	sxth	r3, r3
 8000a64:	81fb      	strh	r3, [r7, #14]
    msg->MCU_RMS_Current = (float)raw_current * 0.1f;
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fc25 	bl	80002b8 <__aeabi_ui2f>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4910      	ldr	r1, [pc, #64]	@ (8000ab4 <decode_MCU_Stat_One_0x98A92000+0x90>)
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff fc78 	bl	8000368 <__aeabi_fmul>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	605a      	str	r2, [r3, #4]
    msg->MCU_Throttle_perc = data[4];
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3304      	adds	r3, #4
 8000a84:	781a      	ldrb	r2, [r3, #0]
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	72da      	strb	r2, [r3, #11]
    msg->MCU_Brake_perc = data[5];
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	3305      	adds	r3, #5
 8000a8e:	781a      	ldrb	r2, [r3, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	729a      	strb	r2, [r3, #10]
    msg->MCU_Speed_Kmph = data[6];
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3306      	adds	r3, #6
 8000a98:	781a      	ldrb	r2, [r3, #0]
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	725a      	strb	r2, [r3, #9]
    msg->MCU_Drive_Mode = (data[7] >> 5) & 0x07;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	3307      	adds	r3, #7
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	095b      	lsrs	r3, r3, #5
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	721a      	strb	r2, [r3, #8]
}
 8000aac:	bf00      	nop
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	3dcccccd 	.word	0x3dcccccd

08000ab8 <Motor_control_pins_init>:
#define PB0_REVERSE 0
#define PB1_NEUTRAL 1
#define PB3_DRIVE 3
#define PB5_SPORT 5

void Motor_control_pins_init(){
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8000abc:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <Motor_control_pins_init+0x48>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	4a0f      	ldr	r2, [pc, #60]	@ (8000b00 <Motor_control_pins_init+0x48>)
 8000ac2:	f043 0308 	orr.w	r3, r3, #8
 8000ac6:	6193      	str	r3, [r2, #24]
    GPIOB->CRL&=~((0xFF<<0)|(0XFF<<4)|(0XFF<<12)|(0xff<<20));
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000ace:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000ad2:	6013      	str	r3, [r2, #0]
    GPIOB->CRL|=((0x3<<0)|(0X3<<4)|(0X3<<12)|(0x3<<20));
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	490a      	ldr	r1, [pc, #40]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <Motor_control_pins_init+0x50>)
 8000adc:	4313      	orrs	r3, r2
 8000ade:	600b      	str	r3, [r1, #0]
    GPIOB->ODR&=~((1<<PB0_REVERSE)|(1<<PB1_NEUTRAL)|(1<<PB3_DRIVE)|(1<<PB5_SPORT));
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	4a07      	ldr	r2, [pc, #28]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000ae6:	f023 032b 	bic.w	r3, r3, #43	@ 0x2b
 8000aea:	60d3      	str	r3, [r2, #12]
    GPIOB->ODR|=((1<<PB1_NEUTRAL));
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <Motor_control_pins_init+0x4c>)
 8000af2:	f043 0302 	orr.w	r3, r3, #2
 8000af6:	60d3      	str	r3, [r2, #12]
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010c00 	.word	0x40010c00
 8000b08:	00303033 	.word	0x00303033

08000b0c <set_baudrate>:
    uint32_t tseg2;
    uint32_t sjw;
    float sample_point;  // in percentage
} CAN_BitTiming;

STATUS set_baudrate(uint32_t Baud_Rate){
 8000b0c:	b590      	push	{r4, r7, lr}
 8000b0e:	f6ad 0d04 	subw	sp, sp, #2052	@ 0x804
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000b18:	f2a3 73fc 	subw	r3, r3, #2044	@ 0x7fc
 8000b1c:	6018      	str	r0, [r3, #0]
    CAN_BitTiming table[100]; // store results
    int count = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 37fc 	str.w	r3, [r7, #2044]	@ 0x7fc
    uint32_t clk = get_APB1_freq();      // 36 MHz
 8000b24:	f000 ff00 	bl	8001928 <get_APB1_freq>
 8000b28:	f8c7 07e8 	str.w	r0, [r7, #2024]	@ 0x7e8
    uint32_t baud = Baud_Rate;      // 500 kbps
 8000b2c:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000b30:	f2a3 73fc 	subw	r3, r3, #2044	@ 0x7fc
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f8c7 37e4 	str.w	r3, [r7, #2020]	@ 0x7e4
    if (clk == 0 || Baud_Rate == 0) {
 8000b3a:	f8d7 37e8 	ldr.w	r3, [r7, #2024]	@ 0x7e8
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d006      	beq.n	8000b50 <set_baudrate+0x44>
 8000b42:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000b46:	f2a3 73fc 	subw	r3, r3, #2044	@ 0x7fc
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d101      	bne.n	8000b54 <set_baudrate+0x48>
        return RY_NOT_OK;
 8000b50:	2300      	movs	r3, #0
 8000b52:	e0f7      	b.n	8000d44 <set_baudrate+0x238>
    }
    uint32_t target = clk / baud; // should be 16
 8000b54:	f8d7 27e8 	ldr.w	r2, [r7, #2024]	@ 0x7e8
 8000b58:	f8d7 37e4 	ldr.w	r3, [r7, #2020]	@ 0x7e4
 8000b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b60:	f8c7 37e0 	str.w	r3, [r7, #2016]	@ 0x7e0
    for (uint32_t prescaler = 1; prescaler <= 1024; prescaler++) {
 8000b64:	2301      	movs	r3, #1
 8000b66:	f8c7 37f8 	str.w	r3, [r7, #2040]	@ 0x7f8
 8000b6a:	e0c0      	b.n	8000cee <set_baudrate+0x1e2>
        for (uint32_t tseg1 = 1; tseg1 <= 16; tseg1++) {
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	f8c7 37f4 	str.w	r3, [r7, #2036]	@ 0x7f4
 8000b72:	e0b2      	b.n	8000cda <set_baudrate+0x1ce>
            for (uint32_t tseg2 = 1; tseg2 <= 8; tseg2++) {
 8000b74:	2301      	movs	r3, #1
 8000b76:	f8c7 37f0 	str.w	r3, [r7, #2032]	@ 0x7f0
 8000b7a:	e0a4      	b.n	8000cc6 <set_baudrate+0x1ba>
            	uint32_t tq = 1 + tseg1 + tseg2;
 8000b7c:	f8d7 27f4 	ldr.w	r2, [r7, #2036]	@ 0x7f4
 8000b80:	f8d7 37f0 	ldr.w	r3, [r7, #2032]	@ 0x7f0
 8000b84:	4413      	add	r3, r2
 8000b86:	3301      	adds	r3, #1
 8000b88:	f8c7 37dc 	str.w	r3, [r7, #2012]	@ 0x7dc
                if (prescaler * tq == target) {
 8000b8c:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	@ 0x7f8
 8000b90:	f8d7 27dc 	ldr.w	r2, [r7, #2012]	@ 0x7dc
 8000b94:	fb02 f303 	mul.w	r3, r2, r3
 8000b98:	f8d7 27e0 	ldr.w	r2, [r7, #2016]	@ 0x7e0
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	f040 808d 	bne.w	8000cbc <set_baudrate+0x1b0>
                    float sp = ((1.0f + tseg1) / tq) * 100.0f;
 8000ba2:	f8d7 07f4 	ldr.w	r0, [r7, #2036]	@ 0x7f4
 8000ba6:	f7ff fb87 	bl	80002b8 <__aeabi_ui2f>
 8000baa:	4603      	mov	r3, r0
 8000bac:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fad1 	bl	8000158 <__addsf3>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	461c      	mov	r4, r3
 8000bba:	f8d7 07dc 	ldr.w	r0, [r7, #2012]	@ 0x7dc
 8000bbe:	f7ff fb7b 	bl	80002b8 <__aeabi_ui2f>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4620      	mov	r0, r4
 8000bc8:	f7ff fc82 	bl	80004d0 <__aeabi_fdiv>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	4960      	ldr	r1, [pc, #384]	@ (8000d50 <set_baudrate+0x244>)
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fbc9 	bl	8000368 <__aeabi_fmul>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	f8c7 37d8 	str.w	r3, [r7, #2008]	@ 0x7d8
                    if (sp >= 70.0f && sp <= 80.0f) {
 8000bdc:	495d      	ldr	r1, [pc, #372]	@ (8000d54 <set_baudrate+0x248>)
 8000bde:	f8d7 07d8 	ldr.w	r0, [r7, #2008]	@ 0x7d8
 8000be2:	f7ff fd73 	bl	80006cc <__aeabi_fcmpge>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d067      	beq.n	8000cbc <set_baudrate+0x1b0>
 8000bec:	495a      	ldr	r1, [pc, #360]	@ (8000d58 <set_baudrate+0x24c>)
 8000bee:	f8d7 07d8 	ldr.w	r0, [r7, #2008]	@ 0x7d8
 8000bf2:	f7ff fd61 	bl	80006b8 <__aeabi_fcmple>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d05f      	beq.n	8000cbc <set_baudrate+0x1b0>
                        for (int sjw = 1; sjw <= tseg2; sjw++) {
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	f8c7 37ec 	str.w	r3, [r7, #2028]	@ 0x7ec
 8000c02:	e055      	b.n	8000cb0 <set_baudrate+0x1a4>
                            table[count].prescaler = prescaler;
 8000c04:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	@ 0x7f8
 8000c08:	b298      	uxth	r0, r3
 8000c0a:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000c0e:	f5a3 61ff 	sub.w	r1, r3, #2040	@ 0x7f8
 8000c12:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	@ 0x7fc
 8000c16:	4613      	mov	r3, r2
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	4413      	add	r3, r2
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	440b      	add	r3, r1
 8000c20:	4602      	mov	r2, r0
 8000c22:	801a      	strh	r2, [r3, #0]
                            table[count].tseg1 = tseg1;
 8000c24:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000c28:	f5a3 61ff 	sub.w	r1, r3, #2040	@ 0x7f8
 8000c2c:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	@ 0x7fc
 8000c30:	4613      	mov	r3, r2
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	4413      	add	r3, r2
 8000c36:	009b      	lsls	r3, r3, #2
 8000c38:	440b      	add	r3, r1
 8000c3a:	3304      	adds	r3, #4
 8000c3c:	f8d7 27f4 	ldr.w	r2, [r7, #2036]	@ 0x7f4
 8000c40:	601a      	str	r2, [r3, #0]
                            table[count].tseg2 = tseg2;
 8000c42:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000c46:	f5a3 61ff 	sub.w	r1, r3, #2040	@ 0x7f8
 8000c4a:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	@ 0x7fc
 8000c4e:	4613      	mov	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	4413      	add	r3, r2
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	440b      	add	r3, r1
 8000c58:	3308      	adds	r3, #8
 8000c5a:	f8d7 27f0 	ldr.w	r2, [r7, #2032]	@ 0x7f0
 8000c5e:	601a      	str	r2, [r3, #0]
                            table[count].sjw = sjw;
 8000c60:	f8d7 17ec 	ldr.w	r1, [r7, #2028]	@ 0x7ec
 8000c64:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000c68:	f5a3 60ff 	sub.w	r0, r3, #2040	@ 0x7f8
 8000c6c:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	@ 0x7fc
 8000c70:	4613      	mov	r3, r2
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	4403      	add	r3, r0
 8000c7a:	330c      	adds	r3, #12
 8000c7c:	6019      	str	r1, [r3, #0]
                            table[count].sample_point = sp;
 8000c7e:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000c82:	f5a3 61ff 	sub.w	r1, r3, #2040	@ 0x7f8
 8000c86:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	@ 0x7fc
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	440b      	add	r3, r1
 8000c94:	3310      	adds	r3, #16
 8000c96:	f8d7 27d8 	ldr.w	r2, [r7, #2008]	@ 0x7d8
 8000c9a:	601a      	str	r2, [r3, #0]
                            count++;
 8000c9c:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	@ 0x7fc
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	f8c7 37fc 	str.w	r3, [r7, #2044]	@ 0x7fc
                        for (int sjw = 1; sjw <= tseg2; sjw++) {
 8000ca6:	f8d7 37ec 	ldr.w	r3, [r7, #2028]	@ 0x7ec
 8000caa:	3301      	adds	r3, #1
 8000cac:	f8c7 37ec 	str.w	r3, [r7, #2028]	@ 0x7ec
 8000cb0:	f8d7 37ec 	ldr.w	r3, [r7, #2028]	@ 0x7ec
 8000cb4:	f8d7 27f0 	ldr.w	r2, [r7, #2032]	@ 0x7f0
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d2a3      	bcs.n	8000c04 <set_baudrate+0xf8>
            for (uint32_t tseg2 = 1; tseg2 <= 8; tseg2++) {
 8000cbc:	f8d7 37f0 	ldr.w	r3, [r7, #2032]	@ 0x7f0
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	f8c7 37f0 	str.w	r3, [r7, #2032]	@ 0x7f0
 8000cc6:	f8d7 37f0 	ldr.w	r3, [r7, #2032]	@ 0x7f0
 8000cca:	2b08      	cmp	r3, #8
 8000ccc:	f67f af56 	bls.w	8000b7c <set_baudrate+0x70>
        for (uint32_t tseg1 = 1; tseg1 <= 16; tseg1++) {
 8000cd0:	f8d7 37f4 	ldr.w	r3, [r7, #2036]	@ 0x7f4
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	f8c7 37f4 	str.w	r3, [r7, #2036]	@ 0x7f4
 8000cda:	f8d7 37f4 	ldr.w	r3, [r7, #2036]	@ 0x7f4
 8000cde:	2b10      	cmp	r3, #16
 8000ce0:	f67f af48 	bls.w	8000b74 <set_baudrate+0x68>
    for (uint32_t prescaler = 1; prescaler <= 1024; prescaler++) {
 8000ce4:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	@ 0x7f8
 8000ce8:	3301      	adds	r3, #1
 8000cea:	f8c7 37f8 	str.w	r3, [r7, #2040]	@ 0x7f8
 8000cee:	f8d7 37f8 	ldr.w	r3, [r7, #2040]	@ 0x7f8
 8000cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cf6:	f67f af39 	bls.w	8000b6c <set_baudrate+0x60>
                    }
                }
            }
        }
    }
    CAN1->BTR|=((table[0].prescaler-1)<<0)|((table[0].sjw-1)<<24)|((table[0].tseg1-1)<<16)|((table[0].tseg2-1)<<20);
 8000cfa:	4b18      	ldr	r3, [pc, #96]	@ (8000d5c <set_baudrate+0x250>)
 8000cfc:	69da      	ldr	r2, [r3, #28]
 8000cfe:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000d02:	f5a3 63ff 	sub.w	r3, r3, #2040	@ 0x7f8
 8000d06:	881b      	ldrh	r3, [r3, #0]
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000d10:	f5a3 63ff 	sub.w	r3, r3, #2040	@ 0x7f8
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	061b      	lsls	r3, r3, #24
 8000d1a:	4319      	orrs	r1, r3
 8000d1c:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000d20:	f5a3 63ff 	sub.w	r3, r3, #2040	@ 0x7f8
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	041b      	lsls	r3, r3, #16
 8000d2a:	4319      	orrs	r1, r3
 8000d2c:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8000d30:	f5a3 63ff 	sub.w	r3, r3, #2040	@ 0x7f8
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	051b      	lsls	r3, r3, #20
 8000d3a:	430b      	orrs	r3, r1
 8000d3c:	4907      	ldr	r1, [pc, #28]	@ (8000d5c <set_baudrate+0x250>)
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	61cb      	str	r3, [r1, #28]
    return RY_OK;
 8000d42:	2301      	movs	r3, #1
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	f607 0704 	addw	r7, r7, #2052	@ 0x804
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd90      	pop	{r4, r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	42c80000 	.word	0x42c80000
 8000d54:	428c0000 	.word	0x428c0000
 8000d58:	42a00000 	.word	0x42a00000
 8000d5c:	40006400 	.word	0x40006400

08000d60 <can_init>:
STATUS can_init(uint32_t Baud_Rate){
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
    RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN;
 8000d68:	4b2b      	ldr	r3, [pc, #172]	@ (8000e18 <can_init+0xb8>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	4a2a      	ldr	r2, [pc, #168]	@ (8000e18 <can_init+0xb8>)
 8000d6e:	f043 0309 	orr.w	r3, r3, #9
 8000d72:	6193      	str	r3, [r2, #24]
    RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;
 8000d74:	4b28      	ldr	r3, [pc, #160]	@ (8000e18 <can_init+0xb8>)
 8000d76:	69db      	ldr	r3, [r3, #28]
 8000d78:	4a27      	ldr	r2, [pc, #156]	@ (8000e18 <can_init+0xb8>)
 8000d7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d7e:	61d3      	str	r3, [r2, #28]
    AFIO->MAPR |= AFIO_MAPR_CAN_REMAP_REMAP2;
 8000d80:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <can_init+0xbc>)
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	4a25      	ldr	r2, [pc, #148]	@ (8000e1c <can_init+0xbc>)
 8000d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d8a:	6053      	str	r3, [r2, #4]
    GPIOB->CRH &= ~(0xF << 0);
 8000d8c:	4b24      	ldr	r3, [pc, #144]	@ (8000e20 <can_init+0xc0>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	4a23      	ldr	r2, [pc, #140]	@ (8000e20 <can_init+0xc0>)
 8000d92:	f023 030f 	bic.w	r3, r3, #15
 8000d96:	6053      	str	r3, [r2, #4]
    GPIOB->CRH |=  (0x4 << 0);
 8000d98:	4b21      	ldr	r3, [pc, #132]	@ (8000e20 <can_init+0xc0>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	4a20      	ldr	r2, [pc, #128]	@ (8000e20 <can_init+0xc0>)
 8000d9e:	f043 0304 	orr.w	r3, r3, #4
 8000da2:	6053      	str	r3, [r2, #4]
    GPIOB->CRH &= ~(0xF << 4);
 8000da4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e20 <can_init+0xc0>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	4a1d      	ldr	r2, [pc, #116]	@ (8000e20 <can_init+0xc0>)
 8000daa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000dae:	6053      	str	r3, [r2, #4]
    GPIOB->CRH |=  (0xB << 4);
 8000db0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <can_init+0xc0>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e20 <can_init+0xc0>)
 8000db6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8000dba:	6053      	str	r3, [r2, #4]
	CAN1->MCR &= ~CAN_MCR_AWUM_Msk;
 8000dbc:	4b19      	ldr	r3, [pc, #100]	@ (8000e24 <can_init+0xc4>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a18      	ldr	r2, [pc, #96]	@ (8000e24 <can_init+0xc4>)
 8000dc2:	f023 0320 	bic.w	r3, r3, #32
 8000dc6:	6013      	str	r3, [r2, #0]
	CAN1->MCR &= ~CAN_MCR_SLEEP_Msk;
 8000dc8:	4b16      	ldr	r3, [pc, #88]	@ (8000e24 <can_init+0xc4>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a15      	ldr	r2, [pc, #84]	@ (8000e24 <can_init+0xc4>)
 8000dce:	f023 0302 	bic.w	r3, r3, #2
 8000dd2:	6013      	str	r3, [r2, #0]
	CAN1->MCR |= CAN_MCR_INRQ_Msk;
 8000dd4:	4b13      	ldr	r3, [pc, #76]	@ (8000e24 <can_init+0xc4>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a12      	ldr	r2, [pc, #72]	@ (8000e24 <can_init+0xc4>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	6013      	str	r3, [r2, #0]
	while (!(CAN1->MSR & CAN_MSR_INAK_Msk));
 8000de0:	bf00      	nop
 8000de2:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <can_init+0xc4>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f9      	beq.n	8000de2 <can_init+0x82>
	if(set_baudrate(Baud_Rate)==RY_NOT_OK)
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff fe8c 	bl	8000b0c <set_baudrate>
	{
		RY_NOT_OK;
	}
	CAN1->MCR &= ~(1<<0);  // CLEAR INQR BIT TO LEAVE INTILAIZE MODE=
 8000df4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <can_init+0xc4>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a0a      	ldr	r2, [pc, #40]	@ (8000e24 <can_init+0xc4>)
 8000dfa:	f023 0301 	bic.w	r3, r3, #1
 8000dfe:	6013      	str	r3, [r2, #0]
	while (CAN1->MSR & CAN_MSR_INAK_Msk);  // Wait for Normal Mode
 8000e00:	bf00      	nop
 8000e02:	4b08      	ldr	r3, [pc, #32]	@ (8000e24 <can_init+0xc4>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f9      	bne.n	8000e02 <can_init+0xa2>
	return RY_OK;
 8000e0e:	2301      	movs	r3, #1
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	40010000 	.word	0x40010000
 8000e20:	40010c00 	.word	0x40010c00
 8000e24:	40006400 	.word	0x40006400

08000e28 <configure_can_filters>:
			 CAN1->sTxMailBox[mail_box].TDHR|=(frame.data[i]<<((i-4)*8));
		 }
	 }
	CAN1->sTxMailBox[mail_box].TIR |= (1<<0);
	}
void configure_can_filters(const uint16_t *std_ids, uint8_t std_count,const uint32_t *ext_ids, uint8_t ext_count) {
 8000e28:	b480      	push	{r7}
 8000e2a:	b087      	sub	sp, #28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	607a      	str	r2, [r7, #4]
 8000e32:	461a      	mov	r2, r3
 8000e34:	460b      	mov	r3, r1
 8000e36:	72fb      	strb	r3, [r7, #11]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	72bb      	strb	r3, [r7, #10]

	 // Check if the total number of filters exceeds the available banks
	    if ((std_count + ext_count) > CAN_FILTER_BANKS) {
 8000e3c:	7afa      	ldrb	r2, [r7, #11]
 8000e3e:	7abb      	ldrb	r3, [r7, #10]
 8000e40:	4413      	add	r3, r2
 8000e42:	2b0e      	cmp	r3, #14
 8000e44:	f300 80bb 	bgt.w	8000fbe <configure_can_filters+0x196>
	        return;
	    }

	    // 1. Enter filter initialization mode
	    // Set the FINIT bit (Filter Initialization Mode)
	    CAN1->FMR |= CAN_FMR_FINIT;
 8000e48:	4b5f      	ldr	r3, [pc, #380]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e4e:	4a5e      	ldr	r2, [pc, #376]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	    uint8_t filter_bank_index = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	75fb      	strb	r3, [r7, #23]

	    // 2. Configure filters for Standard IDs and assign to FIFO0
	    for (uint8_t i = 0; i < std_count; i++) {
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	75bb      	strb	r3, [r7, #22]
 8000e60:	e04b      	b.n	8000efa <configure_can_filters+0xd2>
	        // Set filter mode to Mask mode
	        CAN1->FM1R |= (1 << filter_bank_index);
 8000e62:	4b59      	ldr	r3, [pc, #356]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e64:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000e68:	7dfa      	ldrb	r2, [r7, #23]
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e70:	4611      	mov	r1, r2
 8000e72:	4a55      	ldr	r2, [pc, #340]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e74:	430b      	orrs	r3, r1
 8000e76:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204

	        // Set filter scale to 16-bit
	        CAN1->FS1R &= ~(1 << filter_bank_index);
 8000e7a:	4b53      	ldr	r3, [pc, #332]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e7c:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8000e80:	7dfa      	ldrb	r2, [r7, #23]
 8000e82:	2101      	movs	r1, #1
 8000e84:	fa01 f202 	lsl.w	r2, r1, r2
 8000e88:	43d2      	mvns	r2, r2
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	4a4e      	ldr	r2, [pc, #312]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e8e:	400b      	ands	r3, r1
 8000e90:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c

	        // Assign the filter to FIFO0 (clear the bit in FFA1R)
	        CAN1->FFA1R &= ~(1 << filter_bank_index);
 8000e94:	4b4c      	ldr	r3, [pc, #304]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000e96:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8000e9a:	7dfa      	ldrb	r2, [r7, #23]
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000ea2:	43d2      	mvns	r2, r2
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4a48      	ldr	r2, [pc, #288]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000ea8:	400b      	ands	r3, r1
 8000eaa:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	        // Configure the filter ID and mask registers
	        // Standard ID is shifted left by 5 bits to align with the hardware format
	        CAN1->sFilterRegister[filter_bank_index].FR1 = (std_ids[i] << 5);
 8000eae:	7dbb      	ldrb	r3, [r7, #22]
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4943      	ldr	r1, [pc, #268]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000ebc:	7dfb      	ldrb	r3, [r7, #23]
 8000ebe:	0152      	lsls	r2, r2, #5
 8000ec0:	3348      	adds	r3, #72	@ 0x48
 8000ec2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	        // The mask is set to accept only this specific ID
	        CAN1->sFilterRegister[filter_bank_index].FR2 = (0x7FF << 5);
 8000ec6:	4a40      	ldr	r2, [pc, #256]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000ec8:	7dfb      	ldrb	r3, [r7, #23]
 8000eca:	3348      	adds	r3, #72	@ 0x48
 8000ecc:	00db      	lsls	r3, r3, #3
 8000ece:	4413      	add	r3, r2
 8000ed0:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8000ed4:	605a      	str	r2, [r3, #4]

	        // Enable the filter bank
	        CAN1->FA1R |= (1 << filter_bank_index);
 8000ed6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000ed8:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000edc:	7dfa      	ldrb	r2, [r7, #23]
 8000ede:	2101      	movs	r1, #1
 8000ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4a38      	ldr	r2, [pc, #224]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000ee8:	430b      	orrs	r3, r1
 8000eea:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	        filter_bank_index++;
 8000eee:	7dfb      	ldrb	r3, [r7, #23]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	75fb      	strb	r3, [r7, #23]
	    for (uint8_t i = 0; i < std_count; i++) {
 8000ef4:	7dbb      	ldrb	r3, [r7, #22]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	75bb      	strb	r3, [r7, #22]
 8000efa:	7dba      	ldrb	r2, [r7, #22]
 8000efc:	7afb      	ldrb	r3, [r7, #11]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d3af      	bcc.n	8000e62 <configure_can_filters+0x3a>
	    }

	    // 3. Configure filters for Extended IDs and assign to FIFO1
	    for (uint8_t i = 0; i < ext_count; i++) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	757b      	strb	r3, [r7, #21]
 8000f06:	e04d      	b.n	8000fa4 <configure_can_filters+0x17c>
	        // Set filter mode to Mask mode
	        CAN1->FM1R |= (1 << filter_bank_index);
 8000f08:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f0a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000f0e:	7dfa      	ldrb	r2, [r7, #23]
 8000f10:	2101      	movs	r1, #1
 8000f12:	fa01 f202 	lsl.w	r2, r1, r2
 8000f16:	4611      	mov	r1, r2
 8000f18:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f1a:	430b      	orrs	r3, r1
 8000f1c:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204

	        // Set filter scale to 32-bit
	        CAN1->FS1R |= (1 << filter_bank_index);
 8000f20:	4b29      	ldr	r3, [pc, #164]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f22:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8000f26:	7dfa      	ldrb	r2, [r7, #23]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f2e:	4611      	mov	r1, r2
 8000f30:	4a25      	ldr	r2, [pc, #148]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f32:	430b      	orrs	r3, r1
 8000f34:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c

	        // Assign the filter to FIFO1 (set the bit in FFA1R)
	        CAN1->FFA1R |= (1 << filter_bank_index);
 8000f38:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8000f3e:	7dfa      	ldrb	r2, [r7, #23]
 8000f40:	2101      	movs	r1, #1
 8000f42:	fa01 f202 	lsl.w	r2, r1, r2
 8000f46:	4611      	mov	r1, r2
 8000f48:	4a1f      	ldr	r2, [pc, #124]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f4a:	430b      	orrs	r3, r1
 8000f4c:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	        // The 29-bit ID is split into two 16-bit registers
	        // FR1: Contains the most significant 16 bits of the ID
	        // FR2: Contains the least significant 16 bits of the ID
	        CAN1->sFilterRegister[filter_bank_index].FR1 = (uint16_t)(ext_ids[i] >> 16);
 8000f50:	7d7b      	ldrb	r3, [r7, #21]
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	4413      	add	r3, r2
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	0c1b      	lsrs	r3, r3, #16
 8000f5c:	b299      	uxth	r1, r3
 8000f5e:	4a1a      	ldr	r2, [pc, #104]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f60:	7dfb      	ldrb	r3, [r7, #23]
 8000f62:	3348      	adds	r3, #72	@ 0x48
 8000f64:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	        CAN1->sFilterRegister[filter_bank_index].FR2 = (uint16_t)ext_ids[i];
 8000f68:	7d7b      	ldrb	r3, [r7, #21]
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	4413      	add	r3, r2
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	b299      	uxth	r1, r3
 8000f74:	4a14      	ldr	r2, [pc, #80]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f76:	7dfb      	ldrb	r3, [r7, #23]
 8000f78:	3348      	adds	r3, #72	@ 0x48
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	4413      	add	r3, r2
 8000f7e:	6059      	str	r1, [r3, #4]

	        // Enable the filter bank
	        CAN1->FA1R |= (1 << filter_bank_index);
 8000f80:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f82:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000f86:	7dfa      	ldrb	r2, [r7, #23]
 8000f88:	2101      	movs	r1, #1
 8000f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000f92:	430b      	orrs	r3, r1
 8000f94:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	        filter_bank_index++;
 8000f98:	7dfb      	ldrb	r3, [r7, #23]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	75fb      	strb	r3, [r7, #23]
	    for (uint8_t i = 0; i < ext_count; i++) {
 8000f9e:	7d7b      	ldrb	r3, [r7, #21]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	757b      	strb	r3, [r7, #21]
 8000fa4:	7d7a      	ldrb	r2, [r7, #21]
 8000fa6:	7abb      	ldrb	r3, [r7, #10]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d3ad      	bcc.n	8000f08 <configure_can_filters+0xe0>
	    }

	    // 4. Exit filter initialization mode to activate the filters
	    CAN1->FMR &= ~CAN_FMR_FINIT;
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000fae:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000fb2:	4a05      	ldr	r2, [pc, #20]	@ (8000fc8 <configure_can_filters+0x1a0>)
 8000fb4:	f023 0301 	bic.w	r3, r3, #1
 8000fb8:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
 8000fbc:	e000      	b.n	8000fc0 <configure_can_filters+0x198>
	        return;
 8000fbe:	bf00      	nop
}
 8000fc0:	371c      	adds	r7, #28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	40006400 	.word	0x40006400

08000fcc <receive_can_data>:
 * the provided CanRxMsg structure.
 * @param fifo_number The FIFO to check (0 for FIFO0, 1 for FIFO1).
 * @param rx_message A pointer to the CanRxMsg structure to store the received data.
 * @return 1 if a message was successfully received, 0 otherwise.
 */
uint8_t receive_can_data(uint8_t fifo_number, can_frame_t* rx_message) {
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]

    // Check if the requested FIFO has a pending message
    if (fifo_number == 0) {
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d107      	bne.n	8000fee <receive_can_data+0x22>
        // Check FMP0 bit (FIFO Message Pending)
        if ((CAN1->RF0R & CAN_RF0R_FMP0) == 0) {
 8000fde:	4b45      	ldr	r3, [pc, #276]	@ (80010f4 <receive_can_data+0x128>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10e      	bne.n	8001008 <receive_can_data+0x3c>
            return 0; // No message pending in FIFO0
 8000fea:	2300      	movs	r3, #0
 8000fec:	e07d      	b.n	80010ea <receive_can_data+0x11e>
        }
    } else if (fifo_number == 1) {
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d107      	bne.n	8001004 <receive_can_data+0x38>
        // Check FMP1 bit (FIFO Message Pending)
        if ((CAN1->RF1R & CAN_RF1R_FMP1) == 0) {
 8000ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80010f4 <receive_can_data+0x128>)
 8000ff6:	691b      	ldr	r3, [r3, #16]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d103      	bne.n	8001008 <receive_can_data+0x3c>
            return 0; // No message pending in FIFO1
 8001000:	2300      	movs	r3, #0
 8001002:	e072      	b.n	80010ea <receive_can_data+0x11e>
        }
    } else {
        return 0; // Invalid FIFO number
 8001004:	2300      	movs	r3, #0
 8001006:	e070      	b.n	80010ea <receive_can_data+0x11e>
    }

    // Read message from the selected FIFO
    volatile CAN_FIFOMailBox_TypeDef* rx_mailbox;
    if (fifo_number == 0) {
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <receive_can_data+0x48>
        rx_mailbox = &CAN1->sFIFOMailBox[0];
 800100e:	4b3a      	ldr	r3, [pc, #232]	@ (80010f8 <receive_can_data+0x12c>)
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	e001      	b.n	8001018 <receive_can_data+0x4c>
    } else {
        rx_mailbox = &CAN1->sFIFOMailBox[1];
 8001014:	4b39      	ldr	r3, [pc, #228]	@ (80010fc <receive_can_data+0x130>)
 8001016:	60fb      	str	r3, [r7, #12]
    }

    // Read the ID and ID type
    if ((rx_mailbox->RIR & CAN_RI0R_IDE) == 0) {
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 0304 	and.w	r3, r3, #4
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10a      	bne.n	800103a <receive_can_data+0x6e>
        // Standard ID (11-bit)
        rx_message->ide = 0;
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	2200      	movs	r2, #0
 8001028:	711a      	strb	r2, [r3, #4]
        rx_message->id = (rx_mailbox->RIR >> 21) & 0x7FF;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	0d5b      	lsrs	r3, r3, #21
 8001030:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	e007      	b.n	800104a <receive_can_data+0x7e>
    } else {
        // Extended ID (29-bit)
        rx_message->ide = 1;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	2201      	movs	r2, #1
 800103e:	711a      	strb	r2, [r3, #4]
        rx_message->id = (rx_mailbox->RIR >> 3);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	601a      	str	r2, [r3, #0]
    }

    // Check for Remote Transmission Request (RTR)
    rx_message->rtr = (rx_mailbox->RIR & CAN_RI0R_RTR) >> 1;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	085b      	lsrs	r3, r3, #1
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	b2da      	uxtb	r2, r3
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	715a      	strb	r2, [r3, #5]

    // Read Data Length Code (DLC)
    rx_message->dlc = (rx_mailbox->RDTR & CAN_RDT0R_DLC) >> 0;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	f003 030f 	and.w	r3, r3, #15
 8001066:	b2da      	uxtb	r2, r3
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	719a      	strb	r2, [r3, #6]

    // Read the 8 bytes of data
    // Use bit-wise operations to get the correct data
    rx_message->data[0] = (uint8_t)rx_mailbox->RDLR;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	b2da      	uxtb	r2, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	71da      	strb	r2, [r3, #7]
    rx_message->data[1] = (uint8_t)(rx_mailbox->RDLR >> 8);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	0a1b      	lsrs	r3, r3, #8
 800107c:	b2da      	uxtb	r2, r3
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	721a      	strb	r2, [r3, #8]
    rx_message->data[2] = (uint8_t)(rx_mailbox->RDLR >> 16);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	0c1b      	lsrs	r3, r3, #16
 8001088:	b2da      	uxtb	r2, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	725a      	strb	r2, [r3, #9]
    rx_message->data[3] = (uint8_t)(rx_mailbox->RDLR >> 24);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	0e1b      	lsrs	r3, r3, #24
 8001094:	b2da      	uxtb	r2, r3
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	729a      	strb	r2, [r3, #10]
    rx_message->data[4] = (uint8_t)rx_mailbox->RDHR;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	72da      	strb	r2, [r3, #11]
    rx_message->data[5] = (uint8_t)(rx_mailbox->RDHR >> 8);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	0a1b      	lsrs	r3, r3, #8
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	731a      	strb	r2, [r3, #12]
    rx_message->data[6] = (uint8_t)(rx_mailbox->RDHR >> 16);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	0c1b      	lsrs	r3, r3, #16
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	735a      	strb	r2, [r3, #13]
    rx_message->data[7] = (uint8_t)(rx_mailbox->RDHR >> 24);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	0e1b      	lsrs	r3, r3, #24
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	739a      	strb	r2, [r3, #14]

    // Release the FIFO mailbox
    if (fifo_number == 0) {
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d106      	bne.n	80010dc <receive_can_data+0x110>
        CAN1->RF0R |= CAN_RF0R_RFOM0;
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <receive_can_data+0x128>)
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	4a08      	ldr	r2, [pc, #32]	@ (80010f4 <receive_can_data+0x128>)
 80010d4:	f043 0320 	orr.w	r3, r3, #32
 80010d8:	60d3      	str	r3, [r2, #12]
 80010da:	e005      	b.n	80010e8 <receive_can_data+0x11c>
    } else {
        CAN1->RF1R |= CAN_RF1R_RFOM1;
 80010dc:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <receive_can_data+0x128>)
 80010de:	691b      	ldr	r3, [r3, #16]
 80010e0:	4a04      	ldr	r2, [pc, #16]	@ (80010f4 <receive_can_data+0x128>)
 80010e2:	f043 0320 	orr.w	r3, r3, #32
 80010e6:	6113      	str	r3, [r2, #16]
    }

    return 1; // Message received successfully
 80010e8:	2301      	movs	r3, #1
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	40006400 	.word	0x40006400
 80010f8:	400065b0 	.word	0x400065b0
 80010fc:	400065c0 	.word	0x400065c0

08001100 <can_recv_bulk>:
uint32_t can_recv_bulk(can_frame_t *frames, uint32_t max_frames)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
    uint32_t frames_received = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]

    if ( frames == NULL || max_frames == 0)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d002      	beq.n	800111a <can_recv_bulk+0x1a>
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d12a      	bne.n	8001170 <can_recv_bulk+0x70>
        return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e02f      	b.n	800117e <can_recv_bulk+0x7e>

    while (frames_received < max_frames)
    {
        if ((CAN1->RF0R & CAN_RF0R_FMP0) > 0)
 800111e:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <can_recv_bulk+0x88>)
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b00      	cmp	r3, #0
 8001128:	d00e      	beq.n	8001148 <can_recv_bulk+0x48>
        {
            if (receive_can_data(0,&frames[frames_received]))
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	011b      	lsls	r3, r3, #4
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	4619      	mov	r1, r3
 8001134:	2000      	movs	r0, #0
 8001136:	f7ff ff49 	bl	8000fcc <receive_can_data>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d017      	beq.n	8001170 <can_recv_bulk+0x70>
                frames_received++;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	3301      	adds	r3, #1
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	e013      	b.n	8001170 <can_recv_bulk+0x70>
        }
        else if ((CAN1->RF1R & CAN_RF1R_FMP1)>0)
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <can_recv_bulk+0x88>)
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	f003 0303 	and.w	r3, r3, #3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d012      	beq.n	800117a <can_recv_bulk+0x7a>
        {
            if (receive_can_data(1,&frames[frames_received]))
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	011b      	lsls	r3, r3, #4
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	4619      	mov	r1, r3
 800115e:	2001      	movs	r0, #1
 8001160:	f7ff ff34 	bl	8000fcc <receive_can_data>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d002      	beq.n	8001170 <can_recv_bulk+0x70>
                frames_received++;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3301      	adds	r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
    while (frames_received < max_frames)
 8001170:	68fa      	ldr	r2, [r7, #12]
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	d3d2      	bcc.n	800111e <can_recv_bulk+0x1e>
 8001178:	e000      	b.n	800117c <can_recv_bulk+0x7c>
        }
        else
        {
            break; // No messages in either FIFO
 800117a:	bf00      	nop
        }
    }

    return frames_received;
 800117c:	68fb      	ldr	r3, [r7, #12]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40006400 	.word	0x40006400

0800118c <Condensor_Relay_Pins_Init>:

#include"extern_file_declarations.h"

#define PB15_CONDENSOR   15

void Condensor_Relay_Pins_Init(){
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 8001190:	4b0d      	ldr	r3, [pc, #52]	@ (80011c8 <Condensor_Relay_Pins_Init+0x3c>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a0c      	ldr	r2, [pc, #48]	@ (80011c8 <Condensor_Relay_Pins_Init+0x3c>)
 8001196:	f043 0308 	orr.w	r3, r3, #8
 800119a:	6193      	str	r3, [r2, #24]
    GPIOB->CRH&=~((0xFF<<28));
 800119c:	4b0b      	ldr	r3, [pc, #44]	@ (80011cc <Condensor_Relay_Pins_Init+0x40>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	4a0a      	ldr	r2, [pc, #40]	@ (80011cc <Condensor_Relay_Pins_Init+0x40>)
 80011a2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80011a6:	6053      	str	r3, [r2, #4]
    GPIOB->CRH|=((0x3<<28));
 80011a8:	4b08      	ldr	r3, [pc, #32]	@ (80011cc <Condensor_Relay_Pins_Init+0x40>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	4a07      	ldr	r2, [pc, #28]	@ (80011cc <Condensor_Relay_Pins_Init+0x40>)
 80011ae:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 80011b2:	6053      	str	r3, [r2, #4]
    GPIOB->ODR|=((1<<PB15_CONDENSOR));
 80011b4:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <Condensor_Relay_Pins_Init+0x40>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	4a04      	ldr	r2, [pc, #16]	@ (80011cc <Condensor_Relay_Pins_Init+0x40>)
 80011ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011be:	60d3      	str	r3, [r2, #12]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	40021000 	.word	0x40021000
 80011cc:	40010c00 	.word	0x40010c00

080011d0 <clock_print_status>:
#include"Motor_Control_uint_pins.h"
#include"process.h"
#include"MCU_ELECTROCATALYST_MESSAGES.h"
CAN_FRAME frame;
I2C_HandleTypeDef hi2c1;
void clock_print_status(){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
    uart_printf("\r\n=====================================\r\n");
 80011d4:	4817      	ldr	r0, [pc, #92]	@ (8001234 <clock_print_status+0x64>)
 80011d6:	f000 fd8a 	bl	8001cee <uart_printf>
    uart_printf("EVA DRIVE_MODE_SELECTOR & HVAC \r\n");
 80011da:	4817      	ldr	r0, [pc, #92]	@ (8001238 <clock_print_status+0x68>)
 80011dc:	f000 fd87 	bl	8001cee <uart_printf>
    uart_printf("=====================================\r\n");
 80011e0:	4816      	ldr	r0, [pc, #88]	@ (800123c <clock_print_status+0x6c>)
 80011e2:	f000 fd84 	bl	8001cee <uart_printf>
    uart_printf("System Clock: %lu MHz\r\n", get_SYSCLK_freq() / 1000000);
 80011e6:	f000 fb21 	bl	800182c <get_SYSCLK_freq>
 80011ea:	4603      	mov	r3, r0
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <clock_print_status+0x70>)
 80011ee:	fba2 2303 	umull	r2, r3, r2, r3
 80011f2:	0c9b      	lsrs	r3, r3, #18
 80011f4:	4619      	mov	r1, r3
 80011f6:	4813      	ldr	r0, [pc, #76]	@ (8001244 <clock_print_status+0x74>)
 80011f8:	f000 fd79 	bl	8001cee <uart_printf>
    uart_printf("APB1 Clock: %lu MHz\r\n", get_APB1_freq() / 1000000);
 80011fc:	f000 fb94 	bl	8001928 <get_APB1_freq>
 8001200:	4603      	mov	r3, r0
 8001202:	4a0f      	ldr	r2, [pc, #60]	@ (8001240 <clock_print_status+0x70>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	0c9b      	lsrs	r3, r3, #18
 800120a:	4619      	mov	r1, r3
 800120c:	480e      	ldr	r0, [pc, #56]	@ (8001248 <clock_print_status+0x78>)
 800120e:	f000 fd6e 	bl	8001cee <uart_printf>
    uart_printf("APB2 Clock: %lu MHz\r\n", get_APB2_freq() / 1000000);
 8001212:	f000 fbaf 	bl	8001974 <get_APB2_freq>
 8001216:	4603      	mov	r3, r0
 8001218:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <clock_print_status+0x70>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	0c9b      	lsrs	r3, r3, #18
 8001220:	4619      	mov	r1, r3
 8001222:	480a      	ldr	r0, [pc, #40]	@ (800124c <clock_print_status+0x7c>)
 8001224:	f000 fd63 	bl	8001cee <uart_printf>
    uart_printf("=====================================\r\n");
 8001228:	4804      	ldr	r0, [pc, #16]	@ (800123c <clock_print_status+0x6c>)
 800122a:	f000 fd60 	bl	8001cee <uart_printf>
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	08004be8 	.word	0x08004be8
 8001238:	08004c14 	.word	0x08004c14
 800123c:	08004c38 	.word	0x08004c38
 8001240:	431bde83 	.word	0x431bde83
 8001244:	08004c60 	.word	0x08004c60
 8001248:	08004c78 	.word	0x08004c78
 800124c:	08004c90 	.word	0x08004c90

08001250 <can_ids_filter_configure>:
\
void can_ids_filter_configure(){
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b089      	sub	sp, #36	@ 0x24
 8001254:	af00      	add	r7, sp, #0
    /* Standard IDs array - terminated with 0x0000 */
    uint16_t standard_rx_ids[] = {
 8001256:	4a0c      	ldr	r2, [pc, #48]	@ (8001288 <can_ids_filter_configure+0x38>)
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	ca07      	ldmia	r2, {r0, r1, r2}
 800125e:	c303      	stmia	r3!, {r0, r1}
 8001260:	801a      	strh	r2, [r3, #0]
			Matel_MCU_Fault_Code_CAN_STD_ID_B3,
			Matel_CANFRAME3_CAN_STD_ID_3AA,
    };

    /* Extended IDs array - terminated with 0x00000000 */
    uint32_t extended_rx_ids[] = {
 8001262:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <can_ids_filter_configure+0x3c>)
 8001264:	1d3c      	adds	r4, r7, #4
 8001266:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001268:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    		Matel_MCU_Stat_One_CAN_EXTD_ID_0x98A92000,
			Matel_MCU_Stat_Two_CAN_EXTD_ID_0x98A96000,
			Matel_MCU_HearthBeat_CAN_EXTD_ID_0x98F40117,
			Matel_VECTOR__INDEPENDENT_SIG_MSG_0xC0000000
    };
    configure_can_filters(standard_rx_ids,sizeof(standard_rx_ids)/sizeof(standard_rx_ids[0]),extended_rx_ids,sizeof(extended_rx_ids)/sizeof(extended_rx_ids[0]));
 800126c:	1d3a      	adds	r2, r7, #4
 800126e:	f107 0014 	add.w	r0, r7, #20
 8001272:	2304      	movs	r3, #4
 8001274:	2105      	movs	r1, #5
 8001276:	f7ff fdd7 	bl	8000e28 <configure_can_filters>
    uart_printf("[INFO] Configuring CAN filters for CT4 MCU messages...\r\n");
 800127a:	4805      	ldr	r0, [pc, #20]	@ (8001290 <can_ids_filter_configure+0x40>)
 800127c:	f000 fd37 	bl	8001cee <uart_printf>
}
 8001280:	bf00      	nop
 8001282:	3724      	adds	r7, #36	@ 0x24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	08004ce4 	.word	0x08004ce4
 800128c:	08004cf0 	.word	0x08004cf0
 8001290:	08004ca8 	.word	0x08004ca8

08001294 <main>:
int main(){
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af02      	add	r7, sp, #8
	HAL_Init();
 800129a:	f000 fd67 	bl	8001d6c <HAL_Init>
	system_clock_init_to_72MHZ();
 800129e:	f000 fa6f 	bl	8001780 <system_clock_init_to_72MHZ>
	if(uart_init(115200)==RY_NOT_OK){
 80012a2:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80012a6:	f000 fc99 	bl	8001bdc <uart_init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d101      	bne.n	80012b4 <main+0x20>
	  Error_Handler();
 80012b0:	f000 f8a0 	bl	80013f4 <Error_Handler>
	}
	clock_print_status();
 80012b4:	f7ff ff8c 	bl	80011d0 <clock_print_status>
    uart_printf("UART1 initialization is ok ,baud_baudrate in kbps %d:\r\n", 115200);
 80012b8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80012bc:	483f      	ldr	r0, [pc, #252]	@ (80013bc <main+0x128>)
 80012be:	f000 fd16 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 80012c2:	483f      	ldr	r0, [pc, #252]	@ (80013c0 <main+0x12c>)
 80012c4:	f000 fd13 	bl	8001cee <uart_printf>
    systick_init(1000);
 80012c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012cc:	f000 fa08 	bl	80016e0 <systick_init>
    uart_printf("systick clock initialized for milli second ");
 80012d0:	483c      	ldr	r0, [pc, #240]	@ (80013c4 <main+0x130>)
 80012d2:	f000 fd0c 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 80012d6:	483a      	ldr	r0, [pc, #232]	@ (80013c0 <main+0x12c>)
 80012d8:	f000 fd09 	bl	8001cee <uart_printf>
	if(can_init(500000)==RY_NOT_OK){
 80012dc:	483a      	ldr	r0, [pc, #232]	@ (80013c8 <main+0x134>)
 80012de:	f7ff fd3f 	bl	8000d60 <can_init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d107      	bne.n	80012f8 <main+0x64>
      uart_printf("CAN initialization is NOT oK\r\n");
 80012e8:	4838      	ldr	r0, [pc, #224]	@ (80013cc <main+0x138>)
 80012ea:	f000 fd00 	bl	8001cee <uart_printf>
	  uart_printf("======================================================\r\n");
 80012ee:	4838      	ldr	r0, [pc, #224]	@ (80013d0 <main+0x13c>)
 80012f0:	f000 fcfd 	bl	8001cee <uart_printf>
	  Error_Handler();
 80012f4:	f000 f87e 	bl	80013f4 <Error_Handler>
	}
	can_ids_filter_configure();
 80012f8:	f7ff ffaa 	bl	8001250 <can_ids_filter_configure>
    uart_printf("CAN initialization is ok ,baud_baudrate in %d kbps:\r\n", 500);
 80012fc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001300:	4834      	ldr	r0, [pc, #208]	@ (80013d4 <main+0x140>)
 8001302:	f000 fcf4 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 8001306:	482e      	ldr	r0, [pc, #184]	@ (80013c0 <main+0x12c>)
 8001308:	f000 fcf1 	bl	8001cee <uart_printf>
    Init_tasks();
 800130c:	f000 fb5e 	bl	80019cc <Init_tasks>
    uart_printf("Task schedular is initialized\r\n");
 8001310:	4831      	ldr	r0, [pc, #196]	@ (80013d8 <main+0x144>)
 8001312:	f000 fcec 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 8001316:	482a      	ldr	r0, [pc, #168]	@ (80013c0 <main+0x12c>)
 8001318:	f000 fce9 	bl	8001cee <uart_printf>
    Blower_Relay_Pins_Init();
 800131c:	f7ff f9ea 	bl	80006f4 <Blower_Relay_Pins_Init>
    uart_printf("Blower pins are initialized PIN12=%d PIN13=%d PIN14=%d\r\n",(GPIOB->IDR>>12&1),(GPIOB->IDR>>13&1),(GPIOB->IDR>>14&1));
 8001320:	4b2e      	ldr	r3, [pc, #184]	@ (80013dc <main+0x148>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	0b1b      	lsrs	r3, r3, #12
 8001326:	f003 0101 	and.w	r1, r3, #1
 800132a:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <main+0x148>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	0b5b      	lsrs	r3, r3, #13
 8001330:	f003 0201 	and.w	r2, r3, #1
 8001334:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <main+0x148>)
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	0b9b      	lsrs	r3, r3, #14
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	4828      	ldr	r0, [pc, #160]	@ (80013e0 <main+0x14c>)
 8001340:	f000 fcd5 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 8001344:	481e      	ldr	r0, [pc, #120]	@ (80013c0 <main+0x12c>)
 8001346:	f000 fcd2 	bl	8001cee <uart_printf>
    Condensor_Relay_Pins_Init();
 800134a:	f7ff ff1f 	bl	800118c <Condensor_Relay_Pins_Init>
    uart_printf("Condensor pins are initialized PIN15=%d \r\n",(GPIOB->IDR>>15&1));
 800134e:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <main+0x148>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	0bdb      	lsrs	r3, r3, #15
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	4619      	mov	r1, r3
 800135a:	4822      	ldr	r0, [pc, #136]	@ (80013e4 <main+0x150>)
 800135c:	f000 fcc7 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 8001360:	4817      	ldr	r0, [pc, #92]	@ (80013c0 <main+0x12c>)
 8001362:	f000 fcc4 	bl	8001cee <uart_printf>
    Motor_control_pins_init();
 8001366:	f7ff fba7 	bl	8000ab8 <Motor_control_pins_init>
    uart_printf("Motor_control pins are initialized PIN0=%d PIN1=%d  PIN3=%d PIN5=%d\r\n",(GPIOB->IDR>>0&1),(GPIOB->IDR>>1&1),(GPIOB->IDR>>3&1),(GPIOB->IDR>>5&1));
 800136a:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <main+0x148>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 0101 	and.w	r1, r3, #1
 8001372:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <main+0x148>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	085b      	lsrs	r3, r3, #1
 8001378:	f003 0201 	and.w	r2, r3, #1
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <main+0x148>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	08db      	lsrs	r3, r3, #3
 8001382:	f003 0001 	and.w	r0, r3, #1
 8001386:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <main+0x148>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	095b      	lsrs	r3, r3, #5
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	4603      	mov	r3, r0
 8001394:	4814      	ldr	r0, [pc, #80]	@ (80013e8 <main+0x154>)
 8001396:	f000 fcaa 	bl	8001cee <uart_printf>
    uart_printf("=========================================================\r\n");
 800139a:	4809      	ldr	r0, [pc, #36]	@ (80013c0 <main+0x12c>)
 800139c:	f000 fca7 	bl	8001cee <uart_printf>
    MX_I2C1_Init();
 80013a0:	f7ff f9cc 	bl	800073c <MX_I2C1_Init>
    Register_task(50,Drive_mode_state);
 80013a4:	4911      	ldr	r1, [pc, #68]	@ (80013ec <main+0x158>)
 80013a6:	2032      	movs	r0, #50	@ 0x32
 80013a8:	f000 fb46 	bl	8001a38 <Register_task>
    Register_task(100,process_can_messages);
 80013ac:	4910      	ldr	r1, [pc, #64]	@ (80013f0 <main+0x15c>)
 80013ae:	2064      	movs	r0, #100	@ 0x64
 80013b0:	f000 fb42 	bl	8001a38 <Register_task>
    while(1){
    	Run_all_tasks();
 80013b4:	f000 fb8e 	bl	8001ad4 <Run_all_tasks>
 80013b8:	e7fc      	b.n	80013b4 <main+0x120>
 80013ba:	bf00      	nop
 80013bc:	08004d00 	.word	0x08004d00
 80013c0:	08004d38 	.word	0x08004d38
 80013c4:	08004d74 	.word	0x08004d74
 80013c8:	0007a120 	.word	0x0007a120
 80013cc:	08004da0 	.word	0x08004da0
 80013d0:	08004dc0 	.word	0x08004dc0
 80013d4:	08004dfc 	.word	0x08004dfc
 80013d8:	08004e34 	.word	0x08004e34
 80013dc:	40010c00 	.word	0x40010c00
 80013e0:	08004e54 	.word	0x08004e54
 80013e4:	08004e90 	.word	0x08004e90
 80013e8:	08004ebc 	.word	0x08004ebc
 80013ec:	08001459 	.word	0x08001459
 80013f0:	08001525 	.word	0x08001525

080013f4 <Error_Handler>:
    }
}


void Error_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <crc8>:
      |                              |--[Verify CRC32]-------------->|  ~5 Âµs
      |                              |--[Parse Command]-------------->|  ~1 Âµs
      |                              |--[Update GPIO ODR]------------>|  Output changes
      |                              |                               |
 * */
uint8_t crc8(uint8_t data) {
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    uint8_t crc = 0x00; // initial value
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++) {
 800140e:	2300      	movs	r3, #0
 8001410:	73bb      	strb	r3, [r7, #14]
 8001412:	e018      	b.n	8001446 <crc8+0x46>
        if ((crc ^ data) & 0x80)
 8001414:	7bfa      	ldrb	r2, [r7, #15]
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	4053      	eors	r3, r2
 800141a:	b2db      	uxtb	r3, r3
 800141c:	b25b      	sxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	da08      	bge.n	8001434 <crc8+0x34>
            crc = (crc << 1) ^ 0x07; // polynomial 0x07
 8001422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	b25b      	sxtb	r3, r3
 800142a:	f083 0307 	eor.w	r3, r3, #7
 800142e:	b25b      	sxtb	r3, r3
 8001430:	73fb      	strb	r3, [r7, #15]
 8001432:	e002      	b.n	800143a <crc8+0x3a>
        else
            crc <<= 1;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	73fb      	strb	r3, [r7, #15]
        data <<= 1;
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 8; i++) {
 8001440:	7bbb      	ldrb	r3, [r7, #14]
 8001442:	3301      	adds	r3, #1
 8001444:	73bb      	strb	r3, [r7, #14]
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b07      	cmp	r3, #7
 800144a:	d9e3      	bls.n	8001414 <crc8+0x14>
    }
    return crc;
 800144c:	7bfb      	ldrb	r3, [r7, #15]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3714      	adds	r7, #20
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <Drive_mode_state>:
void Drive_mode_state(){
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
	if(I2C_RX_FLAG){
 800145c:	4b2e      	ldr	r3, [pc, #184]	@ (8001518 <Drive_mode_state+0xc0>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d057      	beq.n	8001514 <Drive_mode_state+0xbc>
		I2C_RX_FLAG=0;
 8001464:	4b2c      	ldr	r3, [pc, #176]	@ (8001518 <Drive_mode_state+0xc0>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
		if(crc8(data[0])==data[1]){
 800146a:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <Drive_mode_state+0xc4>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ffc6 	bl	8001400 <crc8>
 8001474:	4603      	mov	r3, r0
 8001476:	461a      	mov	r2, r3
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <Drive_mode_state+0xc4>)
 800147a:	785b      	ldrb	r3, [r3, #1]
 800147c:	429a      	cmp	r2, r3
 800147e:	d149      	bne.n	8001514 <Drive_mode_state+0xbc>
	    GPIOB->ODR &= ~((1<<PB0_REVERSE) | (1<<PB1_NEUTRAL) | (1<<PB3_DRIVE) | (1<<PB5_SPORT));
 8001480:	4b27      	ldr	r3, [pc, #156]	@ (8001520 <Drive_mode_state+0xc8>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	4a26      	ldr	r2, [pc, #152]	@ (8001520 <Drive_mode_state+0xc8>)
 8001486:	f023 032b 	bic.w	r3, r3, #43	@ 0x2b
 800148a:	60d3      	str	r3, [r2, #12]
	    switch (data[0]) {
 800148c:	4b23      	ldr	r3, [pc, #140]	@ (800151c <Drive_mode_state+0xc4>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	3b44      	subs	r3, #68	@ 0x44
 8001492:	2b0f      	cmp	r3, #15
 8001494:	d83e      	bhi.n	8001514 <Drive_mode_state+0xbc>
 8001496:	a201      	add	r2, pc, #4	@ (adr r2, 800149c <Drive_mode_state+0x44>)
 8001498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149c:	080014f9 	.word	0x080014f9
 80014a0:	08001515 	.word	0x08001515
 80014a4:	08001515 	.word	0x08001515
 80014a8:	08001515 	.word	0x08001515
 80014ac:	08001515 	.word	0x08001515
 80014b0:	08001515 	.word	0x08001515
 80014b4:	08001515 	.word	0x08001515
 80014b8:	08001515 	.word	0x08001515
 80014bc:	08001515 	.word	0x08001515
 80014c0:	08001515 	.word	0x08001515
 80014c4:	080014eb 	.word	0x080014eb
 80014c8:	08001515 	.word	0x08001515
 80014cc:	08001515 	.word	0x08001515
 80014d0:	08001515 	.word	0x08001515
 80014d4:	080014dd 	.word	0x080014dd
 80014d8:	08001507 	.word	0x08001507
	        case 'R': GPIOB->ODR |= (1<<PB0_REVERSE); break;
 80014dc:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <Drive_mode_state+0xc8>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001520 <Drive_mode_state+0xc8>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	60d3      	str	r3, [r2, #12]
 80014e8:	e014      	b.n	8001514 <Drive_mode_state+0xbc>
	        case 'N': GPIOB->ODR |= (1<<PB1_NEUTRAL); break;
 80014ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <Drive_mode_state+0xc8>)
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001520 <Drive_mode_state+0xc8>)
 80014f0:	f043 0302 	orr.w	r3, r3, #2
 80014f4:	60d3      	str	r3, [r2, #12]
 80014f6:	e00d      	b.n	8001514 <Drive_mode_state+0xbc>
	        case 'D': GPIOB->ODR |= (1<<PB3_DRIVE);   break;
 80014f8:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <Drive_mode_state+0xc8>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	4a08      	ldr	r2, [pc, #32]	@ (8001520 <Drive_mode_state+0xc8>)
 80014fe:	f043 0308 	orr.w	r3, r3, #8
 8001502:	60d3      	str	r3, [r2, #12]
 8001504:	e006      	b.n	8001514 <Drive_mode_state+0xbc>
	        case 'S': GPIOB->ODR |= (1<<PB5_SPORT);   break;
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <Drive_mode_state+0xc8>)
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <Drive_mode_state+0xc8>)
 800150c:	f043 0320 	orr.w	r3, r3, #32
 8001510:	60d3      	str	r3, [r2, #12]
 8001512:	bf00      	nop
	    }
		}
	}
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000078 	.word	0x20000078
 800151c:	2000007c 	.word	0x2000007c
 8001520:	40010c00 	.word	0x40010c00

08001524 <process_can_messages>:
void process_can_messages(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
   can_frame_t rx_frame;

   while (can_recv_bulk( &rx_frame, 1) > 0)
 800152a:	e003      	b.n	8001534 <process_can_messages+0x10>
   {
       matel_mcu_process_can_frame(&rx_frame);
 800152c:	463b      	mov	r3, r7
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f978 	bl	8000824 <matel_mcu_process_can_frame>
   while (can_recv_bulk( &rx_frame, 1) > 0)
 8001534:	463b      	mov	r3, r7
 8001536:	2101      	movs	r1, #1
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fde1 	bl	8001100 <can_recv_bulk>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1f3      	bne.n	800152c <process_can_messages+0x8>
   }
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001556:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <HAL_MspInit+0x5c>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	4a14      	ldr	r2, [pc, #80]	@ (80015ac <HAL_MspInit+0x5c>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6193      	str	r3, [r2, #24]
 8001562:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <HAL_MspInit+0x5c>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	60bb      	str	r3, [r7, #8]
 800156c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <HAL_MspInit+0x5c>)
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	4a0e      	ldr	r2, [pc, #56]	@ (80015ac <HAL_MspInit+0x5c>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001578:	61d3      	str	r3, [r2, #28]
 800157a:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <HAL_MspInit+0x5c>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001586:	4b0a      	ldr	r3, [pc, #40]	@ (80015b0 <HAL_MspInit+0x60>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4a04      	ldr	r2, [pc, #16]	@ (80015b0 <HAL_MspInit+0x60>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr
 80015ac:	40021000 	.word	0x40021000
 80015b0:	40010000 	.word	0x40010000

080015b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a1d      	ldr	r2, [pc, #116]	@ (8001644 <HAL_I2C_MspInit+0x90>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d133      	bne.n	800163c <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001648 <HAL_I2C_MspInit+0x94>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001648 <HAL_I2C_MspInit+0x94>)
 80015da:	f043 0308 	orr.w	r3, r3, #8
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b19      	ldr	r3, [pc, #100]	@ (8001648 <HAL_I2C_MspInit+0x94>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0308 	and.w	r3, r3, #8
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ec:	23c0      	movs	r3, #192	@ 0xc0
 80015ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f0:	2312      	movs	r3, #18
 80015f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f4:	2303      	movs	r3, #3
 80015f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f8:	f107 0310 	add.w	r3, r7, #16
 80015fc:	4619      	mov	r1, r3
 80015fe:	4813      	ldr	r0, [pc, #76]	@ (800164c <HAL_I2C_MspInit+0x98>)
 8001600:	f000 fda0 	bl	8002144 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001604:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <HAL_I2C_MspInit+0x94>)
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	4a0f      	ldr	r2, [pc, #60]	@ (8001648 <HAL_I2C_MspInit+0x94>)
 800160a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800160e:	61d3      	str	r3, [r2, #28]
 8001610:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <HAL_I2C_MspInit+0x94>)
 8001612:	69db      	ldr	r3, [r3, #28]
 8001614:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800161c:	2200      	movs	r2, #0
 800161e:	2100      	movs	r1, #0
 8001620:	201f      	movs	r0, #31
 8001622:	f000 fcd2 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001626:	201f      	movs	r0, #31
 8001628:	f000 fceb 	bl	8002002 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800162c:	2200      	movs	r2, #0
 800162e:	2100      	movs	r1, #0
 8001630:	2020      	movs	r0, #32
 8001632:	f000 fcca 	bl	8001fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001636:	2020      	movs	r0, #32
 8001638:	f000 fce3 	bl	8002002 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40005400 	.word	0x40005400
 8001648:	40021000 	.word	0x40021000
 800164c:	40010c00 	.word	0x40010c00

08001650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <NMI_Handler+0x4>

08001658 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <HardFault_Handler+0x4>

08001660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <MemManage_Handler+0x4>

08001668 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <BusFault_Handler+0x4>

08001670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <UsageFault_Handler+0x4>

08001678 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr

08001684 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr

08001690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f000 fbaa 	bl	8001df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  milli_sec_tick++;
 80016a4:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <SysTick_Handler+0x18>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	3301      	adds	r3, #1
 80016aa:	4a02      	ldr	r2, [pc, #8]	@ (80016b4 <SysTick_Handler+0x18>)
 80016ac:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000184 	.word	0x20000184

080016b8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <I2C1_EV_IRQHandler+0x10>)
 80016be:	f001 f88b 	bl	80027d8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000130 	.word	0x20000130

080016cc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <I2C1_ER_IRQHandler+0x10>)
 80016d2:	f001 f9f2 	bl	8002aba <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000130 	.word	0x20000130

080016e0 <systick_init>:
 *  Created on: Sep 3, 2025
 *      Author: MadaYaswanth
 */

#include"extern_file_declarations.h"
void systick_init(uint32_t ticks_per_sec){
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
    // Reload value = (SystemCoreClock / ticks_per_sec) - 1
    SysTick->LOAD = (get_SYSCLK_freq() / ticks_per_sec) - 1;
 80016e8:	f000 f8a0 	bl	800182c <get_SYSCLK_freq>
 80016ec:	4602      	mov	r2, r0
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f4:	4a06      	ldr	r2, [pc, #24]	@ (8001710 <systick_init+0x30>)
 80016f6:	3b01      	subs	r3, #1
 80016f8:	6053      	str	r3, [r2, #4]

    SysTick->VAL = 0;             // Clear current value
 80016fa:	4b05      	ldr	r3, [pc, #20]	@ (8001710 <systick_init+0x30>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
    SysTick->CTRL = (1 << 2) |    // CLKSOURCE = processor clock (AHB)
 8001700:	4b03      	ldr	r3, [pc, #12]	@ (8001710 <systick_init+0x30>)
 8001702:	2207      	movs	r2, #7
 8001704:	601a      	str	r2, [r3, #0]
                    (1 << 1) |    // TICKINT = enable SysTick interrupt
                    (1 << 0);     // ENABLE counter
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	e000e010 	.word	0xe000e010

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	@ (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f002 fd8a 	bl	800425c <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	@ (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20005000 	.word	0x20005000
 8001774:	00000400 	.word	0x00000400
 8001778:	20000188 	.word	0x20000188
 800177c:	20000378 	.word	0x20000378

08001780 <system_clock_init_to_72MHZ>:
 *
 *  Created on: Sep 2, 2025
 *      Author: MadaYaswanth
 */
#include"main.h"
STATUS system_clock_init_to_72MHZ(){
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
	    // 1. Enable HSE (external crystal, e.g., 8MHz)
	    RCC->CR |= RCC_CR_HSEON;       // Turn on HSE
 8001784:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a26      	ldr	r2, [pc, #152]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 800178a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800178e:	6013      	str	r3, [r2, #0]
	    while (!(RCC->CR & RCC_CR_HSERDY)); // Wait until HSE is ready
 8001790:	bf00      	nop
 8001792:	4b24      	ldr	r3, [pc, #144]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f9      	beq.n	8001792 <system_clock_init_to_72MHZ+0x12>
	    FLASH->ACR |= FLASH_ACR_LATENCY_2;  // 2 wait states
 800179e:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <system_clock_init_to_72MHZ+0xa8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a21      	ldr	r2, [pc, #132]	@ (8001828 <system_clock_init_to_72MHZ+0xa8>)
 80017a4:	f043 0304 	orr.w	r3, r3, #4
 80017a8:	6013      	str	r3, [r2, #0]
	    FLASH->ACR |= FLASH_ACR_PRFTBE;     // Enable prefetch
 80017aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <system_clock_init_to_72MHZ+0xa8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001828 <system_clock_init_to_72MHZ+0xa8>)
 80017b0:	f043 0310 	orr.w	r3, r3, #16
 80017b4:	6013      	str	r3, [r2, #0]
	    // 2. Configure PLL to multiply HSE to 72 MHz
	    //    PLLMUL = 9 (8MHz * 9 = 72MHz)
	    RCC->CFGR |= RCC_CFGR_PLLMULL9; // PLL multiplier = 9
 80017b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017bc:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 80017c0:	6053      	str	r3, [r2, #4]
	    // 3. Select HSE as PLL source
	    RCC->CFGR |= RCC_CFGR_PLLSRC;   // PLL source = HSE
 80017c2:	4b18      	ldr	r3, [pc, #96]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	4a17      	ldr	r2, [pc, #92]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017cc:	6053      	str	r3, [r2, #4]
	    // 4. Set APB1 Prescaler to 2 (PCLK1 = 72MHz / 2 = 36MHz)
	    RCC->CFGR |= RCC_CFGR_PPRE1_2;  // APB1 prescaler = 2 (36MHz)
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	4a14      	ldr	r2, [pc, #80]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017d8:	6053      	str	r3, [r2, #4]
	    // 5. Set APB2 Prescaler to 1 (PCLK2 = 72MHz, no division)
	    RCC->CFGR &= ~RCC_CFGR_PPRE2;   // APB2 prescaler = 1 (72MHz)
 80017da:	4b12      	ldr	r3, [pc, #72]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4a11      	ldr	r2, [pc, #68]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017e0:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80017e4:	6053      	str	r3, [r2, #4]
	    // 6. Enable PLL and wait until ready
	    RCC->CR |= RCC_CR_PLLON;
 80017e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017f0:	6013      	str	r3, [r2, #0]
	    while (!(RCC->CR & RCC_CR_PLLRDY));
 80017f2:	bf00      	nop
 80017f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0f9      	beq.n	80017f4 <system_clock_init_to_72MHZ+0x74>
	     // 7. Switch SYSCLK to PLL
	    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001800:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	4a07      	ldr	r2, [pc, #28]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 8001806:	f043 0302 	orr.w	r3, r3, #2
 800180a:	6053      	str	r3, [r2, #4]
	    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 800180c:	bf00      	nop
 800180e:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <system_clock_init_to_72MHZ+0xa4>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f003 030c 	and.w	r3, r3, #12
 8001816:	2b08      	cmp	r3, #8
 8001818:	d1f9      	bne.n	800180e <system_clock_init_to_72MHZ+0x8e>
}
 800181a:	bf00      	nop
 800181c:	4618      	mov	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr
 8001824:	40021000 	.word	0x40021000
 8001828:	40022000 	.word	0x40022000

0800182c <get_SYSCLK_freq>:
uint32_t get_SYSCLK_freq(void) {
 800182c:	b480      	push	{r7}
 800182e:	b087      	sub	sp, #28
 8001830:	af00      	add	r7, sp, #0
    uint32_t sysclk_source, pllmul, prediv, pllclk;
    uint32_t HSE_Value = 8000000; // External crystal (adjust if different)
 8001832:	4b26      	ldr	r3, [pc, #152]	@ (80018cc <get_SYSCLK_freq+0xa0>)
 8001834:	60bb      	str	r3, [r7, #8]
    uint32_t HSI_Value = 8000000; // Internal RC
 8001836:	4b25      	ldr	r3, [pc, #148]	@ (80018cc <get_SYSCLK_freq+0xa0>)
 8001838:	607b      	str	r3, [r7, #4]
    sysclk_source = (RCC->CFGR >> 2) & 0x3;  // SWS bits
 800183a:	4b25      	ldr	r3, [pc, #148]	@ (80018d0 <get_SYSCLK_freq+0xa4>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	089b      	lsrs	r3, r3, #2
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	603b      	str	r3, [r7, #0]
    switch (sysclk_source) {
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	2b02      	cmp	r3, #2
 800184a:	d00d      	beq.n	8001868 <get_SYSCLK_freq+0x3c>
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	2b02      	cmp	r3, #2
 8001850:	d835      	bhi.n	80018be <get_SYSCLK_freq+0x92>
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <get_SYSCLK_freq+0x34>
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d002      	beq.n	8001864 <get_SYSCLK_freq+0x38>
 800185e:	e02e      	b.n	80018be <get_SYSCLK_freq+0x92>
        case 0x00: // HSI
            return HSI_Value;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	e02d      	b.n	80018c0 <get_SYSCLK_freq+0x94>
        case 0x01: // HSE
            return HSE_Value;
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	e02b      	b.n	80018c0 <get_SYSCLK_freq+0x94>
        case 0x02: // PLL
            // PLL source
            if (RCC->CFGR & (1 << 16)) {
 8001868:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <get_SYSCLK_freq+0xa4>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d010      	beq.n	8001896 <get_SYSCLK_freq+0x6a>
                // HSE as PLL source
                if (RCC->CFGR & (1 << 17))
 8001874:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <get_SYSCLK_freq+0xa4>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <get_SYSCLK_freq+0x5a>
                    prediv = 2;   // HSE/2
 8001880:	2302      	movs	r3, #2
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	e001      	b.n	800188a <get_SYSCLK_freq+0x5e>
                else
                    prediv = 1;   // HSE
 8001886:	2301      	movs	r3, #1
 8001888:	613b      	str	r3, [r7, #16]
                pllclk = HSE_Value / prediv;
 800188a:	68ba      	ldr	r2, [r7, #8]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	e002      	b.n	800189c <get_SYSCLK_freq+0x70>
            } else {
                // HSI/2 as PLL source
                pllclk = HSI_Value / 2; // 4 MHz
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	085b      	lsrs	r3, r3, #1
 800189a:	60fb      	str	r3, [r7, #12]
            }

            // PLL multiplier
            pllmul = ((RCC->CFGR >> 18) & 0xF) + 2;
 800189c:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <get_SYSCLK_freq+0xa4>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	0c9b      	lsrs	r3, r3, #18
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	3302      	adds	r3, #2
 80018a8:	617b      	str	r3, [r7, #20]
            // Note: value 0b1101 = x13, 0b1110 = x14, 0b1111 = x16
            if (pllmul == 15) pllmul = 16; // adjust for 0b1111 special case
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	2b0f      	cmp	r3, #15
 80018ae:	d101      	bne.n	80018b4 <get_SYSCLK_freq+0x88>
 80018b0:	2310      	movs	r3, #16
 80018b2:	617b      	str	r3, [r7, #20]

            return pllclk * pllmul;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	fb02 f303 	mul.w	r3, r2, r3
 80018bc:	e000      	b.n	80018c0 <get_SYSCLK_freq+0x94>
        default:
            return HSI_Value; // fallback
 80018be:	687b      	ldr	r3, [r7, #4]
    }
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	371c      	adds	r7, #28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	007a1200 	.word	0x007a1200
 80018d0:	40021000 	.word	0x40021000

080018d4 <get_AHB_freq>:
uint32_t get_AHB_freq(void) {
 80018d4:	b5b0      	push	{r4, r5, r7, lr}
 80018d6:	b092      	sub	sp, #72	@ 0x48
 80018d8:	af00      	add	r7, sp, #0
    uint32_t presc_table[16] = {1,1,1,1,1,1,1,1,2,4,8,16,64,128,256,512};
 80018da:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <get_AHB_freq+0x4c>)
 80018dc:	1d3c      	adds	r4, r7, #4
 80018de:	461d      	mov	r5, r3
 80018e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018ec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80018f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint32_t hpre = (RCC->CFGR >> 4) & 0xF;
 80018f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <get_AHB_freq+0x50>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	091b      	lsrs	r3, r3, #4
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	647b      	str	r3, [r7, #68]	@ 0x44
    return get_SYSCLK_freq() / presc_table[hpre];
 8001900:	f7ff ff94 	bl	800182c <get_SYSCLK_freq>
 8001904:	4602      	mov	r2, r0
 8001906:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	3348      	adds	r3, #72	@ 0x48
 800190c:	443b      	add	r3, r7
 800190e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8001912:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001916:	4618      	mov	r0, r3
 8001918:	3748      	adds	r7, #72	@ 0x48
 800191a:	46bd      	mov	sp, r7
 800191c:	bdb0      	pop	{r4, r5, r7, pc}
 800191e:	bf00      	nop
 8001920:	08004f04 	.word	0x08004f04
 8001924:	40021000 	.word	0x40021000

08001928 <get_APB1_freq>:

uint32_t get_APB1_freq(void) {
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	b08a      	sub	sp, #40	@ 0x28
 800192c:	af00      	add	r7, sp, #0
    uint32_t presc_table[8] = {1,1,1,1,2,4,8,16};
 800192e:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <get_APB1_freq+0x44>)
 8001930:	1d3c      	adds	r4, r7, #4
 8001932:	461d      	mov	r5, r3
 8001934:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001936:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001938:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800193c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint32_t ppre1 = (RCC->CFGR >> 8) & 0x7;
 8001940:	4b0b      	ldr	r3, [pc, #44]	@ (8001970 <get_APB1_freq+0x48>)
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
    return get_AHB_freq() / presc_table[ppre1];
 800194c:	f7ff ffc2 	bl	80018d4 <get_AHB_freq>
 8001950:	4602      	mov	r2, r0
 8001952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	3328      	adds	r3, #40	@ 0x28
 8001958:	443b      	add	r3, r7
 800195a:	f853 3c24 	ldr.w	r3, [r3, #-36]
 800195e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001962:	4618      	mov	r0, r3
 8001964:	3728      	adds	r7, #40	@ 0x28
 8001966:	46bd      	mov	sp, r7
 8001968:	bdb0      	pop	{r4, r5, r7, pc}
 800196a:	bf00      	nop
 800196c:	08004f44 	.word	0x08004f44
 8001970:	40021000 	.word	0x40021000

08001974 <get_APB2_freq>:

uint32_t get_APB2_freq(void) {
 8001974:	b5b0      	push	{r4, r5, r7, lr}
 8001976:	b08a      	sub	sp, #40	@ 0x28
 8001978:	af00      	add	r7, sp, #0
    uint32_t presc_table[8] = {1,1,1,1,2,4,8,16};
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <get_APB2_freq+0x44>)
 800197c:	1d3c      	adds	r4, r7, #4
 800197e:	461d      	mov	r5, r3
 8001980:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001984:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001988:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint32_t ppre2 = (RCC->CFGR >> 11) & 0x7;
 800198c:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <get_APB2_freq+0x48>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	0adb      	lsrs	r3, r3, #11
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	627b      	str	r3, [r7, #36]	@ 0x24
    return get_AHB_freq() / presc_table[ppre2];
 8001998:	f7ff ff9c 	bl	80018d4 <get_AHB_freq>
 800199c:	4602      	mov	r2, r0
 800199e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	3328      	adds	r3, #40	@ 0x28
 80019a4:	443b      	add	r3, r7
 80019a6:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80019aa:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3728      	adds	r7, #40	@ 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bdb0      	pop	{r4, r5, r7, pc}
 80019b6:	bf00      	nop
 80019b8:	08004f44 	.word	0x08004f44
 80019bc:	40021000 	.word	0x40021000

080019c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <Init_tasks>:

#include"extern_file_declarations.h"
#define max_tasks 10
task_timer timer[max_tasks];

void Init_tasks(void){
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
	for(int i=0; i<max_tasks; i++){
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	e024      	b.n	8001a22 <Init_tasks+0x56>
		timer[i].period_ms = 0;
 80019d8:	4a16      	ldr	r2, [pc, #88]	@ (8001a34 <Init_tasks+0x68>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	4413      	add	r3, r2
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
		timer[i].last_time_ms = 0;
 80019e4:	4a13      	ldr	r2, [pc, #76]	@ (8001a34 <Init_tasks+0x68>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	011b      	lsls	r3, r3, #4
 80019ea:	4413      	add	r3, r2
 80019ec:	3304      	adds	r3, #4
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]
		timer[i].enable = 0;
 80019f2:	4a10      	ldr	r2, [pc, #64]	@ (8001a34 <Init_tasks+0x68>)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	330c      	adds	r3, #12
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
		timer[i].task_fn = 0;
 8001a00:	4a0c      	ldr	r2, [pc, #48]	@ (8001a34 <Init_tasks+0x68>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	4413      	add	r3, r2
 8001a08:	3308      	adds	r3, #8
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
		timer[i].one_time_execute = 0;
 8001a0e:	4a09      	ldr	r2, [pc, #36]	@ (8001a34 <Init_tasks+0x68>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	011b      	lsls	r3, r3, #4
 8001a14:	4413      	add	r3, r2
 8001a16:	330d      	adds	r3, #13
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<max_tasks; i++){
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b09      	cmp	r3, #9
 8001a26:	ddd7      	ble.n	80019d8 <Init_tasks+0xc>
	}
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	2000018c 	.word	0x2000018c

08001a38 <Register_task>:

int Register_task(uint32_t period_ms, TaskFunction task_fn){
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
	for(int i=0; i<max_tasks; i++){
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	e037      	b.n	8001ab8 <Register_task+0x80>
		if(!timer[i].enable && timer[i].task_fn == 0){
 8001a48:	4a20      	ldr	r2, [pc, #128]	@ (8001acc <Register_task+0x94>)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	4413      	add	r3, r2
 8001a50:	330c      	adds	r3, #12
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d12c      	bne.n	8001ab2 <Register_task+0x7a>
 8001a58:	4a1c      	ldr	r2, [pc, #112]	@ (8001acc <Register_task+0x94>)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	4413      	add	r3, r2
 8001a60:	3308      	adds	r3, #8
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d124      	bne.n	8001ab2 <Register_task+0x7a>
			timer[i].enable =1;
 8001a68:	4a18      	ldr	r2, [pc, #96]	@ (8001acc <Register_task+0x94>)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	4413      	add	r3, r2
 8001a70:	330c      	adds	r3, #12
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]
			timer[i].last_time_ms = milli_sec_tick;
 8001a76:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <Register_task+0x98>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4914      	ldr	r1, [pc, #80]	@ (8001acc <Register_task+0x94>)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	011b      	lsls	r3, r3, #4
 8001a80:	440b      	add	r3, r1
 8001a82:	3304      	adds	r3, #4
 8001a84:	601a      	str	r2, [r3, #0]
			timer[i].one_time_execute = 0;
 8001a86:	4a11      	ldr	r2, [pc, #68]	@ (8001acc <Register_task+0x94>)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	4413      	add	r3, r2
 8001a8e:	330d      	adds	r3, #13
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
			timer[i].period_ms = period_ms;
 8001a94:	4a0d      	ldr	r2, [pc, #52]	@ (8001acc <Register_task+0x94>)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	4413      	add	r3, r2
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	601a      	str	r2, [r3, #0]
			timer[i].task_fn = task_fn;
 8001aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8001acc <Register_task+0x94>)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3308      	adds	r3, #8
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	601a      	str	r2, [r3, #0]
			return i;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	e007      	b.n	8001ac2 <Register_task+0x8a>
	for(int i=0; i<max_tasks; i++){
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b09      	cmp	r3, #9
 8001abc:	ddc4      	ble.n	8001a48 <Register_task+0x10>
		}
	}
	return -1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr
 8001acc:	2000018c 	.word	0x2000018c
 8001ad0:	20000184 	.word	0x20000184

08001ad4 <Run_all_tasks>:
		}
	}
	return -1;
}

void Run_all_tasks(void){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
	for(int i=0; i<max_tasks; i++){
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	e03c      	b.n	8001b5a <Run_all_tasks+0x86>
		if(timer[i].enable && timer[i].task_fn != 0){
 8001ae0:	4a22      	ldr	r2, [pc, #136]	@ (8001b6c <Run_all_tasks+0x98>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	4413      	add	r3, r2
 8001ae8:	330c      	adds	r3, #12
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d031      	beq.n	8001b54 <Run_all_tasks+0x80>
 8001af0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b6c <Run_all_tasks+0x98>)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	4413      	add	r3, r2
 8001af8:	3308      	adds	r3, #8
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d029      	beq.n	8001b54 <Run_all_tasks+0x80>
			if(milli_sec_tick - timer[i].last_time_ms > timer[i].period_ms){
 8001b00:	4b1b      	ldr	r3, [pc, #108]	@ (8001b70 <Run_all_tasks+0x9c>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4919      	ldr	r1, [pc, #100]	@ (8001b6c <Run_all_tasks+0x98>)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	440b      	add	r3, r1
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	1ad2      	subs	r2, r2, r3
 8001b12:	4916      	ldr	r1, [pc, #88]	@ (8001b6c <Run_all_tasks+0x98>)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	011b      	lsls	r3, r3, #4
 8001b18:	440b      	add	r3, r1
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d919      	bls.n	8001b54 <Run_all_tasks+0x80>
				timer[i].last_time_ms = milli_sec_tick;
 8001b20:	4b13      	ldr	r3, [pc, #76]	@ (8001b70 <Run_all_tasks+0x9c>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4911      	ldr	r1, [pc, #68]	@ (8001b6c <Run_all_tasks+0x98>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	011b      	lsls	r3, r3, #4
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	601a      	str	r2, [r3, #0]
				timer[i].task_fn();
 8001b30:	4a0e      	ldr	r2, [pc, #56]	@ (8001b6c <Run_all_tasks+0x98>)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	011b      	lsls	r3, r3, #4
 8001b36:	4413      	add	r3, r2
 8001b38:	3308      	adds	r3, #8
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4798      	blx	r3
				if(timer[i].one_time_execute==1){
 8001b3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b6c <Run_all_tasks+0x98>)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	4413      	add	r3, r2
 8001b46:	330d      	adds	r3, #13
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d102      	bne.n	8001b54 <Run_all_tasks+0x80>
					Remove_task(i);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 f810 	bl	8001b74 <Remove_task>
	for(int i=0; i<max_tasks; i++){
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3301      	adds	r3, #1
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b09      	cmp	r3, #9
 8001b5e:	ddbf      	ble.n	8001ae0 <Run_all_tasks+0xc>
				}
			}
		}
	}
}
 8001b60:	bf00      	nop
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000018c 	.word	0x2000018c
 8001b70:	20000184 	.word	0x20000184

08001b74 <Remove_task>:

void Remove_task(int task_id){
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
	if(task_id>=0 && task_id<max_tasks){
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	db24      	blt.n	8001bcc <Remove_task+0x58>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b09      	cmp	r3, #9
 8001b86:	dc21      	bgt.n	8001bcc <Remove_task+0x58>
		timer[task_id].enable = 0;
 8001b88:	4a13      	ldr	r2, [pc, #76]	@ (8001bd8 <Remove_task+0x64>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	011b      	lsls	r3, r3, #4
 8001b8e:	4413      	add	r3, r2
 8001b90:	330c      	adds	r3, #12
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
		timer[task_id].last_time_ms = 0;
 8001b96:	4a10      	ldr	r2, [pc, #64]	@ (8001bd8 <Remove_task+0x64>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	011b      	lsls	r3, r3, #4
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3304      	adds	r3, #4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
		timer[task_id].one_time_execute = 0;
 8001ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd8 <Remove_task+0x64>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	4413      	add	r3, r2
 8001bac:	330d      	adds	r3, #13
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
		timer[task_id].period_ms = 0;
 8001bb2:	4a09      	ldr	r2, [pc, #36]	@ (8001bd8 <Remove_task+0x64>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	011b      	lsls	r3, r3, #4
 8001bb8:	4413      	add	r3, r2
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
		timer[task_id].task_fn = 0;
 8001bbe:	4a06      	ldr	r2, [pc, #24]	@ (8001bd8 <Remove_task+0x64>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	011b      	lsls	r3, r3, #4
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3308      	adds	r3, #8
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
	}
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	2000018c 	.word	0x2000018c

08001bdc <uart_init>:
#include <stdio.h>
#include <stdarg.h>
#include"extern_file_declarations.h"
#define UART_PRINTF_BUFFER_SIZE 100
extern uint32_t get_APB1_freq(void) ;
STATUS uart_init(uint32_t Baud_Rate){
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
	 // Enable clocks
	    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;   // GPIOA
 8001be4:	4b25      	ldr	r3, [pc, #148]	@ (8001c7c <uart_init+0xa0>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4a24      	ldr	r2, [pc, #144]	@ (8001c7c <uart_init+0xa0>)
 8001bea:	f043 0304 	orr.w	r3, r3, #4
 8001bee:	6193      	str	r3, [r2, #24]
	    RCC->APB2ENR |= RCC_APB2ENR_USART1EN; // USART1
 8001bf0:	4b22      	ldr	r3, [pc, #136]	@ (8001c7c <uart_init+0xa0>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	4a21      	ldr	r2, [pc, #132]	@ (8001c7c <uart_init+0xa0>)
 8001bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bfa:	6193      	str	r3, [r2, #24]
	    // PA9 = TX (AF push-pull), PA10 = RX (input floating)
	    GPIOA->CRH &= ~((0xF << (4 * 1)) | (0xF << (4 * 2))); // clear CNF/MODE for PA9, PA10
 8001bfc:	4b20      	ldr	r3, [pc, #128]	@ (8001c80 <uart_init+0xa4>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	4a1f      	ldr	r2, [pc, #124]	@ (8001c80 <uart_init+0xa4>)
 8001c02:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001c06:	6053      	str	r3, [r2, #4]
	    GPIOA->CRH |=  (0xB << (4 * 1)); // PA9 = AF PP, 50 MHz
 8001c08:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <uart_init+0xa4>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001c80 <uart_init+0xa4>)
 8001c0e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001c12:	6053      	str	r3, [r2, #4]
	    GPIOA->CRH |=  (0x4 << (4 * 2)); // PA10 = input floating
 8001c14:	4b1a      	ldr	r3, [pc, #104]	@ (8001c80 <uart_init+0xa4>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	4a19      	ldr	r2, [pc, #100]	@ (8001c80 <uart_init+0xa4>)
 8001c1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c1e:	6053      	str	r3, [r2, #4]
	    // Reset USART1
	    USART1->CR1 = 0;
 8001c20:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <uart_init+0xa8>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
	    // Calculate baudrate divisor
	    uint32_t pclk2 = get_APB2_freq();
 8001c26:	f7ff fea5 	bl	8001974 <get_APB2_freq>
 8001c2a:	60f8      	str	r0, [r7, #12]
	    if (pclk2 == 0 || Baud_Rate == 0) {
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d002      	beq.n	8001c38 <uart_init+0x5c>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d101      	bne.n	8001c3c <uart_init+0x60>
	        return RY_NOT_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	e01b      	b.n	8001c74 <uart_init+0x98>
	    }
	    uint32_t usartdiv = (pclk2 + (Baud_Rate/2)) / Baud_Rate; // nearest
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	085a      	lsrs	r2, r3, #1
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	441a      	add	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	60bb      	str	r3, [r7, #8]
	    USART1->BRR = usartdiv;
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <uart_init+0xa8>)
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	6093      	str	r3, [r2, #8]
	    // Enable USART, TX, RX
	    USART1->CR1 |= USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;
 8001c52:	4b0c      	ldr	r3, [pc, #48]	@ (8001c84 <uart_init+0xa8>)
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	4a0b      	ldr	r2, [pc, #44]	@ (8001c84 <uart_init+0xa8>)
 8001c58:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c5c:	f043 030c 	orr.w	r3, r3, #12
 8001c60:	60d3      	str	r3, [r2, #12]

	    // Verify configuration
	    if (!(USART1->CR1 & USART_CR1_UE)) {
 8001c62:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <uart_init+0xa8>)
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <uart_init+0x96>
	        return RY_NOT_OK;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	e000      	b.n	8001c74 <uart_init+0x98>
	    }
	    return RY_OK;
 8001c72:	2301      	movs	r3, #1
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	40010800 	.word	0x40010800
 8001c84:	40013800 	.word	0x40013800

08001c88 <uart_print>:
 * @brief  Send a single byte over UART1
 * @param  data: byte to send
 * @return UART_Status_t
 */
void uart_print(uint8_t data)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
    // Wait until TXE (Transmit Data Register Empty)
    while (!(USART1->SR & USART_SR_TXE)) {  }
 8001c92:	bf00      	nop
 8001c94:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <uart_print+0x38>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d0f9      	beq.n	8001c94 <uart_print+0xc>
    USART1->DR = data;
 8001ca0:	4a07      	ldr	r2, [pc, #28]	@ (8001cc0 <uart_print+0x38>)
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	6053      	str	r3, [r2, #4]
    while (!(USART1->SR & USART_SR_TC)) {  }
 8001ca6:	bf00      	nop
 8001ca8:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <uart_print+0x38>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f9      	beq.n	8001ca8 <uart_print+0x20>
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	40013800 	.word	0x40013800

08001cc4 <uart_print_str>:
void uart_print_str(const char *str)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001ccc:	e006      	b.n	8001cdc <uart_print_str+0x18>
    	uart_print(*str++);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	1c5a      	adds	r2, r3, #1
 8001cd2:	607a      	str	r2, [r7, #4]
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ffd6 	bl	8001c88 <uart_print>
    while (*str) {
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d1f4      	bne.n	8001cce <uart_print_str+0xa>
    }
}
 8001ce4:	bf00      	nop
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <uart_printf>:
void uart_printf(const char *format, ...)
{
 8001cee:	b40f      	push	{r0, r1, r2, r3}
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b09a      	sub	sp, #104	@ 0x68
 8001cf4:	af00      	add	r7, sp, #0
    char buffer[UART_PRINTF_BUFFER_SIZE];
    va_list args;
    va_start(args, format);
 8001cf6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001cfa:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001cfc:	1d38      	adds	r0, r7, #4
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001d02:	2164      	movs	r1, #100	@ 0x64
 8001d04:	f002 fa9c 	bl	8004240 <vsniprintf>
    va_end(args);
    uart_print_str(buffer);
 8001d08:	1d3b      	adds	r3, r7, #4
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ffda 	bl	8001cc4 <uart_print_str>
}
 8001d10:	bf00      	nop
 8001d12:	3768      	adds	r7, #104	@ 0x68
 8001d14:	46bd      	mov	sp, r7
 8001d16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d1a:	b004      	add	sp, #16
 8001d1c:	4770      	bx	lr
	...

08001d20 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d20:	f7ff fe4e 	bl	80019c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d24:	480b      	ldr	r0, [pc, #44]	@ (8001d54 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d26:	490c      	ldr	r1, [pc, #48]	@ (8001d58 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d28:	4a0c      	ldr	r2, [pc, #48]	@ (8001d5c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d2c:	e002      	b.n	8001d34 <LoopCopyDataInit>

08001d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d32:	3304      	adds	r3, #4

08001d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d38:	d3f9      	bcc.n	8001d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d3a:	4a09      	ldr	r2, [pc, #36]	@ (8001d60 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d3c:	4c09      	ldr	r4, [pc, #36]	@ (8001d64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d40:	e001      	b.n	8001d46 <LoopFillZerobss>

08001d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d44:	3204      	adds	r2, #4

08001d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d48:	d3fb      	bcc.n	8001d42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d4a:	f002 fa8d 	bl	8004268 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d4e:	f7ff faa1 	bl	8001294 <main>
  bx lr
 8001d52:	4770      	bx	lr
  ldr r0, =_sdata
 8001d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d58:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001d5c:	08004fa8 	.word	0x08004fa8
  ldr r2, =_sbss
 8001d60:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001d64:	20000378 	.word	0x20000378

08001d68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d68:	e7fe      	b.n	8001d68 <ADC1_2_IRQHandler>
	...

08001d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d70:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <HAL_Init+0x28>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a07      	ldr	r2, [pc, #28]	@ (8001d94 <HAL_Init+0x28>)
 8001d76:	f043 0310 	orr.w	r3, r3, #16
 8001d7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d7c:	2003      	movs	r0, #3
 8001d7e:	f000 f919 	bl	8001fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d82:	200f      	movs	r0, #15
 8001d84:	f000 f808 	bl	8001d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d88:	f7ff fbe2 	bl	8001550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40022000 	.word	0x40022000

08001d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001da0:	4b12      	ldr	r3, [pc, #72]	@ (8001dec <HAL_InitTick+0x54>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <HAL_InitTick+0x58>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4619      	mov	r1, r3
 8001daa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 f931 	bl	800201e <HAL_SYSTICK_Config>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e00e      	b.n	8001de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b0f      	cmp	r3, #15
 8001dca:	d80a      	bhi.n	8001de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd4:	f000 f8f9 	bl	8001fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dd8:	4a06      	ldr	r2, [pc, #24]	@ (8001df4 <HAL_InitTick+0x5c>)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	e000      	b.n	8001de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000000 	.word	0x20000000
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000004 	.word	0x20000004

08001df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dfc:	4b05      	ldr	r3, [pc, #20]	@ (8001e14 <HAL_IncTick+0x1c>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b05      	ldr	r3, [pc, #20]	@ (8001e18 <HAL_IncTick+0x20>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4413      	add	r3, r2
 8001e08:	4a03      	ldr	r2, [pc, #12]	@ (8001e18 <HAL_IncTick+0x20>)
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	20000008 	.word	0x20000008
 8001e18:	2000022c 	.word	0x2000022c

08001e1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4e:	4a04      	ldr	r2, [pc, #16]	@ (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	60d3      	str	r3, [r2, #12]
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e68:	4b04      	ldr	r3, [pc, #16]	@ (8001e7c <__NVIC_GetPriorityGrouping+0x18>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	0a1b      	lsrs	r3, r3, #8
 8001e6e:	f003 0307 	and.w	r3, r3, #7
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	db0b      	blt.n	8001eaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f003 021f 	and.w	r2, r3, #31
 8001e98:	4906      	ldr	r1, [pc, #24]	@ (8001eb4 <__NVIC_EnableIRQ+0x34>)
 8001e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9e:	095b      	lsrs	r3, r3, #5
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr
 8001eb4:	e000e100 	.word	0xe000e100

08001eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	6039      	str	r1, [r7, #0]
 8001ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	db0a      	blt.n	8001ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	490c      	ldr	r1, [pc, #48]	@ (8001f04 <__NVIC_SetPriority+0x4c>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	0112      	lsls	r2, r2, #4
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	440b      	add	r3, r1
 8001edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee0:	e00a      	b.n	8001ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	4908      	ldr	r1, [pc, #32]	@ (8001f08 <__NVIC_SetPriority+0x50>)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	3b04      	subs	r3, #4
 8001ef0:	0112      	lsls	r2, r2, #4
 8001ef2:	b2d2      	uxtb	r2, r2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	761a      	strb	r2, [r3, #24]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000e100 	.word	0xe000e100
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b089      	sub	sp, #36	@ 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f1c3 0307 	rsb	r3, r3, #7
 8001f26:	2b04      	cmp	r3, #4
 8001f28:	bf28      	it	cs
 8001f2a:	2304      	movcs	r3, #4
 8001f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2b06      	cmp	r3, #6
 8001f34:	d902      	bls.n	8001f3c <NVIC_EncodePriority+0x30>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	3b03      	subs	r3, #3
 8001f3a:	e000      	b.n	8001f3e <NVIC_EncodePriority+0x32>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	f04f 32ff 	mov.w	r2, #4294967295
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43da      	mvns	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	401a      	ands	r2, r3
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f54:	f04f 31ff 	mov.w	r1, #4294967295
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43d9      	mvns	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	4313      	orrs	r3, r2
         );
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3724      	adds	r7, #36	@ 0x24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f80:	d301      	bcc.n	8001f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f82:	2301      	movs	r3, #1
 8001f84:	e00f      	b.n	8001fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <SysTick_Config+0x40>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f8e:	210f      	movs	r1, #15
 8001f90:	f04f 30ff 	mov.w	r0, #4294967295
 8001f94:	f7ff ff90 	bl	8001eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f98:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <SysTick_Config+0x40>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f9e:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <SysTick_Config+0x40>)
 8001fa0:	2207      	movs	r2, #7
 8001fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	e000e010 	.word	0xe000e010

08001fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff2d 	bl	8001e1c <__NVIC_SetPriorityGrouping>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
 8001fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fdc:	f7ff ff42 	bl	8001e64 <__NVIC_GetPriorityGrouping>
 8001fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	f7ff ff90 	bl	8001f0c <NVIC_EncodePriority>
 8001fec:	4602      	mov	r2, r0
 8001fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff5f 	bl	8001eb8 <__NVIC_SetPriority>
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800200c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff35 	bl	8001e80 <__NVIC_EnableIRQ>
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff ffa2 	bl	8001f70 <SysTick_Config>
 800202c:	4603      	mov	r3, r0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
	...

08002038 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002040:	2300      	movs	r3, #0
 8002042:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800204a:	b2db      	uxtb	r3, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d005      	beq.n	800205c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2204      	movs	r2, #4
 8002054:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	73fb      	strb	r3, [r7, #15]
 800205a:	e051      	b.n	8002100 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 020e 	bic.w	r2, r2, #14
 800206a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f022 0201 	bic.w	r2, r2, #1
 800207a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a22      	ldr	r2, [pc, #136]	@ (800210c <HAL_DMA_Abort_IT+0xd4>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d029      	beq.n	80020da <HAL_DMA_Abort_IT+0xa2>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a21      	ldr	r2, [pc, #132]	@ (8002110 <HAL_DMA_Abort_IT+0xd8>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d022      	beq.n	80020d6 <HAL_DMA_Abort_IT+0x9e>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a1f      	ldr	r2, [pc, #124]	@ (8002114 <HAL_DMA_Abort_IT+0xdc>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d01a      	beq.n	80020d0 <HAL_DMA_Abort_IT+0x98>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a1e      	ldr	r2, [pc, #120]	@ (8002118 <HAL_DMA_Abort_IT+0xe0>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d012      	beq.n	80020ca <HAL_DMA_Abort_IT+0x92>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a1c      	ldr	r2, [pc, #112]	@ (800211c <HAL_DMA_Abort_IT+0xe4>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00a      	beq.n	80020c4 <HAL_DMA_Abort_IT+0x8c>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002120 <HAL_DMA_Abort_IT+0xe8>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d102      	bne.n	80020be <HAL_DMA_Abort_IT+0x86>
 80020b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80020bc:	e00e      	b.n	80020dc <HAL_DMA_Abort_IT+0xa4>
 80020be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020c2:	e00b      	b.n	80020dc <HAL_DMA_Abort_IT+0xa4>
 80020c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020c8:	e008      	b.n	80020dc <HAL_DMA_Abort_IT+0xa4>
 80020ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ce:	e005      	b.n	80020dc <HAL_DMA_Abort_IT+0xa4>
 80020d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d4:	e002      	b.n	80020dc <HAL_DMA_Abort_IT+0xa4>
 80020d6:	2310      	movs	r3, #16
 80020d8:	e000      	b.n	80020dc <HAL_DMA_Abort_IT+0xa4>
 80020da:	2301      	movs	r3, #1
 80020dc:	4a11      	ldr	r2, [pc, #68]	@ (8002124 <HAL_DMA_Abort_IT+0xec>)
 80020de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	4798      	blx	r3
    } 
  }
  return status;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40020008 	.word	0x40020008
 8002110:	4002001c 	.word	0x4002001c
 8002114:	40020030 	.word	0x40020030
 8002118:	40020044 	.word	0x40020044
 800211c:	40020058 	.word	0x40020058
 8002120:	4002006c 	.word	0x4002006c
 8002124:	40020000 	.word	0x40020000

08002128 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002136:	b2db      	uxtb	r3, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr
	...

08002144 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002144:	b480      	push	{r7}
 8002146:	b08b      	sub	sp, #44	@ 0x2c
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800214e:	2300      	movs	r3, #0
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002152:	2300      	movs	r3, #0
 8002154:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002156:	e169      	b.n	800242c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002158:	2201      	movs	r2, #1
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	69fa      	ldr	r2, [r7, #28]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	429a      	cmp	r2, r3
 8002172:	f040 8158 	bne.w	8002426 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	4a9a      	ldr	r2, [pc, #616]	@ (80023e4 <HAL_GPIO_Init+0x2a0>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d05e      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 8002180:	4a98      	ldr	r2, [pc, #608]	@ (80023e4 <HAL_GPIO_Init+0x2a0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d875      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 8002186:	4a98      	ldr	r2, [pc, #608]	@ (80023e8 <HAL_GPIO_Init+0x2a4>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d058      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 800218c:	4a96      	ldr	r2, [pc, #600]	@ (80023e8 <HAL_GPIO_Init+0x2a4>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d86f      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 8002192:	4a96      	ldr	r2, [pc, #600]	@ (80023ec <HAL_GPIO_Init+0x2a8>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d052      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 8002198:	4a94      	ldr	r2, [pc, #592]	@ (80023ec <HAL_GPIO_Init+0x2a8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d869      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 800219e:	4a94      	ldr	r2, [pc, #592]	@ (80023f0 <HAL_GPIO_Init+0x2ac>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d04c      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 80021a4:	4a92      	ldr	r2, [pc, #584]	@ (80023f0 <HAL_GPIO_Init+0x2ac>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d863      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 80021aa:	4a92      	ldr	r2, [pc, #584]	@ (80023f4 <HAL_GPIO_Init+0x2b0>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d046      	beq.n	800223e <HAL_GPIO_Init+0xfa>
 80021b0:	4a90      	ldr	r2, [pc, #576]	@ (80023f4 <HAL_GPIO_Init+0x2b0>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d85d      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 80021b6:	2b12      	cmp	r3, #18
 80021b8:	d82a      	bhi.n	8002210 <HAL_GPIO_Init+0xcc>
 80021ba:	2b12      	cmp	r3, #18
 80021bc:	d859      	bhi.n	8002272 <HAL_GPIO_Init+0x12e>
 80021be:	a201      	add	r2, pc, #4	@ (adr r2, 80021c4 <HAL_GPIO_Init+0x80>)
 80021c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c4:	0800223f 	.word	0x0800223f
 80021c8:	08002219 	.word	0x08002219
 80021cc:	0800222b 	.word	0x0800222b
 80021d0:	0800226d 	.word	0x0800226d
 80021d4:	08002273 	.word	0x08002273
 80021d8:	08002273 	.word	0x08002273
 80021dc:	08002273 	.word	0x08002273
 80021e0:	08002273 	.word	0x08002273
 80021e4:	08002273 	.word	0x08002273
 80021e8:	08002273 	.word	0x08002273
 80021ec:	08002273 	.word	0x08002273
 80021f0:	08002273 	.word	0x08002273
 80021f4:	08002273 	.word	0x08002273
 80021f8:	08002273 	.word	0x08002273
 80021fc:	08002273 	.word	0x08002273
 8002200:	08002273 	.word	0x08002273
 8002204:	08002273 	.word	0x08002273
 8002208:	08002221 	.word	0x08002221
 800220c:	08002235 	.word	0x08002235
 8002210:	4a79      	ldr	r2, [pc, #484]	@ (80023f8 <HAL_GPIO_Init+0x2b4>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d013      	beq.n	800223e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002216:	e02c      	b.n	8002272 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	623b      	str	r3, [r7, #32]
          break;
 800221e:	e029      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	3304      	adds	r3, #4
 8002226:	623b      	str	r3, [r7, #32]
          break;
 8002228:	e024      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	3308      	adds	r3, #8
 8002230:	623b      	str	r3, [r7, #32]
          break;
 8002232:	e01f      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	330c      	adds	r3, #12
 800223a:	623b      	str	r3, [r7, #32]
          break;
 800223c:	e01a      	b.n	8002274 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d102      	bne.n	800224c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002246:	2304      	movs	r3, #4
 8002248:	623b      	str	r3, [r7, #32]
          break;
 800224a:	e013      	b.n	8002274 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d105      	bne.n	8002260 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002254:	2308      	movs	r3, #8
 8002256:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69fa      	ldr	r2, [r7, #28]
 800225c:	611a      	str	r2, [r3, #16]
          break;
 800225e:	e009      	b.n	8002274 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002260:	2308      	movs	r3, #8
 8002262:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	69fa      	ldr	r2, [r7, #28]
 8002268:	615a      	str	r2, [r3, #20]
          break;
 800226a:	e003      	b.n	8002274 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
          break;
 8002270:	e000      	b.n	8002274 <HAL_GPIO_Init+0x130>
          break;
 8002272:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	2bff      	cmp	r3, #255	@ 0xff
 8002278:	d801      	bhi.n	800227e <HAL_GPIO_Init+0x13a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	e001      	b.n	8002282 <HAL_GPIO_Init+0x13e>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3304      	adds	r3, #4
 8002282:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	2bff      	cmp	r3, #255	@ 0xff
 8002288:	d802      	bhi.n	8002290 <HAL_GPIO_Init+0x14c>
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	e002      	b.n	8002296 <HAL_GPIO_Init+0x152>
 8002290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002292:	3b08      	subs	r3, #8
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	210f      	movs	r1, #15
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	fa01 f303 	lsl.w	r3, r1, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	401a      	ands	r2, r3
 80022a8:	6a39      	ldr	r1, [r7, #32]
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	fa01 f303 	lsl.w	r3, r1, r3
 80022b0:	431a      	orrs	r2, r3
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80b1 	beq.w	8002426 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022c4:	4b4d      	ldr	r3, [pc, #308]	@ (80023fc <HAL_GPIO_Init+0x2b8>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a4c      	ldr	r2, [pc, #304]	@ (80023fc <HAL_GPIO_Init+0x2b8>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b4a      	ldr	r3, [pc, #296]	@ (80023fc <HAL_GPIO_Init+0x2b8>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022dc:	4a48      	ldr	r2, [pc, #288]	@ (8002400 <HAL_GPIO_Init+0x2bc>)
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	089b      	lsrs	r3, r3, #2
 80022e2:	3302      	adds	r3, #2
 80022e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	220f      	movs	r2, #15
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	4013      	ands	r3, r2
 80022fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a40      	ldr	r2, [pc, #256]	@ (8002404 <HAL_GPIO_Init+0x2c0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d013      	beq.n	8002330 <HAL_GPIO_Init+0x1ec>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a3f      	ldr	r2, [pc, #252]	@ (8002408 <HAL_GPIO_Init+0x2c4>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d00d      	beq.n	800232c <HAL_GPIO_Init+0x1e8>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a3e      	ldr	r2, [pc, #248]	@ (800240c <HAL_GPIO_Init+0x2c8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d007      	beq.n	8002328 <HAL_GPIO_Init+0x1e4>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a3d      	ldr	r2, [pc, #244]	@ (8002410 <HAL_GPIO_Init+0x2cc>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d101      	bne.n	8002324 <HAL_GPIO_Init+0x1e0>
 8002320:	2303      	movs	r3, #3
 8002322:	e006      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 8002324:	2304      	movs	r3, #4
 8002326:	e004      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 8002328:	2302      	movs	r3, #2
 800232a:	e002      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 800232c:	2301      	movs	r3, #1
 800232e:	e000      	b.n	8002332 <HAL_GPIO_Init+0x1ee>
 8002330:	2300      	movs	r3, #0
 8002332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002334:	f002 0203 	and.w	r2, r2, #3
 8002338:	0092      	lsls	r2, r2, #2
 800233a:	4093      	lsls	r3, r2
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	4313      	orrs	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002342:	492f      	ldr	r1, [pc, #188]	@ (8002400 <HAL_GPIO_Init+0x2bc>)
 8002344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002346:	089b      	lsrs	r3, r3, #2
 8002348:	3302      	adds	r3, #2
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d006      	beq.n	800236a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800235c:	4b2d      	ldr	r3, [pc, #180]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	492c      	ldr	r1, [pc, #176]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	608b      	str	r3, [r1, #8]
 8002368:	e006      	b.n	8002378 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800236a:	4b2a      	ldr	r3, [pc, #168]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	43db      	mvns	r3, r3
 8002372:	4928      	ldr	r1, [pc, #160]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 8002374:	4013      	ands	r3, r2
 8002376:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d006      	beq.n	8002392 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002384:	4b23      	ldr	r3, [pc, #140]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	4922      	ldr	r1, [pc, #136]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	4313      	orrs	r3, r2
 800238e:	60cb      	str	r3, [r1, #12]
 8002390:	e006      	b.n	80023a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002392:	4b20      	ldr	r3, [pc, #128]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 8002394:	68da      	ldr	r2, [r3, #12]
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	43db      	mvns	r3, r3
 800239a:	491e      	ldr	r1, [pc, #120]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 800239c:	4013      	ands	r3, r2
 800239e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d006      	beq.n	80023ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023ac:	4b19      	ldr	r3, [pc, #100]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	4918      	ldr	r1, [pc, #96]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	604b      	str	r3, [r1, #4]
 80023b8:	e006      	b.n	80023c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023ba:	4b16      	ldr	r3, [pc, #88]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	4914      	ldr	r1, [pc, #80]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d021      	beq.n	8002418 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	490e      	ldr	r1, [pc, #56]	@ (8002414 <HAL_GPIO_Init+0x2d0>)
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]
 80023e0:	e021      	b.n	8002426 <HAL_GPIO_Init+0x2e2>
 80023e2:	bf00      	nop
 80023e4:	10320000 	.word	0x10320000
 80023e8:	10310000 	.word	0x10310000
 80023ec:	10220000 	.word	0x10220000
 80023f0:	10210000 	.word	0x10210000
 80023f4:	10120000 	.word	0x10120000
 80023f8:	10110000 	.word	0x10110000
 80023fc:	40021000 	.word	0x40021000
 8002400:	40010000 	.word	0x40010000
 8002404:	40010800 	.word	0x40010800
 8002408:	40010c00 	.word	0x40010c00
 800240c:	40011000 	.word	0x40011000
 8002410:	40011400 	.word	0x40011400
 8002414:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002418:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_GPIO_Init+0x304>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	43db      	mvns	r3, r3
 8002420:	4909      	ldr	r1, [pc, #36]	@ (8002448 <HAL_GPIO_Init+0x304>)
 8002422:	4013      	ands	r3, r2
 8002424:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002428:	3301      	adds	r3, #1
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002432:	fa22 f303 	lsr.w	r3, r2, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	f47f ae8e 	bne.w	8002158 <HAL_GPIO_Init+0x14>
  }
}
 800243c:	bf00      	nop
 800243e:	bf00      	nop
 8002440:	372c      	adds	r7, #44	@ 0x2c
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	40010400 	.word	0x40010400

0800244c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e12b      	b.n	80026b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d106      	bne.n	8002478 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff f89e 	bl	80015b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2224      	movs	r2, #36	@ 0x24
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0201 	bic.w	r2, r2, #1
 800248e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800249e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024b0:	f001 fe84 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 80024b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	4a81      	ldr	r2, [pc, #516]	@ (80026c0 <HAL_I2C_Init+0x274>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d807      	bhi.n	80024d0 <HAL_I2C_Init+0x84>
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4a80      	ldr	r2, [pc, #512]	@ (80026c4 <HAL_I2C_Init+0x278>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	bf94      	ite	ls
 80024c8:	2301      	movls	r3, #1
 80024ca:	2300      	movhi	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	e006      	b.n	80024de <HAL_I2C_Init+0x92>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	4a7d      	ldr	r2, [pc, #500]	@ (80026c8 <HAL_I2C_Init+0x27c>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	bf94      	ite	ls
 80024d8:	2301      	movls	r3, #1
 80024da:	2300      	movhi	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e0e7      	b.n	80026b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4a78      	ldr	r2, [pc, #480]	@ (80026cc <HAL_I2C_Init+0x280>)
 80024ea:	fba2 2303 	umull	r2, r3, r2, r3
 80024ee:	0c9b      	lsrs	r3, r3, #18
 80024f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68ba      	ldr	r2, [r7, #8]
 8002502:	430a      	orrs	r2, r1
 8002504:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	4a6a      	ldr	r2, [pc, #424]	@ (80026c0 <HAL_I2C_Init+0x274>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d802      	bhi.n	8002520 <HAL_I2C_Init+0xd4>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	3301      	adds	r3, #1
 800251e:	e009      	b.n	8002534 <HAL_I2C_Init+0xe8>
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	4a69      	ldr	r2, [pc, #420]	@ (80026d0 <HAL_I2C_Init+0x284>)
 800252c:	fba2 2303 	umull	r2, r3, r2, r3
 8002530:	099b      	lsrs	r3, r3, #6
 8002532:	3301      	adds	r3, #1
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	430b      	orrs	r3, r1
 800253a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002546:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	495c      	ldr	r1, [pc, #368]	@ (80026c0 <HAL_I2C_Init+0x274>)
 8002550:	428b      	cmp	r3, r1
 8002552:	d819      	bhi.n	8002588 <HAL_I2C_Init+0x13c>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1e59      	subs	r1, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002562:	1c59      	adds	r1, r3, #1
 8002564:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002568:	400b      	ands	r3, r1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00a      	beq.n	8002584 <HAL_I2C_Init+0x138>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	1e59      	subs	r1, r3, #1
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	fbb1 f3f3 	udiv	r3, r1, r3
 800257c:	3301      	adds	r3, #1
 800257e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002582:	e051      	b.n	8002628 <HAL_I2C_Init+0x1dc>
 8002584:	2304      	movs	r3, #4
 8002586:	e04f      	b.n	8002628 <HAL_I2C_Init+0x1dc>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d111      	bne.n	80025b4 <HAL_I2C_Init+0x168>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	1e58      	subs	r0, r3, #1
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	440b      	add	r3, r1
 800259e:	fbb0 f3f3 	udiv	r3, r0, r3
 80025a2:	3301      	adds	r3, #1
 80025a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bf0c      	ite	eq
 80025ac:	2301      	moveq	r3, #1
 80025ae:	2300      	movne	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	e012      	b.n	80025da <HAL_I2C_Init+0x18e>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	1e58      	subs	r0, r3, #1
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6859      	ldr	r1, [r3, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	0099      	lsls	r1, r3, #2
 80025c4:	440b      	add	r3, r1
 80025c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ca:	3301      	adds	r3, #1
 80025cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	bf0c      	ite	eq
 80025d4:	2301      	moveq	r3, #1
 80025d6:	2300      	movne	r3, #0
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <HAL_I2C_Init+0x196>
 80025de:	2301      	movs	r3, #1
 80025e0:	e022      	b.n	8002628 <HAL_I2C_Init+0x1dc>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10e      	bne.n	8002608 <HAL_I2C_Init+0x1bc>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1e58      	subs	r0, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6859      	ldr	r1, [r3, #4]
 80025f2:	460b      	mov	r3, r1
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	440b      	add	r3, r1
 80025f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80025fc:	3301      	adds	r3, #1
 80025fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002606:	e00f      	b.n	8002628 <HAL_I2C_Init+0x1dc>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	1e58      	subs	r0, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6859      	ldr	r1, [r3, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	0099      	lsls	r1, r3, #2
 8002618:	440b      	add	r3, r1
 800261a:	fbb0 f3f3 	udiv	r3, r0, r3
 800261e:	3301      	adds	r3, #1
 8002620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002624:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	6809      	ldr	r1, [r1, #0]
 800262c:	4313      	orrs	r3, r2
 800262e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69da      	ldr	r2, [r3, #28]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	430a      	orrs	r2, r1
 800264a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002656:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6911      	ldr	r1, [r2, #16]
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	68d2      	ldr	r2, [r2, #12]
 8002662:	4311      	orrs	r1, r2
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	430b      	orrs	r3, r1
 800266a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	695a      	ldr	r2, [r3, #20]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0201 	orr.w	r2, r2, #1
 8002696:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	000186a0 	.word	0x000186a0
 80026c4:	001e847f 	.word	0x001e847f
 80026c8:	003d08ff 	.word	0x003d08ff
 80026cc:	431bde83 	.word	0x431bde83
 80026d0:	10624dd3 	.word	0x10624dd3

080026d4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026e6:	2b80      	cmp	r3, #128	@ 0x80
 80026e8:	d103      	bne.n	80026f2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2200      	movs	r2, #0
 80026f0:	611a      	str	r2, [r3, #16]
  }
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	4613      	mov	r3, r2
 8002708:	80fb      	strh	r3, [r7, #6]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b20      	cmp	r3, #32
 8002714:	d158      	bne.n	80027c8 <HAL_I2C_Slave_Receive_IT+0xcc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d002      	beq.n	8002722 <HAL_I2C_Slave_Receive_IT+0x26>
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_I2C_Slave_Receive_IT+0x2a>
    {
      return  HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e051      	b.n	80027ca <HAL_I2C_Slave_Receive_IT+0xce>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800272c:	2b01      	cmp	r3, #1
 800272e:	d101      	bne.n	8002734 <HAL_I2C_Slave_Receive_IT+0x38>
 8002730:	2302      	movs	r3, #2
 8002732:	e04a      	b.n	80027ca <HAL_I2C_Slave_Receive_IT+0xce>
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d007      	beq.n	800275a <HAL_I2C_Slave_Receive_IT+0x5e>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f042 0201 	orr.w	r2, r2, #1
 8002758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002768:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2222      	movs	r2, #34	@ 0x22
 800276e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	88fa      	ldrh	r2, [r7, #6]
 800278a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4a0e      	ldr	r2, [pc, #56]	@ (80027d4 <HAL_I2C_Slave_Receive_IT+0xd8>)
 800279a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80027aa:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80027c2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e000      	b.n	80027ca <HAL_I2C_Slave_Receive_IT+0xce>
  }
  else
  {
    return HAL_BUSY;
 80027c8:	2302      	movs	r3, #2
  }
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr
 80027d4:	ffff0000 	.word	0xffff0000

080027d8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b088      	sub	sp, #32
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80027f8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002800:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002802:	7bfb      	ldrb	r3, [r7, #15]
 8002804:	2b10      	cmp	r3, #16
 8002806:	d003      	beq.n	8002810 <HAL_I2C_EV_IRQHandler+0x38>
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	2b40      	cmp	r3, #64	@ 0x40
 800280c:	f040 80c1 	bne.w	8002992 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10d      	bne.n	8002846 <HAL_I2C_EV_IRQHandler+0x6e>
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002830:	d003      	beq.n	800283a <HAL_I2C_EV_IRQHandler+0x62>
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002838:	d101      	bne.n	800283e <HAL_I2C_EV_IRQHandler+0x66>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <HAL_I2C_EV_IRQHandler+0x68>
 800283e:	2300      	movs	r3, #0
 8002840:	2b01      	cmp	r3, #1
 8002842:	f000 8132 	beq.w	8002aaa <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00c      	beq.n	800286a <HAL_I2C_EV_IRQHandler+0x92>
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	0a5b      	lsrs	r3, r3, #9
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d006      	beq.n	800286a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f001 fc89 	bl	8004174 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 fd87 	bl	8003376 <I2C_Master_SB>
 8002868:	e092      	b.n	8002990 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	08db      	lsrs	r3, r3, #3
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d009      	beq.n	800288a <HAL_I2C_EV_IRQHandler+0xb2>
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	0a5b      	lsrs	r3, r3, #9
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fdfc 	bl	8003480 <I2C_Master_ADD10>
 8002888:	e082      	b.n	8002990 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	085b      	lsrs	r3, r3, #1
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <HAL_I2C_EV_IRQHandler+0xd2>
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	0a5b      	lsrs	r3, r3, #9
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 fe15 	bl	80034d2 <I2C_Master_ADDR>
 80028a8:	e072      	b.n	8002990 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	089b      	lsrs	r3, r3, #2
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d03b      	beq.n	800292e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028c4:	f000 80f3 	beq.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	09db      	lsrs	r3, r3, #7
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00f      	beq.n	80028f4 <HAL_I2C_EV_IRQHandler+0x11c>
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	0a9b      	lsrs	r3, r3, #10
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d009      	beq.n	80028f4 <HAL_I2C_EV_IRQHandler+0x11c>
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	089b      	lsrs	r3, r3, #2
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d103      	bne.n	80028f4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 f9df 	bl	8002cb0 <I2C_MasterTransmit_TXE>
 80028f2:	e04d      	b.n	8002990 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	089b      	lsrs	r3, r3, #2
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 80d6 	beq.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	0a5b      	lsrs	r3, r3, #9
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 80cf 	beq.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002910:	7bbb      	ldrb	r3, [r7, #14]
 8002912:	2b21      	cmp	r3, #33	@ 0x21
 8002914:	d103      	bne.n	800291e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 fa66 	bl	8002de8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800291c:	e0c7      	b.n	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	2b40      	cmp	r3, #64	@ 0x40
 8002922:	f040 80c4 	bne.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fad4 	bl	8002ed4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800292c:	e0bf      	b.n	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002938:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800293c:	f000 80b7 	beq.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	099b      	lsrs	r3, r3, #6
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00f      	beq.n	800296c <HAL_I2C_EV_IRQHandler+0x194>
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	0a9b      	lsrs	r3, r3, #10
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d009      	beq.n	800296c <HAL_I2C_EV_IRQHandler+0x194>
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	089b      	lsrs	r3, r3, #2
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b00      	cmp	r3, #0
 8002962:	d103      	bne.n	800296c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f000 fb4d 	bl	8003004 <I2C_MasterReceive_RXNE>
 800296a:	e011      	b.n	8002990 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	089b      	lsrs	r3, r3, #2
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	f000 809a 	beq.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	0a5b      	lsrs	r3, r3, #9
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 8093 	beq.w	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fc03 	bl	8003194 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800298e:	e08e      	b.n	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
 8002990:	e08d      	b.n	8002aae <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	2b00      	cmp	r3, #0
 8002998:	d004      	beq.n	80029a4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	61fb      	str	r3, [r7, #28]
 80029a2:	e007      	b.n	80029b4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	085b      	lsrs	r3, r3, #1
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d012      	beq.n	80029e6 <HAL_I2C_EV_IRQHandler+0x20e>
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	0a5b      	lsrs	r3, r3, #9
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00c      	beq.n	80029e6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80029dc:	69b9      	ldr	r1, [r7, #24]
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 ffce 	bl	8003980 <I2C_Slave_ADDR>
 80029e4:	e066      	b.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	091b      	lsrs	r3, r3, #4
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d009      	beq.n	8002a06 <HAL_I2C_EV_IRQHandler+0x22e>
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	0a5b      	lsrs	r3, r3, #9
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f001 f808 	bl	8003a14 <I2C_Slave_STOPF>
 8002a04:	e056      	b.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002a06:	7bbb      	ldrb	r3, [r7, #14]
 8002a08:	2b21      	cmp	r3, #33	@ 0x21
 8002a0a:	d002      	beq.n	8002a12 <HAL_I2C_EV_IRQHandler+0x23a>
 8002a0c:	7bbb      	ldrb	r3, [r7, #14]
 8002a0e:	2b29      	cmp	r3, #41	@ 0x29
 8002a10:	d125      	bne.n	8002a5e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	09db      	lsrs	r3, r3, #7
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00f      	beq.n	8002a3e <HAL_I2C_EV_IRQHandler+0x266>
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	0a9b      	lsrs	r3, r3, #10
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <HAL_I2C_EV_IRQHandler+0x266>
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d103      	bne.n	8002a3e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 fee6 	bl	8003808 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a3c:	e039      	b.n	8002ab2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	089b      	lsrs	r3, r3, #2
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d033      	beq.n	8002ab2 <HAL_I2C_EV_IRQHandler+0x2da>
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	0a5b      	lsrs	r3, r3, #9
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d02d      	beq.n	8002ab2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 ff13 	bl	8003882 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a5c:	e029      	b.n	8002ab2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	099b      	lsrs	r3, r3, #6
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00f      	beq.n	8002a8a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	0a9b      	lsrs	r3, r3, #10
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d009      	beq.n	8002a8a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	089b      	lsrs	r3, r3, #2
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d103      	bne.n	8002a8a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 ff1d 	bl	80038c2 <I2C_SlaveReceive_RXNE>
 8002a88:	e014      	b.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	089b      	lsrs	r3, r3, #2
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00e      	beq.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	0a5b      	lsrs	r3, r3, #9
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d008      	beq.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 ff4b 	bl	800393e <I2C_SlaveReceive_BTF>
 8002aa8:	e004      	b.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002aaa:	bf00      	nop
 8002aac:	e002      	b.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002aae:	bf00      	nop
 8002ab0:	e000      	b.n	8002ab4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ab2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b08a      	sub	sp, #40	@ 0x28
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002adc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	0a1b      	lsrs	r3, r3, #8
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d016      	beq.n	8002b18 <HAL_I2C_ER_IRQHandler+0x5e>
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d010      	beq.n	8002b18 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002b06:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b16:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	0a5b      	lsrs	r3, r3, #9
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00e      	beq.n	8002b42 <HAL_I2C_ER_IRQHandler+0x88>
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b32:	f043 0302 	orr.w	r3, r3, #2
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002b40:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	0a9b      	lsrs	r3, r3, #10
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d03f      	beq.n	8002bce <HAL_I2C_ER_IRQHandler+0x114>
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	0a1b      	lsrs	r3, r3, #8
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d039      	beq.n	8002bce <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002b5a:	7efb      	ldrb	r3, [r7, #27]
 8002b5c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b6c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002b74:	7ebb      	ldrb	r3, [r7, #26]
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	d112      	bne.n	8002ba0 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10f      	bne.n	8002ba0 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b80:	7cfb      	ldrb	r3, [r7, #19]
 8002b82:	2b21      	cmp	r3, #33	@ 0x21
 8002b84:	d008      	beq.n	8002b98 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002b86:	7cfb      	ldrb	r3, [r7, #19]
 8002b88:	2b29      	cmp	r3, #41	@ 0x29
 8002b8a:	d005      	beq.n	8002b98 <HAL_I2C_ER_IRQHandler+0xde>
 8002b8c:	7cfb      	ldrb	r3, [r7, #19]
 8002b8e:	2b28      	cmp	r3, #40	@ 0x28
 8002b90:	d106      	bne.n	8002ba0 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2b21      	cmp	r3, #33	@ 0x21
 8002b96:	d103      	bne.n	8002ba0 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f001 f86b 	bl	8003c74 <I2C_Slave_AF>
 8002b9e:	e016      	b.n	8002bce <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ba8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	f043 0304 	orr.w	r3, r3, #4
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002bb2:	7efb      	ldrb	r3, [r7, #27]
 8002bb4:	2b10      	cmp	r3, #16
 8002bb6:	d002      	beq.n	8002bbe <HAL_I2C_ER_IRQHandler+0x104>
 8002bb8:	7efb      	ldrb	r3, [r7, #27]
 8002bba:	2b40      	cmp	r3, #64	@ 0x40
 8002bbc:	d107      	bne.n	8002bce <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bcc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	0adb      	lsrs	r3, r3, #11
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00e      	beq.n	8002bf8 <HAL_I2C_ER_IRQHandler+0x13e>
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	0a1b      	lsrs	r3, r3, #8
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d008      	beq.n	8002bf8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	f043 0308 	orr.w	r3, r3, #8
 8002bec:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002bf6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	431a      	orrs	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f001 f8a6 	bl	8003d5c <I2C_ITError>
  }
}
 8002c10:	bf00      	nop
 8002c12:	3728      	adds	r7, #40	@ 0x28
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr

08002c2a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002c44:	bf00      	nop
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr

08002c4e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	70fb      	strb	r3, [r7, #3]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002c70:	bf00      	nop
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr

08002c7a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr

08002c8c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cbe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002cc6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ccc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d150      	bne.n	8002d78 <I2C_MasterTransmit_TXE+0xc8>
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	2b21      	cmp	r3, #33	@ 0x21
 8002cda:	d14d      	bne.n	8002d78 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d01d      	beq.n	8002d1e <I2C_MasterTransmit_TXE+0x6e>
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	2b20      	cmp	r3, #32
 8002ce6:	d01a      	beq.n	8002d1e <I2C_MasterTransmit_TXE+0x6e>
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002cee:	d016      	beq.n	8002d1e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002cfe:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2211      	movs	r2, #17
 8002d04:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ff7e 	bl	8002c18 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d1c:	e060      	b.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002d2c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d3c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2220      	movs	r2, #32
 8002d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b40      	cmp	r3, #64	@ 0x40
 8002d56:	d107      	bne.n	8002d68 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff ff8a 	bl	8002c7a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d66:	e03b      	b.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff ff51 	bl	8002c18 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d76:	e033      	b.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	2b21      	cmp	r3, #33	@ 0x21
 8002d7c:	d005      	beq.n	8002d8a <I2C_MasterTransmit_TXE+0xda>
 8002d7e:	7bbb      	ldrb	r3, [r7, #14]
 8002d80:	2b40      	cmp	r3, #64	@ 0x40
 8002d82:	d12d      	bne.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	2b22      	cmp	r3, #34	@ 0x22
 8002d88:	d12a      	bne.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d108      	bne.n	8002da6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002da2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002da4:	e01c      	b.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b40      	cmp	r3, #64	@ 0x40
 8002db0:	d103      	bne.n	8002dba <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f88e 	bl	8002ed4 <I2C_MemoryTransmit_TXE_BTF>
}
 8002db8:	e012      	b.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbe:	781a      	ldrb	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002dde:	e7ff      	b.n	8002de0 <I2C_MasterTransmit_TXE+0x130>
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b21      	cmp	r3, #33	@ 0x21
 8002e00:	d164      	bne.n	8002ecc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d012      	beq.n	8002e32 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e10:	781a      	ldrb	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1c:	1c5a      	adds	r2, r3, #1
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002e30:	e04c      	b.n	8002ecc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b08      	cmp	r3, #8
 8002e36:	d01d      	beq.n	8002e74 <I2C_MasterTransmit_BTF+0x8c>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2b20      	cmp	r3, #32
 8002e3c:	d01a      	beq.n	8002e74 <I2C_MasterTransmit_BTF+0x8c>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e44:	d016      	beq.n	8002e74 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e54:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2211      	movs	r2, #17
 8002e5a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f7ff fed3 	bl	8002c18 <HAL_I2C_MasterTxCpltCallback>
}
 8002e72:	e02b      	b.n	8002ecc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e82:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e92:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b40      	cmp	r3, #64	@ 0x40
 8002eac:	d107      	bne.n	8002ebe <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff fedf 	bl	8002c7a <HAL_I2C_MemTxCpltCallback>
}
 8002ebc:	e006      	b.n	8002ecc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff fea6 	bl	8002c18 <HAL_I2C_MasterTxCpltCallback>
}
 8002ecc:	bf00      	nop
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ee2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d11d      	bne.n	8002f28 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d10b      	bne.n	8002f0c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f04:	1c9a      	adds	r2, r3, #2
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002f0a:	e077      	b.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	121b      	asrs	r3, r3, #8
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f26:	e069      	b.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d10b      	bne.n	8002f48 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f46:	e059      	b.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d152      	bne.n	8002ff6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
 8002f52:	2b22      	cmp	r3, #34	@ 0x22
 8002f54:	d10d      	bne.n	8002f72 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f64:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f6a:	1c5a      	adds	r2, r3, #1
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f70:	e044      	b.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d015      	beq.n	8002fa8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002f7c:	7bfb      	ldrb	r3, [r7, #15]
 8002f7e:	2b21      	cmp	r3, #33	@ 0x21
 8002f80:	d112      	bne.n	8002fa8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f86:	781a      	ldrb	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f92:	1c5a      	adds	r2, r3, #1
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002fa6:	e029      	b.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d124      	bne.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
 8002fb4:	2b21      	cmp	r3, #33	@ 0x21
 8002fb6:	d121      	bne.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002fc6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fd6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff fe43 	bl	8002c7a <HAL_I2C_MemTxCpltCallback>
}
 8002ff4:	e002      	b.n	8002ffc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7ff fb6c 	bl	80026d4 <I2C_Flush_DR>
}
 8002ffc:	bf00      	nop
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b22      	cmp	r3, #34	@ 0x22
 8003016:	f040 80b9 	bne.w	800318c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003024:	b29b      	uxth	r3, r3
 8003026:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2b03      	cmp	r3, #3
 800302c:	d921      	bls.n	8003072 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	691a      	ldr	r2, [r3, #16]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304a:	b29b      	uxth	r3, r3
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	2b03      	cmp	r3, #3
 800305c:	f040 8096 	bne.w	800318c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800306e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003070:	e08c      	b.n	800318c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003076:	2b02      	cmp	r3, #2
 8003078:	d07f      	beq.n	800317a <I2C_MasterReceive_RXNE+0x176>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d002      	beq.n	8003086 <I2C_MasterReceive_RXNE+0x82>
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d179      	bne.n	800317a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f001 f842 	bl	8004110 <I2C_WaitOnSTOPRequestThroughIT>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d14c      	bne.n	800312c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030a0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80030b0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030bc:	b2d2      	uxtb	r2, r2
 80030be:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c4:	1c5a      	adds	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b40      	cmp	r3, #64	@ 0x40
 80030ea:	d10a      	bne.n	8003102 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff fdc6 	bl	8002c8c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003100:	e044      	b.n	800318c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2b08      	cmp	r3, #8
 800310e:	d002      	beq.n	8003116 <I2C_MasterReceive_RXNE+0x112>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2b20      	cmp	r3, #32
 8003114:	d103      	bne.n	800311e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	631a      	str	r2, [r3, #48]	@ 0x30
 800311c:	e002      	b.n	8003124 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2212      	movs	r2, #18
 8003122:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7ff fd80 	bl	8002c2a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800312a:	e02f      	b.n	800318c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800313a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691a      	ldr	r2, [r3, #16]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	1c5a      	adds	r2, r3, #1
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003158:	b29b      	uxth	r3, r3
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2220      	movs	r2, #32
 8003166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fd fb2e 	bl	80007d4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003178:	e008      	b.n	800318c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	685a      	ldr	r2, [r3, #4]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003188:	605a      	str	r2, [r3, #4]
}
 800318a:	e7ff      	b.n	800318c <I2C_MasterReceive_RXNE+0x188>
 800318c:	bf00      	nop
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b04      	cmp	r3, #4
 80031aa:	d11b      	bne.n	80031e4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ba:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	b2d2      	uxtb	r2, r2
 80031c8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d8:	b29b      	uxth	r3, r3
 80031da:	3b01      	subs	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80031e2:	e0c4      	b.n	800336e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d129      	bne.n	8003242 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031fc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d00a      	beq.n	800321a <I2C_MasterReceive_BTF+0x86>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d007      	beq.n	800321a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003218:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003224:	b2d2      	uxtb	r2, r2
 8003226:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003236:	b29b      	uxth	r3, r3
 8003238:	3b01      	subs	r3, #1
 800323a:	b29a      	uxth	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003240:	e095      	b.n	800336e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003246:	b29b      	uxth	r3, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d17d      	bne.n	8003348 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d002      	beq.n	8003258 <I2C_MasterReceive_BTF+0xc4>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2b10      	cmp	r3, #16
 8003256:	d108      	bne.n	800326a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	e016      	b.n	8003298 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2b04      	cmp	r3, #4
 800326e:	d002      	beq.n	8003276 <I2C_MasterReceive_BTF+0xe2>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d108      	bne.n	8003288 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	e007      	b.n	8003298 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003296:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	691a      	ldr	r2, [r3, #16]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	1c5a      	adds	r2, r3, #1
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	691a      	ldr	r2, [r3, #16]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d0:	1c5a      	adds	r2, r3, #1
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032da:	b29b      	uxth	r3, r3
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80032f2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b40      	cmp	r3, #64	@ 0x40
 8003306:	d10a      	bne.n	800331e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7ff fcb8 	bl	8002c8c <HAL_I2C_MemRxCpltCallback>
}
 800331c:	e027      	b.n	800336e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2b08      	cmp	r3, #8
 800332a:	d002      	beq.n	8003332 <I2C_MasterReceive_BTF+0x19e>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2b20      	cmp	r3, #32
 8003330:	d103      	bne.n	800333a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	631a      	str	r2, [r3, #48]	@ 0x30
 8003338:	e002      	b.n	8003340 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2212      	movs	r2, #18
 800333e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f7ff fc72 	bl	8002c2a <HAL_I2C_MasterRxCpltCallback>
}
 8003346:	e012      	b.n	800336e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691a      	ldr	r2, [r3, #16]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	3b01      	subs	r3, #1
 8003368:	b29a      	uxth	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800336e:	bf00      	nop
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003376:	b480      	push	{r7}
 8003378:	b083      	sub	sp, #12
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b40      	cmp	r3, #64	@ 0x40
 8003388:	d117      	bne.n	80033ba <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800338e:	2b00      	cmp	r3, #0
 8003390:	d109      	bne.n	80033a6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003396:	b2db      	uxtb	r3, r3
 8003398:	461a      	mov	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033a2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80033a4:	e067      	b.n	8003476 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	611a      	str	r2, [r3, #16]
}
 80033b8:	e05d      	b.n	8003476 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033c2:	d133      	bne.n	800342c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b21      	cmp	r3, #33	@ 0x21
 80033ce:	d109      	bne.n	80033e4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	461a      	mov	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033e0:	611a      	str	r2, [r3, #16]
 80033e2:	e008      	b.n	80033f6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	f043 0301 	orr.w	r3, r3, #1
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d004      	beq.n	8003408 <I2C_Master_SB+0x92>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003404:	2b00      	cmp	r3, #0
 8003406:	d108      	bne.n	800341a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340c:	2b00      	cmp	r3, #0
 800340e:	d032      	beq.n	8003476 <I2C_Master_SB+0x100>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003416:	2b00      	cmp	r3, #0
 8003418:	d02d      	beq.n	8003476 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003428:	605a      	str	r2, [r3, #4]
}
 800342a:	e024      	b.n	8003476 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10e      	bne.n	8003452 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003438:	b29b      	uxth	r3, r3
 800343a:	11db      	asrs	r3, r3, #7
 800343c:	b2db      	uxtb	r3, r3
 800343e:	f003 0306 	and.w	r3, r3, #6
 8003442:	b2db      	uxtb	r3, r3
 8003444:	f063 030f 	orn	r3, r3, #15
 8003448:	b2da      	uxtb	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	611a      	str	r2, [r3, #16]
}
 8003450:	e011      	b.n	8003476 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003456:	2b01      	cmp	r3, #1
 8003458:	d10d      	bne.n	8003476 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345e:	b29b      	uxth	r3, r3
 8003460:	11db      	asrs	r3, r3, #7
 8003462:	b2db      	uxtb	r3, r3
 8003464:	f003 0306 	and.w	r3, r3, #6
 8003468:	b2db      	uxtb	r3, r3
 800346a:	f063 030e 	orn	r3, r3, #14
 800346e:	b2da      	uxtb	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	611a      	str	r2, [r3, #16]
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348c:	b2da      	uxtb	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003498:	2b00      	cmp	r3, #0
 800349a:	d004      	beq.n	80034a6 <I2C_Master_ADD10+0x26>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d108      	bne.n	80034b8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00c      	beq.n	80034c8 <I2C_Master_ADD10+0x48>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034c6:	605a      	str	r2, [r3, #4]
  }
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bc80      	pop	{r7}
 80034d0:	4770      	bx	lr

080034d2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b091      	sub	sp, #68	@ 0x44
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2b22      	cmp	r3, #34	@ 0x22
 80034fa:	f040 8174 	bne.w	80037e6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10f      	bne.n	8003526 <I2C_Master_ADDR+0x54>
 8003506:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800350a:	2b40      	cmp	r3, #64	@ 0x40
 800350c:	d10b      	bne.n	8003526 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350e:	2300      	movs	r3, #0
 8003510:	633b      	str	r3, [r7, #48]	@ 0x30
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	633b      	str	r3, [r7, #48]	@ 0x30
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	633b      	str	r3, [r7, #48]	@ 0x30
 8003522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003524:	e16b      	b.n	80037fe <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800352a:	2b00      	cmp	r3, #0
 800352c:	d11d      	bne.n	800356a <I2C_Master_ADDR+0x98>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003536:	d118      	bne.n	800356a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003538:	2300      	movs	r3, #0
 800353a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800354c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800355c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	651a      	str	r2, [r3, #80]	@ 0x50
 8003568:	e149      	b.n	80037fe <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800356e:	b29b      	uxth	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	d113      	bne.n	800359c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003574:	2300      	movs	r3, #0
 8003576:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003588:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	e120      	b.n	80037de <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	f040 808a 	bne.w	80036bc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80035a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80035ae:	d137      	bne.n	8003620 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035be:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ce:	d113      	bne.n	80035f8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035de:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e0:	2300      	movs	r3, #0
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80035f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f6:	e0f2      	b.n	80037de <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035f8:	2300      	movs	r3, #0
 80035fa:	623b      	str	r3, [r7, #32]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	623b      	str	r3, [r7, #32]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	623b      	str	r3, [r7, #32]
 800360c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800361c:	601a      	str	r2, [r3, #0]
 800361e:	e0de      	b.n	80037de <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003622:	2b08      	cmp	r3, #8
 8003624:	d02e      	beq.n	8003684 <I2C_Master_ADDR+0x1b2>
 8003626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003628:	2b20      	cmp	r3, #32
 800362a:	d02b      	beq.n	8003684 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800362c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362e:	2b12      	cmp	r3, #18
 8003630:	d102      	bne.n	8003638 <I2C_Master_ADDR+0x166>
 8003632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003634:	2b01      	cmp	r3, #1
 8003636:	d125      	bne.n	8003684 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800363a:	2b04      	cmp	r3, #4
 800363c:	d00e      	beq.n	800365c <I2C_Master_ADDR+0x18a>
 800363e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003640:	2b02      	cmp	r3, #2
 8003642:	d00b      	beq.n	800365c <I2C_Master_ADDR+0x18a>
 8003644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003646:	2b10      	cmp	r3, #16
 8003648:	d008      	beq.n	800365c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	e007      	b.n	800366c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800366a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800366c:	2300      	movs	r3, #0
 800366e:	61fb      	str	r3, [r7, #28]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	61fb      	str	r3, [r7, #28]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	61fb      	str	r3, [r7, #28]
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	e0ac      	b.n	80037de <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003692:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003694:	2300      	movs	r3, #0
 8003696:	61bb      	str	r3, [r7, #24]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	61bb      	str	r3, [r7, #24]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	61bb      	str	r3, [r7, #24]
 80036a8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	e090      	b.n	80037de <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d158      	bne.n	8003778 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80036c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d021      	beq.n	8003710 <I2C_Master_ADDR+0x23e>
 80036cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d01e      	beq.n	8003710 <I2C_Master_ADDR+0x23e>
 80036d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d01b      	beq.n	8003710 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036e6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	e012      	b.n	8003736 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800371e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003720:	2300      	movs	r3, #0
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	613b      	str	r3, [r7, #16]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003740:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003744:	d14b      	bne.n	80037de <I2C_Master_ADDR+0x30c>
 8003746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003748:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800374c:	d00b      	beq.n	8003766 <I2C_Master_ADDR+0x294>
 800374e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003750:	2b01      	cmp	r3, #1
 8003752:	d008      	beq.n	8003766 <I2C_Master_ADDR+0x294>
 8003754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003756:	2b08      	cmp	r3, #8
 8003758:	d005      	beq.n	8003766 <I2C_Master_ADDR+0x294>
 800375a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800375c:	2b10      	cmp	r3, #16
 800375e:	d002      	beq.n	8003766 <I2C_Master_ADDR+0x294>
 8003760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003762:	2b20      	cmp	r3, #32
 8003764:	d13b      	bne.n	80037de <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003774:	605a      	str	r2, [r3, #4]
 8003776:	e032      	b.n	80037de <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003786:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003792:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003796:	d117      	bne.n	80037c8 <I2C_Master_ADDR+0x2f6>
 8003798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800379e:	d00b      	beq.n	80037b8 <I2C_Master_ADDR+0x2e6>
 80037a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d008      	beq.n	80037b8 <I2C_Master_ADDR+0x2e6>
 80037a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d005      	beq.n	80037b8 <I2C_Master_ADDR+0x2e6>
 80037ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ae:	2b10      	cmp	r3, #16
 80037b0:	d002      	beq.n	80037b8 <I2C_Master_ADDR+0x2e6>
 80037b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	d107      	bne.n	80037c8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80037c6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80037e4:	e00b      	b.n	80037fe <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e6:	2300      	movs	r3, #0
 80037e8:	60bb      	str	r3, [r7, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	60bb      	str	r3, [r7, #8]
 80037fa:	68bb      	ldr	r3, [r7, #8]
}
 80037fc:	e7ff      	b.n	80037fe <I2C_Master_ADDR+0x32c>
 80037fe:	bf00      	nop
 8003800:	3744      	adds	r7, #68	@ 0x44
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003816:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800381c:	b29b      	uxth	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d02b      	beq.n	800387a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	781a      	ldrb	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383c:	b29b      	uxth	r3, r3
 800383e:	3b01      	subs	r3, #1
 8003840:	b29a      	uxth	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800384a:	b29b      	uxth	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d114      	bne.n	800387a <I2C_SlaveTransmit_TXE+0x72>
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b29      	cmp	r3, #41	@ 0x29
 8003854:	d111      	bne.n	800387a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003864:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2221      	movs	r2, #33	@ 0x21
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2228      	movs	r2, #40	@ 0x28
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff f9e1 	bl	8002c3c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800387a:	bf00      	nop
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003882:	b480      	push	{r7}
 8003884:	b083      	sub	sp, #12
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d011      	beq.n	80038b8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003898:	781a      	ldrb	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	1c5a      	adds	r2, r3, #1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	3b01      	subs	r3, #1
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d02c      	beq.n	8003936 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	b2d2      	uxtb	r2, r2
 80038e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	1c5a      	adds	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	3b01      	subs	r3, #1
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d114      	bne.n	8003936 <I2C_SlaveReceive_RXNE+0x74>
 800390c:	7bfb      	ldrb	r3, [r7, #15]
 800390e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003910:	d111      	bne.n	8003936 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003920:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2222      	movs	r2, #34	@ 0x22
 8003926:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2228      	movs	r2, #40	@ 0x28
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f7fc ff39 	bl	80007a8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003936:	bf00      	nop
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d012      	beq.n	8003976 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	691a      	ldr	r2, [r3, #16]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	1c5a      	adds	r2, r3, #1
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b01      	subs	r3, #1
 8003970:	b29a      	uxth	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	bc80      	pop	{r7}
 800397e:	4770      	bx	lr

08003980 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800398a:	2300      	movs	r3, #0
 800398c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003994:	b2db      	uxtb	r3, r3
 8003996:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800399a:	2b28      	cmp	r3, #40	@ 0x28
 800399c:	d127      	bne.n	80039ee <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ac:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80039ba:	2301      	movs	r3, #1
 80039bc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	09db      	lsrs	r3, r3, #7
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	81bb      	strh	r3, [r7, #12]
 80039d0:	e002      	b.n	80039d8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80039e0:	89ba      	ldrh	r2, [r7, #12]
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
 80039e4:	4619      	mov	r1, r3
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f7ff f931 	bl	8002c4e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80039ec:	e00e      	b.n	8003a0c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ee:	2300      	movs	r3, #0
 80039f0:	60bb      	str	r3, [r7, #8]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	60bb      	str	r3, [r7, #8]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	60bb      	str	r3, [r7, #8]
 8003a02:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003a0c:	bf00      	nop
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a22:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a32:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003a34:	2300      	movs	r3, #0
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a60:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a70:	d172      	bne.n	8003b58 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	2b22      	cmp	r3, #34	@ 0x22
 8003a76:	d002      	beq.n	8003a7e <I2C_Slave_STOPF+0x6a>
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a7c:	d135      	bne.n	8003aea <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d005      	beq.n	8003aa2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9a:	f043 0204 	orr.w	r2, r3, #4
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ab0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7fe fb36 	bl	8002128 <HAL_DMA_GetState>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d049      	beq.n	8003b56 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac6:	4a69      	ldr	r2, [pc, #420]	@ (8003c6c <I2C_Slave_STOPF+0x258>)
 8003ac8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fe fab2 	bl	8002038 <HAL_DMA_Abort_IT>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d03d      	beq.n	8003b56 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ae8:	e035      	b.n	8003b56 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d005      	beq.n	8003b0e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f043 0204 	orr.w	r2, r3, #4
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b1c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe fb00 	bl	8002128 <HAL_DMA_GetState>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d014      	beq.n	8003b58 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b32:	4a4e      	ldr	r2, [pc, #312]	@ (8003c6c <I2C_Slave_STOPF+0x258>)
 8003b34:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fe fa7c 	bl	8002038 <HAL_DMA_Abort_IT>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d008      	beq.n	8003b58 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b50:	4610      	mov	r0, r2
 8003b52:	4798      	blx	r3
 8003b54:	e000      	b.n	8003b58 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b56:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d03e      	beq.n	8003be0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d112      	bne.n	8003b96 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba0:	2b40      	cmp	r3, #64	@ 0x40
 8003ba2:	d112      	bne.n	8003bca <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d005      	beq.n	8003be0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd8:	f043 0204 	orr.w	r2, r3, #4
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f000 f8b7 	bl	8003d5c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003bee:	e039      	b.n	8003c64 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bf4:	d109      	bne.n	8003c0a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2228      	movs	r2, #40	@ 0x28
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f7fc fdcf 	bl	80007a8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b28      	cmp	r3, #40	@ 0x28
 8003c14:	d111      	bne.n	8003c3a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a15      	ldr	r2, [pc, #84]	@ (8003c70 <I2C_Slave_STOPF+0x25c>)
 8003c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2220      	movs	r2, #32
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7ff f818 	bl	8002c68 <HAL_I2C_ListenCpltCallback>
}
 8003c38:	e014      	b.n	8003c64 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3e:	2b22      	cmp	r3, #34	@ 0x22
 8003c40:	d002      	beq.n	8003c48 <I2C_Slave_STOPF+0x234>
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	2b22      	cmp	r3, #34	@ 0x22
 8003c46:	d10d      	bne.n	8003c64 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fc fda2 	bl	80007a8 <HAL_I2C_SlaveRxCpltCallback>
}
 8003c64:	bf00      	nop
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	08003fc1 	.word	0x08003fc1
 8003c70:	ffff0000 	.word	0xffff0000

08003c74 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c82:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c88:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d002      	beq.n	8003c96 <I2C_Slave_AF+0x22>
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2b20      	cmp	r3, #32
 8003c94:	d129      	bne.n	8003cea <I2C_Slave_AF+0x76>
 8003c96:	7bfb      	ldrb	r3, [r7, #15]
 8003c98:	2b28      	cmp	r3, #40	@ 0x28
 8003c9a:	d126      	bne.n	8003cea <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a2e      	ldr	r2, [pc, #184]	@ (8003d58 <I2C_Slave_AF+0xe4>)
 8003ca0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003cb0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cba:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cca:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7fe ffc0 	bl	8002c68 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003ce8:	e031      	b.n	8003d4e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	2b21      	cmp	r3, #33	@ 0x21
 8003cee:	d129      	bne.n	8003d44 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a19      	ldr	r2, [pc, #100]	@ (8003d58 <I2C_Slave_AF+0xe4>)
 8003cf4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2221      	movs	r2, #33	@ 0x21
 8003cfa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d1a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d24:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d34:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7fe fccc 	bl	80026d4 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7fe ff7d 	bl	8002c3c <HAL_I2C_SlaveTxCpltCallback>
}
 8003d42:	e004      	b.n	8003d4e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d4c:	615a      	str	r2, [r3, #20]
}
 8003d4e:	bf00      	nop
 8003d50:	3710      	adds	r7, #16
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	ffff0000 	.word	0xffff0000

08003d5c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d6a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d72:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003d74:	7bbb      	ldrb	r3, [r7, #14]
 8003d76:	2b10      	cmp	r3, #16
 8003d78:	d002      	beq.n	8003d80 <I2C_ITError+0x24>
 8003d7a:	7bbb      	ldrb	r3, [r7, #14]
 8003d7c:	2b40      	cmp	r3, #64	@ 0x40
 8003d7e:	d10a      	bne.n	8003d96 <I2C_ITError+0x3a>
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	2b22      	cmp	r3, #34	@ 0x22
 8003d84:	d107      	bne.n	8003d96 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d94:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d9c:	2b28      	cmp	r3, #40	@ 0x28
 8003d9e:	d107      	bne.n	8003db0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2228      	movs	r2, #40	@ 0x28
 8003daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003dae:	e015      	b.n	8003ddc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dbe:	d00a      	beq.n	8003dd6 <I2C_ITError+0x7a>
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	2b60      	cmp	r3, #96	@ 0x60
 8003dc4:	d007      	beq.n	8003dd6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003de6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dea:	d162      	bne.n	8003eb2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dfa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e00:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d020      	beq.n	8003e4c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0e:	4a6a      	ldr	r2, [pc, #424]	@ (8003fb8 <I2C_ITError+0x25c>)
 8003e10:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fe f90e 	bl	8002038 <HAL_DMA_Abort_IT>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 8089 	beq.w	8003f36 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0201 	bic.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2220      	movs	r2, #32
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e46:	4610      	mov	r0, r2
 8003e48:	4798      	blx	r3
 8003e4a:	e074      	b.n	8003f36 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e50:	4a59      	ldr	r2, [pc, #356]	@ (8003fb8 <I2C_ITError+0x25c>)
 8003e52:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe f8ed 	bl	8002038 <HAL_DMA_Abort_IT>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d068      	beq.n	8003f36 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e6e:	2b40      	cmp	r3, #64	@ 0x40
 8003e70:	d10b      	bne.n	8003e8a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7c:	b2d2      	uxtb	r2, r2
 8003e7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	1c5a      	adds	r2, r3, #1
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 0201 	bic.w	r2, r2, #1
 8003e98:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003eac:	4610      	mov	r0, r2
 8003eae:	4798      	blx	r3
 8003eb0:	e041      	b.n	8003f36 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b60      	cmp	r3, #96	@ 0x60
 8003ebc:	d125      	bne.n	8003f0a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed6:	2b40      	cmp	r3, #64	@ 0x40
 8003ed8:	d10b      	bne.n	8003ef2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	691a      	ldr	r2, [r3, #16]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 0201 	bic.w	r2, r2, #1
 8003f00:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fe fecb 	bl	8002c9e <HAL_I2C_AbortCpltCallback>
 8003f08:	e015      	b.n	8003f36 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f14:	2b40      	cmp	r3, #64	@ 0x40
 8003f16:	d10b      	bne.n	8003f30 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691a      	ldr	r2, [r3, #16]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2a:	1c5a      	adds	r2, r3, #1
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7fc fc4f 	bl	80007d4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10e      	bne.n	8003f64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d109      	bne.n	8003f64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d104      	bne.n	8003f64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d007      	beq.n	8003f74 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f72:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d113      	bne.n	8003fb0 <I2C_ITError+0x254>
 8003f88:	7bfb      	ldrb	r3, [r7, #15]
 8003f8a:	2b28      	cmp	r3, #40	@ 0x28
 8003f8c:	d110      	bne.n	8003fb0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a0a      	ldr	r2, [pc, #40]	@ (8003fbc <I2C_ITError+0x260>)
 8003f92:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7fe fe5c 	bl	8002c68 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003fb0:	bf00      	nop
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	08003fc1 	.word	0x08003fc1
 8003fbc:	ffff0000 	.word	0xffff0000

08003fc0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003fda:	4b4b      	ldr	r3, [pc, #300]	@ (8004108 <I2C_DMAAbort+0x148>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	08db      	lsrs	r3, r3, #3
 8003fe0:	4a4a      	ldr	r2, [pc, #296]	@ (800410c <I2C_DMAAbort+0x14c>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	0a1a      	lsrs	r2, r3, #8
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	00da      	lsls	r2, r3, #3
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	f043 0220 	orr.w	r2, r3, #32
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004006:	e00a      	b.n	800401e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	3b01      	subs	r3, #1
 800400c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800401c:	d0ea      	beq.n	8003ff4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800402a:	2200      	movs	r2, #0
 800402c:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800403a:	2200      	movs	r2, #0
 800403c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800404c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	2200      	movs	r2, #0
 8004052:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004058:	2b00      	cmp	r3, #0
 800405a:	d003      	beq.n	8004064 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004060:	2200      	movs	r2, #0
 8004062:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004070:	2200      	movs	r2, #0
 8004072:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0201 	bic.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b60      	cmp	r3, #96	@ 0x60
 800408e:	d10e      	bne.n	80040ae <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2200      	movs	r2, #0
 80040a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040a6:	6978      	ldr	r0, [r7, #20]
 80040a8:	f7fe fdf9 	bl	8002c9e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040ac:	e027      	b.n	80040fe <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80040ae:	7cfb      	ldrb	r3, [r7, #19]
 80040b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80040b4:	2b28      	cmp	r3, #40	@ 0x28
 80040b6:	d117      	bne.n	80040e8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040d6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	2200      	movs	r2, #0
 80040dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2228      	movs	r2, #40	@ 0x28
 80040e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80040e6:	e007      	b.n	80040f8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	2220      	movs	r2, #32
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80040f8:	6978      	ldr	r0, [r7, #20]
 80040fa:	f7fc fb6b 	bl	80007d4 <HAL_I2C_ErrorCallback>
}
 80040fe:	bf00      	nop
 8004100:	3718      	adds	r7, #24
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20000000 	.word	0x20000000
 800410c:	14f8b589 	.word	0x14f8b589

08004110 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800411c:	4b13      	ldr	r3, [pc, #76]	@ (800416c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	08db      	lsrs	r3, r3, #3
 8004122:	4a13      	ldr	r2, [pc, #76]	@ (8004170 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004124:	fba2 2303 	umull	r2, r3, r2, r3
 8004128:	0a1a      	lsrs	r2, r3, #8
 800412a:	4613      	mov	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	4413      	add	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	3b01      	subs	r3, #1
 8004136:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d107      	bne.n	800414e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004142:	f043 0220 	orr.w	r2, r3, #32
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e008      	b.n	8004160 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800415c:	d0e9      	beq.n	8004132 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3714      	adds	r7, #20
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	20000000 	.word	0x20000000
 8004170:	14f8b589 	.word	0x14f8b589

08004174 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004180:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004184:	d103      	bne.n	800418e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800418c:	e007      	b.n	800419e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004192:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004196:	d102      	bne.n	800419e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2208      	movs	r2, #8
 800419c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800419e:	bf00      	nop
 80041a0:	370c      	adds	r7, #12
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bc80      	pop	{r7}
 80041a6:	4770      	bx	lr

080041a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041ac:	4b02      	ldr	r3, [pc, #8]	@ (80041b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80041ae:	681b      	ldr	r3, [r3, #0]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr
 80041b8:	20000000 	.word	0x20000000

080041bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041c0:	f7ff fff2 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	0a1b      	lsrs	r3, r3, #8
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	4903      	ldr	r1, [pc, #12]	@ (80041e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d8:	4618      	mov	r0, r3
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40021000 	.word	0x40021000
 80041e0:	08004f64 	.word	0x08004f64

080041e4 <_vsniprintf_r>:
 80041e4:	b530      	push	{r4, r5, lr}
 80041e6:	4614      	mov	r4, r2
 80041e8:	2c00      	cmp	r4, #0
 80041ea:	4605      	mov	r5, r0
 80041ec:	461a      	mov	r2, r3
 80041ee:	b09b      	sub	sp, #108	@ 0x6c
 80041f0:	da05      	bge.n	80041fe <_vsniprintf_r+0x1a>
 80041f2:	238b      	movs	r3, #139	@ 0x8b
 80041f4:	6003      	str	r3, [r0, #0]
 80041f6:	f04f 30ff 	mov.w	r0, #4294967295
 80041fa:	b01b      	add	sp, #108	@ 0x6c
 80041fc:	bd30      	pop	{r4, r5, pc}
 80041fe:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004202:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004206:	f04f 0300 	mov.w	r3, #0
 800420a:	9319      	str	r3, [sp, #100]	@ 0x64
 800420c:	bf0c      	ite	eq
 800420e:	4623      	moveq	r3, r4
 8004210:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004214:	9302      	str	r3, [sp, #8]
 8004216:	9305      	str	r3, [sp, #20]
 8004218:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800421c:	9100      	str	r1, [sp, #0]
 800421e:	9104      	str	r1, [sp, #16]
 8004220:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004224:	4669      	mov	r1, sp
 8004226:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8004228:	f000 f996 	bl	8004558 <_svfiprintf_r>
 800422c:	1c43      	adds	r3, r0, #1
 800422e:	bfbc      	itt	lt
 8004230:	238b      	movlt	r3, #139	@ 0x8b
 8004232:	602b      	strlt	r3, [r5, #0]
 8004234:	2c00      	cmp	r4, #0
 8004236:	d0e0      	beq.n	80041fa <_vsniprintf_r+0x16>
 8004238:	2200      	movs	r2, #0
 800423a:	9b00      	ldr	r3, [sp, #0]
 800423c:	701a      	strb	r2, [r3, #0]
 800423e:	e7dc      	b.n	80041fa <_vsniprintf_r+0x16>

08004240 <vsniprintf>:
 8004240:	b507      	push	{r0, r1, r2, lr}
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	4613      	mov	r3, r2
 8004246:	460a      	mov	r2, r1
 8004248:	4601      	mov	r1, r0
 800424a:	4803      	ldr	r0, [pc, #12]	@ (8004258 <vsniprintf+0x18>)
 800424c:	6800      	ldr	r0, [r0, #0]
 800424e:	f7ff ffc9 	bl	80041e4 <_vsniprintf_r>
 8004252:	b003      	add	sp, #12
 8004254:	f85d fb04 	ldr.w	pc, [sp], #4
 8004258:	2000000c 	.word	0x2000000c

0800425c <__errno>:
 800425c:	4b01      	ldr	r3, [pc, #4]	@ (8004264 <__errno+0x8>)
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	2000000c 	.word	0x2000000c

08004268 <__libc_init_array>:
 8004268:	b570      	push	{r4, r5, r6, lr}
 800426a:	2600      	movs	r6, #0
 800426c:	4d0c      	ldr	r5, [pc, #48]	@ (80042a0 <__libc_init_array+0x38>)
 800426e:	4c0d      	ldr	r4, [pc, #52]	@ (80042a4 <__libc_init_array+0x3c>)
 8004270:	1b64      	subs	r4, r4, r5
 8004272:	10a4      	asrs	r4, r4, #2
 8004274:	42a6      	cmp	r6, r4
 8004276:	d109      	bne.n	800428c <__libc_init_array+0x24>
 8004278:	f000 fc76 	bl	8004b68 <_init>
 800427c:	2600      	movs	r6, #0
 800427e:	4d0a      	ldr	r5, [pc, #40]	@ (80042a8 <__libc_init_array+0x40>)
 8004280:	4c0a      	ldr	r4, [pc, #40]	@ (80042ac <__libc_init_array+0x44>)
 8004282:	1b64      	subs	r4, r4, r5
 8004284:	10a4      	asrs	r4, r4, #2
 8004286:	42a6      	cmp	r6, r4
 8004288:	d105      	bne.n	8004296 <__libc_init_array+0x2e>
 800428a:	bd70      	pop	{r4, r5, r6, pc}
 800428c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004290:	4798      	blx	r3
 8004292:	3601      	adds	r6, #1
 8004294:	e7ee      	b.n	8004274 <__libc_init_array+0xc>
 8004296:	f855 3b04 	ldr.w	r3, [r5], #4
 800429a:	4798      	blx	r3
 800429c:	3601      	adds	r6, #1
 800429e:	e7f2      	b.n	8004286 <__libc_init_array+0x1e>
 80042a0:	08004fa0 	.word	0x08004fa0
 80042a4:	08004fa0 	.word	0x08004fa0
 80042a8:	08004fa0 	.word	0x08004fa0
 80042ac:	08004fa4 	.word	0x08004fa4

080042b0 <__retarget_lock_acquire_recursive>:
 80042b0:	4770      	bx	lr

080042b2 <__retarget_lock_release_recursive>:
 80042b2:	4770      	bx	lr

080042b4 <_free_r>:
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	4605      	mov	r5, r0
 80042b8:	2900      	cmp	r1, #0
 80042ba:	d040      	beq.n	800433e <_free_r+0x8a>
 80042bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042c0:	1f0c      	subs	r4, r1, #4
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	bfb8      	it	lt
 80042c6:	18e4      	addlt	r4, r4, r3
 80042c8:	f000 f8de 	bl	8004488 <__malloc_lock>
 80042cc:	4a1c      	ldr	r2, [pc, #112]	@ (8004340 <_free_r+0x8c>)
 80042ce:	6813      	ldr	r3, [r2, #0]
 80042d0:	b933      	cbnz	r3, 80042e0 <_free_r+0x2c>
 80042d2:	6063      	str	r3, [r4, #4]
 80042d4:	6014      	str	r4, [r2, #0]
 80042d6:	4628      	mov	r0, r5
 80042d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042dc:	f000 b8da 	b.w	8004494 <__malloc_unlock>
 80042e0:	42a3      	cmp	r3, r4
 80042e2:	d908      	bls.n	80042f6 <_free_r+0x42>
 80042e4:	6820      	ldr	r0, [r4, #0]
 80042e6:	1821      	adds	r1, r4, r0
 80042e8:	428b      	cmp	r3, r1
 80042ea:	bf01      	itttt	eq
 80042ec:	6819      	ldreq	r1, [r3, #0]
 80042ee:	685b      	ldreq	r3, [r3, #4]
 80042f0:	1809      	addeq	r1, r1, r0
 80042f2:	6021      	streq	r1, [r4, #0]
 80042f4:	e7ed      	b.n	80042d2 <_free_r+0x1e>
 80042f6:	461a      	mov	r2, r3
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	b10b      	cbz	r3, 8004300 <_free_r+0x4c>
 80042fc:	42a3      	cmp	r3, r4
 80042fe:	d9fa      	bls.n	80042f6 <_free_r+0x42>
 8004300:	6811      	ldr	r1, [r2, #0]
 8004302:	1850      	adds	r0, r2, r1
 8004304:	42a0      	cmp	r0, r4
 8004306:	d10b      	bne.n	8004320 <_free_r+0x6c>
 8004308:	6820      	ldr	r0, [r4, #0]
 800430a:	4401      	add	r1, r0
 800430c:	1850      	adds	r0, r2, r1
 800430e:	4283      	cmp	r3, r0
 8004310:	6011      	str	r1, [r2, #0]
 8004312:	d1e0      	bne.n	80042d6 <_free_r+0x22>
 8004314:	6818      	ldr	r0, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	4408      	add	r0, r1
 800431a:	6010      	str	r0, [r2, #0]
 800431c:	6053      	str	r3, [r2, #4]
 800431e:	e7da      	b.n	80042d6 <_free_r+0x22>
 8004320:	d902      	bls.n	8004328 <_free_r+0x74>
 8004322:	230c      	movs	r3, #12
 8004324:	602b      	str	r3, [r5, #0]
 8004326:	e7d6      	b.n	80042d6 <_free_r+0x22>
 8004328:	6820      	ldr	r0, [r4, #0]
 800432a:	1821      	adds	r1, r4, r0
 800432c:	428b      	cmp	r3, r1
 800432e:	bf01      	itttt	eq
 8004330:	6819      	ldreq	r1, [r3, #0]
 8004332:	685b      	ldreq	r3, [r3, #4]
 8004334:	1809      	addeq	r1, r1, r0
 8004336:	6021      	streq	r1, [r4, #0]
 8004338:	6063      	str	r3, [r4, #4]
 800433a:	6054      	str	r4, [r2, #4]
 800433c:	e7cb      	b.n	80042d6 <_free_r+0x22>
 800433e:	bd38      	pop	{r3, r4, r5, pc}
 8004340:	20000374 	.word	0x20000374

08004344 <sbrk_aligned>:
 8004344:	b570      	push	{r4, r5, r6, lr}
 8004346:	4e0f      	ldr	r6, [pc, #60]	@ (8004384 <sbrk_aligned+0x40>)
 8004348:	460c      	mov	r4, r1
 800434a:	6831      	ldr	r1, [r6, #0]
 800434c:	4605      	mov	r5, r0
 800434e:	b911      	cbnz	r1, 8004356 <sbrk_aligned+0x12>
 8004350:	f000 fba8 	bl	8004aa4 <_sbrk_r>
 8004354:	6030      	str	r0, [r6, #0]
 8004356:	4621      	mov	r1, r4
 8004358:	4628      	mov	r0, r5
 800435a:	f000 fba3 	bl	8004aa4 <_sbrk_r>
 800435e:	1c43      	adds	r3, r0, #1
 8004360:	d103      	bne.n	800436a <sbrk_aligned+0x26>
 8004362:	f04f 34ff 	mov.w	r4, #4294967295
 8004366:	4620      	mov	r0, r4
 8004368:	bd70      	pop	{r4, r5, r6, pc}
 800436a:	1cc4      	adds	r4, r0, #3
 800436c:	f024 0403 	bic.w	r4, r4, #3
 8004370:	42a0      	cmp	r0, r4
 8004372:	d0f8      	beq.n	8004366 <sbrk_aligned+0x22>
 8004374:	1a21      	subs	r1, r4, r0
 8004376:	4628      	mov	r0, r5
 8004378:	f000 fb94 	bl	8004aa4 <_sbrk_r>
 800437c:	3001      	adds	r0, #1
 800437e:	d1f2      	bne.n	8004366 <sbrk_aligned+0x22>
 8004380:	e7ef      	b.n	8004362 <sbrk_aligned+0x1e>
 8004382:	bf00      	nop
 8004384:	20000370 	.word	0x20000370

08004388 <_malloc_r>:
 8004388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800438c:	1ccd      	adds	r5, r1, #3
 800438e:	f025 0503 	bic.w	r5, r5, #3
 8004392:	3508      	adds	r5, #8
 8004394:	2d0c      	cmp	r5, #12
 8004396:	bf38      	it	cc
 8004398:	250c      	movcc	r5, #12
 800439a:	2d00      	cmp	r5, #0
 800439c:	4606      	mov	r6, r0
 800439e:	db01      	blt.n	80043a4 <_malloc_r+0x1c>
 80043a0:	42a9      	cmp	r1, r5
 80043a2:	d904      	bls.n	80043ae <_malloc_r+0x26>
 80043a4:	230c      	movs	r3, #12
 80043a6:	6033      	str	r3, [r6, #0]
 80043a8:	2000      	movs	r0, #0
 80043aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004484 <_malloc_r+0xfc>
 80043b2:	f000 f869 	bl	8004488 <__malloc_lock>
 80043b6:	f8d8 3000 	ldr.w	r3, [r8]
 80043ba:	461c      	mov	r4, r3
 80043bc:	bb44      	cbnz	r4, 8004410 <_malloc_r+0x88>
 80043be:	4629      	mov	r1, r5
 80043c0:	4630      	mov	r0, r6
 80043c2:	f7ff ffbf 	bl	8004344 <sbrk_aligned>
 80043c6:	1c43      	adds	r3, r0, #1
 80043c8:	4604      	mov	r4, r0
 80043ca:	d158      	bne.n	800447e <_malloc_r+0xf6>
 80043cc:	f8d8 4000 	ldr.w	r4, [r8]
 80043d0:	4627      	mov	r7, r4
 80043d2:	2f00      	cmp	r7, #0
 80043d4:	d143      	bne.n	800445e <_malloc_r+0xd6>
 80043d6:	2c00      	cmp	r4, #0
 80043d8:	d04b      	beq.n	8004472 <_malloc_r+0xea>
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	4639      	mov	r1, r7
 80043de:	4630      	mov	r0, r6
 80043e0:	eb04 0903 	add.w	r9, r4, r3
 80043e4:	f000 fb5e 	bl	8004aa4 <_sbrk_r>
 80043e8:	4581      	cmp	r9, r0
 80043ea:	d142      	bne.n	8004472 <_malloc_r+0xea>
 80043ec:	6821      	ldr	r1, [r4, #0]
 80043ee:	4630      	mov	r0, r6
 80043f0:	1a6d      	subs	r5, r5, r1
 80043f2:	4629      	mov	r1, r5
 80043f4:	f7ff ffa6 	bl	8004344 <sbrk_aligned>
 80043f8:	3001      	adds	r0, #1
 80043fa:	d03a      	beq.n	8004472 <_malloc_r+0xea>
 80043fc:	6823      	ldr	r3, [r4, #0]
 80043fe:	442b      	add	r3, r5
 8004400:	6023      	str	r3, [r4, #0]
 8004402:	f8d8 3000 	ldr.w	r3, [r8]
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	bb62      	cbnz	r2, 8004464 <_malloc_r+0xdc>
 800440a:	f8c8 7000 	str.w	r7, [r8]
 800440e:	e00f      	b.n	8004430 <_malloc_r+0xa8>
 8004410:	6822      	ldr	r2, [r4, #0]
 8004412:	1b52      	subs	r2, r2, r5
 8004414:	d420      	bmi.n	8004458 <_malloc_r+0xd0>
 8004416:	2a0b      	cmp	r2, #11
 8004418:	d917      	bls.n	800444a <_malloc_r+0xc2>
 800441a:	1961      	adds	r1, r4, r5
 800441c:	42a3      	cmp	r3, r4
 800441e:	6025      	str	r5, [r4, #0]
 8004420:	bf18      	it	ne
 8004422:	6059      	strne	r1, [r3, #4]
 8004424:	6863      	ldr	r3, [r4, #4]
 8004426:	bf08      	it	eq
 8004428:	f8c8 1000 	streq.w	r1, [r8]
 800442c:	5162      	str	r2, [r4, r5]
 800442e:	604b      	str	r3, [r1, #4]
 8004430:	4630      	mov	r0, r6
 8004432:	f000 f82f 	bl	8004494 <__malloc_unlock>
 8004436:	f104 000b 	add.w	r0, r4, #11
 800443a:	1d23      	adds	r3, r4, #4
 800443c:	f020 0007 	bic.w	r0, r0, #7
 8004440:	1ac2      	subs	r2, r0, r3
 8004442:	bf1c      	itt	ne
 8004444:	1a1b      	subne	r3, r3, r0
 8004446:	50a3      	strne	r3, [r4, r2]
 8004448:	e7af      	b.n	80043aa <_malloc_r+0x22>
 800444a:	6862      	ldr	r2, [r4, #4]
 800444c:	42a3      	cmp	r3, r4
 800444e:	bf0c      	ite	eq
 8004450:	f8c8 2000 	streq.w	r2, [r8]
 8004454:	605a      	strne	r2, [r3, #4]
 8004456:	e7eb      	b.n	8004430 <_malloc_r+0xa8>
 8004458:	4623      	mov	r3, r4
 800445a:	6864      	ldr	r4, [r4, #4]
 800445c:	e7ae      	b.n	80043bc <_malloc_r+0x34>
 800445e:	463c      	mov	r4, r7
 8004460:	687f      	ldr	r7, [r7, #4]
 8004462:	e7b6      	b.n	80043d2 <_malloc_r+0x4a>
 8004464:	461a      	mov	r2, r3
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	42a3      	cmp	r3, r4
 800446a:	d1fb      	bne.n	8004464 <_malloc_r+0xdc>
 800446c:	2300      	movs	r3, #0
 800446e:	6053      	str	r3, [r2, #4]
 8004470:	e7de      	b.n	8004430 <_malloc_r+0xa8>
 8004472:	230c      	movs	r3, #12
 8004474:	4630      	mov	r0, r6
 8004476:	6033      	str	r3, [r6, #0]
 8004478:	f000 f80c 	bl	8004494 <__malloc_unlock>
 800447c:	e794      	b.n	80043a8 <_malloc_r+0x20>
 800447e:	6005      	str	r5, [r0, #0]
 8004480:	e7d6      	b.n	8004430 <_malloc_r+0xa8>
 8004482:	bf00      	nop
 8004484:	20000374 	.word	0x20000374

08004488 <__malloc_lock>:
 8004488:	4801      	ldr	r0, [pc, #4]	@ (8004490 <__malloc_lock+0x8>)
 800448a:	f7ff bf11 	b.w	80042b0 <__retarget_lock_acquire_recursive>
 800448e:	bf00      	nop
 8004490:	2000036c 	.word	0x2000036c

08004494 <__malloc_unlock>:
 8004494:	4801      	ldr	r0, [pc, #4]	@ (800449c <__malloc_unlock+0x8>)
 8004496:	f7ff bf0c 	b.w	80042b2 <__retarget_lock_release_recursive>
 800449a:	bf00      	nop
 800449c:	2000036c 	.word	0x2000036c

080044a0 <__ssputs_r>:
 80044a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044a4:	461f      	mov	r7, r3
 80044a6:	688e      	ldr	r6, [r1, #8]
 80044a8:	4682      	mov	sl, r0
 80044aa:	42be      	cmp	r6, r7
 80044ac:	460c      	mov	r4, r1
 80044ae:	4690      	mov	r8, r2
 80044b0:	680b      	ldr	r3, [r1, #0]
 80044b2:	d82d      	bhi.n	8004510 <__ssputs_r+0x70>
 80044b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80044bc:	d026      	beq.n	800450c <__ssputs_r+0x6c>
 80044be:	6965      	ldr	r5, [r4, #20]
 80044c0:	6909      	ldr	r1, [r1, #16]
 80044c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044c6:	eba3 0901 	sub.w	r9, r3, r1
 80044ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044ce:	1c7b      	adds	r3, r7, #1
 80044d0:	444b      	add	r3, r9
 80044d2:	106d      	asrs	r5, r5, #1
 80044d4:	429d      	cmp	r5, r3
 80044d6:	bf38      	it	cc
 80044d8:	461d      	movcc	r5, r3
 80044da:	0553      	lsls	r3, r2, #21
 80044dc:	d527      	bpl.n	800452e <__ssputs_r+0x8e>
 80044de:	4629      	mov	r1, r5
 80044e0:	f7ff ff52 	bl	8004388 <_malloc_r>
 80044e4:	4606      	mov	r6, r0
 80044e6:	b360      	cbz	r0, 8004542 <__ssputs_r+0xa2>
 80044e8:	464a      	mov	r2, r9
 80044ea:	6921      	ldr	r1, [r4, #16]
 80044ec:	f000 faf8 	bl	8004ae0 <memcpy>
 80044f0:	89a3      	ldrh	r3, [r4, #12]
 80044f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044fa:	81a3      	strh	r3, [r4, #12]
 80044fc:	6126      	str	r6, [r4, #16]
 80044fe:	444e      	add	r6, r9
 8004500:	6026      	str	r6, [r4, #0]
 8004502:	463e      	mov	r6, r7
 8004504:	6165      	str	r5, [r4, #20]
 8004506:	eba5 0509 	sub.w	r5, r5, r9
 800450a:	60a5      	str	r5, [r4, #8]
 800450c:	42be      	cmp	r6, r7
 800450e:	d900      	bls.n	8004512 <__ssputs_r+0x72>
 8004510:	463e      	mov	r6, r7
 8004512:	4632      	mov	r2, r6
 8004514:	4641      	mov	r1, r8
 8004516:	6820      	ldr	r0, [r4, #0]
 8004518:	f000 faaa 	bl	8004a70 <memmove>
 800451c:	2000      	movs	r0, #0
 800451e:	68a3      	ldr	r3, [r4, #8]
 8004520:	1b9b      	subs	r3, r3, r6
 8004522:	60a3      	str	r3, [r4, #8]
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	4433      	add	r3, r6
 8004528:	6023      	str	r3, [r4, #0]
 800452a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800452e:	462a      	mov	r2, r5
 8004530:	f000 fae4 	bl	8004afc <_realloc_r>
 8004534:	4606      	mov	r6, r0
 8004536:	2800      	cmp	r0, #0
 8004538:	d1e0      	bne.n	80044fc <__ssputs_r+0x5c>
 800453a:	4650      	mov	r0, sl
 800453c:	6921      	ldr	r1, [r4, #16]
 800453e:	f7ff feb9 	bl	80042b4 <_free_r>
 8004542:	230c      	movs	r3, #12
 8004544:	f8ca 3000 	str.w	r3, [sl]
 8004548:	89a3      	ldrh	r3, [r4, #12]
 800454a:	f04f 30ff 	mov.w	r0, #4294967295
 800454e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004552:	81a3      	strh	r3, [r4, #12]
 8004554:	e7e9      	b.n	800452a <__ssputs_r+0x8a>
	...

08004558 <_svfiprintf_r>:
 8004558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800455c:	4698      	mov	r8, r3
 800455e:	898b      	ldrh	r3, [r1, #12]
 8004560:	4607      	mov	r7, r0
 8004562:	061b      	lsls	r3, r3, #24
 8004564:	460d      	mov	r5, r1
 8004566:	4614      	mov	r4, r2
 8004568:	b09d      	sub	sp, #116	@ 0x74
 800456a:	d510      	bpl.n	800458e <_svfiprintf_r+0x36>
 800456c:	690b      	ldr	r3, [r1, #16]
 800456e:	b973      	cbnz	r3, 800458e <_svfiprintf_r+0x36>
 8004570:	2140      	movs	r1, #64	@ 0x40
 8004572:	f7ff ff09 	bl	8004388 <_malloc_r>
 8004576:	6028      	str	r0, [r5, #0]
 8004578:	6128      	str	r0, [r5, #16]
 800457a:	b930      	cbnz	r0, 800458a <_svfiprintf_r+0x32>
 800457c:	230c      	movs	r3, #12
 800457e:	603b      	str	r3, [r7, #0]
 8004580:	f04f 30ff 	mov.w	r0, #4294967295
 8004584:	b01d      	add	sp, #116	@ 0x74
 8004586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800458a:	2340      	movs	r3, #64	@ 0x40
 800458c:	616b      	str	r3, [r5, #20]
 800458e:	2300      	movs	r3, #0
 8004590:	9309      	str	r3, [sp, #36]	@ 0x24
 8004592:	2320      	movs	r3, #32
 8004594:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004598:	2330      	movs	r3, #48	@ 0x30
 800459a:	f04f 0901 	mov.w	r9, #1
 800459e:	f8cd 800c 	str.w	r8, [sp, #12]
 80045a2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800473c <_svfiprintf_r+0x1e4>
 80045a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80045aa:	4623      	mov	r3, r4
 80045ac:	469a      	mov	sl, r3
 80045ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045b2:	b10a      	cbz	r2, 80045b8 <_svfiprintf_r+0x60>
 80045b4:	2a25      	cmp	r2, #37	@ 0x25
 80045b6:	d1f9      	bne.n	80045ac <_svfiprintf_r+0x54>
 80045b8:	ebba 0b04 	subs.w	fp, sl, r4
 80045bc:	d00b      	beq.n	80045d6 <_svfiprintf_r+0x7e>
 80045be:	465b      	mov	r3, fp
 80045c0:	4622      	mov	r2, r4
 80045c2:	4629      	mov	r1, r5
 80045c4:	4638      	mov	r0, r7
 80045c6:	f7ff ff6b 	bl	80044a0 <__ssputs_r>
 80045ca:	3001      	adds	r0, #1
 80045cc:	f000 80a7 	beq.w	800471e <_svfiprintf_r+0x1c6>
 80045d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045d2:	445a      	add	r2, fp
 80045d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80045d6:	f89a 3000 	ldrb.w	r3, [sl]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 809f 	beq.w	800471e <_svfiprintf_r+0x1c6>
 80045e0:	2300      	movs	r3, #0
 80045e2:	f04f 32ff 	mov.w	r2, #4294967295
 80045e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045ea:	f10a 0a01 	add.w	sl, sl, #1
 80045ee:	9304      	str	r3, [sp, #16]
 80045f0:	9307      	str	r3, [sp, #28]
 80045f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80045f8:	4654      	mov	r4, sl
 80045fa:	2205      	movs	r2, #5
 80045fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004600:	484e      	ldr	r0, [pc, #312]	@ (800473c <_svfiprintf_r+0x1e4>)
 8004602:	f000 fa5f 	bl	8004ac4 <memchr>
 8004606:	9a04      	ldr	r2, [sp, #16]
 8004608:	b9d8      	cbnz	r0, 8004642 <_svfiprintf_r+0xea>
 800460a:	06d0      	lsls	r0, r2, #27
 800460c:	bf44      	itt	mi
 800460e:	2320      	movmi	r3, #32
 8004610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004614:	0711      	lsls	r1, r2, #28
 8004616:	bf44      	itt	mi
 8004618:	232b      	movmi	r3, #43	@ 0x2b
 800461a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800461e:	f89a 3000 	ldrb.w	r3, [sl]
 8004622:	2b2a      	cmp	r3, #42	@ 0x2a
 8004624:	d015      	beq.n	8004652 <_svfiprintf_r+0xfa>
 8004626:	4654      	mov	r4, sl
 8004628:	2000      	movs	r0, #0
 800462a:	f04f 0c0a 	mov.w	ip, #10
 800462e:	9a07      	ldr	r2, [sp, #28]
 8004630:	4621      	mov	r1, r4
 8004632:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004636:	3b30      	subs	r3, #48	@ 0x30
 8004638:	2b09      	cmp	r3, #9
 800463a:	d94b      	bls.n	80046d4 <_svfiprintf_r+0x17c>
 800463c:	b1b0      	cbz	r0, 800466c <_svfiprintf_r+0x114>
 800463e:	9207      	str	r2, [sp, #28]
 8004640:	e014      	b.n	800466c <_svfiprintf_r+0x114>
 8004642:	eba0 0308 	sub.w	r3, r0, r8
 8004646:	fa09 f303 	lsl.w	r3, r9, r3
 800464a:	4313      	orrs	r3, r2
 800464c:	46a2      	mov	sl, r4
 800464e:	9304      	str	r3, [sp, #16]
 8004650:	e7d2      	b.n	80045f8 <_svfiprintf_r+0xa0>
 8004652:	9b03      	ldr	r3, [sp, #12]
 8004654:	1d19      	adds	r1, r3, #4
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	9103      	str	r1, [sp, #12]
 800465a:	2b00      	cmp	r3, #0
 800465c:	bfbb      	ittet	lt
 800465e:	425b      	neglt	r3, r3
 8004660:	f042 0202 	orrlt.w	r2, r2, #2
 8004664:	9307      	strge	r3, [sp, #28]
 8004666:	9307      	strlt	r3, [sp, #28]
 8004668:	bfb8      	it	lt
 800466a:	9204      	strlt	r2, [sp, #16]
 800466c:	7823      	ldrb	r3, [r4, #0]
 800466e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004670:	d10a      	bne.n	8004688 <_svfiprintf_r+0x130>
 8004672:	7863      	ldrb	r3, [r4, #1]
 8004674:	2b2a      	cmp	r3, #42	@ 0x2a
 8004676:	d132      	bne.n	80046de <_svfiprintf_r+0x186>
 8004678:	9b03      	ldr	r3, [sp, #12]
 800467a:	3402      	adds	r4, #2
 800467c:	1d1a      	adds	r2, r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	9203      	str	r2, [sp, #12]
 8004682:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004686:	9305      	str	r3, [sp, #20]
 8004688:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004740 <_svfiprintf_r+0x1e8>
 800468c:	2203      	movs	r2, #3
 800468e:	4650      	mov	r0, sl
 8004690:	7821      	ldrb	r1, [r4, #0]
 8004692:	f000 fa17 	bl	8004ac4 <memchr>
 8004696:	b138      	cbz	r0, 80046a8 <_svfiprintf_r+0x150>
 8004698:	2240      	movs	r2, #64	@ 0x40
 800469a:	9b04      	ldr	r3, [sp, #16]
 800469c:	eba0 000a 	sub.w	r0, r0, sl
 80046a0:	4082      	lsls	r2, r0
 80046a2:	4313      	orrs	r3, r2
 80046a4:	3401      	adds	r4, #1
 80046a6:	9304      	str	r3, [sp, #16]
 80046a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046ac:	2206      	movs	r2, #6
 80046ae:	4825      	ldr	r0, [pc, #148]	@ (8004744 <_svfiprintf_r+0x1ec>)
 80046b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046b4:	f000 fa06 	bl	8004ac4 <memchr>
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d036      	beq.n	800472a <_svfiprintf_r+0x1d2>
 80046bc:	4b22      	ldr	r3, [pc, #136]	@ (8004748 <_svfiprintf_r+0x1f0>)
 80046be:	bb1b      	cbnz	r3, 8004708 <_svfiprintf_r+0x1b0>
 80046c0:	9b03      	ldr	r3, [sp, #12]
 80046c2:	3307      	adds	r3, #7
 80046c4:	f023 0307 	bic.w	r3, r3, #7
 80046c8:	3308      	adds	r3, #8
 80046ca:	9303      	str	r3, [sp, #12]
 80046cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046ce:	4433      	add	r3, r6
 80046d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80046d2:	e76a      	b.n	80045aa <_svfiprintf_r+0x52>
 80046d4:	460c      	mov	r4, r1
 80046d6:	2001      	movs	r0, #1
 80046d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80046dc:	e7a8      	b.n	8004630 <_svfiprintf_r+0xd8>
 80046de:	2300      	movs	r3, #0
 80046e0:	f04f 0c0a 	mov.w	ip, #10
 80046e4:	4619      	mov	r1, r3
 80046e6:	3401      	adds	r4, #1
 80046e8:	9305      	str	r3, [sp, #20]
 80046ea:	4620      	mov	r0, r4
 80046ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046f0:	3a30      	subs	r2, #48	@ 0x30
 80046f2:	2a09      	cmp	r2, #9
 80046f4:	d903      	bls.n	80046fe <_svfiprintf_r+0x1a6>
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0c6      	beq.n	8004688 <_svfiprintf_r+0x130>
 80046fa:	9105      	str	r1, [sp, #20]
 80046fc:	e7c4      	b.n	8004688 <_svfiprintf_r+0x130>
 80046fe:	4604      	mov	r4, r0
 8004700:	2301      	movs	r3, #1
 8004702:	fb0c 2101 	mla	r1, ip, r1, r2
 8004706:	e7f0      	b.n	80046ea <_svfiprintf_r+0x192>
 8004708:	ab03      	add	r3, sp, #12
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	462a      	mov	r2, r5
 800470e:	4638      	mov	r0, r7
 8004710:	4b0e      	ldr	r3, [pc, #56]	@ (800474c <_svfiprintf_r+0x1f4>)
 8004712:	a904      	add	r1, sp, #16
 8004714:	f3af 8000 	nop.w
 8004718:	1c42      	adds	r2, r0, #1
 800471a:	4606      	mov	r6, r0
 800471c:	d1d6      	bne.n	80046cc <_svfiprintf_r+0x174>
 800471e:	89ab      	ldrh	r3, [r5, #12]
 8004720:	065b      	lsls	r3, r3, #25
 8004722:	f53f af2d 	bmi.w	8004580 <_svfiprintf_r+0x28>
 8004726:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004728:	e72c      	b.n	8004584 <_svfiprintf_r+0x2c>
 800472a:	ab03      	add	r3, sp, #12
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	462a      	mov	r2, r5
 8004730:	4638      	mov	r0, r7
 8004732:	4b06      	ldr	r3, [pc, #24]	@ (800474c <_svfiprintf_r+0x1f4>)
 8004734:	a904      	add	r1, sp, #16
 8004736:	f000 f87d 	bl	8004834 <_printf_i>
 800473a:	e7ed      	b.n	8004718 <_svfiprintf_r+0x1c0>
 800473c:	08004f6c 	.word	0x08004f6c
 8004740:	08004f72 	.word	0x08004f72
 8004744:	08004f76 	.word	0x08004f76
 8004748:	00000000 	.word	0x00000000
 800474c:	080044a1 	.word	0x080044a1

08004750 <_printf_common>:
 8004750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004754:	4616      	mov	r6, r2
 8004756:	4698      	mov	r8, r3
 8004758:	688a      	ldr	r2, [r1, #8]
 800475a:	690b      	ldr	r3, [r1, #16]
 800475c:	4607      	mov	r7, r0
 800475e:	4293      	cmp	r3, r2
 8004760:	bfb8      	it	lt
 8004762:	4613      	movlt	r3, r2
 8004764:	6033      	str	r3, [r6, #0]
 8004766:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800476a:	460c      	mov	r4, r1
 800476c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004770:	b10a      	cbz	r2, 8004776 <_printf_common+0x26>
 8004772:	3301      	adds	r3, #1
 8004774:	6033      	str	r3, [r6, #0]
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	0699      	lsls	r1, r3, #26
 800477a:	bf42      	ittt	mi
 800477c:	6833      	ldrmi	r3, [r6, #0]
 800477e:	3302      	addmi	r3, #2
 8004780:	6033      	strmi	r3, [r6, #0]
 8004782:	6825      	ldr	r5, [r4, #0]
 8004784:	f015 0506 	ands.w	r5, r5, #6
 8004788:	d106      	bne.n	8004798 <_printf_common+0x48>
 800478a:	f104 0a19 	add.w	sl, r4, #25
 800478e:	68e3      	ldr	r3, [r4, #12]
 8004790:	6832      	ldr	r2, [r6, #0]
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	42ab      	cmp	r3, r5
 8004796:	dc2b      	bgt.n	80047f0 <_printf_common+0xa0>
 8004798:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800479c:	6822      	ldr	r2, [r4, #0]
 800479e:	3b00      	subs	r3, #0
 80047a0:	bf18      	it	ne
 80047a2:	2301      	movne	r3, #1
 80047a4:	0692      	lsls	r2, r2, #26
 80047a6:	d430      	bmi.n	800480a <_printf_common+0xba>
 80047a8:	4641      	mov	r1, r8
 80047aa:	4638      	mov	r0, r7
 80047ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047b0:	47c8      	blx	r9
 80047b2:	3001      	adds	r0, #1
 80047b4:	d023      	beq.n	80047fe <_printf_common+0xae>
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	6922      	ldr	r2, [r4, #16]
 80047ba:	f003 0306 	and.w	r3, r3, #6
 80047be:	2b04      	cmp	r3, #4
 80047c0:	bf14      	ite	ne
 80047c2:	2500      	movne	r5, #0
 80047c4:	6833      	ldreq	r3, [r6, #0]
 80047c6:	f04f 0600 	mov.w	r6, #0
 80047ca:	bf08      	it	eq
 80047cc:	68e5      	ldreq	r5, [r4, #12]
 80047ce:	f104 041a 	add.w	r4, r4, #26
 80047d2:	bf08      	it	eq
 80047d4:	1aed      	subeq	r5, r5, r3
 80047d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80047da:	bf08      	it	eq
 80047dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e0:	4293      	cmp	r3, r2
 80047e2:	bfc4      	itt	gt
 80047e4:	1a9b      	subgt	r3, r3, r2
 80047e6:	18ed      	addgt	r5, r5, r3
 80047e8:	42b5      	cmp	r5, r6
 80047ea:	d11a      	bne.n	8004822 <_printf_common+0xd2>
 80047ec:	2000      	movs	r0, #0
 80047ee:	e008      	b.n	8004802 <_printf_common+0xb2>
 80047f0:	2301      	movs	r3, #1
 80047f2:	4652      	mov	r2, sl
 80047f4:	4641      	mov	r1, r8
 80047f6:	4638      	mov	r0, r7
 80047f8:	47c8      	blx	r9
 80047fa:	3001      	adds	r0, #1
 80047fc:	d103      	bne.n	8004806 <_printf_common+0xb6>
 80047fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004806:	3501      	adds	r5, #1
 8004808:	e7c1      	b.n	800478e <_printf_common+0x3e>
 800480a:	2030      	movs	r0, #48	@ 0x30
 800480c:	18e1      	adds	r1, r4, r3
 800480e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004812:	1c5a      	adds	r2, r3, #1
 8004814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004818:	4422      	add	r2, r4
 800481a:	3302      	adds	r3, #2
 800481c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004820:	e7c2      	b.n	80047a8 <_printf_common+0x58>
 8004822:	2301      	movs	r3, #1
 8004824:	4622      	mov	r2, r4
 8004826:	4641      	mov	r1, r8
 8004828:	4638      	mov	r0, r7
 800482a:	47c8      	blx	r9
 800482c:	3001      	adds	r0, #1
 800482e:	d0e6      	beq.n	80047fe <_printf_common+0xae>
 8004830:	3601      	adds	r6, #1
 8004832:	e7d9      	b.n	80047e8 <_printf_common+0x98>

08004834 <_printf_i>:
 8004834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004838:	7e0f      	ldrb	r7, [r1, #24]
 800483a:	4691      	mov	r9, r2
 800483c:	2f78      	cmp	r7, #120	@ 0x78
 800483e:	4680      	mov	r8, r0
 8004840:	460c      	mov	r4, r1
 8004842:	469a      	mov	sl, r3
 8004844:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800484a:	d807      	bhi.n	800485c <_printf_i+0x28>
 800484c:	2f62      	cmp	r7, #98	@ 0x62
 800484e:	d80a      	bhi.n	8004866 <_printf_i+0x32>
 8004850:	2f00      	cmp	r7, #0
 8004852:	f000 80d1 	beq.w	80049f8 <_printf_i+0x1c4>
 8004856:	2f58      	cmp	r7, #88	@ 0x58
 8004858:	f000 80b8 	beq.w	80049cc <_printf_i+0x198>
 800485c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004864:	e03a      	b.n	80048dc <_printf_i+0xa8>
 8004866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800486a:	2b15      	cmp	r3, #21
 800486c:	d8f6      	bhi.n	800485c <_printf_i+0x28>
 800486e:	a101      	add	r1, pc, #4	@ (adr r1, 8004874 <_printf_i+0x40>)
 8004870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004874:	080048cd 	.word	0x080048cd
 8004878:	080048e1 	.word	0x080048e1
 800487c:	0800485d 	.word	0x0800485d
 8004880:	0800485d 	.word	0x0800485d
 8004884:	0800485d 	.word	0x0800485d
 8004888:	0800485d 	.word	0x0800485d
 800488c:	080048e1 	.word	0x080048e1
 8004890:	0800485d 	.word	0x0800485d
 8004894:	0800485d 	.word	0x0800485d
 8004898:	0800485d 	.word	0x0800485d
 800489c:	0800485d 	.word	0x0800485d
 80048a0:	080049df 	.word	0x080049df
 80048a4:	0800490b 	.word	0x0800490b
 80048a8:	08004999 	.word	0x08004999
 80048ac:	0800485d 	.word	0x0800485d
 80048b0:	0800485d 	.word	0x0800485d
 80048b4:	08004a01 	.word	0x08004a01
 80048b8:	0800485d 	.word	0x0800485d
 80048bc:	0800490b 	.word	0x0800490b
 80048c0:	0800485d 	.word	0x0800485d
 80048c4:	0800485d 	.word	0x0800485d
 80048c8:	080049a1 	.word	0x080049a1
 80048cc:	6833      	ldr	r3, [r6, #0]
 80048ce:	1d1a      	adds	r2, r3, #4
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6032      	str	r2, [r6, #0]
 80048d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048dc:	2301      	movs	r3, #1
 80048de:	e09c      	b.n	8004a1a <_printf_i+0x1e6>
 80048e0:	6833      	ldr	r3, [r6, #0]
 80048e2:	6820      	ldr	r0, [r4, #0]
 80048e4:	1d19      	adds	r1, r3, #4
 80048e6:	6031      	str	r1, [r6, #0]
 80048e8:	0606      	lsls	r6, r0, #24
 80048ea:	d501      	bpl.n	80048f0 <_printf_i+0xbc>
 80048ec:	681d      	ldr	r5, [r3, #0]
 80048ee:	e003      	b.n	80048f8 <_printf_i+0xc4>
 80048f0:	0645      	lsls	r5, r0, #25
 80048f2:	d5fb      	bpl.n	80048ec <_printf_i+0xb8>
 80048f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048f8:	2d00      	cmp	r5, #0
 80048fa:	da03      	bge.n	8004904 <_printf_i+0xd0>
 80048fc:	232d      	movs	r3, #45	@ 0x2d
 80048fe:	426d      	negs	r5, r5
 8004900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004904:	230a      	movs	r3, #10
 8004906:	4858      	ldr	r0, [pc, #352]	@ (8004a68 <_printf_i+0x234>)
 8004908:	e011      	b.n	800492e <_printf_i+0xfa>
 800490a:	6821      	ldr	r1, [r4, #0]
 800490c:	6833      	ldr	r3, [r6, #0]
 800490e:	0608      	lsls	r0, r1, #24
 8004910:	f853 5b04 	ldr.w	r5, [r3], #4
 8004914:	d402      	bmi.n	800491c <_printf_i+0xe8>
 8004916:	0649      	lsls	r1, r1, #25
 8004918:	bf48      	it	mi
 800491a:	b2ad      	uxthmi	r5, r5
 800491c:	2f6f      	cmp	r7, #111	@ 0x6f
 800491e:	6033      	str	r3, [r6, #0]
 8004920:	bf14      	ite	ne
 8004922:	230a      	movne	r3, #10
 8004924:	2308      	moveq	r3, #8
 8004926:	4850      	ldr	r0, [pc, #320]	@ (8004a68 <_printf_i+0x234>)
 8004928:	2100      	movs	r1, #0
 800492a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800492e:	6866      	ldr	r6, [r4, #4]
 8004930:	2e00      	cmp	r6, #0
 8004932:	60a6      	str	r6, [r4, #8]
 8004934:	db05      	blt.n	8004942 <_printf_i+0x10e>
 8004936:	6821      	ldr	r1, [r4, #0]
 8004938:	432e      	orrs	r6, r5
 800493a:	f021 0104 	bic.w	r1, r1, #4
 800493e:	6021      	str	r1, [r4, #0]
 8004940:	d04b      	beq.n	80049da <_printf_i+0x1a6>
 8004942:	4616      	mov	r6, r2
 8004944:	fbb5 f1f3 	udiv	r1, r5, r3
 8004948:	fb03 5711 	mls	r7, r3, r1, r5
 800494c:	5dc7      	ldrb	r7, [r0, r7]
 800494e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004952:	462f      	mov	r7, r5
 8004954:	42bb      	cmp	r3, r7
 8004956:	460d      	mov	r5, r1
 8004958:	d9f4      	bls.n	8004944 <_printf_i+0x110>
 800495a:	2b08      	cmp	r3, #8
 800495c:	d10b      	bne.n	8004976 <_printf_i+0x142>
 800495e:	6823      	ldr	r3, [r4, #0]
 8004960:	07df      	lsls	r7, r3, #31
 8004962:	d508      	bpl.n	8004976 <_printf_i+0x142>
 8004964:	6923      	ldr	r3, [r4, #16]
 8004966:	6861      	ldr	r1, [r4, #4]
 8004968:	4299      	cmp	r1, r3
 800496a:	bfde      	ittt	le
 800496c:	2330      	movle	r3, #48	@ 0x30
 800496e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004972:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004976:	1b92      	subs	r2, r2, r6
 8004978:	6122      	str	r2, [r4, #16]
 800497a:	464b      	mov	r3, r9
 800497c:	4621      	mov	r1, r4
 800497e:	4640      	mov	r0, r8
 8004980:	f8cd a000 	str.w	sl, [sp]
 8004984:	aa03      	add	r2, sp, #12
 8004986:	f7ff fee3 	bl	8004750 <_printf_common>
 800498a:	3001      	adds	r0, #1
 800498c:	d14a      	bne.n	8004a24 <_printf_i+0x1f0>
 800498e:	f04f 30ff 	mov.w	r0, #4294967295
 8004992:	b004      	add	sp, #16
 8004994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	f043 0320 	orr.w	r3, r3, #32
 800499e:	6023      	str	r3, [r4, #0]
 80049a0:	2778      	movs	r7, #120	@ 0x78
 80049a2:	4832      	ldr	r0, [pc, #200]	@ (8004a6c <_printf_i+0x238>)
 80049a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	6831      	ldr	r1, [r6, #0]
 80049ac:	061f      	lsls	r7, r3, #24
 80049ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80049b2:	d402      	bmi.n	80049ba <_printf_i+0x186>
 80049b4:	065f      	lsls	r7, r3, #25
 80049b6:	bf48      	it	mi
 80049b8:	b2ad      	uxthmi	r5, r5
 80049ba:	6031      	str	r1, [r6, #0]
 80049bc:	07d9      	lsls	r1, r3, #31
 80049be:	bf44      	itt	mi
 80049c0:	f043 0320 	orrmi.w	r3, r3, #32
 80049c4:	6023      	strmi	r3, [r4, #0]
 80049c6:	b11d      	cbz	r5, 80049d0 <_printf_i+0x19c>
 80049c8:	2310      	movs	r3, #16
 80049ca:	e7ad      	b.n	8004928 <_printf_i+0xf4>
 80049cc:	4826      	ldr	r0, [pc, #152]	@ (8004a68 <_printf_i+0x234>)
 80049ce:	e7e9      	b.n	80049a4 <_printf_i+0x170>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	f023 0320 	bic.w	r3, r3, #32
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	e7f6      	b.n	80049c8 <_printf_i+0x194>
 80049da:	4616      	mov	r6, r2
 80049dc:	e7bd      	b.n	800495a <_printf_i+0x126>
 80049de:	6833      	ldr	r3, [r6, #0]
 80049e0:	6825      	ldr	r5, [r4, #0]
 80049e2:	1d18      	adds	r0, r3, #4
 80049e4:	6961      	ldr	r1, [r4, #20]
 80049e6:	6030      	str	r0, [r6, #0]
 80049e8:	062e      	lsls	r6, r5, #24
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	d501      	bpl.n	80049f2 <_printf_i+0x1be>
 80049ee:	6019      	str	r1, [r3, #0]
 80049f0:	e002      	b.n	80049f8 <_printf_i+0x1c4>
 80049f2:	0668      	lsls	r0, r5, #25
 80049f4:	d5fb      	bpl.n	80049ee <_printf_i+0x1ba>
 80049f6:	8019      	strh	r1, [r3, #0]
 80049f8:	2300      	movs	r3, #0
 80049fa:	4616      	mov	r6, r2
 80049fc:	6123      	str	r3, [r4, #16]
 80049fe:	e7bc      	b.n	800497a <_printf_i+0x146>
 8004a00:	6833      	ldr	r3, [r6, #0]
 8004a02:	2100      	movs	r1, #0
 8004a04:	1d1a      	adds	r2, r3, #4
 8004a06:	6032      	str	r2, [r6, #0]
 8004a08:	681e      	ldr	r6, [r3, #0]
 8004a0a:	6862      	ldr	r2, [r4, #4]
 8004a0c:	4630      	mov	r0, r6
 8004a0e:	f000 f859 	bl	8004ac4 <memchr>
 8004a12:	b108      	cbz	r0, 8004a18 <_printf_i+0x1e4>
 8004a14:	1b80      	subs	r0, r0, r6
 8004a16:	6060      	str	r0, [r4, #4]
 8004a18:	6863      	ldr	r3, [r4, #4]
 8004a1a:	6123      	str	r3, [r4, #16]
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a22:	e7aa      	b.n	800497a <_printf_i+0x146>
 8004a24:	4632      	mov	r2, r6
 8004a26:	4649      	mov	r1, r9
 8004a28:	4640      	mov	r0, r8
 8004a2a:	6923      	ldr	r3, [r4, #16]
 8004a2c:	47d0      	blx	sl
 8004a2e:	3001      	adds	r0, #1
 8004a30:	d0ad      	beq.n	800498e <_printf_i+0x15a>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	079b      	lsls	r3, r3, #30
 8004a36:	d413      	bmi.n	8004a60 <_printf_i+0x22c>
 8004a38:	68e0      	ldr	r0, [r4, #12]
 8004a3a:	9b03      	ldr	r3, [sp, #12]
 8004a3c:	4298      	cmp	r0, r3
 8004a3e:	bfb8      	it	lt
 8004a40:	4618      	movlt	r0, r3
 8004a42:	e7a6      	b.n	8004992 <_printf_i+0x15e>
 8004a44:	2301      	movs	r3, #1
 8004a46:	4632      	mov	r2, r6
 8004a48:	4649      	mov	r1, r9
 8004a4a:	4640      	mov	r0, r8
 8004a4c:	47d0      	blx	sl
 8004a4e:	3001      	adds	r0, #1
 8004a50:	d09d      	beq.n	800498e <_printf_i+0x15a>
 8004a52:	3501      	adds	r5, #1
 8004a54:	68e3      	ldr	r3, [r4, #12]
 8004a56:	9903      	ldr	r1, [sp, #12]
 8004a58:	1a5b      	subs	r3, r3, r1
 8004a5a:	42ab      	cmp	r3, r5
 8004a5c:	dcf2      	bgt.n	8004a44 <_printf_i+0x210>
 8004a5e:	e7eb      	b.n	8004a38 <_printf_i+0x204>
 8004a60:	2500      	movs	r5, #0
 8004a62:	f104 0619 	add.w	r6, r4, #25
 8004a66:	e7f5      	b.n	8004a54 <_printf_i+0x220>
 8004a68:	08004f7d 	.word	0x08004f7d
 8004a6c:	08004f8e 	.word	0x08004f8e

08004a70 <memmove>:
 8004a70:	4288      	cmp	r0, r1
 8004a72:	b510      	push	{r4, lr}
 8004a74:	eb01 0402 	add.w	r4, r1, r2
 8004a78:	d902      	bls.n	8004a80 <memmove+0x10>
 8004a7a:	4284      	cmp	r4, r0
 8004a7c:	4623      	mov	r3, r4
 8004a7e:	d807      	bhi.n	8004a90 <memmove+0x20>
 8004a80:	1e43      	subs	r3, r0, #1
 8004a82:	42a1      	cmp	r1, r4
 8004a84:	d008      	beq.n	8004a98 <memmove+0x28>
 8004a86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a8e:	e7f8      	b.n	8004a82 <memmove+0x12>
 8004a90:	4601      	mov	r1, r0
 8004a92:	4402      	add	r2, r0
 8004a94:	428a      	cmp	r2, r1
 8004a96:	d100      	bne.n	8004a9a <memmove+0x2a>
 8004a98:	bd10      	pop	{r4, pc}
 8004a9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004aa2:	e7f7      	b.n	8004a94 <memmove+0x24>

08004aa4 <_sbrk_r>:
 8004aa4:	b538      	push	{r3, r4, r5, lr}
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	4d05      	ldr	r5, [pc, #20]	@ (8004ac0 <_sbrk_r+0x1c>)
 8004aaa:	4604      	mov	r4, r0
 8004aac:	4608      	mov	r0, r1
 8004aae:	602b      	str	r3, [r5, #0]
 8004ab0:	f7fc fe30 	bl	8001714 <_sbrk>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d102      	bne.n	8004abe <_sbrk_r+0x1a>
 8004ab8:	682b      	ldr	r3, [r5, #0]
 8004aba:	b103      	cbz	r3, 8004abe <_sbrk_r+0x1a>
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	bd38      	pop	{r3, r4, r5, pc}
 8004ac0:	20000368 	.word	0x20000368

08004ac4 <memchr>:
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	b510      	push	{r4, lr}
 8004ac8:	b2c9      	uxtb	r1, r1
 8004aca:	4402      	add	r2, r0
 8004acc:	4293      	cmp	r3, r2
 8004ace:	4618      	mov	r0, r3
 8004ad0:	d101      	bne.n	8004ad6 <memchr+0x12>
 8004ad2:	2000      	movs	r0, #0
 8004ad4:	e003      	b.n	8004ade <memchr+0x1a>
 8004ad6:	7804      	ldrb	r4, [r0, #0]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	428c      	cmp	r4, r1
 8004adc:	d1f6      	bne.n	8004acc <memchr+0x8>
 8004ade:	bd10      	pop	{r4, pc}

08004ae0 <memcpy>:
 8004ae0:	440a      	add	r2, r1
 8004ae2:	4291      	cmp	r1, r2
 8004ae4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ae8:	d100      	bne.n	8004aec <memcpy+0xc>
 8004aea:	4770      	bx	lr
 8004aec:	b510      	push	{r4, lr}
 8004aee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004af2:	4291      	cmp	r1, r2
 8004af4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004af8:	d1f9      	bne.n	8004aee <memcpy+0xe>
 8004afa:	bd10      	pop	{r4, pc}

08004afc <_realloc_r>:
 8004afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b00:	4607      	mov	r7, r0
 8004b02:	4614      	mov	r4, r2
 8004b04:	460d      	mov	r5, r1
 8004b06:	b921      	cbnz	r1, 8004b12 <_realloc_r+0x16>
 8004b08:	4611      	mov	r1, r2
 8004b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b0e:	f7ff bc3b 	b.w	8004388 <_malloc_r>
 8004b12:	b92a      	cbnz	r2, 8004b20 <_realloc_r+0x24>
 8004b14:	f7ff fbce 	bl	80042b4 <_free_r>
 8004b18:	4625      	mov	r5, r4
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b20:	f000 f81a 	bl	8004b58 <_malloc_usable_size_r>
 8004b24:	4284      	cmp	r4, r0
 8004b26:	4606      	mov	r6, r0
 8004b28:	d802      	bhi.n	8004b30 <_realloc_r+0x34>
 8004b2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004b2e:	d8f4      	bhi.n	8004b1a <_realloc_r+0x1e>
 8004b30:	4621      	mov	r1, r4
 8004b32:	4638      	mov	r0, r7
 8004b34:	f7ff fc28 	bl	8004388 <_malloc_r>
 8004b38:	4680      	mov	r8, r0
 8004b3a:	b908      	cbnz	r0, 8004b40 <_realloc_r+0x44>
 8004b3c:	4645      	mov	r5, r8
 8004b3e:	e7ec      	b.n	8004b1a <_realloc_r+0x1e>
 8004b40:	42b4      	cmp	r4, r6
 8004b42:	4622      	mov	r2, r4
 8004b44:	4629      	mov	r1, r5
 8004b46:	bf28      	it	cs
 8004b48:	4632      	movcs	r2, r6
 8004b4a:	f7ff ffc9 	bl	8004ae0 <memcpy>
 8004b4e:	4629      	mov	r1, r5
 8004b50:	4638      	mov	r0, r7
 8004b52:	f7ff fbaf 	bl	80042b4 <_free_r>
 8004b56:	e7f1      	b.n	8004b3c <_realloc_r+0x40>

08004b58 <_malloc_usable_size_r>:
 8004b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b5c:	1f18      	subs	r0, r3, #4
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	bfbc      	itt	lt
 8004b62:	580b      	ldrlt	r3, [r1, r0]
 8004b64:	18c0      	addlt	r0, r0, r3
 8004b66:	4770      	bx	lr

08004b68 <_init>:
 8004b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6a:	bf00      	nop
 8004b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b6e:	bc08      	pop	{r3}
 8004b70:	469e      	mov	lr, r3
 8004b72:	4770      	bx	lr

08004b74 <_fini>:
 8004b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b76:	bf00      	nop
 8004b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b7a:	bc08      	pop	{r3}
 8004b7c:	469e      	mov	lr, r3
 8004b7e:	4770      	bx	lr
