

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:25:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048589|  1048589|  3.492 ms|  3.492 ms|  1048589|  1048589|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop2_loop3_loop4  |  1048587|  1048587|        16|          4|          1|  262144|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      373|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |        0|     -|        0|        0|    2|
|Multiplexer          |        -|     -|        -|      207|    -|
|Register             |        -|     -|      669|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1055|     1156|    2|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U34   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v9_U   |node7_v105_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v10_U  |node7_v105_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                          |        0|  0|   0|    2|  8192|   64|     2|       262144|
    +-------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_204_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln40_fu_370_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln41_1_fu_292_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln41_fu_254_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln42_fu_347_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln47_fu_408_p2                 |         +|   0|  0|  19|          12|          12|
    |add_ln50_fu_331_p2                 |         +|   0|  0|  19|          12|          12|
    |empty_13_fu_395_p2                 |         +|   0|  0|  19|          12|          12|
    |and_ln40_fu_248_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage3_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_283                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_304                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_561                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_572                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_576                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op92_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_319_p2                     |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln40_fu_198_p2                |      icmp|   0|  0|  27|          19|          20|
    |icmp_ln41_fu_216_p2                |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln42_1_fu_352_p2              |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln42_fu_242_p2                |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln51_fu_419_p2                |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln58_fu_342_p2                |      icmp|   0|  0|  13|           6|           2|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_230_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln41_1_fu_266_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_260_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_159_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln40_1_fu_376_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln40_fu_222_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln41_1_fu_284_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln41_2_fu_298_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln41_fu_272_p3              |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_236_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 373|         180|         131|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v11_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v12_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v13_load               |   9|          2|    7|         14|
    |empty_fu_88                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_84                  |   9|          2|   19|         38|
    |indvar_flatten_fu_76                    |   9|          2|   14|         28|
    |real_start                              |   9|          2|    1|          2|
    |v11_fu_80                               |   9|          2|    7|         14|
    |v124_blk_n                              |   9|          2|    1|          2|
    |v125_blk_n                              |   9|          2|    1|          2|
    |v12_fu_72                               |   9|          2|    7|         14|
    |v13_fu_68                               |   9|          2|    7|         14|
    |v9_address0                             |  14|          3|   12|         36|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 207|         45|  191|        429|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp9_reg_541                      |   1|   0|    1|          0|
    |empty_fu_88                       |  32|   0|   32|          0|
    |icmp_ln40_reg_503                 |   1|   0|    1|          0|
    |icmp_ln41_reg_507                 |   1|   0|    1|          0|
    |icmp_ln42_1_reg_554               |   1|   0|    1|          0|
    |icmp_ln51_reg_578                 |   1|   0|    1|          0|
    |icmp_ln51_reg_578_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln58_reg_550                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_84            |  19|   0|   19|          0|
    |indvar_flatten_fu_76              |  14|   0|   14|          0|
    |or_ln41_reg_512                   |   1|   0|    1|          0|
    |select_ln41_1_cast_reg_536        |   7|   0|   12|          5|
    |select_ln41_1_reg_529             |   7|   0|    7|          0|
    |select_ln41_reg_516               |   7|   0|    7|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |trunc_ln41_1_reg_523              |   6|   0|    6|          0|
    |v10_addr_reg_563                  |  12|   0|   12|          0|
    |v11_fu_80                         |   7|   0|    7|          0|
    |v122_load_reg_573                 |  32|   0|   32|          0|
    |v125_read_reg_568                 |  32|   0|   32|          0|
    |v12_fu_72                         |   7|   0|    7|          0|
    |v13_fu_68                         |   7|   0|    7|          0|
    |v15_reg_583                       |  32|   0|   32|          0|
    |v18_reg_598                       |  32|   0|   32|          0|
    |v19_reg_608                       |  32|   0|   32|          0|
    |v9_addr_reg_558                   |  12|   0|   12|          0|
    |v9_load_reg_588                   |  32|   0|   32|          0|
    |icmp_ln40_reg_503                 |  64|  32|    1|          0|
    |icmp_ln42_1_reg_554               |  64|  32|    1|          0|
    |icmp_ln58_reg_550                 |  64|  32|    1|          0|
    |or_ln41_reg_512                   |  64|  32|    1|          0|
    |v9_addr_reg_558                   |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 669| 160|  370|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v124_din             |  out|   32|     ap_fifo|          v124|       pointer|
|v124_num_data_valid  |   in|   13|     ap_fifo|          v124|       pointer|
|v124_fifo_cap        |   in|   13|     ap_fifo|          v124|       pointer|
|v124_full_n          |   in|    1|     ap_fifo|          v124|       pointer|
|v124_write           |  out|    1|     ap_fifo|          v124|       pointer|
|v125_dout            |   in|   32|     ap_fifo|          v125|       pointer|
|v125_num_data_valid  |   in|   13|     ap_fifo|          v125|       pointer|
|v125_fifo_cap        |   in|   13|     ap_fifo|          v125|       pointer|
|v125_empty_n         |   in|    1|     ap_fifo|          v125|       pointer|
|v125_read            |  out|    1|     ap_fifo|          v125|       pointer|
|v122_address0        |  out|   12|   ap_memory|          v122|         array|
|v122_ce0             |  out|    1|   ap_memory|          v122|         array|
|v122_q0              |   in|   32|   ap_memory|          v122|         array|
+---------------------+-----+-----+------------+--------------+--------------+

