#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Nov 16 01:12:23 2017
# Process ID: 14136
# Current directory: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1
# Command line: vivado.exe -log DemoInterconnect_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoInterconnect_wrapper.tcl
# Log file: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/DemoInterconnect_wrapper.vds
# Journal file: C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DemoInterconnect_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/axi_i2c_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/axi_native_register_space_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/uart_transceiver_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/interface_axi_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/ip_repo/axi_spi_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_jtag_axi_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_jtag_axi_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_clk_wiz_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_uart_transceiver_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_uart_transceiver_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_uart_transceiver_0_1' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_uart_transceiver_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_mutex_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_mutex_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_xbar_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_xbar_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_ila_0_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_ila_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'DemoInterconnect_auto_pc_0' generated file not found 'c:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/ip/DemoInterconnect_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 294.133 ; gain = 56.086
Command: synth_design -top DemoInterconnect_wrapper -part xc7a15tcpg236-1 -gated_clock_conversion auto -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 390.543 ; gain = 95.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_wrapper' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/hdl/DemoInterconnect_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'DemoInterconnect' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2819' bound to instance 'DemoInterconnect_i' of component 'DemoInterconnect' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/hdl/DemoInterconnect_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2853]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_0_stub.vhdl:5' bound to instance 'axi_spi_master_0' of component 'DemoInterconnect_axi_spi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3491]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_0_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_1_stub.vhdl:5' bound to instance 'axi_spi_master_1' of component 'DemoInterconnect_axi_spi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3519]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_0_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_1_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_0_stub.vhdl:5' bound to instance 'axi_spi_master_2' of component 'DemoInterconnect_axi_spi_master_1_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3547]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_1_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_axi_spi_master_1_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_1_stub.vhdl:5' bound to instance 'axi_spi_master_3' of component 'DemoInterconnect_axi_spi_master_1_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3575]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_spi_master_1_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_axi_spi_master_1_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoInterconnect_clk_wiz_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'DemoInterconnect_clk_wiz_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3603]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_clk_wiz_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'DemoInterconnect_ila_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'DemoInterconnect_ila_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3611]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_ila_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_ila_0_0_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_axi_interconnect_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_4EB6IN' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_4EB6IN' (1#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1SL2GIW' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1SL2GIW' (2#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7DG2C0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7DG2C0' (3#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:283]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1YCPS1Z' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:394]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1YCPS1Z' (4#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:394]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_ACM7VL' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:501]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_ACM7VL' (5#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:501]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1HWY5FA' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:602]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1HWY5FA' (6#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:602]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_DBR4EM' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:703]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_DBR4EM' (7#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:703]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7XIH8P' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:808]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7XIH8P' (8#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:808]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1XSI6OU' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:919]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1XSI6OU' (9#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:919]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_2QLUHY' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1048]
INFO: [Synth 8-3491] module 'DemoInterconnect_auto_pc_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'DemoInterconnect_auto_pc_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1230]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_auto_pc_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_2QLUHY' (10#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1048]
INFO: [Synth 8-3491] module 'DemoInterconnect_xbar_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'DemoInterconnect_xbar_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2623]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_xbar_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect_axi_interconnect_0_0' (11#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:1527]
INFO: [Synth 8-3491] module 'DemoInterconnect_interface_axi_master_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_0_stub.vhdl:5' bound to instance 'interface_axi_master_0' of component 'DemoInterconnect_interface_axi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3850]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_interface_axi_master_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'DemoInterconnect_interface_axi_master_0_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_1_stub.vhdl:5' bound to instance 'interface_axi_master_1' of component 'DemoInterconnect_interface_axi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3880]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_interface_axi_master_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_interface_axi_master_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'DemoInterconnect_jtag_axi_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_jtag_axi_0_0_stub.vhdl:5' bound to instance 'jtag_axi_0' of component 'DemoInterconnect_jtag_axi_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3910]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_jtag_axi_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_jtag_axi_0_0_stub.vhdl:50]
INFO: [Synth 8-3491] module 'DemoInterconnect_mutex_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_mutex_0_0_stub.vhdl:5' bound to instance 'master_comm_mutex' of component 'DemoInterconnect_mutex_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:3952]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_mutex_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_mutex_0_0_stub.vhdl:68]
INFO: [Synth 8-3491] module 'DemoInterconnect_uart_transceiver_0_0' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_0_stub.vhdl:5' bound to instance 'uart_transceiver_0' of component 'DemoInterconnect_uart_transceiver_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:4012]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_uart_transceiver_0_0' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'DemoInterconnect_uart_transceiver_0_1' declared at 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_1_stub.vhdl:5' bound to instance 'uart_transceiver_1' of component 'DemoInterconnect_uart_transceiver_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:4024]
INFO: [Synth 8-638] synthesizing module 'DemoInterconnect_uart_transceiver_0_1' [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/realtime/DemoInterconnect_uart_transceiver_0_1_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect' (12#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/synth/DemoInterconnect.vhd:2853]
INFO: [Synth 8-256] done synthesizing module 'DemoInterconnect_wrapper' (13#1) [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/sources_1/bd/DemoInterconnect/hdl/DemoInterconnect_wrapper.vhd:44]
WARNING: [Synth 8-3331] design s02_couplers_imp_2QLUHY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_2QLUHY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1XSI6OU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7XIH8P has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_DBR4EM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1HWY5FA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_ACM7VL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1YCPS1Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7DG2C0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL2GIW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4EB6IN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 436.004 ; gain = 141.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 436.004 ; gain = 141.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp29/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp29/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp31/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_1'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp31/DemoInterconnect_interface_axi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/interface_axi_master_1'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp33/DemoInterconnect_jtag_axi_0_0_in_context.xdc] for cell 'DemoInterconnect_i/jtag_axi_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp33/DemoInterconnect_jtag_axi_0_0_in_context.xdc] for cell 'DemoInterconnect_i/jtag_axi_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp35/DemoInterconnect_clk_wiz_0_0_in_context.xdc] for cell 'DemoInterconnect_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp35/DemoInterconnect_clk_wiz_0_0_in_context.xdc] for cell 'DemoInterconnect_i/clk_wiz_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp37/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp37/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp39/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_1'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp39/DemoInterconnect_uart_transceiver_0_0_in_context.xdc] for cell 'DemoInterconnect_i/uart_transceiver_1'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp41/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp41/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp43/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_1'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp43/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_1'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp45/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_2'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp45/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_2'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp47/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_3'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp47/DemoInterconnect_axi_spi_master_0_0_in_context.xdc] for cell 'DemoInterconnect_i/axi_spi_master_3'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp49/DemoInterconnect_mutex_0_0_in_context.xdc] for cell 'DemoInterconnect_i/master_comm_mutex'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp49/DemoInterconnect_mutex_0_0_in_context.xdc] for cell 'DemoInterconnect_i/master_comm_mutex'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp51/DemoInterconnect_xbar_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/xbar'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp51/DemoInterconnect_xbar_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/xbar'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp53/DemoInterconnect_ila_0_0_in_context.xdc] for cell 'DemoInterconnect_i/ila_0'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp53/DemoInterconnect_ila_0_0_in_context.xdc] for cell 'DemoInterconnect_i/ila_0'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp55/DemoInterconnect_auto_pc_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/s02_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp55/DemoInterconnect_auto_pc_0_in_context.xdc] for cell 'DemoInterconnect_i/interconnect/s02_couplers/auto_pc'
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:5]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"aclk_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:5]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"aclk_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:6]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Vivado 12-508] No pins matched 'DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"aclk_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:7]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:8]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"aclk_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:8]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:8]
WARNING: [Vivado 12-646] clock 'm_spi_0_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:19]
WARNING: [Vivado 12-646] clock 'm_spi_0_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:20]
WARNING: [Vivado 12-646] clock 'm_spi_0_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:21]
WARNING: [Vivado 12-646] clock 'm_spi_0_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:22]
WARNING: [Vivado 12-646] clock 'm_spi_0_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:23]
WARNING: [Vivado 12-646] clock 'm_spi_0_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:24]
WARNING: [Vivado 12-646] clock 'm_spi_1_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:26]
WARNING: [Vivado 12-646] clock 'm_spi_1_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:27]
WARNING: [Vivado 12-646] clock 'm_spi_1_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:28]
WARNING: [Vivado 12-646] clock 'm_spi_1_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:29]
WARNING: [Vivado 12-646] clock 'm_spi_1_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:30]
WARNING: [Vivado 12-646] clock 'm_spi_1_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:31]
WARNING: [Vivado 12-646] clock 'm_spi_2_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:33]
WARNING: [Vivado 12-646] clock 'm_spi_2_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:34]
WARNING: [Vivado 12-646] clock 'm_spi_2_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:35]
WARNING: [Vivado 12-646] clock 'm_spi_2_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:36]
WARNING: [Vivado 12-646] clock 'm_spi_2_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:37]
WARNING: [Vivado 12-646] clock 'm_spi_2_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:38]
WARNING: [Vivado 12-646] clock 'm_spi_3_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:40]
WARNING: [Vivado 12-646] clock 'm_spi_3_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:41]
WARNING: [Vivado 12-646] clock 'm_spi_3_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:42]
WARNING: [Vivado 12-646] clock 'm_spi_3_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:43]
WARNING: [Vivado 12-646] clock 'm_spi_3_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:44]
WARNING: [Vivado 12-646] clock 'm_spi_3_sck' not found. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:45]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"uart_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:47]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:47]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"uart_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:48]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:48]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"uart_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:49]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:49]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"uart_DemoInterconnect_clk_wiz_0_0\"'. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:50]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc:50]
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DemoInterconnect_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoInterconnect_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoInterconnect_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoInterconnect_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoInterconnect_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 723.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp35/DemoInterconnect_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/.Xil/Vivado-14136-CHRIS-PC/dcp35/DemoInterconnect_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IOB = TRUE for UART_RX_0. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for UART_RX_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for m_spi_miso. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for m_spi_miso_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for m_spi_miso_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for m_spi_miso_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for sys_clk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for sys_reset. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 53).
Applied set_property IOB = TRUE for LED0_pll_aclk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for LED1_pll_uart. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for LED2_pll_lock. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for UART_TX_0. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for UART_TX_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_mosi. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_mosi_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_mosi_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_mosi_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_sclk. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_sclk_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_sclk_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_sclk_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_ss. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_ss_1. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_ss_2. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property IOB = TRUE for m_spi_ss_3. (constraint file  C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.srcs/constrs_1/new/timing.xdc, line 54).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/axi_spi_master_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interconnect/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interface_axi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/interface_axi_master_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/master_comm_mutex. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/uart_transceiver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoInterconnect_i/uart_transceiver_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i' of module 'DemoInterconnect'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/interconnect' of module 'DemoInterconnect_axi_interconnect_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/interconnect/s02_couplers/auto_pc' of module 'DemoInterconnect_auto_pc_0_bbox_6'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/interconnect/xbar' of module 'DemoInterconnect_xbar_0_bbox_7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/axi_spi_master_0' of module 'DemoInterconnect_axi_spi_master_0_0_bbox_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/axi_spi_master_1' of module 'DemoInterconnect_axi_spi_master_0_1_bbox_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/axi_spi_master_2' of module 'DemoInterconnect_axi_spi_master_1_0_bbox_2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/axi_spi_master_3' of module 'DemoInterconnect_axi_spi_master_1_1_bbox_3'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/clk_wiz_0' of module 'DemoInterconnect_clk_wiz_0_0_bbox_4'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/ila_0' of module 'DemoInterconnect_ila_0_0_bbox_5'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/interface_axi_master_0' of module 'DemoInterconnect_interface_axi_master_0_0_bbox_8'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/interface_axi_master_1' of module 'DemoInterconnect_interface_axi_master_0_1_bbox_9'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/jtag_axi_0' of module 'DemoInterconnect_jtag_axi_0_0_bbox_10'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/master_comm_mutex' of module 'DemoInterconnect_mutex_0_0_bbox_11'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/uart_transceiver_0' of module 'DemoInterconnect_uart_transceiver_0_0_bbox_12'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'DemoInterconnect_i/uart_transceiver_1' of module 'DemoInterconnect_uart_transceiver_0_1_bbox_13'. So gated clock conversion will not be possible for this module.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design DemoInterconnect_axi_interconnect_0_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoInterconnect_i/clk_wiz_0/aclk' to pin 'DemoInterconnect_i/clk_wiz_0/bbstub_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoInterconnect_i/clk_wiz_0/uart' to pin 'DemoInterconnect_i/clk_wiz_0/bbstub_uart/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `DemoInterconnect_axi_interconnect_0_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `DemoInterconnect_axi_interconnect_0_0' done


INFO: [Synth 8-5816] Retiming module `DemoInterconnect`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `DemoInterconnect' done


INFO: [Synth 8-5816] Retiming module `DemoInterconnect_wrapper`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `DemoInterconnect_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'DemoInterconnect_auto_pc_0_bbox_6'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_auto_pc_0_bbox_6')
End Gated Clock analysis for module 'DemoInterconnect_auto_pc_0_bbox_6'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_xbar_0_bbox_7'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_xbar_0_bbox_7')
End Gated Clock analysis for module 'DemoInterconnect_xbar_0_bbox_7'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_axi_interconnect_0_0'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_axi_interconnect_0_0')
End Gated Clock analysis for module 'DemoInterconnect_axi_interconnect_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_0_0_bbox_0'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_axi_spi_master_0_0_bbox_0')
End Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_0_0_bbox_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_0_1_bbox_1'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_axi_spi_master_0_1_bbox_1')
End Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_0_1_bbox_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_1_0_bbox_2'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_axi_spi_master_1_0_bbox_2')
End Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_1_0_bbox_2'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_1_1_bbox_3'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_axi_spi_master_1_1_bbox_3')
End Gated Clock analysis for module 'DemoInterconnect_axi_spi_master_1_1_bbox_3'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_clk_wiz_0_0_bbox_4'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_clk_wiz_0_0_bbox_4')
End Gated Clock analysis for module 'DemoInterconnect_clk_wiz_0_0_bbox_4'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_ila_0_0_bbox_5'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_ila_0_0_bbox_5')
End Gated Clock analysis for module 'DemoInterconnect_ila_0_0_bbox_5'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_interface_axi_master_0_0_bbox_8'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_interface_axi_master_0_0_bbox_8')
End Gated Clock analysis for module 'DemoInterconnect_interface_axi_master_0_0_bbox_8'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_interface_axi_master_0_1_bbox_9'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_interface_axi_master_0_1_bbox_9')
End Gated Clock analysis for module 'DemoInterconnect_interface_axi_master_0_1_bbox_9'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_jtag_axi_0_0_bbox_10'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_jtag_axi_0_0_bbox_10')
End Gated Clock analysis for module 'DemoInterconnect_jtag_axi_0_0_bbox_10'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_mutex_0_0_bbox_11'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_mutex_0_0_bbox_11')
End Gated Clock analysis for module 'DemoInterconnect_mutex_0_0_bbox_11'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_uart_transceiver_0_0_bbox_12'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_uart_transceiver_0_0_bbox_12')
End Gated Clock analysis for module 'DemoInterconnect_uart_transceiver_0_0_bbox_12'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_uart_transceiver_0_1_bbox_13'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_uart_transceiver_0_1_bbox_13')
End Gated Clock analysis for module 'DemoInterconnect_uart_transceiver_0_1_bbox_13'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect')
End Gated Clock analysis for module 'DemoInterconnect'
-----------------------------------------------
Starting Gated Clock analysis for module 'DemoInterconnect_wrapper'
[INFO] Found 0 combinational gated clocks in this module ('DemoInterconnect_wrapper')
End Gated Clock analysis for module 'DemoInterconnect_wrapper'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |DemoInterconnect_xbar_0                   |         1|
|2     |DemoInterconnect_auto_pc_0                |         1|
|3     |DemoInterconnect_axi_spi_master_0_0       |         1|
|4     |DemoInterconnect_axi_spi_master_0_1       |         1|
|5     |DemoInterconnect_axi_spi_master_1_0       |         1|
|6     |DemoInterconnect_axi_spi_master_1_1       |         1|
|7     |DemoInterconnect_clk_wiz_0_0              |         1|
|8     |DemoInterconnect_ila_0_0                  |         1|
|9     |DemoInterconnect_interface_axi_master_0_0 |         1|
|10    |DemoInterconnect_interface_axi_master_0_1 |         1|
|11    |DemoInterconnect_jtag_axi_0_0             |         1|
|12    |DemoInterconnect_mutex_0_0                |         1|
|13    |DemoInterconnect_uart_transceiver_0_0     |         1|
|14    |DemoInterconnect_uart_transceiver_0_1     |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |DemoInterconnect_auto_pc_0_bbox_6                |     1|
|2     |DemoInterconnect_axi_spi_master_0_0_bbox_0       |     1|
|3     |DemoInterconnect_axi_spi_master_0_1_bbox_1       |     1|
|4     |DemoInterconnect_axi_spi_master_1_0_bbox_2       |     1|
|5     |DemoInterconnect_axi_spi_master_1_1_bbox_3       |     1|
|6     |DemoInterconnect_clk_wiz_0_0_bbox_4              |     1|
|7     |DemoInterconnect_ila_0_0_bbox_5                  |     1|
|8     |DemoInterconnect_interface_axi_master_0_0_bbox_8 |     1|
|9     |DemoInterconnect_interface_axi_master_0_1_bbox_9 |     1|
|10    |DemoInterconnect_jtag_axi_0_0_bbox_10            |     1|
|11    |DemoInterconnect_mutex_0_0_bbox_11               |     1|
|12    |DemoInterconnect_uart_transceiver_0_0_bbox_12    |     1|
|13    |DemoInterconnect_uart_transceiver_0_1_bbox_13    |     1|
|14    |DemoInterconnect_xbar_0_bbox_7                   |     1|
|15    |LUT1                                             |    18|
|16    |IBUF                                             |     7|
|17    |OBUF                                             |    17|
+------+-------------------------------------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------------+------+
|      |Instance             |Module                                |Cells |
+------+---------------------+--------------------------------------+------+
|1     |top                  |                                      |  1821|
|2     |  DemoInterconnect_i |DemoInterconnect                      |  1797|
|3     |    interconnect     |DemoInterconnect_axi_interconnect_0_0 |  1055|
|4     |      s02_couplers   |s02_couplers_imp_2QLUHY               |   155|
+------+---------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 723.188 ; gain = 141.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 723.188 ; gain = 428.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 723.188 ; gain = 429.055
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/OneDrive/HW_Projects/InterNoC/Codebase/InterNoC/InterNoC.runs/synth_1/DemoInterconnect_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DemoInterconnect_wrapper_utilization_synth.rpt -pb DemoInterconnect_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 723.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 01:13:36 2017...
