set_property IOSTANDARD LVCMOS18 [get_ports COAXPRESS_UPLINK_I]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_BANK13_IO[10]}]
set_property SLEW SLOW [get_ports {FPGA_BANK34_HSTL_IO0[0]}]
set_property SLEW SLOW [get_ports {FPGA_BANK34_HSTL_IO0[1]}]
set_property SLEW SLOW [get_ports {FPGA_BANK34_HSTL_IO0[2]}]
set_property SLEW SLOW [get_ports {FPGA_BANK34_HSTL_IO0[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[12]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[12]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[13]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[13]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[14]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[14]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[15]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[15]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[16]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[16]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[17]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[17]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[18]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[18]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF[19]}]
set_property IOSTANDARD LVDS_25 [get_ports {FPGA_DIFF_N[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GS12281_GPIO[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GS12281_GPIO[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GS12281_GPIO[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {GS12281_GPIO[4]}]
set_property DRIVE 8 [get_ports {GS12281_GPIO[1]}]
set_property DRIVE 8 [get_ports {GS12281_GPIO[2]}]
set_property DRIVE 8 [get_ports {GS12281_GPIO[3]}]
set_property DRIVE 8 [get_ports {GS12281_GPIO[4]}]
set_property SLEW SLOW [get_ports {GS12281_GPIO[1]}]
set_property SLEW SLOW [get_ports {GS12281_GPIO[2]}]
set_property SLEW SLOW [get_ports {GS12281_GPIO[3]}]
set_property SLEW SLOW [get_ports {GS12281_GPIO[4]}]
set_property DRIVE 4 [get_ports LED0]
set_property SLEW SLOW [get_ports LED0]
set_property DRIVE 4 [get_ports LED1]
set_property SLEW SLOW [get_ports LED1]
set_property SLEW SLOW [get_ports MGT_TX0]
set_property SLEW SLOW [get_ports MGT_TX1]
set_property SLEW SLOW [get_ports MGT_TX2]
set_property IOSTANDARD LVCMOS18 [get_ports RS485_RX]
set_property IOSTANDARD LVCMOS18 [get_ports RS485_TX]
set_property DRIVE 4 [get_ports RS485_TX]
set_property SLEW SLOW [get_ports RS485_TX]
set_property IOSTANDARD LVCMOS18 [get_ports SI5340_LOS_XAXBb]
set_property IOSTANDARD LVCMOS18 [get_ports SI5340_nINTR]
set_property IOSTANDARD LVCMOS18 [get_ports SI5340_LOL]
set_property IOSTANDARD LVCMOS18 [get_ports SI5340_nRST]
set_property DRIVE 4 [get_ports SI5340_nRST]
set_property SLEW SLOW [get_ports SI5340_nRST]
set_property IOSTANDARD LVCMOS18 [get_ports SI5340_SCL]
set_property DRIVE 4 [get_ports SI5340_SCL]
set_property SLEW SLOW [get_ports SI5340_SCL]
set_property IOSTANDARD LVCMOS18 [get_ports SI5340_SDA]
set_property DRIVE 4 [get_ports SI5340_SDA]
set_property SLEW SLOW [get_ports SI5340_SDA]
set_property DIFF_TERM TRUE [get_ports {FPGA_DIFF[1]}]
set_property DIFF_TERM TRUE [get_ports {FPGA_DIFF_N[1]}]
set_property DIFF_TERM TRUE [get_ports {FPGA_DIFF[2]}]
set_property DIFF_TERM TRUE [get_ports {FPGA_DIFF_N[2]}]
set_property DIFF_TERM TRUE [get_ports {FPGA_DIFF[14]}]
set_property DIFF_TERM TRUE [get_ports {FPGA_DIFF_N[14]}]
set_property IOSTANDARD LVCMOS25 [get_ports LED1]
set_property IOSTANDARD LVCMOS25 [get_ports LED0]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[0]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[1]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[2]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[3]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[4]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[5]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[6]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[7]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[8]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[9]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[10]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[11]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[12]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[13]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[14]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[15]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[16]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[17]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[18]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[19]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[20]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[21]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[22]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[23]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[24]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IN_IO[25]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IO0[0]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IO0[1]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IO0[2]}]
set_property IOSTANDARD HSTL_I_18 [get_ports {FPGA_BANK34_HSTL_IO0[3]}]
set_property INTERNAL_VREF 0.9 [get_iobanks 34]

set_property IOSTANDARD LVCMOS18 [get_ports GS12281_nCS]
set_property DRIVE 4 [get_ports GS12281_nCS]
set_property SLEW SLOW [get_ports GS12281_nCS]
set_property PACKAGE_PIN N4 [get_ports GS12281_nCS]
set_property IOSTANDARD LVCMOS18 [get_ports GS12281_SCLK]
set_property DRIVE 4 [get_ports GS12281_SCLK]
set_property SLEW SLOW [get_ports GS12281_SCLK]
set_property PACKAGE_PIN M3 [get_ports GS12281_SCLK]
set_property IOSTANDARD LVCMOS18 [get_ports GS12281_SDIN]
set_property PACKAGE_PIN R2 [get_ports GS12281_SDIN]
set_property IOSTANDARD LVCMOS18 [get_ports GS12281_SDOUT]
set_property DRIVE 4 [get_ports GS12281_SDOUT]
set_property SLEW SLOW [get_ports GS12281_SDOUT]
set_property IOSTANDARD LVCMOS18 [get_ports UART0_RX]
set_property PACKAGE_PIN G16 [get_ports UART0_RX]
set_property IOSTANDARD LVCMOS18 [get_ports UART0_TX]
set_property DRIVE 4 [get_ports UART0_TX]
set_property SLEW SLOW [get_ports UART0_TX]
set_property PACKAGE_PIN B19 [get_ports UART0_TX]
set_property PACKAGE_PIN U9 [get_ports CLK_MGT0]
set_property PACKAGE_PIN U5 [get_ports CLK_MGT1]
set_property PACKAGE_PIN V15 [get_ports {FPGA_BANK13_IO[4]}]
set_property PACKAGE_PIN W12 [get_ports {FPGA_BANK13_IO[6]}]
set_property PACKAGE_PIN U11 [get_ports {FPGA_BANK13_IO[10]}]
set_property PACKAGE_PIN L7 [get_ports {FPGA_BANK34_HSTL_IN_IO[0]}]
set_property PACKAGE_PIN L6 [get_ports {FPGA_BANK34_HSTL_IN_IO[1]}]
set_property PACKAGE_PIN N5 [get_ports {FPGA_BANK34_HSTL_IN_IO[2]}]
set_property PACKAGE_PIN R7 [get_ports {FPGA_BANK34_HSTL_IN_IO[3]}]
set_property PACKAGE_PIN R5 [get_ports {FPGA_BANK34_HSTL_IN_IO[4]}]
set_property PACKAGE_PIN M8 [get_ports {FPGA_BANK34_HSTL_IN_IO[5]}]
set_property PACKAGE_PIN N6 [get_ports {FPGA_BANK34_HSTL_IN_IO[6]}]
set_property PACKAGE_PIN J5 [get_ports {FPGA_BANK34_HSTL_IN_IO[7]}]
set_property PACKAGE_PIN K5 [get_ports {FPGA_BANK34_HSTL_IN_IO[8]}]
set_property PACKAGE_PIN J6 [get_ports {FPGA_BANK34_HSTL_IN_IO[9]}]
set_property PACKAGE_PIN J1 [get_ports {FPGA_BANK34_HSTL_IN_IO[10]}]
set_property PACKAGE_PIN J3 [get_ports {FPGA_BANK34_HSTL_IN_IO[11]}]
set_property PACKAGE_PIN K2 [get_ports {FPGA_BANK34_HSTL_IN_IO[12]}]
set_property PACKAGE_PIN L2 [get_ports {FPGA_BANK34_HSTL_IN_IO[13]}]
set_property PACKAGE_PIN L1 [get_ports {FPGA_BANK34_HSTL_IN_IO[14]}]
set_property PACKAGE_PIN K4 [get_ports {FPGA_BANK34_HSTL_IN_IO[15]}]
set_property PACKAGE_PIN K3 [get_ports {FPGA_BANK34_HSTL_IN_IO[16]}]
set_property PACKAGE_PIN L5 [get_ports {FPGA_BANK34_HSTL_IN_IO[17]}]
set_property PACKAGE_PIN L4 [get_ports {FPGA_BANK34_HSTL_IN_IO[18]}]
set_property PACKAGE_PIN T2 [get_ports {FPGA_BANK34_HSTL_IN_IO[19]}]
set_property PACKAGE_PIN T1 [get_ports {FPGA_BANK34_HSTL_IN_IO[20]}]
set_property PACKAGE_PIN U2 [get_ports {FPGA_BANK34_HSTL_IN_IO[21]}]
set_property PACKAGE_PIN U1 [get_ports {FPGA_BANK34_HSTL_IN_IO[22]}]
set_property PACKAGE_PIN M2 [get_ports {FPGA_BANK34_HSTL_IN_IO[23]}]
set_property PACKAGE_PIN M1 [get_ports {FPGA_BANK34_HSTL_IN_IO[24]}]
set_property PACKAGE_PIN N1 [get_ports {FPGA_BANK34_HSTL_IN_IO[25]}]
set_property PACKAGE_PIN J8 [get_ports {FPGA_BANK34_HSTL_IO0[0]}]
set_property PACKAGE_PIN K8 [get_ports {FPGA_BANK34_HSTL_IO0[1]}]
set_property PACKAGE_PIN J7 [get_ports {FPGA_BANK34_HSTL_IO0[2]}]
set_property PACKAGE_PIN J2 [get_ports {FPGA_BANK34_HSTL_IO0[3]}]
set_property PACKAGE_PIN F7 [get_ports {FPGA_DIFF[1]}]
set_property PACKAGE_PIN D7 [get_ports {FPGA_DIFF[2]}]
set_property PACKAGE_PIN E8 [get_ports {FPGA_DIFF[3]}]
set_property PACKAGE_PIN G6 [get_ports {FPGA_DIFF[4]}]
set_property PACKAGE_PIN F5 [get_ports {FPGA_DIFF[5]}]
set_property PACKAGE_PIN G8 [get_ports {FPGA_DIFF[6]}]
set_property PACKAGE_PIN C8 [get_ports {FPGA_DIFF[7]}]
set_property PACKAGE_PIN B7 [get_ports {FPGA_DIFF[8]}]
set_property PACKAGE_PIN A7 [get_ports {FPGA_DIFF[9]}]
set_property PACKAGE_PIN A5 [get_ports {FPGA_DIFF[10]}]
set_property PACKAGE_PIN C6 [get_ports {FPGA_DIFF[11]}]
set_property PACKAGE_PIN D5 [get_ports {FPGA_DIFF[12]}]
set_property PACKAGE_PIN B4 [get_ports {FPGA_DIFF[13]}]
set_property PACKAGE_PIN D3 [get_ports {FPGA_DIFF[14]}]
set_property PACKAGE_PIN A2 [get_ports {FPGA_DIFF[15]}]
set_property PACKAGE_PIN D1 [get_ports {FPGA_DIFF[16]}]
set_property PACKAGE_PIN E2 [get_ports {FPGA_DIFF[17]}]
set_property PACKAGE_PIN B2 [get_ports {FPGA_DIFF[18]}]
set_property PACKAGE_PIN H4 [get_ports {FPGA_DIFF[19]}]
set_property PACKAGE_PIN E7 [get_ports {FPGA_DIFF_N[1]}]
set_property PACKAGE_PIN D6 [get_ports {FPGA_DIFF_N[2]}]
set_property PACKAGE_PIN D8 [get_ports {FPGA_DIFF_N[3]}]
set_property PACKAGE_PIN F6 [get_ports {FPGA_DIFF_N[4]}]
set_property PACKAGE_PIN E5 [get_ports {FPGA_DIFF_N[5]}]
set_property PACKAGE_PIN G7 [get_ports {FPGA_DIFF_N[6]}]
set_property PACKAGE_PIN B8 [get_ports {FPGA_DIFF_N[7]}]
set_property PACKAGE_PIN B6 [get_ports {FPGA_DIFF_N[8]}]
set_property PACKAGE_PIN A6 [get_ports {FPGA_DIFF_N[9]}]
set_property PACKAGE_PIN A4 [get_ports {FPGA_DIFF_N[10]}]
set_property PACKAGE_PIN C5 [get_ports {FPGA_DIFF_N[11]}]
set_property PACKAGE_PIN C4 [get_ports {FPGA_DIFF_N[12]}]
set_property PACKAGE_PIN B3 [get_ports {FPGA_DIFF_N[13]}]
set_property PACKAGE_PIN C3 [get_ports {FPGA_DIFF_N[14]}]
set_property PACKAGE_PIN A1 [get_ports {FPGA_DIFF_N[15]}]
set_property PACKAGE_PIN C1 [get_ports {FPGA_DIFF_N[16]}]
set_property PACKAGE_PIN D2 [get_ports {FPGA_DIFF_N[17]}]
set_property PACKAGE_PIN B1 [get_ports {FPGA_DIFF_N[18]}]
set_property PACKAGE_PIN H3 [get_ports {FPGA_DIFF_N[19]}]
set_property PACKAGE_PIN AA7 [get_ports MGT_RX0]
set_property PACKAGE_PIN AA3 [get_ports MGT_TX0]
set_property PACKAGE_PIN AB3 [get_ports MGT_TX0_N]
set_property PACKAGE_PIN W4 [get_ports MGT_TX1]
set_property PACKAGE_PIN Y4 [get_ports MGT_TX1_N]
set_property PACKAGE_PIN AA5 [get_ports MGT_TX2]
set_property PACKAGE_PIN AB5 [get_ports MGT_TX2_N]

create_interface ROOT
set_property INTERFACE ROOT [get_ports { RS485_RX RS485_TX SI5340_SCL SI5340_SDA }]
set_property PACKAGE_PIN V9 [get_ports CLK_MGT0_N]
set_property PACKAGE_PIN V5 [get_ports CLK_MGT1_N]
set_property PACKAGE_PIN R3 [get_ports COAXPRESS_UPLINK_I]
set_property PACKAGE_PIN T16 [get_ports {FPGA_BANK13_IO[0]}]
set_property PACKAGE_PIN V13 [get_ports {FPGA_BANK13_IO[1]}]
set_property PACKAGE_PIN U12 [get_ports {FPGA_BANK13_IO[2]}]
set_property PACKAGE_PIN V14 [get_ports {FPGA_BANK13_IO[3]}]
set_property PACKAGE_PIN W15 [get_ports {FPGA_BANK13_IO[5]}]
set_property PACKAGE_PIN W13 [get_ports {FPGA_BANK13_IO[7]}]
set_property PACKAGE_PIN V11 [get_ports {FPGA_BANK13_IO[8]}]
set_property PACKAGE_PIN W11 [get_ports {FPGA_BANK13_IO[9]}]
set_property PACKAGE_PIN P6 [get_ports {GS12281_GPIO[1]}]
set_property PACKAGE_PIN P8 [get_ports {GS12281_GPIO[2]}]
set_property PACKAGE_PIN P5 [get_ports {GS12281_GPIO[3]}]
set_property PACKAGE_PIN R4 [get_ports {GS12281_GPIO[4]}]
set_property PACKAGE_PIN E3 [get_ports LED0]
set_property PACKAGE_PIN G3 [get_ports LED1]
set_property PACKAGE_PIN AB7 [get_ports MGT_RX0_N]
set_property PACKAGE_PIN P1 [get_ports RS485_RX]
set_property PACKAGE_PIN P2 [get_ports RS485_TX]
set_property PACKAGE_PIN M7 [get_ports SI5340_LOL]
set_property PACKAGE_PIN N8 [get_ports SI5340_LOS_XAXBb]
set_property PACKAGE_PIN P3 [get_ports SI5340_SCL]
set_property PACKAGE_PIN M4 [get_ports SI5340_SDA]
set_property PACKAGE_PIN P7 [get_ports SI5340_nINTR]
set_property PACKAGE_PIN M6 [get_ports SI5340_nRST]

set_property PACKAGE_PIN F7 [get_ports {FPGA_BANK35_DIFF_P[1]}]
set_property PACKAGE_PIN D7 [get_ports {FPGA_BANK35_DIFF_P[2]}]
set_property PACKAGE_PIN E8 [get_ports {FPGA_BANK35_DIFF_P[3]}]
set_property PACKAGE_PIN G8 [get_ports {FPGA_BANK35_DIFF_P[6]}]
set_property PACKAGE_PIN F5 [get_ports {FPGA_BANK35_DIFF_P[5]}]
set_property PACKAGE_PIN G6 [get_ports {FPGA_BANK35_DIFF_P[4]}]
set_property PACKAGE_PIN C8 [get_ports {FPGA_BANK35_DIFF_P[7]}]
set_property PACKAGE_PIN B7 [get_ports {FPGA_BANK35_DIFF_P[8]}]
set_property PACKAGE_PIN A7 [get_ports {FPGA_BANK35_DIFF_P[9]}]
set_property PACKAGE_PIN A5 [get_ports {FPGA_BANK35_DIFF_P[10]}]
set_property PACKAGE_PIN C6 [get_ports {FPGA_BANK35_DIFF_P[11]}]
set_property PACKAGE_PIN D5 [get_ports {FPGA_BANK35_DIFF_P[12]}]
set_property PACKAGE_PIN B4 [get_ports {FPGA_BANK35_DIFF_P[13]}]
set_property PACKAGE_PIN D3 [get_ports {FPGA_BANK35_DIFF_P[14]}]
set_property PACKAGE_PIN A2 [get_ports {FPGA_BANK35_DIFF_P[15]}]
set_property PACKAGE_PIN D1 [get_ports {FPGA_BANK35_DIFF_P[16]}]
set_property PACKAGE_PIN E2 [get_ports {FPGA_BANK35_DIFF_P[17]}]
set_property PACKAGE_PIN B2 [get_ports {FPGA_BANK35_DIFF_P[18]}]
set_property PACKAGE_PIN H4 [get_ports {FPGA_BANK35_DIFF_P[19]}]

set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[10]]
set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[2]]
set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[3]]
set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[4]]
set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[5]]
set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[6]]
set_property OFFCHIP_TERM NONE [get_ports FPGA_BANK13_IO[9]]
set_property PACKAGE_PIN N3 [get_ports GS12281_SDOUT]
