Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Tue Mar 11 12:12:47 2014
| Host         :  running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Throughput_top_control_sets_placed.rpt
| Design       : Throughput_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    29 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           43 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |              57 |           22 |
| Yes          | No                    | No                     |              34 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                 Enable Signal                                                |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_BUFG                      |                                                                                                              | inst_top/Inst_PWM/AS[0]                                                                  |                1 |              1 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_pipe                                       | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_int                    |                1 |              5 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/n_0_g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_en_reg        | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/clear                       |                3 |              7 |
|  inst_top/inst_DMC/U0/clk_out1 | xlnx_opt__1                                                                                                  |                                                                                          |                2 |              7 |
|  inst_top/inst_DMC/U0/clk_out1 | inst_top/Inst_PWM/n_0_samplevalue[10]_i_1                                                                    |                                                                                          |                4 |             11 |
|  inst_top/inst_DMC/U0/clk_out1 |                                                                                                              | inst_top/Inst_PWM/AS[0]                                                                  |                4 |             13 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/n_0_g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_en_reg        | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_int                    |                4 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable |                                                                                          |                2 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                         |                                                                                          |                2 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[0][8]                                     | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/p_14_out                    |                3 |             16 |
|  CLK_BUFG                      | inst_ADC_TOP/inst_fir/U0/i_synth/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9]                         | inst_ADC_TOP/inst_fir/U0/i_synth/n_0_g_m_data_chan_no_fifo.m_axis_data_tdata_int[31]_i_1 |                7 |             32 |
|  CLK_BUFG                      |                                                                                                              | inst_ADC_TOP/inst_fir/U0/i_synth/g_single_rate.i_single_rate/sclr_int                    |               22 |             57 |
|  CLK_BUFG                      |                                                                                                              |                                                                                          |               46 |             96 |
+--------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


