// Seed: 1853764603
module module_0 (
    input tri id_0,
    output supply1 id_1
);
  supply1 id_3 = 1;
  assign id_3 = id_0;
endmodule
module module_1 (
    input uwire id_0
    , id_10,
    output wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output tri id_7,
    input wor id_8
);
  assign id_1 = 1'h0;
  id_11 :
  assert property (@(1, posedge 1) id_6)
  else;
  assign id_7 = 1;
  module_0(
      id_11, id_11
  );
  assign id_10 = 1;
  assign id_7  = $display;
  final id_1 = id_10;
  wire id_12;
  wire id_13;
endmodule
