

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_46_2'
================================================================
* Date:           Mon Aug 12 18:57:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65544|    65544|  0.328 ms|  0.328 ms|  65544|  65544|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_46_2  |    65542|    65542|         8|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|     473|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     473|    392|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_4_no_dsp_1_U16  |fcmp_32ns_32ns_1_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_108_p2     |         +|   0|  0|  24|          17|           1|
    |check_1_fu_208_p2      |         +|   0|  0|  24|          17|          17|
    |and_ln47_1_fu_199_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln47_fu_193_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_102_p2    |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln47_1_fu_164_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln47_2_fu_170_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln47_3_fu_176_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln47_fu_158_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln47_1_fu_189_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln47_fu_185_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 173|         118|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_check_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_i_1         |  14|          3|   17|         51|
    |check_fu_44                  |   9|          2|   17|         34|
    |i_fu_48                      |   9|          2|   17|         34|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  59|         13|   70|        157|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_reg_241                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |check_1_reg_293                   |  17|   0|   17|          0|
    |check_fu_44                       |  17|   0|   17|          0|
    |gold_load_reg_262                 |  32|   0|   32|          0|
    |i_fu_48                           |  17|   0|   17|          0|
    |icmp_ln46_reg_237                 |   1|   0|    1|          0|
    |icmp_ln47_1_reg_273               |   1|   0|    1|          0|
    |icmp_ln47_2_reg_278               |   1|   0|    1|          0|
    |icmp_ln47_3_reg_283               |   1|   0|    1|          0|
    |icmp_ln47_reg_268                 |   1|   0|    1|          0|
    |result_load_reg_256               |  32|   0|   32|          0|
    |tmp_3_reg_288                     |   1|   0|    1|          0|
    |icmp_ln46_reg_237                 |  64|  32|    1|          0|
    |icmp_ln47_1_reg_273               |  64|  32|    1|          0|
    |icmp_ln47_2_reg_278               |  64|  32|    1|          0|
    |icmp_ln47_3_reg_283               |  64|  32|    1|          0|
    |icmp_ln47_reg_268                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 473| 160|  158|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|result_address0   |  out|   16|   ap_memory|                         result|         array|
|result_ce0        |  out|    1|   ap_memory|                         result|         array|
|result_q0         |   in|   32|   ap_memory|                         result|         array|
|gold_address0     |  out|   16|   ap_memory|                           gold|         array|
|gold_ce0          |  out|    1|   ap_memory|                           gold|         array|
|gold_q0           |   in|   32|   ap_memory|                           gold|         array|
|check_out         |  out|   17|      ap_vld|                      check_out|       pointer|
|check_out_ap_vld  |  out|    1|      ap_vld|                      check_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

