//===-- EraVMInstrInfo.h - EraVM Instruction Information --------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the EraVM implementation of the TargetInstrInfo class.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_ERAVM_ERAVMINSTRINFO_H
#define LLVM_LIB_TARGET_ERAVM_ERAVMINSTRINFO_H

#include "EraVM.h"

#include "EraVMRegisterInfo.h"
#include "llvm/CodeGen/TargetInstrInfo.h"
#include <optional>

#define GET_INSTRINFO_HEADER
#include "EraVMGenInstrInfo.inc"

namespace llvm {

namespace EraVM {

int getPseudoMapOpcode(uint16_t);
int getFlagSettingOpcode(uint16_t);
int getNonFlagSettingOpcode(uint16_t);
int withRegisterResult(uint16_t);
int withStackResult(uint16_t);

/// Return opcode of the instruction with RR input addressing mode otherwise
/// identical to \p Opcode.
int getWithRRInAddrMode(uint16_t Opcode);
/// Return opcode of the instruction with IR input addressing mode otherwise
/// identical to \p Opcode. For a fat pointer instruction return an opcode with
/// operands swapped (i.e. XR).
int getWithIRInAddrMode(uint16_t Opcode);
/// Return opcode of the instruction with CR input addressing mode otherwise
/// identical to \p Opcode. For a fat pointer instruction return an opcode with
/// operands swapped (i.e. YR).
int getWithCRInAddrMode(uint16_t Opcode);
/// Return opcode of the instruction with SR input addressing mode otherwise
/// identical to \p Opcode.
int getWithSRInAddrMode(uint16_t Opcode);
/// Return opcode of the instruction with RR otput addressing mode otherwise
/// identical to \p Opcode.
int getWithRROutAddrMode(uint16_t Opcode);
/// Return opcode of the instruction with SR otput addressing mode otherwise
/// identical to \p Opcode.
int getWithSROutAddrMode(uint16_t Opcode);
/// Return opcode of the instruction with operands not swapped
/// otherwise identical to \p Opcode.
int getWithInsNotSwapped(uint16_t Opcode);
/// Return opcode of the instruction with operands swapped otherwise identical
/// to \p Opcode.
int getWithInsSwapped(uint16_t Opcode);

/// \defgroup AMProperties Addressing mode properties
/// Functions to identify in and out addressing mode of an instruction
/// @{
bool hasRRInAddressingMode(unsigned Opcode);
bool hasIRInAddressingMode(unsigned Opcode);
bool hasCRInAddressingMode(unsigned Opcode);
bool hasSRInAddressingMode(unsigned Opcode);
bool hasAnyInAddressingMode(unsigned Opcode);
bool hasRROutAddressingMode(unsigned Opcode);
bool hasSROutAddressingMode(unsigned Opcode);
bool hasAnyOutAddressingMode(unsigned Opcode);
inline bool hasRRInAddressingMode(const MachineInstr &MI) {
  return hasRRInAddressingMode(MI.getOpcode());
}
inline bool hasIRInAddressingMode(const MachineInstr &MI) {
  return hasIRInAddressingMode(MI.getOpcode());
}
inline bool hasCRInAddressingMode(const MachineInstr &MI) {
  return hasCRInAddressingMode(MI.getOpcode());
}
inline bool hasSRInAddressingMode(const MachineInstr &MI) {
  return hasSRInAddressingMode(MI.getOpcode());
}
inline bool hasAnyInAddressingMode(const MachineInstr &MI) {
  return hasAnyInAddressingMode(MI.getOpcode());
}
inline bool hasRROutAddressingMode(const MachineInstr &MI) {
  return hasRROutAddressingMode(MI.getOpcode());
}
inline bool hasSROutAddressingMode(const MachineInstr &MI) {
  return hasSROutAddressingMode(MI.getOpcode());
}
inline bool hasAnyOutAddressingMode(const MachineInstr &MI) {
  return hasAnyOutAddressingMode(MI.getOpcode());
}
/// @}
inline bool hasInsSwapped(unsigned Opcode) {
  int NewOpc = getWithInsNotSwapped(Opcode);
  return NewOpc != -1 && NewOpc != static_cast<int>(Opcode);
}
inline bool hasInsSwapped(const MachineInstr &MI) {
  return hasInsSwapped(MI.getOpcode());
}

bool isSelect(unsigned Opcode);
inline bool isSelect(const MachineInstr &MI) {
  return isSelect(MI.getOpcode());
}

enum class ArgumentKind { In0, In1, Out0, Out1, CC };

enum class ArgumentType { Register, Immediate, Code, Stack, CondCode };

/// Return argument addressing mode for a specified argument.
ArgumentType argumentType(ArgumentKind Kind, unsigned Opcode);
inline ArgumentType argumentType(ArgumentKind Kind, const MachineInstr &MI) {
  return argumentType(Kind, MI.getOpcode());
}

/// Return number of Machine Operands that represent an ISA operand of \p Type.
inline unsigned argumentSize(ArgumentType Type) {
  switch (Type) {
  case ArgumentType::Register:
  case ArgumentType::Immediate:
  case ArgumentType::CondCode:
    return 1;
  case ArgumentType::Code:
    return 2;
  case ArgumentType::Stack:
    return 3;
  }
  llvm_unreachable("Unexpected argument type");
}

/// Return number of Machine Operands that represent an ISA operand.
inline unsigned argumentSize(ArgumentKind Kind, const MachineInstr &MI) {
  return argumentSize(argumentType(Kind, MI));
}

/// \defgroup ISAOperandIt MOP iterators to instruction operands as per ISA.
/// Return machine operand iterator to the beginning of an ISA operand.
/// @{
MachineInstr::mop_iterator in0Iterator(MachineInstr &MI);
MachineInstr::mop_iterator in1Iterator(MachineInstr &MI);
MachineInstr::mop_iterator out0Iterator(MachineInstr &MI);
MachineInstr::mop_iterator out1Iterator(MachineInstr &MI);
MachineInstr::mop_iterator ccIterator(MachineInstr &MI);

inline MachineInstr::const_mop_iterator in0Iterator(const MachineInstr &MI) {
  return in0Iterator(const_cast<MachineInstr &>(MI));
}
inline MachineInstr::const_mop_iterator in1Iterator(const MachineInstr &MI) {
  return in1Iterator(const_cast<MachineInstr &>(MI));
}
inline MachineInstr::const_mop_iterator out0Iterator(const MachineInstr &MI) {
  return out0Iterator(const_cast<MachineInstr &>(MI));
}
inline MachineInstr::const_mop_iterator out1Iterator(const MachineInstr &MI) {
  return out1Iterator(const_cast<MachineInstr &>(MI));
}
inline MachineInstr::const_mop_iterator ccIterator(const MachineInstr &MI) {
  return ccIterator(const_cast<MachineInstr &>(MI));
}
/// @}

/// \defgroup ISAOperandRange MOP ranges to instruction operands as per ISA.
/// Return machine operand range of an ISA operand.
/// @{
inline auto in0Range(MachineInstr &MI) {
  auto *It = in0Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::In0, MI));
}
inline auto in1Range(MachineInstr &MI) {
  auto *It = in1Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::In1, MI));
}
inline auto out0Range(MachineInstr &MI) {
  auto *It = out0Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::Out0, MI));
}
inline auto out1Range(MachineInstr &MI) {
  auto *It = out1Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::Out1, MI));
}
inline auto ccRange(MachineInstr &MI) {
  auto *It = ccIterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::CC, MI));
}
inline auto in0Range(const MachineInstr &MI) {
  const auto *It = in0Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::In0, MI));
}
inline auto in1Range(const MachineInstr &MI) {
  const auto *It = in1Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::In1, MI));
}
inline auto out0Range(const MachineInstr &MI) {
  const auto *It = out0Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::Out0, MI));
}
inline auto out1Range(const MachineInstr &MI) {
  const auto *It = out1Iterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::Out1, MI));
}
inline auto ccRange(const MachineInstr &MI) {
  const auto *It = ccIterator(MI);
  return make_range(It, It + argumentSize(ArgumentKind::CC, MI));
}
/// @}

/// Copy \p OpRange to \p Inst.
inline void
copyOperands(MachineInstrBuilder &Inst,
             iterator_range<MachineInstr::const_mop_iterator> OpRange) {
  for (const MachineOperand &MO : OpRange)
    Inst.add(MO);
}

/// Copy \p OpRange to \p Inst.
inline void copyOperands(MachineInstrBuilder &Inst,
                         MachineInstr::const_mop_iterator OpBegin,
                         MachineInstr::const_mop_iterator OpEnd) {
  for (const MachineOperand &MO : make_range(OpBegin, OpEnd))
    Inst.add(MO);
}

enum class StackAccess { Invalid, Relative, Absolute };
inline StackAccess classifyStackAccess(MachineInstr::const_mop_iterator Op) {
  constexpr int NumStackOp = 3;
  if (std::distance(Op, Op->getParent()->operands_end()) < NumStackOp)
    return StackAccess::Invalid;

  if (Op->isReg() && Op->getReg() == EraVM::SP)
    return StackAccess::Relative;
  return StackAccess::Absolute;
}

bool hasInvalidRelativeStackAccess(MachineInstr::const_mop_iterator Op);

} // namespace EraVM

class EraVMInstrInfo : public EraVMGenInstrInfo {
  const EraVMRegisterInfo RI;
  virtual void anchor();

public:
  explicit EraVMInstrInfo();

  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As
  /// such, whenever a client has an instance of instruction info, it should
  /// always be able to get register info as well (through this method).
  ///
  const TargetRegisterInfo &getRegisterInfo() const { return RI; }

  void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
                   const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg,
                   bool KillSrc) const override;

  void storeRegToStackSlot(MachineBasicBlock &MBB,
                           MachineBasicBlock::iterator MI, Register SrcReg,
                           bool isKill, int FrameIndex,
                           const TargetRegisterClass *RC,
                           const TargetRegisterInfo *TRI) const override;
  void loadRegFromStackSlot(MachineBasicBlock &MBB,
                            MachineBasicBlock::iterator MI, Register DestReg,
                            int FrameIndex, const TargetRegisterClass *RC,
                            const TargetRegisterInfo *TRI) const override;

  unsigned getInstSizeInBytes(const MachineInstr &MI) const override;

  static std::optional<EraVMCC::CondCodes>
  getReversedCondition(EraVMCC::CondCodes CC);

  bool isPredicated(const MachineInstr &MI) const override;

  bool isPredicable(const MachineInstr &MI) const override;

  bool isProfitableToIfCvt(MachineBasicBlock &MBB, unsigned NumCycles,
                           unsigned ExtraPredCycles,
                           BranchProbability Probability) const override;

  bool isProfitableToIfCvt(MachineBasicBlock &TMBB, unsigned NumTCycles,
                           unsigned ExtraTCycles, MachineBasicBlock &FMBB,
                           unsigned NumFCycles, unsigned ExtraFCycles,
                           BranchProbability Probability) const override;

  bool isProfitableToDupForIfCvt(MachineBasicBlock &MBB, unsigned NumInstrs,
                                 BranchProbability Probability) const override;

  bool PredicateInstruction(MachineInstr &MI,
                            ArrayRef<MachineOperand> Pred) const override;

  // Branch folding goodness
  bool
  reverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const override;
  bool analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
                     MachineBasicBlock *&FBB,
                     SmallVectorImpl<MachineOperand> &Cond,
                     bool AllowModify) const override;

  unsigned removeBranch(MachineBasicBlock &MBB,
                        int *BytesRemoved = nullptr) const override;
  unsigned insertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
                        MachineBasicBlock *FBB, ArrayRef<MachineOperand> Cond,
                        const DebugLoc &DL,
                        int *BytesAdded = nullptr) const override;

  int64_t getFramePoppedByCallee(const MachineInstr &I) const { return 0; }

  // Properties and mappings
  bool isAdd(const MachineInstr &MI) const;
  bool isSub(const MachineInstr &MI) const;
  bool isMul(const MachineInstr &MI) const;
  bool isDiv(const MachineInstr &MI) const;
  /// ptr.add, ptr.sub or ptr.pack
  bool isPtr(const MachineInstr &MI) const;
  /// A zero materializing add
  bool isNull(const MachineInstr &MI) const;

  // bitwise
  bool isAnd(const MachineInstr &MI) const;
  bool isOr(const MachineInstr &MI) const;
  bool isXor(const MachineInstr &MI) const;
  bool isShl(const MachineInstr &MI) const;
  bool isShr(const MachineInstr &MI) const;
  bool isRol(const MachineInstr &MI) const;
  bool isRor(const MachineInstr &MI) const;
  bool isSel(const MachineInstr &MI) const;

  bool isArithmetic(const MachineInstr &MI) const {
    return isAdd(MI) || isSub(MI) || isMul(MI) || isDiv(MI);
  }

  bool isBitwise(const MachineInstr &MI) const {
    return isAnd(MI) || isOr(MI) || isXor(MI) || isShl(MI) || isShr(MI) ||
           isRol(MI) || isRor(MI);
  }

  bool isShift(const MachineInstr &MI) const {
    return isShl(MI) || isShr(MI) || isRol(MI) || isRor(MI);
  }

  bool isRotate(const MachineInstr &MI) const { return isRol(MI) || isRor(MI); }

  bool isLoad(const MachineInstr &MI) const;
  bool isFatLoad(const MachineInstr &MI) const;
  bool isStore(const MachineInstr &MI) const;
  bool isNOP(const MachineInstr &MI) const;

  bool isSilent(const MachineInstr &MI) const;

  void tagFatPointerCopy(MachineInstr &) const override;

  static bool isFlagSettingInstruction(uint16_t opcode) {
    // a reverse lookup: for an `_v` instruction, it should return values
    // other than -1
    return EraVM::getNonFlagSettingOpcode(opcode) != -1;
  }

  static bool isFlagSettingInstruction(const MachineInstr &MI) {
    return EraVMInstrInfo::isFlagSettingInstruction(MI.getOpcode());
  }

  bool isPredicatedInstr(const MachineInstr &MI) const;
  EraVMCC::CondCodes getCCCode(const MachineInstr &MI) const;

  // return true if the update is successful
  bool updateCCCode(MachineInstr &MI, EraVMCC::CondCodes CC) const;

  unsigned defaultOutlineReruns() const override { return 5; }

  bool shouldOutlineFromFunctionByDefault(MachineFunction &MF) const override;

  void fixupStackPostOutline(MachineFunction &MF) const;

  /// Return true if the function can safely be outlined from.
  bool isFunctionSafeToOutlineFrom(MachineFunction &MF,
                                   bool OutlineFromLinkOnceODRs) const override;

  /// Return true if MBB is safe to outline from, and return any target-specific
  /// information in Flags.
  bool isMBBSafeToOutlineFrom(MachineBasicBlock &MBB,
                              unsigned &Flags) const override;

  /// Return if/how a given MachineInstr should be outlined.
  outliner::InstrType getOutliningType(MachineBasicBlock::iterator &MBBI,
                                       unsigned Flags) const override;

  /// Calculate target-specific information for a set of outlining candidates.
  outliner::OutlinedFunction getOutliningCandidateInfo(
      std::vector<outliner::Candidate> &RepeatedSequenceLocs) const override;

  /// Insert a custom frame for outlined functions.
  /// Since for outlined functions we don't need to follow standard calling
  /// convention ABI, in case we are returning from the outlined function we are
  /// using jump that loads return address from TOS that was added just before
  /// the call. Usually for this, we would use ret nstruction, but we would have
  /// some limitations w.r.t. propagating flags. In case we are not returning
  /// from a function, we are not adding any instruction.
  void buildOutlinedFrame(MachineBasicBlock &MBB, MachineFunction &MF,
                          const outliner::OutlinedFunction &OF) const override;

  /// Insert a call to an outlined function into a given basic block.
  /// Since for outlined functions we don't need to follow standard calling
  /// convention ABI, in case we are returning from the outlined function we are
  /// using 2 instructions to generate call to it: first to save return address
  /// onto TOS and second to jump to the outlined function. Usually for this, we
  /// would use near_call instruction, but we would have some limitations w.r.t.
  /// propagating flags. In other case where we are not returning from a
  /// function, we just use jump to it.
  MachineBasicBlock::iterator
  insertOutlinedCall(Module &M, MachineBasicBlock &MBB,
                     MachineBasicBlock::iterator &It, MachineFunction &MF,
                     outliner::Candidate &C) const override;

  /// Do a fixup post outlining.
  /// We are doing fixup in three phasses:
  ///   1. Adjust outlined functions and callers that have to put return address
  ///      onto the stack.
  ///   2. Remove functions that we already adjusted or we don't need to, so we
  ///      can simplify 3rd phase.
  ///   3. Adjust outlined functions that don't return and their callers, and
  ///      repeat it as long as we are changing something.
  ///
  /// This is done in order to detect cases where we have to adjust outlined
  /// functions that don't return, so we can align relative stack addresses in
  /// all their callers to preserve correctness. Also, doing like this, we could
  /// end up saving 1 instruction in a frameless function if we don't need to
  /// adjust it.
  void fixupPostOutlining(
      std::vector<std::pair<MachineFunction *, std::vector<MachineFunction *>>>
          &FixupFunctions) const override;

  // The maximum size of a MBB that should be considered for if-conversion.
  // On EraVM, the benefit of if-conversion comes from eliminating the
  // conditional jump.
  // * If the MBB size is 1, 1 branch instruction saved.
  // * If the MBB size is 2, we break even.
  // * bigger MBB size will have negative yield.
  // In order to maximize if_conversion, we set the threshold to 2.
  static const int MAX_MBB_SIZE_TO_ALWAYS_IFCVT = 2;
};

} // namespace llvm

#endif
