//
// File created by:  xrun
// Do not modify this file

s1::(17Nov2022:16:24:12):( /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_test_run3/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_test_run3/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " )
s2::(17Nov2022:16:24:12):( /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_test_run3/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_test_run3/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" )
s3::(17Nov2022:16:24:13):( /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_test_run3/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_test_run3/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/f93937xl/Cadence/COMP22111/Stump_test_run3/.simTmpNCCmd " +mpssession+virtuoso3835 +mpshost+E-10CKI18056.it.manchester.ac.uk )
s4::(17Nov2022:16:30:24):( /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_test_run3/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_test_run3/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " )
s5::(17Nov2022:16:30:24):( /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_test_run3/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_test_run3/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" )
s6::(17Nov2022:16:30:26):( /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/f93937xl/Cadence/COMP22111/Stump_test_run3/testfixture.template -f /home/f93937xl/Cadence/COMP22111/Stump_test_run3/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/f93937xl/Cadence/COMP22111/Stump_test_run3/.simTmpNCCmd " +mpssession+virtuoso3835 +mpshost+E-10CKI18056.it.manchester.ac.uk )
