

================================================================
== Vivado HLS Report for 'Accelerator_Quant'
================================================================
* Date:           Thu Oct 29 21:20:46 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  337|  1233|  337|  1233|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |   336|   336|        42|          -|          -|     8|    no    |
        | + col    |    40|    40|         5|          -|          -|     8|    no    |
        |- row     |  1232|  1232|       154|          -|          -|     8|    no    |
        | + col    |   152|   152|        19|          -|          -|     8|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!cond & !exitcond1_i3)
	22  / (cond & !exitcond1_i)
3 --> 
	4  / (!exitcond_i6)
	2  / (exitcond_i6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / true
22 --> 
	23  / (!exitcond_i)
	2  / (exitcond_i)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	22  / true
* FSM state operations: 

 <State 1>: 4.61ns
ST_1: function_read [1/1] 1.04ns
:0  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r)

ST_1: cond [1/1] 2.00ns
:1  %cond = icmp eq i8 %function_read, 1

ST_1: stg_29 [1/1] 1.57ns
:2  br i1 %cond, label %.preheader12, label %.preheader


 <State 2>: 1.88ns
ST_2: i_i2 [1/1] 0.00ns
.preheader:0  %i_i2 = phi i4 [ %i_4, %8 ], [ 0, %0 ]

ST_2: exitcond1_i3 [1/1] 1.88ns
.preheader:1  %exitcond1_i3 = icmp eq i4 %i_i2, -8

ST_2: empty_17 [1/1] 0.00ns
.preheader:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
.preheader:3  %i_4 = add i4 %i_i2, 1

ST_2: stg_34 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1_i3, label %DOT_Multiply.exit, label %5

ST_2: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

ST_2: tmp_15_i [1/1] 0.00ns
:1  %tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6)

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
:3  %p_addr_cast = zext i7 %tmp_s to i8

ST_2: stg_39 [1/1] 1.57ns
:4  br label %6

ST_2: i_i [1/1] 0.00ns
.preheader12:0  %i_i = phi i4 [ %i, %4 ], [ 0, %0 ]

ST_2: exitcond1_i [1/1] 1.88ns
.preheader12:1  %exitcond1_i = icmp eq i4 %i_i, -8

ST_2: empty [1/1] 0.00ns
.preheader12:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i [1/1] 0.80ns
.preheader12:3  %i = add i4 %i_i, 1

ST_2: stg_44 [1/1] 0.00ns
.preheader12:4  br i1 %exitcond1_i, label %DOT_Multiply.exit, label %1

ST_2: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

ST_2: tmp_17_i [1/1] 0.00ns
:1  %tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i, i3 0)

ST_2: p_addr2_cast [1/1] 0.00ns
:3  %p_addr2_cast = zext i7 %tmp to i8

ST_2: stg_49 [1/1] 1.57ns
:4  br label %2

ST_2: stg_50 [1/1] 0.00ns
DOT_Multiply.exit:0  ret void


 <State 3>: 4.43ns
ST_3: j_i5 [1/1] 0.00ns
:0  %j_i5 = phi i4 [ 0, %5 ], [ %j_4, %7 ]

ST_3: exitcond_i6 [1/1] 1.88ns
:1  %exitcond_i6 = icmp eq i4 %j_i5, -8

ST_3: empty_18 [1/1] 0.00ns
:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: j_4 [1/1] 0.80ns
:3  %j_4 = add i4 %j_i5, 1

ST_3: stg_55 [1/1] 0.00ns
:4  br i1 %exitcond_i6, label %8, label %7

ST_3: tmp_i7_trn_cast [1/1] 0.00ns
:1  %tmp_i7_trn_cast = zext i4 %j_i5 to i8

ST_3: p_addr1 [1/1] 1.72ns
:2  %p_addr1 = add i8 %tmp_i7_trn_cast, %p_addr_cast

ST_3: tmp_10 [1/1] 0.00ns
:3  %tmp_10 = zext i8 %p_addr1 to i64

ST_3: X_addr_1 [1/1] 0.00ns
:4  %X_addr_1 = getelementptr [64 x float]* %X, i64 0, i64 %tmp_10

ST_3: X_load_1 [2/2] 2.71ns
:5  %X_load_1 = load float* %X_addr_1, align 4

ST_3: empty_19 [1/1] 0.00ns
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_15_i)

ST_3: stg_62 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 2.71ns
ST_4: X_load_1 [1/2] 2.71ns
:5  %X_load_1 = load float* %X_addr_1, align 4

ST_4: stdQuantizationMatrix_addr_1 [1/1] 0.00ns
:6  %stdQuantizationMatrix_addr_1 = getelementptr [64 x float]* @stdQuantizationMatrix, i64 0, i64 %tmp_10

ST_4: stdQuantizationMatrix_load_1 [2/2] 2.39ns
:7  %stdQuantizationMatrix_load_1 = load float* %stdQuantizationMatrix_addr_1, align 4


 <State 5>: 8.46ns
ST_5: stdQuantizationMatrix_load_1 [1/2] 2.39ns
:7  %stdQuantizationMatrix_load_1 = load float* %stdQuantizationMatrix_addr_1, align 4

ST_5: tmp_6_i [16/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 6>: 6.08ns
ST_6: tmp_6_i [15/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 7>: 6.08ns
ST_7: tmp_6_i [14/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 8>: 6.08ns
ST_8: tmp_6_i [13/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 9>: 6.08ns
ST_9: tmp_6_i [12/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 10>: 6.08ns
ST_10: tmp_6_i [11/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 11>: 6.08ns
ST_11: tmp_6_i [10/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 12>: 6.08ns
ST_12: tmp_6_i [9/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 13>: 6.08ns
ST_13: tmp_6_i [8/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 14>: 6.08ns
ST_14: tmp_6_i [7/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 15>: 6.08ns
ST_15: tmp_6_i [6/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 16>: 6.08ns
ST_16: tmp_6_i [5/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 17>: 6.08ns
ST_17: tmp_6_i [4/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 18>: 6.08ns
ST_18: tmp_6_i [3/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 19>: 6.08ns
ST_19: tmp_6_i [2/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 20>: 6.08ns
ST_20: tmp_6_i [1/16] 6.08ns
:8  %tmp_6_i = fdiv float %X_load_1, %stdQuantizationMatrix_load_1


 <State 21>: 2.71ns
ST_21: stg_83 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str7) nounwind

ST_21: Y_addr_1 [1/1] 0.00ns
:9  %Y_addr_1 = getelementptr [64 x float]* %Y, i64 0, i64 %tmp_10

ST_21: stg_85 [1/1] 2.71ns
:10  store float %tmp_6_i, float* %Y_addr_1, align 4

ST_21: stg_86 [1/1] 0.00ns
:11  br label %6


 <State 22>: 4.43ns
ST_22: j_i [1/1] 0.00ns
:0  %j_i = phi i4 [ 0, %1 ], [ %j, %3 ]

ST_22: exitcond_i [1/1] 1.88ns
:1  %exitcond_i = icmp eq i4 %j_i, -8

ST_22: empty_15 [1/1] 0.00ns
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_22: j [1/1] 0.80ns
:3  %j = add i4 %j_i, 1

ST_22: stg_91 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %4, label %3

ST_22: tmp_i_trn_cast [1/1] 0.00ns
:1  %tmp_i_trn_cast = zext i4 %j_i to i8

ST_22: p_addr3 [1/1] 1.72ns
:2  %p_addr3 = add i8 %tmp_i_trn_cast, %p_addr2_cast

ST_22: tmp_9 [1/1] 0.00ns
:3  %tmp_9 = zext i8 %p_addr3 to i64

ST_22: X_addr [1/1] 0.00ns
:4  %X_addr = getelementptr [64 x float]* %X, i64 0, i64 %tmp_9

ST_22: X_load [2/2] 2.71ns
:5  %X_load = load float* %X_addr, align 4

ST_22: stdQuantizationMatrix_addr [1/1] 0.00ns
:6  %stdQuantizationMatrix_addr = getelementptr [64 x float]* @stdQuantizationMatrix, i64 0, i64 %tmp_9

ST_22: stdQuantizationMatrix_load [2/2] 2.39ns
:7  %stdQuantizationMatrix_load = load float* %stdQuantizationMatrix_addr, align 4

ST_22: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_17_i)

ST_22: stg_100 [1/1] 0.00ns
:1  br label %.preheader12


 <State 23>: 8.41ns
ST_23: X_load [1/2] 2.71ns
:5  %X_load = load float* %X_addr, align 4

ST_23: stdQuantizationMatrix_load [1/2] 2.39ns
:7  %stdQuantizationMatrix_load = load float* %stdQuantizationMatrix_addr, align 4

ST_23: tmp_5_i [4/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %stdQuantizationMatrix_load


 <State 24>: 5.70ns
ST_24: tmp_5_i [3/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %stdQuantizationMatrix_load


 <State 25>: 5.70ns
ST_25: tmp_5_i [2/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %stdQuantizationMatrix_load


 <State 26>: 8.41ns
ST_26: stg_106 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str7) nounwind

ST_26: tmp_5_i [1/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %stdQuantizationMatrix_load

ST_26: Y_addr [1/1] 0.00ns
:9  %Y_addr = getelementptr [64 x float]* %Y, i64 0, i64 %tmp_9

ST_26: stg_109 [1/1] 2.71ns
:10  store float %tmp_5_i, float* %Y_addr, align 4

ST_26: stg_110 [1/1] 0.00ns
:11  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xdc26fa8570; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xdc26fa7640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xdc26fa89f0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stdQuantizationMatrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0xdc26fa8f00; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
function_read                (read             ) [ 000000000000000000000000000]
cond                         (icmp             ) [ 001111111111111111111111111]
stg_29                       (br               ) [ 011111111111111111111111111]
i_i2                         (phi              ) [ 001000000000000000000000000]
exitcond1_i3                 (icmp             ) [ 001111111111111111111111111]
empty_17                     (speclooptripcount) [ 000000000000000000000000000]
i_4                          (add              ) [ 011111111111111111111111111]
stg_34                       (br               ) [ 000000000000000000000000000]
stg_35                       (specloopname     ) [ 000000000000000000000000000]
tmp_15_i                     (specregionbegin  ) [ 000111111111111111111100000]
tmp_s                        (bitconcatenate   ) [ 000000000000000000000000000]
p_addr_cast                  (zext             ) [ 000111111111111111111100000]
stg_39                       (br               ) [ 001111111111111111111111111]
i_i                          (phi              ) [ 001000000000000000000000000]
exitcond1_i                  (icmp             ) [ 001111111111111111111111111]
empty                        (speclooptripcount) [ 000000000000000000000000000]
i                            (add              ) [ 011111111111111111111111111]
stg_44                       (br               ) [ 000000000000000000000000000]
stg_45                       (specloopname     ) [ 000000000000000000000000000]
tmp_17_i                     (specregionbegin  ) [ 000000000000000000000011111]
tmp                          (bitconcatenate   ) [ 000000000000000000000000000]
p_addr2_cast                 (zext             ) [ 000000000000000000000011111]
stg_49                       (br               ) [ 001111111111111111111111111]
stg_50                       (ret              ) [ 000000000000000000000000000]
j_i5                         (phi              ) [ 000100000000000000000000000]
exitcond_i6                  (icmp             ) [ 001111111111111111111111111]
empty_18                     (speclooptripcount) [ 000000000000000000000000000]
j_4                          (add              ) [ 001111111111111111111111111]
stg_55                       (br               ) [ 000000000000000000000000000]
tmp_i7_trn_cast              (zext             ) [ 000000000000000000000000000]
p_addr1                      (add              ) [ 000000000000000000000000000]
tmp_10                       (zext             ) [ 000011111111111111111100000]
X_addr_1                     (getelementptr    ) [ 000010000000000000000000000]
empty_19                     (specregionend    ) [ 000000000000000000000000000]
stg_62                       (br               ) [ 011111111111111111111111111]
X_load_1                     (load             ) [ 000001111111111111111000000]
stdQuantizationMatrix_addr_1 (getelementptr    ) [ 000001000000000000000000000]
stdQuantizationMatrix_load_1 (load             ) [ 000000111111111111111000000]
tmp_6_i                      (fdiv             ) [ 000000000000000000000100000]
stg_83                       (specloopname     ) [ 000000000000000000000000000]
Y_addr_1                     (getelementptr    ) [ 000000000000000000000000000]
stg_85                       (store            ) [ 000000000000000000000000000]
stg_86                       (br               ) [ 001111111111111111111111111]
j_i                          (phi              ) [ 000000000000000000000010000]
exitcond_i                   (icmp             ) [ 001111111111111111111111111]
empty_15                     (speclooptripcount) [ 000000000000000000000000000]
j                            (add              ) [ 001111111111111111111111111]
stg_91                       (br               ) [ 000000000000000000000000000]
tmp_i_trn_cast               (zext             ) [ 000000000000000000000000000]
p_addr3                      (add              ) [ 000000000000000000000000000]
tmp_9                        (zext             ) [ 000000000000000000000001111]
X_addr                       (getelementptr    ) [ 000000000000000000000001000]
stdQuantizationMatrix_addr   (getelementptr    ) [ 000000000000000000000001000]
empty_16                     (specregionend    ) [ 000000000000000000000000000]
stg_100                      (br               ) [ 011111111111111111111111111]
X_load                       (load             ) [ 000000000000000000000000111]
stdQuantizationMatrix_load   (load             ) [ 000000000000000000000000111]
stg_106                      (specloopname     ) [ 000000000000000000000000000]
tmp_5_i                      (fmul             ) [ 000000000000000000000000000]
Y_addr                       (getelementptr    ) [ 000000000000000000000000000]
stg_109                      (store            ) [ 000000000000000000000000000]
stg_110                      (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stdQuantizationMatrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stdQuantizationMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="function_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="X_addr_1_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_1/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_load_1/3 X_load/22 "/>
</bind>
</comp>

<comp id="56" class="1004" name="stdQuantizationMatrix_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="1"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stdQuantizationMatrix_addr_1/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stdQuantizationMatrix_load_1/4 stdQuantizationMatrix_load/22 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Y_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="18"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr_1/21 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_85/21 stg_109/26 "/>
</bind>
</comp>

<comp id="80" class="1004" name="X_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/22 "/>
</bind>
</comp>

<comp id="88" class="1004" name="stdQuantizationMatrix_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stdQuantizationMatrix_addr/22 "/>
</bind>
</comp>

<comp id="96" class="1004" name="Y_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="4"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/26 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_i2_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_i2_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_i5_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i5 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_i5_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i5/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="j_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/22 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i/23 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6_i/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_load_1 X_load "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stdQuantizationMatrix_load_1 stdQuantizationMatrix_load "/>
</bind>
</comp>

<comp id="173" class="1004" name="cond_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond1_i3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_addr_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond1_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_addr2_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond_i6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_i7_trn_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i7_trn_cast/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_addr1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="1"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_10_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/22 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/22 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_i_trn_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_trn_cast/22 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_addr3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="1"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/22 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/22 "/>
</bind>
</comp>

<comp id="280" class="1005" name="cond_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_4_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_addr_cast_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_addr2_cast_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr2_cast "/>
</bind>
</comp>

<comp id="313" class="1005" name="j_4_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_10_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="324" class="1005" name="X_addr_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="X_addr_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="stdQuantizationMatrix_addr_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="stdQuantizationMatrix_addr_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_6_i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="342" class="1005" name="j_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_9_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="4"/>
<pin id="349" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="352" class="1005" name="X_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="stdQuantizationMatrix_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="1"/>
<pin id="359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="stdQuantizationMatrix_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="149" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="154"><net_src comp="51" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="63" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="63" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="51" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="170"><net_src comp="63" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="177"><net_src comp="38" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="108" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="108" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="108" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="119" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="119" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="119" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="130" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="130" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="130" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="257"><net_src comp="141" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="141" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="141" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="283"><net_src comp="173" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="185" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="295"><net_src comp="199" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="303"><net_src comp="209" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="308"><net_src comp="223" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="316"><net_src comp="233" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="321"><net_src comp="248" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="327"><net_src comp="44" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="332"><net_src comp="56" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="337"><net_src comp="156" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="345"><net_src comp="259" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="350"><net_src comp="274" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="355"><net_src comp="80" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="360"><net_src comp="88" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_29 : 1
	State 2
		exitcond1_i3 : 1
		i_4 : 1
		stg_34 : 2
		tmp_s : 1
		p_addr_cast : 2
		exitcond1_i : 1
		i : 1
		stg_44 : 2
		tmp : 1
		p_addr2_cast : 2
	State 3
		exitcond_i6 : 1
		j_4 : 1
		stg_55 : 2
		tmp_i7_trn_cast : 1
		p_addr1 : 2
		tmp_10 : 3
		X_addr_1 : 4
		X_load_1 : 5
	State 4
		stdQuantizationMatrix_load_1 : 1
	State 5
		tmp_6_i : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		stg_85 : 1
	State 22
		exitcond_i : 1
		j : 1
		stg_91 : 2
		tmp_i_trn_cast : 1
		p_addr3 : 2
		tmp_9 : 3
		X_addr : 4
		X_load : 5
		stdQuantizationMatrix_addr : 4
		stdQuantizationMatrix_load : 5
	State 23
		tmp_5_i : 1
	State 24
	State 25
	State 26
		stg_109 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_156        |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_149        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        i_4_fu_185        |    0    |    0    |    4    |
|          |         i_fu_209         |    0    |    0    |    4    |
|    add   |        j_4_fu_233        |    0    |    0    |    4    |
|          |      p_addr1_fu_243      |    0    |    0    |    7    |
|          |         j_fu_259         |    0    |    0    |    4    |
|          |      p_addr3_fu_269      |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|          |        cond_fu_173       |    0    |    0    |    3    |
|          |    exitcond1_i3_fu_179   |    0    |    0    |    2    |
|   icmp   |    exitcond1_i_fu_203    |    0    |    0    |    2    |
|          |    exitcond_i6_fu_227    |    0    |    0    |    2    |
|          |     exitcond_i_fu_253    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   | function_read_read_fu_38 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_191       |    0    |    0    |    0    |
|          |        tmp_fu_215        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_addr_cast_fu_199    |    0    |    0    |    0    |
|          |    p_addr2_cast_fu_223   |    0    |    0    |    0    |
|   zext   |  tmp_i7_trn_cast_fu_239  |    0    |    0    |    0    |
|          |       tmp_10_fu_248      |    0    |    0    |    0    |
|          |   tmp_i_trn_cast_fu_265  |    0    |    0    |    0    |
|          |       tmp_9_fu_274       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |   904   |   1356  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          X_addr_1_reg_324          |    6   |
|           X_addr_reg_352           |    6   |
|            cond_reg_280            |    1   |
|             i_4_reg_287            |    4   |
|            i_i2_reg_104            |    4   |
|             i_i_reg_115            |    4   |
|              i_reg_300             |    4   |
|             j_4_reg_313            |    4   |
|            j_i5_reg_126            |    4   |
|             j_i_reg_137            |    4   |
|              j_reg_342             |    4   |
|        p_addr2_cast_reg_305        |    8   |
|         p_addr_cast_reg_292        |    8   |
|               reg_161              |   32   |
|               reg_167              |   32   |
|stdQuantizationMatrix_addr_1_reg_329|    6   |
| stdQuantizationMatrix_addr_reg_357 |    6   |
|           tmp_10_reg_318           |   64   |
|           tmp_6_i_reg_334          |   32   |
|            tmp_9_reg_347           |   64   |
+------------------------------------+--------+
|                Total               |   297  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_63 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_75 |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_149    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_149    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_156    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   316  ||  10.997 ||   146   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   904  |  1356  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   146  |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |  1201  |  1502  |
+-----------+--------+--------+--------+--------+
