Analysis & Synthesis report for DE1_D5M
Wed Jun 20 11:06:26 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_D5M|I2C_CCD_Config:u8|mSetup_ST
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory|altsyncram_rnp3:auto_generated
 20. Source assignments for TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory|altsyncram_9rr3:auto_generated
 21. Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
 22. Source assignments for RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2
 23. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 24. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 25. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 26. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 27. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 28. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 29. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 30. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 31. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 32. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 33. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 34. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 35. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 36. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 37. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 38. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 39. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 40. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 41. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 42. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 43. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 44. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 45. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 46. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 47. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 48. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 49. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 50. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 51. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 52. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 53. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 54. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 55. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 56. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 57. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 58. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 59. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 60. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 61. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 62. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 63. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 64. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 65. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 66. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 67. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 68. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 69. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 70. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 71. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 72. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 73. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 74. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 75. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 76. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 77. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 78. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 79. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 80. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 81. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 82. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 83. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 84. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 85. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 86. Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 87. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory
 88. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF1
 89. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF2
 90. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu
 91. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu
 92. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF3
 93. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory
 94. Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF4
 95. Parameter Settings for User Entity Instance: TopEntity:u9|mac_register:dffIEEE
 96. Parameter Settings for User Entity Instance: VGA_Controller:u1
 97. Parameter Settings for User Entity Instance: CCD_Capture:u3
 98. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 99. Parameter Settings for User Entity Instance: RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component
100. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
101. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7
102. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1
103. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1
104. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1
105. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
110. Parameter Settings for Inferred Entity Instance: TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0
111. Parameter Settings for Inferred Entity Instance: RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0
112. altsyncram Parameter Settings by Entity Instance
113. altshift_taps Parameter Settings by Entity Instance
114. altpll Parameter Settings by Entity Instance
115. dcfifo Parameter Settings by Entity Instance
116. lpm_mult Parameter Settings by Entity Instance
117. Port Connectivity Checks: "I2C_CCD_Config:u8"
118. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"
119. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"
120. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"
121. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
122. Port Connectivity Checks: "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
123. Port Connectivity Checks: "Sdram_Control_4Port:u7|control_interface:control1"
124. Port Connectivity Checks: "Sdram_Control_4Port:u7"
125. Port Connectivity Checks: "SEG7_LUT_8:u5"
126. Port Connectivity Checks: "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer"
127. Port Connectivity Checks: "RAW2RGB:u4|entropy:u2"
128. Port Connectivity Checks: "RAW2RGB:u4|HISTOGRAM:u1"
129. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"
130. Port Connectivity Checks: "RAW2RGB:u4"
131. Port Connectivity Checks: "CCD_Capture:u3"
132. Port Connectivity Checks: "VGA_Controller:u1"
133. Port Connectivity Checks: "TopEntity:u9|mac_register:dffIEEE"
134. Port Connectivity Checks: "TopEntity:u9|MIPS:mps|DFF_Register:DF4"
135. Port Connectivity Checks: "TopEntity:u9|MIPS:mps|DFF_Register:DF3"
136. Port Connectivity Checks: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu"
137. Port Connectivity Checks: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu"
138. Port Connectivity Checks: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu"
139. Port Connectivity Checks: "TopEntity:u9|MIPS:mps|DFF_Register:DF2"
140. Port Connectivity Checks: "TopEntity:u9|MIPS:mps"
141. Port Connectivity Checks: "TopEntity:u9"
142. Elapsed Time Per Partition
143. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 20 11:06:25 2018    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DE1_D5M                                  ;
; Top-level Entity Name              ; DE1_D5M                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 18,535                                   ;
;     Total combinational functions  ; 16,599                                   ;
;     Dedicated logic registers      ; 4,318                                    ;
; Total registers                    ; 4318                                     ;
; Total pins                         ; 301                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 138,596                                  ;
; Embedded Multiplier 9-bit elements ; 7                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DE1_D5M            ; DE1_D5M            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+-------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                 ; Library ;
+-------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; kobi_line.vhd                             ; yes             ; User Wizard-Generated File            ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/kobi_line.vhd                             ;         ;
; ../../../../../program.hex                ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/einik/Desktop/program.hex                                                                           ;         ;
; V/xor_gate.vhd                            ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/xor_gate.vhd                            ;         ;
; V/TopEntity.vhd                           ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/TopEntity.vhd                           ;         ;
; V/swap.vhd                                ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/swap.vhd                                ;         ;
; V/sub_and_bias.vhd                        ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/sub_and_bias.vhd                        ;         ;
; V/signTag.vhd                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/signTag.vhd                             ;         ;
; V/Sign_computation.vhd                    ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Sign_computation.vhd                    ;         ;
; V/Select_exp.vhd                          ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Select_exp.vhd                          ;         ;
; V/Second_Swap.vhd                         ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Second_Swap.vhd                         ;         ;
; V/or_gate.vhd                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/or_gate.vhd                             ;         ;
; V/NandR.vhd                               ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/NandR.vhd                               ;         ;
; V/MIPS.vhd                                ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/MIPS.vhd                                ;         ;
; V/mac_register.vhd                        ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/mac_register.vhd                        ;         ;
; V/lead_zeros.vhd                          ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/lead_zeros.vhd                          ;         ;
; V/IFETCH.VHD                              ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/IFETCH.VHD                              ;         ;
; V/IEEE_Mult.vhd                           ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/IEEE_Mult.vhd                           ;         ;
; V/IEEE_Adder.vhd                          ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/IEEE_Adder.vhd                          ;         ;
; V/IDECODE.VHD                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/IDECODE.VHD                             ;         ;
; V/Hazard_Unit.vhd                         ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Hazard_Unit.vhd                         ;         ;
; V/fullAdder.vhd                           ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/fullAdder.vhd                           ;         ;
; V/exp_sub.vhd                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/exp_sub.vhd                             ;         ;
; V/EXECUTE.VHD                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/EXECUTE.VHD                             ;         ;
; V/DMEMORY.VHD                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/DMEMORY.VHD                             ;         ;
; V/DFF_Register.vhd                        ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/DFF_Register.vhd                        ;         ;
; V/CONTROL.VHD                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/CONTROL.VHD                             ;         ;
; V/and_gate.vhd                            ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/and_gate.vhd                            ;         ;
; V/Aligment_Shifter.vhd                    ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Aligment_Shifter.vhd                    ;         ;
; V/adder.vhd                               ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/adder.vhd                               ;         ;
; V/HISTOGRAM.vhd                           ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/HISTOGRAM.vhd                           ;         ;
; V/RAW2RGB.vhd                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd                             ;         ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File            ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v          ;         ;
; V/VGA_Param.h                             ; yes             ; User Unspecified File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/VGA_Param.h                             ;         ;
; V/CCD_Capture.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v                           ;         ;
; V/I2C_CCD_Config.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v                        ;         ;
; V/I2C_Controller.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v                        ;         ;
; V/Line_Buffer.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Line_Buffer.v                           ;         ;
; V/Reset_Delay.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Reset_Delay.v                           ;         ;
; V/sdram_pll.v                             ; yes             ; User Wizard-Generated File            ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/sdram_pll.v                             ;         ;
; V/SEG7_LUT.v                              ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/SEG7_LUT.v                              ;         ;
; V/SEG7_LUT_8.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/SEG7_LUT_8.v                            ;         ;
; V/VGA_Controller.v                        ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v                        ;         ;
; DE1_D5M.v                                 ; yes             ; User Verilog HDL File                 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v                                 ;         ;
; V/entropy.vhd                             ; yes             ; User VHDL File                        ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/entropy.vhd                             ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; aglobal121.inc                            ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                                ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_rnp3.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/altsyncram_rnp3.tdf                    ;         ;
; db/altsyncram_9rr3.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/altsyncram_9rr3.tdf                    ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf                                             ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                               ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                               ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                                              ;         ;
; db/shift_taps_ikn.tdf                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/shift_taps_ikn.tdf                     ;         ;
; db/altsyncram_cm81.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/altsyncram_cm81.tdf                    ;         ;
; db/cntr_3rf.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/cntr_3rf.tdf                           ;         ;
; db/cmpr_mdc.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/cmpr_mdc.tdf                           ;         ;
; db/shift_taps_pkv.tdf                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/shift_taps_pkv.tdf                     ;         ;
; db/altsyncram_4ia1.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/altsyncram_4ia1.tdf                    ;         ;
; altpll.tdf                                ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                                    ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                                             ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                                                  ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                                                   ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                             ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                           ;         ;
; db/dcfifo_m2o1.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf                        ;         ;
; db/a_gray2bin_kdb.tdf                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/a_gray2bin_kdb.tdf                     ;         ;
; db/a_graycounter_o96.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_o96.tdf                  ;         ;
; db/a_graycounter_fgc.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_fgc.tdf                  ;         ;
; db/a_graycounter_egc.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_egc.tdf                  ;         ;
; db/altsyncram_1l81.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf                    ;         ;
; db/altsyncram_drg1.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf                    ;         ;
; db/dffpipe_ngh.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/dffpipe_ngh.tdf                        ;         ;
; db/dffpipe_kec.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/dffpipe_kec.tdf                        ;         ;
; db/alt_synch_pipe_rdb.tdf                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/alt_synch_pipe_rdb.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/dffpipe_pe9.tdf                        ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/alt_synch_pipe_vd8.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_536.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/cmpr_536.tdf                           ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;         ;
; multcore.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc                                                  ;         ;
; bypassff.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                                  ;         ;
; altshift.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                                  ;         ;
; db/mult_p8t.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/mult_p8t.tdf                           ;         ;
; multcore.tdf                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf                                                  ;         ;
; csa_add.inc                               ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/csa_add.inc                                                   ;         ;
; mpar_add.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.inc                                                  ;         ;
; muleabz.inc                               ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/muleabz.inc                                                   ;         ;
; mul_lfrg.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                  ;         ;
; mul_boothc.inc                            ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/mul_boothc.inc                                                ;         ;
; alt_ded_mult.inc                          ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                              ;         ;
; alt_ded_mult_y.inc                        ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                            ;         ;
; mpar_add.tdf                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf                                                  ;         ;
; lpm_add_sub.tdf                           ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                               ;         ;
; addcore.inc                               ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/addcore.inc                                                   ;         ;
; look_add.inc                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/look_add.inc                                                  ;         ;
; alt_stratix_add_sub.inc                   ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                       ;         ;
; db/add_sub_ufh.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/add_sub_ufh.tdf                        ;         ;
; db/add_sub_45h.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/add_sub_45h.tdf                        ;         ;
; db/add_sub_pfh.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/db/add_sub_pfh.tdf                        ;         ;
; altshift.tdf                              ; yes             ; Megafunction                          ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.tdf                                                  ;         ;
+-------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 18,535 ;
;                                             ;        ;
; Total combinational functions               ; 16599  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4857   ;
;     -- 3 input functions                    ; 4165   ;
;     -- <=2 input functions                  ; 7577   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 9122   ;
;     -- arithmetic mode                      ; 7477   ;
;                                             ;        ;
; Total registers                             ; 4318   ;
;     -- Dedicated logic registers            ; 4318   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 301    ;
; Total memory bits                           ; 138596 ;
; Embedded Multiplier 9-bit elements          ; 7      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 3720   ;
; Total fan-out                               ; 61300  ;
; Average fan-out                             ; 2.86   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_D5M                                                    ; 16599 (3)         ; 4318 (15)    ; 138596      ; 7            ; 1       ; 3         ; 301  ; 0            ; |DE1_D5M                                                                                                                                                        ;              ;
;    |CCD_Capture:u3|                                         ; 54 (54)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|CCD_Capture:u3                                                                                                                                         ;              ;
;    |I2C_CCD_Config:u8|                                      ; 240 (171)         ; 132 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|I2C_CCD_Config:u8                                                                                                                                      ;              ;
;       |I2C_Controller:u0|                                   ; 69 (69)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                    ;              ;
;    |RAW2RGB:u4|                                             ; 12425 (190)       ; 2066 (0)     ; 99684       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4                                                                                                                                             ;              ;
;       |HISTOGRAM:u1|                                        ; 1685 (1608)       ; 993 (993)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1                                                                                                                                ;              ;
;          |lpm_mult:Mult0|                                   ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0                                                                                                                 ;              ;
;             |multcore:mult_core|                            ; 77 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core                                                                                              ;              ;
;                |mpar_add:padder|                            ; 40 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                              ;              ;
;                   |lpm_add_sub:adder[0]|                    ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                         ;              ;
;                      |add_sub_45h:auto_generated|           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_45h:auto_generated                              ;              ;
;                   |lpm_add_sub:adder[1]|                    ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                         ;              ;
;                      |add_sub_ufh:auto_generated|           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ufh:auto_generated                              ;              ;
;                   |mpar_add:sub_par_add|                    ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                         ;              ;
;                      |lpm_add_sub:adder[0]|                 ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                    ;              ;
;                         |add_sub_pfh:auto_generated|        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pfh:auto_generated         ;              ;
;       |Line_Buffer:u0|                                      ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0                                                                                                                              ;              ;
;          |altshift_taps:altshift_taps_component|            ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                        ;              ;
;             |shift_taps_ikn:auto_generated|                 ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated                                                          ;              ;
;                |altsyncram_cm81:altsyncram2|                ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2                              ;              ;
;                |cntr_3rf:cntr1|                             ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1                                           ;              ;
;                   |cmpr_mdc:cmpr5|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                            ;              ;
;       |entropy:u2|                                          ; 10534 (10518)     ; 1062 (1051)  ; 69012       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2                                                                                                                                  ;              ;
;          |kobi_line:u_line_Buffer|                          ; 16 (0)            ; 11 (0)       ; 69012       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer                                                                                                          ;              ;
;             |altshift_taps:ALTSHIFT_TAPS_component|         ; 16 (0)            ; 11 (0)       ; 69012       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component                                                                    ;              ;
;                |shift_taps_pkv:auto_generated|              ; 16 (0)            ; 11 (0)       ; 69012       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated                                      ;              ;
;                   |altsyncram_4ia1:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 69012       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2          ;              ;
;                   |cntr_3rf:cntr1|                          ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|cntr_3rf:cntr1                       ;              ;
;                      |cmpr_mdc:cmpr5|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5        ;              ;
;    |Reset_Delay:u2|                                         ; 48 (48)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Reset_Delay:u2                                                                                                                                         ;              ;
;    |SEG7_LUT_8:u5|                                          ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|SEG7_LUT_8:u5                                                                                                                                          ;              ;
;       |SEG7_LUT:u0|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                              ;              ;
;       |SEG7_LUT:u1|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                              ;              ;
;       |SEG7_LUT:u2|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                              ;              ;
;       |SEG7_LUT:u3|                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                              ;              ;
;    |Sdram_Control_4Port:u7|                                 ; 654 (212)         ; 665 (130)    ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7                                                                                                                                 ;              ;
;       |Sdram_FIFO:read_fifo1|                               ; 79 (0)            ; 108 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|                          ; 79 (0)            ; 108 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                   ;              ;
;             |dcfifo_m2o1:auto_generated|                    ; 79 (14)           ; 108 (21)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                |a_graycounter_egc:wrptr_gp|                 ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|                ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                   |dffpipe_pe9:dffpipe18|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                   |dffpipe_qe9:dffpipe22|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                |altsyncram_1l81:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                   |altsyncram_drg1:altsyncram14|            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                |cmpr_536:rdempty_eq_comp|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                |cmpr_536:wrfull_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                |dffpipe_ngh:rdaclr|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                |dffpipe_oe9:ws_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                |dffpipe_oe9:ws_bwp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;       |Sdram_FIFO:read_fifo2|                               ; 79 (0)            ; 108 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|                          ; 79 (0)            ; 108 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                   ;              ;
;             |dcfifo_m2o1:auto_generated|                    ; 79 (14)           ; 108 (21)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                |a_graycounter_egc:wrptr_gp|                 ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|                ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                   |dffpipe_pe9:dffpipe18|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                   |dffpipe_qe9:dffpipe22|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                |altsyncram_1l81:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                   |altsyncram_drg1:altsyncram14|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                |cmpr_536:rdempty_eq_comp|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                |cmpr_536:wrfull_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                |dffpipe_ngh:rdaclr|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                |dffpipe_oe9:ws_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                |dffpipe_oe9:ws_bwp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;       |Sdram_FIFO:write_fifo1|                              ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1                                                                                                          ;              ;
;          |dcfifo:dcfifo_component|                          ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                  ;              ;
;             |dcfifo_m2o1:auto_generated|                    ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                |a_graycounter_egc:wrptr_gp|                 ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                |a_graycounter_o96:rdptr_g1p|                ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                   |dffpipe_pe9:dffpipe18|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                   |dffpipe_qe9:dffpipe22|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                |altsyncram_1l81:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                   |altsyncram_drg1:altsyncram14|            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                |cmpr_536:rdempty_eq_comp|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                |cmpr_536:wrfull_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                |dffpipe_kec:rs_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                |dffpipe_kec:rs_bwp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                |dffpipe_ngh:rdaclr|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;       |Sdram_FIFO:write_fifo2|                              ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2                                                                                                          ;              ;
;          |dcfifo:dcfifo_component|                          ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                  ;              ;
;             |dcfifo_m2o1:auto_generated|                    ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                |a_graycounter_egc:wrptr_gp|                 ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                |a_graycounter_o96:rdptr_g1p|                ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                   |dffpipe_pe9:dffpipe18|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                 ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                   |dffpipe_qe9:dffpipe22|                   ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                |altsyncram_1l81:fifo_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                   |altsyncram_drg1:altsyncram14|            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                |cmpr_536:rdempty_eq_comp|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                |cmpr_536:wrfull_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                |dffpipe_kec:rs_brp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                |dffpipe_kec:rs_bwp|                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                |dffpipe_ngh:rdaclr|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;       |command:command1|                                    ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1                                                                                                                ;              ;
;       |control_interface:control1|                          ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1                                                                                                      ;              ;
;    |TopEntity:u9|                                           ; 3079 (0)          ; 1330 (0)     ; 16384       ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9                                                                                                                                           ;              ;
;       |MIPS:mps|                                            ; 3025 (32)         ; 1282 (0)     ; 16384       ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps                                                                                                                                  ;              ;
;          |DFF_Register:DF1|                                 ; 42 (42)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF1                                                                                                                 ;              ;
;          |DFF_Register:DF2|                                 ; 96 (96)           ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF2                                                                                                                 ;              ;
;          |DFF_Register:DF3|                                 ; 232 (232)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3                                                                                                                 ;              ;
;          |DFF_Register:DF4|                                 ; 71 (71)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF4                                                                                                                 ;              ;
;          |Execute:EXE|                                      ; 961 (325)         ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE                                                                                                                      ;              ;
;             |IEEE_Adder:IEEE_ADD|                           ; 537 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD                                                                                                  ;              ;
;                |Aligment_Shifter:Alignment_shifter_uu|      ; 143 (143)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu                                                            ;              ;
;                |Lead_zeros_counter:Lead_zeros_counter_uu|   ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Lead_zeros_counter:Lead_zeros_counter_uu                                                         ;              ;
;                |NandR:NandR_uu|                             ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu                                                                                   ;              ;
;                |Second_Swap:swap2_uu|                       ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Second_Swap:swap2_uu                                                                             ;              ;
;                |Select_exp:Select_exp_uu|                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Select_exp:Select_exp_uu                                                                         ;              ;
;                |Sign_computation:Sign_computation_uu|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Sign_computation:Sign_computation_uu                                                             ;              ;
;                |Sub_and_bias:Sub_and_bias_uu|               ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Sub_and_bias:Sub_and_bias_uu                                                                     ;              ;
;                |adder:adder2_uu|                            ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu                                                                                  ;              ;
;                   |full_adder:\Array_Of_FAs:0:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:0:full_adderi                                           ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:0:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:10:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi                                          ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:10:full_adderi|and_gate:and2                            ;              ;
;                   |full_adder:\Array_Of_FAs:12:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:12:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:12:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:13:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi                                          ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi|and_gate:and2                            ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:13:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:14:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi                                          ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:14:full_adderi|and_gate:and2                            ;              ;
;                   |full_adder:\Array_Of_FAs:16:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:16:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:16:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:17:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:17:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:18:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi                                          ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi|and_gate:and2                            ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:18:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:1:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi                                           ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi|and_gate:and2                             ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:20:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:20:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:20:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:21:full_adderi| ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi                                          ;              ;
;                      |and_gate:and2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi|and_gate:and2                            ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:21:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:22:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:22:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:22:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:23:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:23:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:24:full_adderi| ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:24:full_adderi                                          ;              ;
;                      |xor_gate:xor1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:24:full_adderi|xor_gate:xor1                            ;              ;
;                   |full_adder:\Array_Of_FAs:2:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi                                           ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi|and_gate:and2                             ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:2:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:4:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:4:full_adderi                                           ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:4:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:5:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi                                           ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:5:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:6:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi                                           ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi|and_gate:and2                             ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:6:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:7:full_adderi|  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:7:full_adderi                                           ;              ;
;                      |and_gate:and2|                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:7:full_adderi|and_gate:and2                             ;              ;
;                   |full_adder:\Array_Of_FAs:8:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:8:full_adderi                                           ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:8:full_adderi|xor_gate:xor1                             ;              ;
;                   |full_adder:\Array_Of_FAs:9:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi                                           ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi|and_gate:and2                             ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|full_adder:\Array_Of_FAs:9:full_adderi|xor_gate:xor1                             ;              ;
;                   |xor_gate:\Array_Of_Xor:0:xor_gatej|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:0:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:10:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:10:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:11:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:11:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:12:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:12:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:13:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:13:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:14:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:14:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:15:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:15:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:16:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:16:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:17:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:17:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:18:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:18:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:19:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:19:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:1:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:1:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:20:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:20:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:21:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:21:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:22:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:22:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:23:xor_gatej|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:23:xor_gatej                                              ;              ;
;                   |xor_gate:\Array_Of_Xor:2:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:2:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:3:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:3:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:4:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:4:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:5:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:5:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:6:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:6:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:7:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:7:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:8:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:8:xor_gatej                                               ;              ;
;                   |xor_gate:\Array_Of_Xor:9:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu|xor_gate:\Array_Of_Xor:9:xor_gatej                                               ;              ;
;                |adder:adder_uu|                             ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu                                                                                   ;              ;
;                   |full_adder:\Array_Of_FAs:0:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi                                            ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|and_gate:and2                              ;              ;
;                      |or_gate:or0|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|or_gate:or0                                ;              ;
;                   |full_adder:\Array_Of_FAs:10:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:10:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:10:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:11:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:11:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:11:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:12:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:12:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:12:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:13:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:13:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:13:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:14:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:14:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:14:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:15:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:15:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:15:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:16:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:16:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:16:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:17:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:17:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:17:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:18:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:18:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:18:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:19:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:19:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:19:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:1:full_adderi|  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi|or_gate:or1                                ;              ;
;                      |xor_gate:xor1|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:1:full_adderi|xor_gate:xor1                              ;              ;
;                   |full_adder:\Array_Of_FAs:20:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:20:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:20:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:21:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:21:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:21:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:22:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:22:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:22:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:23:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:23:full_adderi                                           ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:23:full_adderi|or_gate:or1                               ;              ;
;                   |full_adder:\Array_Of_FAs:24:full_adderi| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:24:full_adderi                                           ;              ;
;                      |and_gate:and2|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:24:full_adderi|and_gate:and2                             ;              ;
;                   |full_adder:\Array_Of_FAs:2:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:2:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:2:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:3:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:3:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:3:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:4:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:4:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:4:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:5:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:5:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:5:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:6:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:6:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:6:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:7:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:7:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:7:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:8:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:8:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:8:full_adderi|or_gate:or1                                ;              ;
;                   |full_adder:\Array_Of_FAs:9:full_adderi|  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:9:full_adderi                                            ;              ;
;                      |or_gate:or1|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:9:full_adderi|or_gate:or1                                ;              ;
;                   |xor_gate:\Array_Of_Xor:1:xor_gatej|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|xor_gate:\Array_Of_Xor:1:xor_gatej                                                ;              ;
;                |exp_sub:exp_sub_uu|                         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|exp_sub:exp_sub_uu                                                                               ;              ;
;                |signTag:signTag_uu|                         ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|signTag:signTag_uu                                                                               ;              ;
;                |swap:swap_uu|                               ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|swap:swap_uu                                                                                     ;              ;
;             |IEEE_Mult:IEEE_MUL|                            ; 99 (44)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL                                                                                                   ;              ;
;                |lpm_mult:Mult0|                             ; 55 (0)            ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0                                                                                    ;              ;
;                   |mult_p8t:auto_generated|                 ; 55 (55)           ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0|mult_p8t:auto_generated                                                            ;              ;
;          |Hazard_Unit:HU|                                   ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Hazard_Unit:HU                                                                                                                   ;              ;
;          |Idecode:ID|                                       ; 1517 (1517)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID                                                                                                                       ;              ;
;          |Ifetch:IFE|                                       ; 12 (12)           ; 8 (8)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Ifetch:IFE                                                                                                                       ;              ;
;             |altsyncram:inst_memory|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory                                                                                                ;              ;
;                |altsyncram_rnp3:auto_generated|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory|altsyncram_rnp3:auto_generated                                                                 ;              ;
;          |control:CTL|                                      ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|control:CTL                                                                                                                      ;              ;
;          |dmemory:MEM|                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|dmemory:MEM                                                                                                                      ;              ;
;             |altsyncram:data_memory|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory                                                                                               ;              ;
;                |altsyncram_9rr3:auto_generated|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory|altsyncram_9rr3:auto_generated                                                                ;              ;
;       |mac_register:dffIEEE|                                ; 54 (54)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|TopEntity:u9|mac_register:dffIEEE                                                                                                                      ;              ;
;    |VGA_Controller:u1|                                      ; 68 (68)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|VGA_Controller:u1                                                                                                                                      ;              ;
;    |sdram_pll:u6|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|sdram_pll:u6                                                                                                                                           ;              ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_D5M|sdram_pll:u6|altpll:altpll_component                                                                                                                   ;              ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None                               ;
; RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|ALTSYNCRAM          ; M4K  ; Simple Dual Port ; 1278         ; 60           ; 1278         ; 60           ; 76680 ; None                               ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                               ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                               ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                               ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                               ;
; TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory|altsyncram_rnp3:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; C:/Users/einik/Desktop/program.hex ;
; TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory|altsyncram_9rr3:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; C:/Users/einik/Desktop/program.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                      ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE1_D5M|RAW2RGB:u4|Line_Buffer:u0                     ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/Line_Buffer.v                  ;
; Altera ; Shift register (RAM-based) ; 12.1    ; N/A          ; N/A          ; |DE1_D5M|RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/kobi_line.vhd                    ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |DE1_D5M|sdram_pll:u6                                  ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/V/sdram_pll.v                    ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1  ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2  ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2 ; C:/Users/einik/Desktop/take26/camera2/camera/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_D5M|I2C_CCD_Config:u8|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; RAW2RGB:u4|mCCD_R[7]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[4]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[6]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[3]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[5]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[2]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[7]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[6]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[5]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[4]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[7]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[4]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[6]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[3]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[5]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[2]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[2]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[8]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[8]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[8]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[3]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[9]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[9]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[9]                                ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[10]                               ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[10]                               ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[10]                               ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_R[11]                               ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_B[11]                               ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[11]                               ; VCC                 ; yes                    ;
; RAW2RGB:u4|mCCD_G[12]                               ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 31  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; Sdram_Control_4Port:u7|mDATAOUT[0..5,10,15]    ; Lost fanout                            ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[8]          ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[0..7]       ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[8]          ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rWR2_LENGTH[0..7]       ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[8]          ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD1_LENGTH[0..7]       ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[8]          ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|rRD2_LENGTH[0..7]       ; Stuck at GND due to stuck port data_in ;
; Sdram_Control_4Port:u7|command:command1|CKE    ; Stuck at VCC due to stuck port data_in ;
; Sdram_Control_4Port:u7|CKE                     ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                ; Stuck at GND due to stuck port data_in ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]            ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                ; Stuck at GND due to stuck port data_in ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                ; Stuck at GND due to stuck port data_in ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]     ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]     ; Stuck at GND due to stuck port data_in ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29] ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]     ; Stuck at GND due to stuck port data_in ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]     ; Stuck at VCC due to stuck port data_in ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]     ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[18][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[18][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[18][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[18][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[18][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[18][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[19][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[19][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[19][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[19][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[19][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[19][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[20][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[20][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[20][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[20][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[20][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[20][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[21][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[21][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[21][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[21][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[21][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[21][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[22][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[22][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[22][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[22][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[22][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[22][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[23][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[23][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[23][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[23][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[23][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[23][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[24][30]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[24][29]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[24][28]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[24][27]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[24][26]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|HM[24][25]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[0][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[0][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[1][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[1][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[2][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[2][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[3][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[3][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[4][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[4][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[5][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[5][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[6][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[6][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[7][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[7][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[8][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[8][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[9][11]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[9][10]                ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[10][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[10][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[11][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[11][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[12][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[12][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[13][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[13][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[14][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[14][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[15][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[15][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[16][11]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[16][10]               ; Stuck at GND due to stuck port data_in ;
; RAW2RGB:u4|entropy:u2|TA[17][11]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1255       ;                                        ;
+------------------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; RAW2RGB:u4|entropy:u2|t4[10]                ; Stuck at GND              ; RAW2RGB:u4|entropy:u2|Hmatrix[0][4][10], RAW2RGB:u4|entropy:u2|Hmatrix[1][4][10], ;
;                                             ; due to stuck port data_in ; RAW2RGB:u4|entropy:u2|Hmatrix[2][4][10], RAW2RGB:u4|entropy:u2|Hmatrix[3][4][10], ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|Hmatrix[4][4][10], RAW2RGB:u4|entropy:u2|HM[24][24],        ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[21][24], RAW2RGB:u4|entropy:u2|HM[20][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[23][24], RAW2RGB:u4|entropy:u2|HM[22][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[17][24], RAW2RGB:u4|entropy:u2|HM[16][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[19][24], RAW2RGB:u4|entropy:u2|HM[18][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[13][24], RAW2RGB:u4|entropy:u2|HM[12][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[15][24], RAW2RGB:u4|entropy:u2|HM[14][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[9][24], RAW2RGB:u4|entropy:u2|HM[8][24],                 ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[11][24], RAW2RGB:u4|entropy:u2|HM[10][24],               ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[5][24], RAW2RGB:u4|entropy:u2|HM[4][24],                 ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[7][24], RAW2RGB:u4|entropy:u2|HM[6][24],                 ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[3][24], RAW2RGB:u4|entropy:u2|HM[2][24],                 ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|HM[1][24], RAW2RGB:u4|entropy:u2|HM[0][24]                  ;
; RAW2RGB:u4|entropy:u2|t0[10]                ; Stuck at GND              ; RAW2RGB:u4|entropy:u2|Hmatrix[0][0][10], RAW2RGB:u4|entropy:u2|Hmatrix[1][0][10], ;
;                                             ; due to stuck port data_in ; RAW2RGB:u4|entropy:u2|Hmatrix[2][0][10], RAW2RGB:u4|entropy:u2|Hmatrix[3][0][10], ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|Hmatrix[4][0][10]                                           ;
; RAW2RGB:u4|entropy:u2|t1[10]                ; Stuck at GND              ; RAW2RGB:u4|entropy:u2|Hmatrix[0][1][10], RAW2RGB:u4|entropy:u2|Hmatrix[1][1][10], ;
;                                             ; due to stuck port data_in ; RAW2RGB:u4|entropy:u2|Hmatrix[2][1][10], RAW2RGB:u4|entropy:u2|Hmatrix[3][1][10], ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|Hmatrix[4][1][10]                                           ;
; RAW2RGB:u4|entropy:u2|t2[10]                ; Stuck at GND              ; RAW2RGB:u4|entropy:u2|Hmatrix[0][2][10], RAW2RGB:u4|entropy:u2|Hmatrix[1][2][10], ;
;                                             ; due to stuck port data_in ; RAW2RGB:u4|entropy:u2|Hmatrix[2][2][10], RAW2RGB:u4|entropy:u2|Hmatrix[3][2][10], ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|Hmatrix[4][2][10]                                           ;
; RAW2RGB:u4|entropy:u2|t3[10]                ; Stuck at GND              ; RAW2RGB:u4|entropy:u2|Hmatrix[0][3][10], RAW2RGB:u4|entropy:u2|Hmatrix[1][3][10], ;
;                                             ; due to stuck port data_in ; RAW2RGB:u4|entropy:u2|Hmatrix[2][3][10], RAW2RGB:u4|entropy:u2|Hmatrix[3][3][10], ;
;                                             ;                           ; RAW2RGB:u4|entropy:u2|Hmatrix[4][3][10]                                           ;
; Sdram_Control_4Port:u7|rWR1_LENGTH[8]       ; Stuck at VCC              ; Sdram_Control_4Port:u7|mLENGTH[7], Sdram_Control_4Port:u7|mADDR[7],               ;
;                                             ; due to stuck port data_in ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[7],                       ;
;                                             ;                           ; Sdram_Control_4Port:u7|mLENGTH[8]                                                 ;
; Sdram_Control_4Port:u7|command:command1|CKE ; Stuck at VCC              ; Sdram_Control_4Port:u7|CKE                                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[31]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[30]             ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[29]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[28]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[27]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[26]             ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[25]             ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[24]             ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                        ;
;                                             ; due to stuck port data_in ;                                                                                   ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4318  ;
; Number of registers using Synchronous Clear  ; 175   ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 626   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2606  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                      ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                       ; 4       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[3]                                                                                                 ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[5]                                                                                                 ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[7]                                                                                                 ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[9]                                                                                                 ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[10]                                                                                                ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[11]                                                                                                ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[12]                                                                                                ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[14]                                                                                                ; 2       ;
; TopEntity:u9|mac_register:dffIEEE|Delay[15]                                                                                                ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                    ; 6       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                          ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                          ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                          ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                          ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                   ; 4       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                          ; 20      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                          ; 18      ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[5][31]                                                                                                    ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[2][31]                                                                                                    ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[15][31]                                                                                                   ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[14][31]                                                                                                   ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[0][31]                                                                                                    ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[13][31]                                                                                                   ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[1][31]                                                                                                    ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[3][31]                                                                                                    ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[4][31]                                                                                                    ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[12][31]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[6][31]                                                                                                    ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[9][31]                                                                                                    ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[11][31]                                                                                                   ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[10][31]                                                                                                   ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[8][31]                                                                                                    ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|imgArray[7][31]                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; 5       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[5][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[2][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[15][31]                                                                                                 ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[14][31]                                                                                                 ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[0][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[13][31]                                                                                                 ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[1][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[3][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[4][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[12][31]                                                                                                 ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[6][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[9][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[11][31]                                                                                                 ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[10][31]                                                                                                 ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[8][31]                                                                                                  ; 2       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[7][31]                                                                                                  ; 2       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; RAW2RGB:u4|entropy:u2|HM[24][0]                                                                                                            ; 20      ;
; RAW2RGB:u4|entropy:u2|HM[0][31]                                                                                                            ; 28      ;
; RAW2RGB:u4|entropy:u2|HM[21][0]                                                                                                            ; 20      ;
; RAW2RGB:u4|entropy:u2|HM[20][0]                                                                                                            ; 20      ;
; RAW2RGB:u4|entropy:u2|HM[23][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[22][0]                                                                                                            ; 20      ;
; RAW2RGB:u4|entropy:u2|HM[17][0]                                                                                                            ; 21      ;
; RAW2RGB:u4|entropy:u2|HM[16][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[19][0]                                                                                                            ; 20      ;
; RAW2RGB:u4|entropy:u2|HM[18][0]                                                                                                            ; 20      ;
; RAW2RGB:u4|entropy:u2|HM[13][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[12][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[15][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[14][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[9][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[8][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[11][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[10][0]                                                                                                            ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[5][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[4][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[7][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[6][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[3][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[2][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[1][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|entropy:u2|HM[0][0]                                                                                                             ; 22      ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[5][0]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[2][0]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[15][0]                                                                                                  ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[14][0]                                                                                                  ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[0][0]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[13][0]                                                                                                  ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[1][0]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[3][0]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[4][0]                                                                                                   ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[12][0]                                                                                                  ; 1       ;
; RAW2RGB:u4|HISTOGRAM:u1|countArray[6][0]                                                                                                   ; 1       ;
; Total number of inverted registers = 165*                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1|SA[1]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Ifetch:IFE|PCDFF[7]                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1|command_done                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|entropy:u2|EntOutSig[3]                                                                      ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF1|q[29]                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[31][30]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[30][3]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[29][23]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[28][6]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[27][15]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[26][10]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[25][21]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[24][25]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[23][1]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[22][22]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[21][31]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[20][9]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[19][20]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[18][21]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[17][4]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[16][4]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[15][4]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[14][15]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[13][8]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[12][30]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[11][3]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[10][29]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[9][4]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[8][18]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[7][27]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[6][5]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[5][1]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[4][2]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[3][6]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[2][2]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[1][28]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|register_array[0][6]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|senosr_exposure[14]                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_D5M|CCD_Capture:u3|X_Cont[15]                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_D5M|CCD_Capture:u3|Y_Cont[6]                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[0][1]                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[15][17]                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[14][16]                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[13][1]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[12][10]                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[11][6]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[10][10]                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[9][14]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[7][29]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[6][7]                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[5][12]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[4][20]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[3][15]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[2][24]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[1][24]                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[8][10]                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|mADDR[16]                                                                        ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|mI2C_DATA[3]                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|CMD[1]                                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|RD_MASK[0]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|mWR                                                                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_D5M|Sdram_Control_4Port:u7|ST[3]                                                                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3|q[65]                                                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3|q[43]                                                            ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3|q[53]                                                            ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3|q[57]                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3|q[60]                                                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE1_D5M|TopEntity:u9|MIPS:mps|DFF_Register:DF3|q[61]                                                            ;
; 25:1               ; 4 bits    ; 64 LEs        ; 60 LEs               ; 4 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|entropy:u2|t3[2]                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|entropy:u2|t0[1]                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|entropy:u2|t1[1]                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|entropy:u2|t2[4]                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 64 LEs               ; 4 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|entropy:u2|t4[3]                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_D5M|I2C_CCD_Config:u8|senosr_exposure[8]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[0][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[15][31]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[14][31]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[13][31]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[12][31]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[11][31]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[10][0]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[9][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[7][0]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[6][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[5][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[4][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[3][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[2][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[1][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_D5M|RAW2RGB:u4|HISTOGRAM:u1|countArray[8][31]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_D5M|I2C_CCD_Config:u8|Mux12                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE1_D5M|RAW2RGB:u4|mCCD_G[11]                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|RAW2RGB:u4|mCCD_B[2]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; No         ; |DE1_D5M|RAW2RGB:u4|Mux17                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|WriteDataE[26]                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|Ainput[31]                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Ifetch:IFE|Mem_Addr[0]                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu|ShiftRight0 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|Mux22                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |DE1_D5M|TopEntity:u9|MIPS:mps|Idecode:ID|Mux58                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory|altsyncram_rnp3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory|altsyncram_9rr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory ;
+------------------------------------+------------------------------------+----------------------------+
; Parameter Name                     ; Value                              ; Type                       ;
+------------------------------------+------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                ; Untyped                    ;
; WIDTH_A                            ; 32                                 ; Signed Integer             ;
; WIDTHAD_A                          ; 8                                  ; Signed Integer             ;
; NUMWORDS_A                         ; 0                                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                    ;
; WIDTH_B                            ; 1                                  ; Signed Integer             ;
; WIDTHAD_B                          ; 1                                  ; Signed Integer             ;
; NUMWORDS_B                         ; 0                                  ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                    ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                    ;
; INIT_FILE                          ; C:/Users/einik/Desktop/program.hex ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                  ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone II                         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_rnp3                    ; Untyped                    ;
+------------------------------------+------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 42    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 120   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; n              ; 13    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF3 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 72    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory ;
+------------------------------------+------------------------------------+-----------------------------+
; Parameter Name                     ; Value                              ; Type                        ;
+------------------------------------+------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                     ;
; WIDTH_A                            ; 32                                 ; Signed Integer              ;
; WIDTHAD_A                          ; 8                                  ; Signed Integer              ;
; NUMWORDS_A                         ; 0                                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                     ;
; WIDTH_B                            ; 1                                  ; Signed Integer              ;
; WIDTHAD_B                          ; 1                                  ; Signed Integer              ;
; NUMWORDS_B                         ; 0                                  ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                     ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                     ;
; INIT_FILE                          ; C:/Users/einik/Desktop/program.hex ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                  ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone II                         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_9rr3                    ; Untyped                     ;
+------------------------------------+------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|MIPS:mps|DFF_Register:DF4 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 71    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TopEntity:u9|mac_register:dffIEEE ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_ikn ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                           ;
+----------------+----------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                        ;
; NUMBER_OF_TAPS ; 5              ; Signed Integer                                                                                 ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                                 ;
; WIDTH          ; 12             ; Signed Integer                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                        ;
; CBXI_PARAMETER ; shift_taps_pkv ; Untyped                                                                                        ;
+----------------+----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                   ;
+------------------------------------------------+------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24         ; Untyped                                                ;
; LPM_WIDTHB                                     ; 24         ; Untyped                                                ;
; LPM_WIDTHP                                     ; 48         ; Untyped                                                ;
; LPM_WIDTHR                                     ; 48         ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                ;
; LATENCY                                        ; 0          ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_p8t   ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                ;
+------------------------------------------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------------+
; Parameter Name                                 ; Value      ; Type                      ;
+------------------------------------------------+------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 13         ; Untyped                   ;
; LPM_WIDTHB                                     ; 12         ; Untyped                   ;
; LPM_WIDTHP                                     ; 25         ; Untyped                   ;
; LPM_WIDTHR                                     ; 25         ; Untyped                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                   ;
; LATENCY                                        ; 0          ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                   ;
; USE_EAB                                        ; OFF        ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                   ;
+------------------------------------------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 0                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 0                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                              ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                   ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                     ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                   ;
;     -- TAP_DISTANCE        ; 1280                                                                                ;
;     -- WIDTH               ; 12                                                                                  ;
; Entity Instance            ; RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 5                                                                                   ;
;     -- TAP_DISTANCE        ; 1280                                                                                ;
;     -- WIDTH               ; 12                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                              ;
+---------------------------------------+---------------------------------------------------------------------+
; Name                                  ; Value                                                               ;
+---------------------------------------+---------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                   ;
; Entity Instance                       ; TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                  ;
;     -- LPM_WIDTHB                     ; 24                                                                  ;
;     -- LPM_WIDTHP                     ; 48                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0                              ;
;     -- LPM_WIDTHA                     ; 13                                                                  ;
;     -- LPM_WIDTHB                     ; 12                                                                  ;
;     -- LPM_WIDTHP                     ; 25                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                 ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
+---------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8"                                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iUART_CTRL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u5"          ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; oSEG4 ; Output ; Info     ; Explicitly unconnected ;
; oSEG5 ; Output ; Info     ; Explicitly unconnected ;
; oSEG6 ; Output ; Info     ; Explicitly unconnected ;
; oSEG7 ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|entropy:u2" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; ix[31..11] ; Input ; Info     ; Stuck at GND      ;
; iy[31..11] ; Input ; Info     ; Stuck at GND      ;
+------------+-------+----------+-------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|HISTOGRAM:u1" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; ix[31..11] ; Input ; Info     ; Stuck at GND        ;
; iy[31..11] ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                              ;
+--------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                  ;
+--------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; ored[1..0]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ogreen[1..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oblue[1..0]  ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ix_cont      ; Input  ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 11 elements in the same dimension ;
; iy_cont      ; Input  ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 11 elements in the same dimension ;
+--------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_R[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_G[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_B[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_SYNC    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_BLANK   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_CLOCK   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|mac_register:dffIEEE" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps|DFF_Register:DF4" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps|DFF_Register:DF3" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fout[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder2_uu"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a        ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum1[25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carryin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps|DFF_Register:DF2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9|MIPS:mps"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pc              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_result_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data_1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data_2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_data_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; branch_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regwrite_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopEntity:u9"                                                                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inter ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Jun 20 11:05:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_D5M -c DE1_D5M
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file kobi_line.vhd
    Info (12022): Found design unit 1: kobi_line-SYN
    Info (12023): Found entity 1: kobi_line
Info (12021): Found 2 design units, including 1 entities, in source file v/xor_gate.vhd
    Info (12022): Found design unit 1: xor_gate-rtl
    Info (12023): Found entity 1: xor_gate
Info (12021): Found 2 design units, including 1 entities, in source file v/topentity.vhd
    Info (12022): Found design unit 1: TopEntity-rtl
    Info (12023): Found entity 1: TopEntity
Info (12021): Found 2 design units, including 1 entities, in source file v/swap.vhd
    Info (12022): Found design unit 1: swap-rtl
    Info (12023): Found entity 1: swap
Info (12021): Found 2 design units, including 1 entities, in source file v/sub_and_bias.vhd
    Info (12022): Found design unit 1: Sub_and_bias-rt
    Info (12023): Found entity 1: Sub_and_bias
Info (12021): Found 2 design units, including 1 entities, in source file v/signtag.vhd
    Info (12022): Found design unit 1: signTag-rtl
    Info (12023): Found entity 1: signTag
Info (12021): Found 2 design units, including 1 entities, in source file v/sign_computation.vhd
    Info (12022): Found design unit 1: Sign_computation-rt
    Info (12023): Found entity 1: Sign_computation
Info (12021): Found 2 design units, including 1 entities, in source file v/seven_sig_selector.vhd
    Info (12022): Found design unit 1: Seven_Sig_Selector-rtl
    Info (12023): Found entity 1: Seven_Sig_Selector
Info (12021): Found 2 design units, including 1 entities, in source file v/seven_segment_converter.vhd
    Info (12022): Found design unit 1: Seven_Segment_converter-rtl
    Info (12023): Found entity 1: Seven_Segment_converter
Info (12021): Found 2 design units, including 1 entities, in source file v/select_exp.vhd
    Info (12022): Found design unit 1: Select_exp-rt
    Info (12023): Found entity 1: Select_exp
Info (12021): Found 2 design units, including 1 entities, in source file v/second_swap.vhd
    Info (12022): Found design unit 1: Second_Swap-rtl
    Info (12023): Found entity 1: Second_Swap
Info (12021): Found 2 design units, including 1 entities, in source file v/or_gate.vhd
    Info (12022): Found design unit 1: or_gate-rtl
    Info (12023): Found entity 1: or_gate
Info (12021): Found 2 design units, including 1 entities, in source file v/nandr.vhd
    Info (12022): Found design unit 1: NandR-rtl
    Info (12023): Found entity 1: NandR
Info (12021): Found 2 design units, including 1 entities, in source file v/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 1 entities, in source file v/mac_register.vhd
    Info (12022): Found design unit 1: mac_register-rtl
    Info (12023): Found entity 1: mac_register
Info (12021): Found 2 design units, including 1 entities, in source file v/lead_zeros.vhd
    Info (12022): Found design unit 1: Lead_zeros_counter-rt
    Info (12023): Found entity 1: Lead_zeros_counter
Info (12021): Found 2 design units, including 1 entities, in source file v/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior
    Info (12023): Found entity 1: Ifetch
Info (12021): Found 2 design units, including 1 entities, in source file v/ieee_selector.vhd
    Info (12022): Found design unit 1: IEEE_Selector-behaveural
    Info (12023): Found entity 1: IEEE_Selector
Info (12021): Found 2 design units, including 1 entities, in source file v/ieee_mult.vhd
    Info (12022): Found design unit 1: IEEE_Mult-rtl
    Info (12023): Found entity 1: IEEE_Mult
Info (12021): Found 2 design units, including 1 entities, in source file v/ieee_adder.vhd
    Info (12022): Found design unit 1: IEEE_Adder-rt
    Info (12023): Found entity 1: IEEE_Adder
Info (12021): Found 2 design units, including 1 entities, in source file v/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior
    Info (12023): Found entity 1: Idecode
Info (12021): Found 2 design units, including 1 entities, in source file v/hazard_unit.vhd
    Info (12022): Found design unit 1: Hazard_Unit-BEHAVIORAL
    Info (12023): Found entity 1: Hazard_Unit
Info (12021): Found 2 design units, including 1 entities, in source file v/fulladder.vhd
    Info (12022): Found design unit 1: full_adder-structural
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file v/exp_sub.vhd
    Info (12022): Found design unit 1: exp_sub-rt
    Info (12023): Found entity 1: exp_sub
Info (12021): Found 2 design units, including 1 entities, in source file v/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior
    Info (12023): Found entity 1: Execute
Info (12021): Found 2 design units, including 1 entities, in source file v/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior
    Info (12023): Found entity 1: dmemory
Info (12021): Found 2 design units, including 1 entities, in source file v/dff_register.vhd
    Info (12022): Found design unit 1: DFF_Register-rtl
    Info (12023): Found entity 1: DFF_Register
Info (12021): Found 2 design units, including 1 entities, in source file v/control.vhd
    Info (12022): Found design unit 1: control-behavior
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file v/and_gate.vhd
    Info (12022): Found design unit 1: and_gate-rtl
    Info (12023): Found entity 1: and_gate
Info (12021): Found 2 design units, including 1 entities, in source file v/aligment_shifter.vhd
    Info (12022): Found design unit 1: Aligment_Shifter-rtl
    Info (12023): Found entity 1: Aligment_Shifter
Info (12021): Found 2 design units, including 1 entities, in source file v/adder.vhd
    Info (12022): Found design unit 1: adder-str
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file v/histogram.vhd
    Info (12022): Found design unit 1: HISTOGRAM-behv
    Info (12023): Found entity 1: HISTOGRAM
Info (12021): Found 2 design units, including 1 entities, in source file v/raw2rgb.vhd
    Info (12022): Found design unit 1: RAW2RGB-behv
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Warning (12019): Can't analyze file -- file V/async_receiver.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file V/uart_crtl.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de1_d5m.v
    Info (12023): Found entity 1: DE1_D5M
Info (12021): Found 2 design units, including 1 entities, in source file v/entropy.vhd
    Info (12022): Found design unit 1: entropy-behv
    Info (12023): Found entity 1: entropy
Warning (10236): Verilog HDL Implicit Net warning at DE1_D5M.v(276): created implicit net for "VGA_CLK"
Info (12127): Elaborating entity "DE1_D5M" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_D5M.v(276): object "VGA_CLK" assigned a value but never read
Critical Warning (10169): Verilog HDL warning at DE1_D5M.v(194): the port and data declarations for array port "VGA_R" do not specify the same range for each dimension
Warning (10359): HDL warning at DE1_D5M.v(243): see declaration for object "VGA_R"
Critical Warning (10169): Verilog HDL warning at DE1_D5M.v(195): the port and data declarations for array port "VGA_G" do not specify the same range for each dimension
Warning (10359): HDL warning at DE1_D5M.v(244): see declaration for object "VGA_G"
Critical Warning (10169): Verilog HDL warning at DE1_D5M.v(196): the port and data declarations for array port "VGA_B" do not specify the same range for each dimension
Warning (10359): HDL warning at DE1_D5M.v(245): see declaration for object "VGA_B"
Warning (10230): Verilog HDL assignment warning at DE1_D5M.v(273): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at DE1_D5M.v(278): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "FL_ADDR" at DE1_D5M.v(162) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE1_D5M.v(169) has no driver
Warning (10034): Output port "FL_WE_N" at DE1_D5M.v(163) has no driver
Warning (10034): Output port "FL_RST_N" at DE1_D5M.v(164) has no driver
Warning (10034): Output port "FL_OE_N" at DE1_D5M.v(165) has no driver
Warning (10034): Output port "FL_CE_N" at DE1_D5M.v(166) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE1_D5M.v(170) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE1_D5M.v(171) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE1_D5M.v(172) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE1_D5M.v(173) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE1_D5M.v(174) has no driver
Warning (10034): Output port "SD_CLK" at DE1_D5M.v(179) has no driver
Warning (10034): Output port "TDO" at DE1_D5M.v(190) has no driver
Warning (10034): Output port "I2C_SCLK" at DE1_D5M.v(182) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE1_D5M.v(201) has no driver
Warning (10034): Output port "AUD_XCK" at DE1_D5M.v(203) has no driver
Info (12128): Elaborating entity "TopEntity" for hierarchy "TopEntity:u9"
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(65): object "PC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(66): object "ALU_result_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(66): object "read_data_1_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(66): object "read_data_2_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(66): object "write_data_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(67): object "Branch_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(67): object "Zero_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TopEntity.vhd(67): object "Regwrite_out" assigned a value but never read
Info (12128): Elaborating entity "MIPS" for hierarchy "TopEntity:u9|MIPS:mps"
Info (12128): Elaborating entity "Ifetch" for hierarchy "TopEntity:u9|MIPS:mps|Ifetch:IFE"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory"
Info (12130): Elaborated megafunction instantiation "TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory"
Info (12133): Instantiated megafunction "TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:/Users/einik/Desktop/program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rnp3.tdf
    Info (12023): Found entity 1: altsyncram_rnp3
Info (12128): Elaborating entity "altsyncram_rnp3" for hierarchy "TopEntity:u9|MIPS:mps|Ifetch:IFE|altsyncram:inst_memory|altsyncram_rnp3:auto_generated"
Warning (113007): Byte addressed memory initialization file "program.hex" was read in the word-addressed format
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (9) in the Memory Initialization File "C:/Users/einik/Desktop/program.hex" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "DFF_Register" for hierarchy "TopEntity:u9|MIPS:mps|DFF_Register:DF1"
Info (12128): Elaborating entity "Idecode" for hierarchy "TopEntity:u9|MIPS:mps|Idecode:ID"
Info (12128): Elaborating entity "control" for hierarchy "TopEntity:u9|MIPS:mps|control:CTL"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "TopEntity:u9|MIPS:mps|DFF_Register:DF2"
Info (12128): Elaborating entity "Execute" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE"
Warning (10492): VHDL Process Statement warning at EXECUTE.VHD(129): signal "SLT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "IEEE_Adder" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD"
Info (12128): Elaborating entity "exp_sub" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|exp_sub:exp_sub_uu"
Info (12128): Elaborating entity "swap" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|swap:swap_uu"
Info (12128): Elaborating entity "Aligment_Shifter" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Aligment_Shifter:Alignment_shifter_uu"
Info (12128): Elaborating entity "Second_Swap" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Second_Swap:swap2_uu"
Info (12128): Elaborating entity "Sign_computation" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Sign_computation:Sign_computation_uu"
Info (12128): Elaborating entity "adder" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu"
Info (12128): Elaborating entity "xor_gate" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|xor_gate:\Array_Of_Xor:0:xor_gatej"
Info (12128): Elaborating entity "full_adder" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi"
Info (12128): Elaborating entity "and_gate" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|and_gate:and0"
Info (12128): Elaborating entity "or_gate" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|adder:adder_uu|full_adder:\Array_Of_FAs:0:full_adderi|or_gate:or0"
Info (12128): Elaborating entity "signTag" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|signTag:signTag_uu"
Info (12128): Elaborating entity "Select_exp" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Select_exp:Select_exp_uu"
Info (12128): Elaborating entity "Lead_zeros_counter" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Lead_zeros_counter:Lead_zeros_counter_uu"
Info (12128): Elaborating entity "NandR" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|NandR:NandR_uu"
Info (12128): Elaborating entity "Sub_and_bias" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Adder:IEEE_ADD|Sub_and_bias:Sub_and_bias_uu"
Info (12128): Elaborating entity "IEEE_Mult" for hierarchy "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "TopEntity:u9|MIPS:mps|DFF_Register:DF3"
Info (12128): Elaborating entity "dmemory" for hierarchy "TopEntity:u9|MIPS:mps|dmemory:MEM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory"
Info (12130): Elaborated megafunction instantiation "TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory"
Info (12133): Instantiated megafunction "TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:/Users/einik/Desktop/program.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "0"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rr3.tdf
    Info (12023): Found entity 1: altsyncram_9rr3
Info (12128): Elaborating entity "altsyncram_9rr3" for hierarchy "TopEntity:u9|MIPS:mps|dmemory:MEM|altsyncram:data_memory|altsyncram_9rr3:auto_generated"
Info (12128): Elaborating entity "DFF_Register" for hierarchy "TopEntity:u9|MIPS:mps|DFF_Register:DF4"
Info (12128): Elaborating entity "Hazard_Unit" for hierarchy "TopEntity:u9|MIPS:mps|Hazard_Unit:HU"
Info (12128): Elaborating entity "mac_register" for hierarchy "TopEntity:u9|mac_register:dffIEEE"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(47): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(50): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(53): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(94): signal "Switches" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(95): signal "mCCD_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(96): signal "mCCD_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(97): signal "mCCD_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(98): signal "garyscale" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(99): signal "garyscale" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(100): signal "garyscale" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(101): signal "HistOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(102): signal "HistOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(103): signal "HistOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(104): signal "EntOutSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(105): signal "EntOutSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(106): signal "EntOutSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(107): signal "mCCD_R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(108): signal "mCCD_G" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(109): signal "mCCD_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(125): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(126): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(127): signal "iY_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(127): signal "iX_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(130): signal "iDVAL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(132): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(133): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(134): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(134): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(135): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(136): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(137): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(138): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(138): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(139): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(140): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(141): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(142): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(142): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(143): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(144): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(145): signal "mDATAd_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(146): signal "mDATAd_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(146): signal "mDATA_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at RAW2RGB.vhd(147): signal "mDATA_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at RAW2RGB.vhd(115): inferring latch(es) for signal or variable "mCCD_R", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAW2RGB.vhd(115): inferring latch(es) for signal or variable "mCCD_G", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at RAW2RGB.vhd(115): inferring latch(es) for signal or variable "mCCD_B", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mCCD_B[0]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[1]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[2]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[3]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[4]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[5]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[6]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[7]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[8]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[9]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[10]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_B[11]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[1]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[2]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[3]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[4]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[5]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[6]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[7]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[8]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[9]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[10]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[11]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_G[12]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[0]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[1]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[2]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[3]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[4]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[5]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[6]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[7]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[8]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[9]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[10]" at RAW2RGB.vhd(115)
Info (10041): Inferred latch for "mCCD_R[11]" at RAW2RGB.vhd(115)
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf
    Info (12023): Found entity 1: shift_taps_ikn
Info (12128): Elaborating entity "shift_taps_ikn" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf
    Info (12023): Found entity 1: altsyncram_cm81
Info (12128): Elaborating entity "altsyncram_cm81" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf
    Info (12023): Found entity 1: cntr_3rf
Info (12128): Elaborating entity "cntr_3rf" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info (12023): Found entity 1: cmpr_mdc
Info (12128): Elaborating entity "cmpr_mdc" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5"
Info (12128): Elaborating entity "HISTOGRAM" for hierarchy "RAW2RGB:u4|HISTOGRAM:u1"
Warning (10492): VHDL Process Statement warning at HISTOGRAM.vhd(49): signal "iY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "entropy" for hierarchy "RAW2RGB:u4|entropy:u2"
Warning (10036): Verilog HDL or VHDL warning at entropy.vhd(47): object "shiftout1" assigned a value but never read
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Hmatrix" into its bus
Info (12128): Elaborating entity "kobi_line" for hierarchy "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "5"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pkv.tdf
    Info (12023): Found entity 1: shift_taps_pkv
Info (12128): Elaborating entity "shift_taps_pkv" for hierarchy "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ia1.tdf
    Info (12023): Found entity 1: altsyncram_4ia1
Info (12128): Elaborating entity "altsyncram_4ia1" for hierarchy "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf
    Info (12023): Found entity 1: dcfifo_m2o1
Info (12128): Elaborating entity "dcfifo_m2o1" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info (12023): Found entity 1: a_graycounter_egc
Info (12128): Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info (12023): Found entity 1: altsyncram_1l81
Info (12128): Elaborating entity "altsyncram_1l81" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info (12023): Found entity 1: dffpipe_kec
Info (12128): Elaborating entity "dffpipe_kec" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rdb
Info (12128): Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(121): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(155): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(160): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(185): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(235): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[24]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[36]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[48]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[25]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[37]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[49]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[49]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[48]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[37]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[36]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[25]"
        Warning (14320): Synthesized away node "RAW2RGB:u4|entropy:u2|kobi_line:u_line_Buffer|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pkv:auto_generated|altsyncram_4ia1:altsyncram2|q_b[24]"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "RAW2RGB:u4|HISTOGRAM:u1|Mult0"
Info (12130): Elaborated megafunction instantiation "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TopEntity:u9|MIPS:mps|Execute:EXE|IEEE_Mult:IEEE_MUL|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf
    Info (12023): Found entity 1: mult_p8t
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf
    Info (12023): Found entity 1: add_sub_ufh
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_45h.tdf
    Info (12023): Found entity 1: add_sub_45h
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pfh.tdf
    Info (12023): Found entity 1: add_sub_pfh
Info (12131): Elaborated megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "RAW2RGB:u4|HISTOGRAM:u1|lpm_mult:Mult0"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 153 buffer(s)
    Info (13019): Ignored 153 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "SD_DAT" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[19]" is fed by VCC
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[16]~synth"
    Warning (13010): Node "GPIO_1[17]~synth"
    Warning (13010): Node "GPIO_1[19]~synth"
    Warning (13010): Node "GPIO_1[24]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
Info (17049): 51 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[0]"
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 19115 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 119 bidirectional pins
    Info (21061): Implemented 18620 logic cells
    Info (21064): Implemented 186 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 358 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Wed Jun 20 11:06:26 2018
    Info: Elapsed time: 00:01:25
    Info: Total CPU time (on all processors): 00:01:20


