<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p219" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_219{left:96px;bottom:1124px;letter-spacing:0.15px;}
#t2_219{left:588px;bottom:1130px;}
#t3_219{left:588px;bottom:1124px;letter-spacing:0.13px;}
#t4_219{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_219{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_219{left:138px;bottom:1069px;letter-spacing:0.02px;word-spacing:0.11px;}
#t7_219{left:138px;bottom:1043px;letter-spacing:0.11px;word-spacing:1.83px;}
#t8_219{left:378px;bottom:1043px;letter-spacing:0.09px;}
#t9_219{left:515px;bottom:1043px;letter-spacing:0.11px;word-spacing:1.82px;}
#ta_219{left:138px;bottom:1025px;letter-spacing:0.11px;word-spacing:0.01px;}
#tb_219{left:138px;bottom:999px;letter-spacing:0.11px;word-spacing:0.67px;}
#tc_219{left:138px;bottom:981px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_219{left:138px;bottom:955px;letter-spacing:0.11px;word-spacing:0.52px;}
#te_219{left:444px;bottom:955px;letter-spacing:0.11px;word-spacing:0.54px;}
#tf_219{left:138px;bottom:936px;letter-spacing:0.11px;}
#tg_219{left:138px;bottom:910px;letter-spacing:0.11px;word-spacing:1.79px;}
#th_219{left:138px;bottom:892px;letter-spacing:0.1px;word-spacing:-0.32px;}
#ti_219{left:138px;bottom:874px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tj_219{left:648px;bottom:874px;letter-spacing:0.09px;}
#tk_219{left:138px;bottom:848px;letter-spacing:0.11px;word-spacing:0.6px;}
#tl_219{left:724px;bottom:848px;letter-spacing:0.12px;}
#tm_219{left:740px;bottom:848px;letter-spacing:0.11px;word-spacing:0.57px;}
#tn_219{left:138px;bottom:829px;letter-spacing:0.11px;word-spacing:0.13px;}
#to_219{left:138px;bottom:811px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tp_219{left:137px;bottom:793px;letter-spacing:0.1px;}
#tq_219{left:137px;bottom:767px;letter-spacing:0.12px;word-spacing:0.68px;}
#tr_219{left:137px;bottom:748px;letter-spacing:0.1px;}
#ts_219{left:137px;bottom:715px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tt_219{left:137px;bottom:689px;letter-spacing:0.11px;word-spacing:0.01px;}
#tu_219{left:516px;bottom:689px;letter-spacing:0.1px;word-spacing:0.05px;}
#tv_219{left:137px;bottom:663px;letter-spacing:0.1px;word-spacing:-0.26px;}
#tw_219{left:137px;bottom:644px;letter-spacing:0.11px;word-spacing:0.03px;}
#tx_219{left:137px;bottom:618px;letter-spacing:0.08px;word-spacing:-0.31px;}
#ty_219{left:637px;bottom:618px;letter-spacing:-0.45px;}
#tz_219{left:653px;bottom:618px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t10_219{left:137px;bottom:600px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t11_219{left:137px;bottom:582px;letter-spacing:0.11px;word-spacing:0.03px;}
#t12_219{left:137px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t13_219{left:137px;bottom:530px;letter-spacing:0.11px;}
#t14_219{left:137px;bottom:496px;letter-spacing:0.13px;}
#t15_219{left:165px;bottom:472px;letter-spacing:-0.15px;}
#t16_219{left:193px;bottom:472px;letter-spacing:-0.15px;}
#t17_219{left:234px;bottom:472px;}
#t18_219{left:254px;bottom:472px;letter-spacing:-0.17px;}
#t19_219{left:165px;bottom:455px;letter-spacing:-0.18px;}
#t1a_219{left:198px;bottom:455px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1b_219{left:289px;bottom:453px;}
#t1c_219{left:317px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1d_219{left:457px;bottom:453px;}
#t1e_219{left:478px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1f_219{left:220px;bottom:438px;letter-spacing:-0.1px;}
#t1g_219{left:245px;bottom:438px;}
#t1h_219{left:265px;bottom:438px;letter-spacing:-0.18px;}
#t1i_219{left:192px;bottom:422px;letter-spacing:-0.18px;}
#t1j_219{left:220px;bottom:405px;letter-spacing:-0.1px;}
#t1k_219{left:245px;bottom:405px;}
#t1l_219{left:265px;bottom:405px;letter-spacing:-0.18px;}
#t1m_219{left:298px;bottom:403px;letter-spacing:-0.01px;}
#t1n_219{left:379px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t1o_219{left:220px;bottom:388px;letter-spacing:-0.15px;}
#t1p_219{left:286px;bottom:388px;}
#t1q_219{left:306px;bottom:388px;letter-spacing:-0.15px;}
#t1r_219{left:339px;bottom:386px;}
#t1s_219{left:193px;bottom:371px;letter-spacing:-0.17px;}
#t1t_219{left:193px;bottom:354px;letter-spacing:-0.16px;}
#t1u_219{left:138px;bottom:321px;letter-spacing:0.11px;}
#t1v_219{left:138px;bottom:295px;letter-spacing:0.15px;}
#t1w_219{left:138px;bottom:261px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1x_219{left:138px;bottom:235px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1y_219{left:138px;bottom:217px;letter-spacing:0.11px;word-spacing:0.62px;}
#t1z_219{left:138px;bottom:198px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t20_219{left:138px;bottom:180px;letter-spacing:0.11px;word-spacing:0.73px;}
#t21_219{left:138px;bottom:162px;letter-spacing:0.11px;word-spacing:1.2px;}
#t22_219{left:138px;bottom:143px;letter-spacing:0.11px;word-spacing:0.34px;}
#t23_219{left:138px;bottom:125px;letter-spacing:0.11px;word-spacing:1.53px;}

.s1_219{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_219{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_219{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_219{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_219{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s6_219{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_219{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s8_219{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s9_219{font-size:15px;font-family:Palatino-Bold_10u;color:#000;}
.sa_219{font-size:14px;font-family:Courier-Bold_10q;color:#000;}
.sb_219{font-size:14px;font-family:Courier_10i;color:#000;}
.sc_219{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.sd_219{font-size:11px;font-family:Courier_10i;color:#000;}
.t.v0_219{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts219" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier-Bold_10q;
	src: url("fonts/Courier-Bold_10q.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_10u;
	src: url("fonts/Palatino-Bold_10u.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg219Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg219" style="-webkit-user-select: none;"><object width="935" height="1210" data="219/219.svg" type="image/svg+xml" id="pdf219" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_219" class="t s1_219">JR.HB </span><span id="t2_219" class="t v0_219 s2_219">I</span><span id="t3_219" class="t s3_219">Jump Register with Hazard Barrier </span>
<span id="t4_219" class="t s4_219">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_219" class="t s4_219">209 </span>
<span id="t6_219" class="t s5_219">include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE. </span>
<span id="t7_219" class="t s5_219">Pre-Release 6: Processor operation is </span><span id="t8_219" class="t s6_219">UNPREDICTABLE </span><span id="t9_219" class="t s5_219">if a control transfer instruction (CTI) is placed in the </span>
<span id="ta_219" class="t s5_219">delay slot of a branch or jump. </span>
<span id="tb_219" class="t s5_219">Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 imple- </span>
<span id="tc_219" class="t s5_219">mentations are required to signal a Reserved Instruction exception. </span>
<span id="td_219" class="t s7_219">Restrictions Related to Multiple Instruction Sets: </span><span id="te_219" class="t s5_219">This instruction can change the active instruction set, if more than </span>
<span id="tf_219" class="t s5_219">one instruction set is implemented. </span>
<span id="tg_219" class="t s5_219">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="th_219" class="t s5_219">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="ti_219" class="t s5_219">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="tj_219" class="t s7_219">rs. </span>
<span id="tk_219" class="t s5_219">For processors that do not implement the microMIPS ISA, the effective target address in GPR </span><span id="tl_219" class="t s7_219">rs </span><span id="tm_219" class="t s5_219">must be naturally- </span>
<span id="tn_219" class="t s5_219">aligned. For processors that do not implement the MIPS16 ASE or microMIPS ISA, if either of the two least-signifi- </span>
<span id="to_219" class="t s5_219">cant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruc- </span>
<span id="tp_219" class="t s5_219">tion. </span>
<span id="tq_219" class="t s5_219">For processors that do implement the MIPS16 ASE or microMIPS ISA, if bit 0 is zero and bit 1 is one, an Address </span>
<span id="tr_219" class="t s5_219">Error exception occurs when the jump target is subsequently fetched as an instruction. </span>
<span id="ts_219" class="t s6_219">Availability and Compatibility: </span>
<span id="tt_219" class="t s7_219">Release 6 maps JR and JR.HB to JALR and JALR.HB with rd </span><span id="tu_219" class="t s7_219">= 0: </span>
<span id="tv_219" class="t s8_219">Pre-Release 6, JR.HB and JALR.HB were distinct instructions, both with primary opcode SPECIAL, but with distinct </span>
<span id="tw_219" class="t s8_219">function codes. </span>
<span id="tx_219" class="t s8_219">Release 6: JR.HB is defined to be JALR.HB with the destination register specifier </span><span id="ty_219" class="t s7_219">rd </span><span id="tz_219" class="t s8_219">set to 0. The primary opcode and </span>
<span id="t10_219" class="t s8_219">function field are the same for JR.HB and JALR.HB. The pre-Release 6 instruction encoding for JR.HB is removed in </span>
<span id="t11_219" class="t s8_219">Release 6. </span>
<span id="t12_219" class="t s8_219">Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encod- </span>
<span id="t13_219" class="t s8_219">ings. </span>
<span id="t14_219" class="t s9_219">Operation: </span>
<span id="t15_219" class="t sa_219">I: </span><span id="t16_219" class="t sb_219">temp </span><span id="t17_219" class="t sc_219"> </span><span id="t18_219" class="t sb_219">GPR[rs] </span>
<span id="t19_219" class="t sa_219">I+1:</span><span id="t1a_219" class="t sb_219">if (Config3 </span>
<span id="t1b_219" class="t sd_219">ISA </span>
<span id="t1c_219" class="t sb_219">= 0) and (Config1 </span>
<span id="t1d_219" class="t sd_219">CA </span>
<span id="t1e_219" class="t sb_219">= 0) then </span>
<span id="t1f_219" class="t sb_219">PC </span><span id="t1g_219" class="t sc_219"> </span><span id="t1h_219" class="t sb_219">temp </span>
<span id="t1i_219" class="t sb_219">else </span>
<span id="t1j_219" class="t sb_219">PC </span><span id="t1k_219" class="t sc_219"> </span><span id="t1l_219" class="t sb_219">temp </span>
<span id="t1m_219" class="t sd_219">GPRLEN-1..1 </span>
<span id="t1n_219" class="t sb_219">|| 0 </span>
<span id="t1o_219" class="t sb_219">ISAMode </span><span id="t1p_219" class="t sc_219"> </span><span id="t1q_219" class="t sb_219">temp </span>
<span id="t1r_219" class="t sd_219">0 </span>
<span id="t1s_219" class="t sb_219">endif </span>
<span id="t1t_219" class="t sb_219">ClearHazards() </span>
<span id="t1u_219" class="t s6_219">Exceptions: </span>
<span id="t1v_219" class="t s5_219">None </span>
<span id="t1w_219" class="t s6_219">Programming Notes: </span>
<span id="t1x_219" class="t s5_219">This instruction implements the final step in clearing execution and instruction hazards before execution continues. A </span>
<span id="t1y_219" class="t s5_219">hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or </span>
<span id="t1z_219" class="t s5_219">after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that </span>
<span id="t20_219" class="t s5_219">the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards </span>
<span id="t21_219" class="t s5_219">can only be cleared with a JR.HB, JALR.HB, or ERET instruction. These instructions cause hardware to clear the </span>
<span id="t22_219" class="t s5_219">hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as </span>
<span id="t23_219" class="t s5_219">jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
