static inline void F_1 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_4 )\r\n{\r\nif ( V_2 >= 16 || V_1 >= 16 || V_3 >= 16 ) {\r\nif ( V_4 != 0 )\r\n__asm__ __volatile__("flushw");\r\nelse\r\nF_2 () ;\r\n}\r\n}\r\nstatic unsigned long F_3 ( unsigned int V_5 , struct V_6 * V_7 )\r\n{\r\nunsigned long V_8 ;\r\nif ( V_5 < 16 )\r\nreturn ( ! V_5 ? 0 : V_7 -> V_9 [ V_5 ] ) ;\r\nif ( V_7 -> V_10 & V_11 ) {\r\nstruct V_12 * V_13 ;\r\nV_13 = (struct V_12 * ) ( V_7 -> V_9 [ V_14 ] + V_15 ) ;\r\nV_8 = V_13 -> V_16 [ V_5 - 16 ] ;\r\n} else if ( F_4 ( V_17 ) ) {\r\nstruct V_18 T_1 * V_19 ;\r\nV_19 = (struct V_18 T_1 * ) ( ( unsigned long ) ( ( V_20 ) V_7 -> V_9 [ V_14 ] ) ) ;\r\nF_5 ( V_8 , & V_19 -> V_16 [ V_5 - 16 ] ) ;\r\n} else {\r\nstruct V_12 T_1 * V_13 ;\r\nV_13 = (struct V_12 T_1 * ) ( V_7 -> V_9 [ V_14 ] + V_15 ) ;\r\nF_5 ( V_8 , & V_13 -> V_16 [ V_5 - 16 ] ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic inline unsigned long T_1 * F_6 ( unsigned int V_5 ,\r\nstruct V_6 * V_7 )\r\n{\r\nF_7 ( V_5 < 16 ) ;\r\nF_7 ( V_7 -> V_10 & V_11 ) ;\r\nif ( F_4 ( V_17 ) ) {\r\nstruct V_18 T_1 * V_19 ;\r\nV_19 = (struct V_18 T_1 * ) ( ( unsigned long ) ( ( V_20 ) V_7 -> V_9 [ V_14 ] ) ) ;\r\nreturn ( unsigned long T_1 * ) & V_19 -> V_16 [ V_5 - 16 ] ;\r\n} else {\r\nstruct V_12 T_1 * V_13 ;\r\nV_13 = (struct V_12 T_1 * ) ( V_7 -> V_9 [ V_14 ] + V_15 ) ;\r\nreturn & V_13 -> V_16 [ V_5 - 16 ] ;\r\n}\r\n}\r\nstatic inline unsigned long * F_8 ( unsigned int V_5 ,\r\nstruct V_6 * V_7 )\r\n{\r\nF_7 ( V_5 >= 16 ) ;\r\nF_7 ( V_7 -> V_10 & V_11 ) ;\r\nreturn & V_7 -> V_9 [ V_5 ] ;\r\n}\r\nstatic void F_9 ( struct V_6 * V_7 , unsigned long V_21 , unsigned long V_3 )\r\n{\r\nif ( V_3 < 16 ) {\r\nunsigned long * V_22 = F_8 ( V_3 , V_7 ) ;\r\n* V_22 = V_21 ;\r\n} else {\r\nunsigned long T_1 * V_23 = F_6 ( V_3 , V_7 ) ;\r\nif ( F_4 ( V_17 ) )\r\nF_10 ( ( V_20 ) V_21 , ( V_20 T_1 * ) V_23 ) ;\r\nelse\r\nF_10 ( V_21 , V_23 ) ;\r\n}\r\n}\r\nstatic inline unsigned long F_11 ( struct V_24 * V_25 ,\r\nunsigned int V_26 )\r\n{\r\nV_26 = ( ( ( V_26 & 1 ) << 5 ) |\r\n( V_26 & 0x1e ) ) ;\r\nreturn * ( unsigned long * ) & V_25 -> V_7 [ V_26 ] ;\r\n}\r\nstatic inline unsigned long * F_12 ( struct V_24 * V_25 ,\r\nunsigned int V_26 )\r\n{\r\nV_26 = ( ( ( V_26 & 1 ) << 5 ) |\r\n( V_26 & 0x1e ) ) ;\r\nreturn ( unsigned long * ) & V_25 -> V_7 [ V_26 ] ;\r\n}\r\nstatic inline unsigned int F_13 ( struct V_24 * V_25 ,\r\nunsigned int V_26 )\r\n{\r\nreturn V_25 -> V_7 [ V_26 ] ;\r\n}\r\nstatic inline unsigned int * F_14 ( struct V_24 * V_25 ,\r\nunsigned int V_26 )\r\n{\r\nreturn & V_25 -> V_7 [ V_26 ] ;\r\n}\r\nstatic void F_15 ( struct V_6 * V_7 , unsigned int V_27 , unsigned int V_28 )\r\n{\r\nunsigned long V_29 , V_1 , V_30 , V_2 , V_31 ;\r\nT_2 V_32 , V_33 ;\r\nF_1 ( F_16 ( V_27 ) , F_17 ( V_27 ) , F_18 ( V_27 ) , 0 ) ;\r\nV_29 = V_1 = F_3 ( F_16 ( V_27 ) , V_7 ) ;\r\nV_30 = V_2 = F_3 ( F_17 ( V_27 ) , V_7 ) ;\r\nif ( F_4 ( V_17 ) ) {\r\nV_1 = V_1 & 0xffffffff ;\r\nV_2 = V_2 & 0xffffffff ;\r\n}\r\nswitch ( V_28 ) {\r\ndefault:\r\ncase V_34 :\r\ncase V_35 :\r\nV_32 = V_36 [ V_1 & 0x7 ] . V_32 ;\r\nV_33 = V_36 [ V_2 & 0x7 ] . V_33 ;\r\nbreak;\r\ncase V_37 :\r\ncase V_38 :\r\nV_32 = V_39 [ V_1 & 0x7 ] . V_32 ;\r\nV_33 = V_39 [ V_2 & 0x7 ] . V_33 ;\r\nbreak;\r\ncase V_40 :\r\ncase V_41 :\r\nV_32 = V_42 [ ( V_1 >> 1 ) & 0x3 ] . V_32 ;\r\nV_33 = V_42 [ ( V_2 >> 1 ) & 0x3 ] . V_33 ;\r\nbreak;\r\ncase V_43 :\r\ncase V_44 :\r\nV_32 = V_45 [ ( V_1 >> 1 ) & 0x3 ] . V_32 ;\r\nV_33 = V_45 [ ( V_2 >> 1 ) & 0x3 ] . V_33 ;\r\nbreak;\r\ncase V_46 :\r\ncase V_47 :\r\nV_32 = V_48 [ ( V_1 >> 2 ) & 0x1 ] . V_32 ;\r\nV_33 = V_48 [ ( V_2 >> 2 ) & 0x1 ] . V_33 ;\r\nbreak;\r\ncase V_49 :\r\ncase V_50 :\r\nV_32 = V_51 [ ( V_1 >> 2 ) & 0x1 ] . V_32 ;\r\nV_33 = V_51 [ ( V_2 >> 2 ) & 0x1 ] . V_33 ;\r\nbreak;\r\n}\r\nif ( ( V_1 & ~ 0x7UL ) == ( V_2 & ~ 0x7UL ) )\r\nV_31 = V_33 & V_32 ;\r\nelse\r\nV_31 = V_32 ;\r\nF_9 ( V_7 , V_31 , F_18 ( V_27 ) ) ;\r\nswitch ( V_28 ) {\r\ncase V_34 :\r\ncase V_37 :\r\ncase V_40 :\r\ncase V_43 :\r\ncase V_46 :\r\ncase V_49 : {\r\nunsigned long V_52 , V_10 ;\r\n__asm__ __volatile__("subcc %1, %2, %%g0\n\t"\r\n"rd %%ccr, %0"\r\n: "=r" (ccr)\r\n: "r" (orig_rs1), "r" (orig_rs2)\r\n: "cc");\r\nV_10 = V_7 -> V_10 & ~ ( V_53 | V_54 ) ;\r\nV_7 -> V_10 = V_10 | ( V_52 << 32UL ) ;\r\n}\r\n}\r\n}\r\nstatic void F_19 ( struct V_6 * V_7 , unsigned int V_27 , unsigned int V_28 )\r\n{\r\nunsigned long V_1 , V_2 , V_31 ;\r\nunsigned int V_55 , V_56 ;\r\nF_1 ( F_16 ( V_27 ) , F_17 ( V_27 ) , F_18 ( V_27 ) , 0 ) ;\r\nV_1 = F_3 ( F_16 ( V_27 ) , V_7 ) ;\r\nV_2 = F_3 ( F_17 ( V_27 ) , V_7 ) ;\r\nV_55 = ( V_2 > 5 ? 5 : V_2 ) ;\r\nV_56 = ( 1UL << V_55 ) - 1UL ;\r\nV_31 = ( ( ( ( V_1 >> 11 ) & 0x3 ) << 0 ) |\r\n( ( ( V_1 >> 33 ) & 0x3 ) << 2 ) |\r\n( ( ( V_1 >> 55 ) & 0x1 ) << 4 ) |\r\n( ( ( V_1 >> 13 ) & 0xf ) << 5 ) |\r\n( ( ( V_1 >> 35 ) & 0xf ) << 9 ) |\r\n( ( ( V_1 >> 56 ) & 0xf ) << 13 ) |\r\n( ( ( V_1 >> 17 ) & V_56 ) << 17 ) |\r\n( ( ( V_1 >> 39 ) & V_56 ) << ( 17 + V_55 ) ) |\r\n( ( ( V_1 >> 60 ) & 0xf ) << ( 17 + ( 2 * V_55 ) ) ) ) ;\r\nswitch ( V_28 ) {\r\ncase V_57 :\r\nV_31 <<= 1 ;\r\nbreak;\r\ncase V_58 :\r\nV_31 <<= 2 ;\r\n}\r\nF_9 ( V_7 , V_31 , F_18 ( V_27 ) ) ;\r\n}\r\nstatic void F_20 ( struct V_6 * V_7 , unsigned int V_27 )\r\n{\r\nunsigned long V_1 , V_2 , V_31 , V_59 ;\r\nF_1 ( F_16 ( V_27 ) , F_17 ( V_27 ) , F_18 ( V_27 ) , 0 ) ;\r\nV_1 = F_3 ( F_16 ( V_27 ) , V_7 ) ;\r\nV_2 = F_3 ( F_17 ( V_27 ) , V_7 ) ;\r\nV_31 = V_1 + V_2 ;\r\nF_9 ( V_7 , V_31 , F_18 ( V_27 ) ) ;\r\nV_59 = F_21 () -> V_59 [ 0 ] & 0xffffffff ;\r\nV_59 |= V_31 << 32UL ;\r\nF_21 () -> V_59 [ 0 ] = V_59 ;\r\n}\r\nstatic void F_22 ( struct V_6 * V_7 , unsigned int V_27 )\r\n{\r\nstruct V_24 * V_25 = V_60 ;\r\nunsigned long V_1 , V_2 , V_31 ;\r\nunsigned long F_20 , V_61 ;\r\nF_20 = F_21 () -> V_59 [ 0 ] >> 32UL ;\r\nV_1 = F_11 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0UL ;\r\nfor ( V_61 = 0 ; V_61 < 8 ; V_61 ++ ) {\r\nunsigned long V_62 = ( F_20 >> ( V_61 * 4 ) ) & 0xf ;\r\nunsigned long V_63 ;\r\nif ( V_62 < 8 )\r\nV_63 = ( V_1 >> ( V_62 * 8 ) ) & 0xff ;\r\nelse\r\nV_63 = ( V_2 >> ( ( V_62 - 8 ) * 8 ) ) & 0xff ;\r\nV_31 |= ( V_63 << ( V_61 * 8 ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\n}\r\nstatic void F_23 ( struct V_6 * V_7 , unsigned int V_27 )\r\n{\r\nstruct V_24 * V_25 = V_60 ;\r\nunsigned long V_1 , V_2 , * V_3 , V_31 ;\r\nunsigned long V_61 ;\r\nV_1 = F_11 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_3 = F_12 ( V_25 , F_18 ( V_27 ) ) ;\r\nV_31 = * V_3 ;\r\nfor ( V_61 = 0 ; V_61 < 8 ; V_61 ++ ) {\r\nT_3 V_64 , V_65 ;\r\nV_64 = ( V_1 >> ( 56 - ( V_61 * 8 ) ) ) & 0xff ;\r\nV_65 = ( V_2 >> ( 56 - ( V_61 * 8 ) ) ) & 0xff ;\r\nV_64 -= V_65 ;\r\nif ( V_64 < 0 )\r\nV_64 = ~ V_64 + 1 ;\r\nV_31 += V_64 ;\r\n}\r\n* V_3 = V_31 ;\r\n}\r\nstatic void F_24 ( struct V_6 * V_7 , unsigned int V_27 , unsigned int V_28 )\r\n{\r\nstruct V_24 * V_25 = V_60 ;\r\nunsigned long V_1 , V_2 , V_59 , V_66 , V_31 ;\r\nV_59 = F_21 () -> V_59 [ 0 ] ;\r\nV_66 = ( V_59 >> 3 ) & ( V_28 == V_67 ? 0xf : 0x1f ) ;\r\nswitch ( V_28 ) {\r\ncase V_67 : {\r\nunsigned long V_63 ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nfor ( V_63 = 0 ; V_63 < 4 ; V_63 ++ ) {\r\nunsigned int V_21 ;\r\nT_3 V_68 = ( V_2 >> ( V_63 * 16UL ) ) & 0xffffUL ;\r\nint V_69 = V_68 << V_66 ;\r\nint V_70 = V_69 >> 7 ;\r\nV_21 = ( ( V_70 < 0 ) ?\r\n0 :\r\n( V_70 > 255 ) ?\r\n255 : V_70 ) ;\r\nV_31 |= ( V_21 << ( 8 * V_63 ) ) ;\r\n}\r\n* F_14 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_71 : {\r\nunsigned long V_72 ;\r\nV_1 = F_11 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = ( V_1 << 8 ) & ~ ( 0x000000ff000000ffUL ) ;\r\nfor ( V_72 = 0 ; V_72 < 2 ; V_72 ++ ) {\r\nunsigned long V_21 ;\r\nT_4 V_68 = ( V_2 >> ( V_72 * 32UL ) ) ;\r\nT_5 V_69 = V_68 << V_66 ;\r\nT_5 V_70 = V_69 >> 23 ;\r\nV_21 = ( ( V_70 < 0 ) ?\r\n0 :\r\n( V_70 > 255 ) ?\r\n255 : V_70 ) ;\r\nV_31 |= ( V_21 << ( 32 * V_72 ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_73 : {\r\nunsigned long V_72 ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nfor ( V_72 = 0 ; V_72 < 2 ; V_72 ++ ) {\r\nlong V_21 ;\r\nT_4 V_68 = ( V_2 >> ( V_72 * 32UL ) ) ;\r\nT_5 V_69 = V_68 << V_66 ;\r\nT_5 V_70 = V_69 >> 16 ;\r\nV_21 = ( ( V_70 < - 32768 ) ?\r\n- 32768 :\r\n( V_70 > 32767 ) ?\r\n32767 : V_70 ) ;\r\nV_31 |= ( ( V_21 & 0xffff ) << ( V_72 * 16 ) ) ;\r\n}\r\n* F_14 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_74 : {\r\nunsigned long V_63 ;\r\nV_2 = F_13 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nfor ( V_63 = 0 ; V_63 < 4 ; V_63 ++ ) {\r\nunsigned long V_21 ;\r\nT_6 V_68 = ( V_2 >> ( V_63 * 8 ) ) & 0xff ;\r\nV_21 = V_68 << 4 ;\r\nV_31 |= ( V_21 << ( V_63 * 16 ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_75 : {\r\nV_1 = F_13 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_13 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = ( ( ( V_2 & 0x000000ff ) << 0 ) |\r\n( ( V_1 & 0x000000ff ) << 8 ) |\r\n( ( V_2 & 0x0000ff00 ) << 8 ) |\r\n( ( V_1 & 0x0000ff00 ) << 16 ) |\r\n( ( V_2 & 0x00ff0000 ) << 16 ) |\r\n( ( V_1 & 0x00ff0000 ) << 24 ) |\r\n( ( V_2 & 0xff000000 ) << 24 ) |\r\n( ( V_1 & 0xff000000 ) << 32 ) ) ;\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_25 ( struct V_6 * V_7 , unsigned int V_27 , unsigned int V_28 )\r\n{\r\nstruct V_24 * V_25 = V_60 ;\r\nunsigned long V_1 , V_2 , V_31 ;\r\nswitch ( V_28 ) {\r\ncase V_76 : {\r\nunsigned long V_63 ;\r\nV_1 = F_13 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nfor ( V_63 = 0 ; V_63 < 4 ; V_63 ++ ) {\r\nT_2 V_77 = ( V_1 >> ( V_63 * 8 ) ) & 0x00ff ;\r\nT_3 V_78 = ( V_2 >> ( V_63 * 16 ) ) & 0xffff ;\r\nV_20 V_79 = V_77 * V_78 ;\r\nT_2 V_69 = ( ( V_79 & 0x00ffff00 ) >> 8 ) ;\r\nif ( V_79 & 0x80 )\r\nV_69 ++ ;\r\nV_31 |= ( ( V_69 & 0xffffUL ) << ( V_63 * 16UL ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_80 :\r\ncase V_81 : {\r\nunsigned long V_63 ;\r\nT_3 V_78 ;\r\nV_1 = F_13 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_13 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nV_78 = V_2 >> ( V_28 == V_80 ? 16 : 0 ) ;\r\nfor ( V_63 = 0 ; V_63 < 4 ; V_63 ++ ) {\r\nT_2 V_77 = ( V_1 >> ( V_63 * 8 ) ) & 0x00ff ;\r\nV_20 V_79 = V_77 * V_78 ;\r\nT_2 V_69 = ( ( V_79 & 0x00ffff00 ) >> 8 ) ;\r\nif ( V_79 & 0x80 )\r\nV_69 ++ ;\r\nV_31 |= ( ( V_69 & 0xffffUL ) << ( V_63 * 16UL ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_82 :\r\ncase V_83 : {\r\nunsigned long V_63 , V_84 ;\r\nV_1 = F_11 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nV_84 = ( V_28 == V_82 ) ? 8 : 0 ;\r\nfor ( V_63 = 0 ; V_63 < 4 ; V_63 ++ ) {\r\nT_2 V_77 ;\r\nT_3 V_78 ;\r\nV_20 V_79 ;\r\nT_2 V_69 ;\r\nV_77 = ( ( V_1 >> ( ( 16 * V_63 ) + V_84 ) ) & 0x00ff ) ;\r\nV_78 = ( ( V_2 >> ( 16 * V_63 ) ) & 0xffff ) ;\r\nV_79 = V_77 * V_78 ;\r\nV_69 = ( ( V_79 & 0x00ffff00 ) >> 8 ) ;\r\nif ( V_79 & 0x80 )\r\nV_69 ++ ;\r\nV_31 |= ( ( V_69 & 0xffffUL ) << ( V_63 * 16UL ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\ncase V_85 :\r\ncase V_86 : {\r\nunsigned long V_63 , V_84 ;\r\nV_1 = F_13 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_13 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nV_84 = ( V_28 == V_85 ) ? 8 : 0 ;\r\nfor ( V_63 = 0 ; V_63 < 2 ; V_63 ++ ) {\r\nT_2 V_77 ;\r\nT_3 V_78 ;\r\nV_20 V_79 ;\r\nT_2 V_69 ;\r\nV_77 = ( ( V_1 >> ( ( 16 * V_63 ) + V_84 ) ) & 0x00ff ) ;\r\nV_78 = ( ( V_2 >> ( 16 * V_63 ) ) & 0xffff ) ;\r\nV_79 = V_77 * V_78 ;\r\nV_69 = ( ( V_79 & 0x00ffff00 ) >> 8 ) ;\r\nif ( V_79 & 0x80 )\r\nV_69 ++ ;\r\nV_31 |= ( ( V_69 & 0xffffUL ) <<\r\n( ( V_63 * 32UL ) + 7UL ) ) ;\r\n}\r\n* F_12 ( V_25 , F_18 ( V_27 ) ) = V_31 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void F_26 ( struct V_6 * V_7 , unsigned int V_27 , unsigned int V_28 )\r\n{\r\nstruct V_24 * V_25 = V_60 ;\r\nunsigned long V_1 , V_2 , V_31 , V_61 ;\r\nV_1 = F_11 ( V_25 , F_16 ( V_27 ) ) ;\r\nV_2 = F_11 ( V_25 , F_17 ( V_27 ) ) ;\r\nV_31 = 0 ;\r\nswitch ( V_28 ) {\r\ncase V_87 :\r\nfor ( V_61 = 0 ; V_61 < 4 ; V_61 ++ ) {\r\nT_3 V_88 = ( V_1 >> ( V_61 * 16 ) ) & 0xffff ;\r\nT_3 V_89 = ( V_2 >> ( V_61 * 16 ) ) & 0xffff ;\r\nif ( V_88 > V_89 )\r\nV_31 |= 8 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_90 :\r\nfor ( V_61 = 0 ; V_61 < 2 ; V_61 ++ ) {\r\nT_4 V_88 = ( V_1 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nT_4 V_89 = ( V_2 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nif ( V_88 > V_89 )\r\nV_31 |= 2 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_91 :\r\nfor ( V_61 = 0 ; V_61 < 4 ; V_61 ++ ) {\r\nT_3 V_88 = ( V_1 >> ( V_61 * 16 ) ) & 0xffff ;\r\nT_3 V_89 = ( V_2 >> ( V_61 * 16 ) ) & 0xffff ;\r\nif ( V_88 <= V_89 )\r\nV_31 |= 8 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_92 :\r\nfor ( V_61 = 0 ; V_61 < 2 ; V_61 ++ ) {\r\nT_4 V_88 = ( V_1 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nT_4 V_89 = ( V_2 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nif ( V_88 <= V_89 )\r\nV_31 |= 2 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_93 :\r\nfor ( V_61 = 0 ; V_61 < 4 ; V_61 ++ ) {\r\nT_3 V_88 = ( V_1 >> ( V_61 * 16 ) ) & 0xffff ;\r\nT_3 V_89 = ( V_2 >> ( V_61 * 16 ) ) & 0xffff ;\r\nif ( V_88 != V_89 )\r\nV_31 |= 8 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_94 :\r\nfor ( V_61 = 0 ; V_61 < 2 ; V_61 ++ ) {\r\nT_4 V_88 = ( V_1 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nT_4 V_89 = ( V_2 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nif ( V_88 != V_89 )\r\nV_31 |= 2 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_95 :\r\nfor ( V_61 = 0 ; V_61 < 4 ; V_61 ++ ) {\r\nT_3 V_88 = ( V_1 >> ( V_61 * 16 ) ) & 0xffff ;\r\nT_3 V_89 = ( V_2 >> ( V_61 * 16 ) ) & 0xffff ;\r\nif ( V_88 == V_89 )\r\nV_31 |= 8 >> V_61 ;\r\n}\r\nbreak;\r\ncase V_96 :\r\nfor ( V_61 = 0 ; V_61 < 2 ; V_61 ++ ) {\r\nT_4 V_88 = ( V_1 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nT_4 V_89 = ( V_2 >> ( V_61 * 32 ) ) & 0xffffffff ;\r\nif ( V_88 == V_89 )\r\nV_31 |= 2 >> V_61 ;\r\n}\r\nbreak;\r\n}\r\nF_1 ( 0 , 0 , F_18 ( V_27 ) , 0 ) ;\r\nF_9 ( V_7 , V_31 , F_18 ( V_27 ) ) ;\r\n}\r\nint F_27 ( struct V_6 * V_7 , unsigned int V_27 )\r\n{\r\nunsigned long V_97 = V_7 -> V_98 ;\r\nunsigned int V_28 ;\r\nF_7 ( V_7 -> V_10 & V_11 ) ;\r\nF_28 ( V_99 , 1 , V_7 , 0 ) ;\r\nif ( F_4 ( V_17 ) )\r\nV_97 = ( V_20 ) V_97 ;\r\nif ( F_5 ( V_27 , ( V_20 T_1 * ) V_97 ) )\r\nreturn - V_100 ;\r\nF_29 () ;\r\nV_28 = ( V_27 & V_101 ) >> V_102 ;\r\nswitch ( V_28 ) {\r\ndefault:\r\nreturn - V_103 ;\r\ncase V_67 :\r\ncase V_71 :\r\ncase V_73 :\r\ncase V_74 :\r\ncase V_75 :\r\nF_24 ( V_7 , V_27 , V_28 ) ;\r\nbreak;\r\ncase V_76 :\r\ncase V_80 :\r\ncase V_81 :\r\ncase V_82 :\r\ncase V_83 :\r\ncase V_85 :\r\ncase V_86 :\r\nF_25 ( V_7 , V_27 , V_28 ) ;\r\nbreak;\r\ncase V_87 :\r\ncase V_90 :\r\ncase V_91 :\r\ncase V_92 :\r\ncase V_93 :\r\ncase V_94 :\r\ncase V_95 :\r\ncase V_96 :\r\nF_26 ( V_7 , V_27 , V_28 ) ;\r\nbreak;\r\ncase V_34 :\r\ncase V_35 :\r\ncase V_37 :\r\ncase V_38 :\r\ncase V_40 :\r\ncase V_41 :\r\ncase V_43 :\r\ncase V_44 :\r\ncase V_46 :\r\ncase V_47 :\r\ncase V_49 :\r\ncase V_50 :\r\nF_15 ( V_7 , V_27 , V_28 ) ;\r\nbreak;\r\ncase V_104 :\r\nF_23 ( V_7 , V_27 ) ;\r\nbreak;\r\ncase V_105 :\r\ncase V_57 :\r\ncase V_58 :\r\nF_19 ( V_7 , V_27 , V_28 ) ;\r\nbreak;\r\ncase V_106 :\r\nF_20 ( V_7 , V_27 ) ;\r\nbreak;\r\ncase V_107 :\r\nF_22 ( V_7 , V_27 ) ;\r\nbreak;\r\n}\r\nV_7 -> V_98 = V_7 -> V_108 ;\r\nV_7 -> V_108 += 4 ;\r\nreturn 0 ;\r\n}
