

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_194_13'
================================================================
* Date:           Wed Sep 14 20:24:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.927 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_194_13  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     123|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     186|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     186|     195|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |ret_fu_142_p2            |         +|   0|  0|  12|           4|           2|
    |addr_cmp6_fu_161_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_175_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1065_fu_136_p2    |      icmp|   0|  0|   9|           4|           1|
    |reuse_select7_fu_194_p3  |    select|   0|  0|  21|           1|          22|
    |reuse_select_fu_210_p3   |    select|   0|  0|  21|           1|          22|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 123|         139|         177|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |lhs_fu_48                |   9|          2|    4|          8|
    |reuse_addr_reg3_fu_32    |   9|          2|   64|        128|
    |reuse_addr_reg_fu_40     |   9|          2|   64|        128|
    |reuse_reg2_fu_36         |   9|          2|   22|         44|
    |reuse_reg_fu_44          |   9|          2|   22|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  179|        358|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_cmp6_reg_272        |   1|   0|    1|          0|
    |addr_cmp_reg_282         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |lhs_fu_48                |   4|   0|    4|          0|
    |reuse_addr_reg3_fu_32    |  64|   0|   64|          0|
    |reuse_addr_reg_fu_40     |  64|   0|   64|          0|
    |reuse_reg2_fu_36         |  22|   0|   22|          0|
    |reuse_reg_fu_44          |  22|   0|   22|          0|
    |zext_ln573_reg_261       |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 186|   0|  246|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_194_13|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_194_13|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_194_13|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_194_13|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_194_13|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_194_13|  return value|
|i_V                      |   in|    4|     ap_none|                                     i_V|        scalar|
|x_real_9taps_V_address0  |  out|    4|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_ce0       |  out|    1|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_we0       |  out|    1|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_d0        |  out|   22|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_address1  |  out|    4|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_ce1       |  out|    1|   ap_memory|                          x_real_9taps_V|         array|
|x_real_9taps_V_q1        |   in|   22|   ap_memory|                          x_real_9taps_V|         array|
|x_imag_9taps_V_address0  |  out|    4|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_ce0       |  out|    1|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_we0       |  out|    1|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_d0        |  out|   22|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_address1  |  out|    4|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_ce1       |  out|    1|   ap_memory|                          x_imag_9taps_V|         array|
|x_imag_9taps_V_q1        |   in|   22|   ap_memory|                          x_imag_9taps_V|         array|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg3 = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg2 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V"   --->   Operation 10 'read' 'i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %i_V_read, i4 %lhs"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %reuse_reg2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_7 = load i4 %lhs"   --->   Operation 17 'load' 'i_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.72ns)   --->   "%icmp_ln1065 = icmp_eq  i4 %i_V_7, i4 0"   --->   Operation 19 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln1065, void %.split69, void %._crit_edge.loopexit.exitStub" [../channel_code/channel_gen.cpp:194]   --->   Operation 20 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.79ns)   --->   "%ret = add i4 %i_V_7, i4 15"   --->   Operation 21 'add' 'ret' <Predicate = (!icmp_ln1065)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i4 %ret"   --->   Operation 22 'zext' 'zext_ln573_3' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %i_V_7"   --->   Operation 23 'zext' 'zext_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573_3" [../channel_code/channel_gen.cpp:195]   --->   Operation 24 'getelementptr' 'x_real_9taps_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg3_load = load i64 %reuse_addr_reg3"   --->   Operation 25 'load' 'reuse_addr_reg3_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr" [../channel_code/channel_gen.cpp:195]   --->   Operation 26 'load' 'x_real_9taps_V_load' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 27 [1/1] (1.13ns)   --->   "%addr_cmp6 = icmp_eq  i64 %reuse_addr_reg3_load, i64 %zext_ln573_3"   --->   Operation 27 'icmp' 'addr_cmp6' <Predicate = (!icmp_ln1065)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln573 = store i64 %zext_ln573, i64 %reuse_addr_reg3"   --->   Operation 28 'store' 'store_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573_3" [../channel_code/channel_gen.cpp:196]   --->   Operation 29 'getelementptr' 'x_imag_9taps_V_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 30 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr" [../channel_code/channel_gen.cpp:196]   --->   Operation 31 'load' 'x_imag_9taps_V_load' <Predicate = (!icmp_ln1065)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln573_3"   --->   Operation 32 'icmp' 'addr_cmp' <Predicate = (!icmp_ln1065)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln573 = store i64 %zext_ln573, i64 %reuse_addr_reg"   --->   Operation 33 'store' 'store_ln573' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln1526 = store i4 %ret, i4 %lhs"   --->   Operation 34 'store' 'store_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../channel_code/channel_gen.cpp:18]   --->   Operation 35 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg2_load = load i22 %reuse_reg2"   --->   Operation 36 'load' 'reuse_reg2_load' <Predicate = (addr_cmp6)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr" [../channel_code/channel_gen.cpp:195]   --->   Operation 37 'load' 'x_real_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 38 [1/1] (0.34ns)   --->   "%reuse_select7 = select i1 %addr_cmp6, i22 %reuse_reg2_load, i22 %x_real_9taps_V_load"   --->   Operation 38 'select' 'reuse_select7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr_1 = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:195]   --->   Operation 39 'getelementptr' 'x_real_9taps_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln195 = store i22 %reuse_select7, i4 %x_real_9taps_V_addr_1" [../channel_code/channel_gen.cpp:195]   --->   Operation 40 'store' 'store_ln195' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln573 = store i22 %reuse_select7, i22 %reuse_reg2"   --->   Operation 41 'store' 'store_ln573' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i22 %reuse_reg"   --->   Operation 42 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr" [../channel_code/channel_gen.cpp:196]   --->   Operation 43 'load' 'x_imag_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 44 [1/1] (0.34ns)   --->   "%reuse_select = select i1 %addr_cmp, i22 %reuse_reg_load, i22 %x_imag_9taps_V_load"   --->   Operation 44 'select' 'reuse_select' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr_1 = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573" [../channel_code/channel_gen.cpp:196]   --->   Operation 45 'getelementptr' 'x_imag_9taps_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln196 = store i22 %reuse_select, i4 %x_imag_9taps_V_addr_1" [../channel_code/channel_gen.cpp:196]   --->   Operation 46 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln573 = store i22 %reuse_select, i22 %reuse_reg"   --->   Operation 47 'store' 'store_ln573' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_9taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ x_imag_9taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg3       (alloca       ) [ 0110]
reuse_reg2            (alloca       ) [ 0111]
reuse_addr_reg        (alloca       ) [ 0110]
reuse_reg             (alloca       ) [ 0111]
lhs                   (alloca       ) [ 0110]
i_V_read              (read         ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
br_ln0                (br           ) [ 0000]
i_V_7                 (load         ) [ 0000]
specpipeline_ln0      (specpipeline ) [ 0000]
icmp_ln1065           (icmp         ) [ 0110]
br_ln194              (br           ) [ 0000]
ret                   (add          ) [ 0000]
zext_ln573_3          (zext         ) [ 0000]
zext_ln573            (zext         ) [ 0101]
x_real_9taps_V_addr   (getelementptr) [ 0101]
reuse_addr_reg3_load  (load         ) [ 0000]
addr_cmp6             (icmp         ) [ 0101]
store_ln573           (store        ) [ 0000]
x_imag_9taps_V_addr   (getelementptr) [ 0101]
reuse_addr_reg_load   (load         ) [ 0000]
addr_cmp              (icmp         ) [ 0101]
store_ln573           (store        ) [ 0000]
store_ln1526          (store        ) [ 0000]
specloopname_ln18     (specloopname ) [ 0000]
reuse_reg2_load       (load         ) [ 0000]
x_real_9taps_V_load   (load         ) [ 0000]
reuse_select7         (select       ) [ 0000]
x_real_9taps_V_addr_1 (getelementptr) [ 0000]
store_ln195           (store        ) [ 0000]
store_ln573           (store        ) [ 0000]
reuse_reg_load        (load         ) [ 0000]
x_imag_9taps_V_load   (load         ) [ 0000]
reuse_select          (select       ) [ 0000]
x_imag_9taps_V_addr_1 (getelementptr) [ 0000]
store_ln196           (store        ) [ 0000]
store_ln573           (store        ) [ 0000]
br_ln0                (br           ) [ 0000]
ret_ln0               (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_real_9taps_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_9taps_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_imag_9taps_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_9taps_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="reuse_addr_reg3_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg3/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="reuse_reg2_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg2/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="reuse_addr_reg_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="lhs_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_real_9taps_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="22" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_9taps_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="22" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_real_9taps_V_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="x_imag_9taps_V_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="22" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_9taps_V_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="22" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_imag_9taps_V_load/2 store_ln196/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_real_9taps_V_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="1"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_9taps_V_addr_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_imag_9taps_V_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="22" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="1"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_9taps_V_addr_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="22" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="22" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_V_7_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_7/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1065_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ret_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln573_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_3/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln573_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="reuse_addr_reg3_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg3_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="addr_cmp6_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp6/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln573_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="reuse_addr_reg_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="addr_cmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln573_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln1526_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="1"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1526/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="reuse_reg2_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="2"/>
<pin id="193" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg2_load/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="reuse_select7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="22" slack="0"/>
<pin id="197" dir="0" index="2" bw="22" slack="0"/>
<pin id="198" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select7/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln573_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="22" slack="0"/>
<pin id="204" dir="0" index="1" bw="22" slack="2"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="reuse_reg_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="22" slack="2"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="reuse_select_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="22" slack="0"/>
<pin id="213" dir="0" index="2" bw="22" slack="0"/>
<pin id="214" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln573_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="22" slack="0"/>
<pin id="220" dir="0" index="1" bw="22" slack="2"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="reuse_addr_reg3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="reuse_reg2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="0"/>
<pin id="232" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="reuse_addr_reg_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="244" class="1005" name="reuse_reg_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="0"/>
<pin id="246" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="251" class="1005" name="lhs_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="261" class="1005" name="zext_ln573_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln573 "/>
</bind>
</comp>

<comp id="267" class="1005" name="x_real_9taps_V_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_real_9taps_V_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="addr_cmp6_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp6 "/>
</bind>
</comp>

<comp id="277" class="1005" name="x_imag_9taps_V_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_9taps_V_addr "/>
</bind>
</comp>

<comp id="282" class="1005" name="addr_cmp_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="112"><net_src comp="52" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="157"><net_src comp="133" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="148" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="154" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="148" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="142" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="65" pin="7"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="65" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="82" pin="7"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="32" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="233"><net_src comp="36" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="240"><net_src comp="40" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="247"><net_src comp="44" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="254"><net_src comp="48" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="264"><net_src comp="154" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="270"><net_src comp="58" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="275"><net_src comp="161" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="280"><net_src comp="75" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="285"><net_src comp="175" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_real_9taps_V | {3 }
	Port: x_imag_9taps_V | {3 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_194_13 : i_V | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_194_13 : x_real_9taps_V | {2 3 }
	Port: channel_gen_Pipeline_VITIS_LOOP_194_13 : x_imag_9taps_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1065 : 1
		br_ln194 : 2
		ret : 1
		zext_ln573_3 : 2
		zext_ln573 : 1
		x_real_9taps_V_addr : 3
		x_real_9taps_V_load : 4
		addr_cmp6 : 3
		store_ln573 : 2
		x_imag_9taps_V_addr : 3
		x_imag_9taps_V_load : 4
		addr_cmp : 3
		store_ln573 : 2
		store_ln1526 : 2
	State 3
		reuse_select7 : 1
		store_ln195 : 2
		store_ln573 : 2
		reuse_select : 1
		store_ln196 : 2
		store_ln573 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  icmp_ln1065_fu_136  |    0    |    9    |
|   icmp   |   addr_cmp6_fu_161   |    0    |    29   |
|          |    addr_cmp_fu_175   |    0    |    29   |
|----------|----------------------|---------|---------|
|  select  | reuse_select7_fu_194 |    0    |    21   |
|          |  reuse_select_fu_210 |    0    |    21   |
|----------|----------------------|---------|---------|
|    add   |      ret_fu_142      |    0    |    12   |
|----------|----------------------|---------|---------|
|   read   |  i_V_read_read_fu_52 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |  zext_ln573_3_fu_148 |    0    |    0    |
|          |   zext_ln573_fu_154  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   121   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     addr_cmp6_reg_272     |    1   |
|      addr_cmp_reg_282     |    1   |
|        lhs_reg_251        |    4   |
|  reuse_addr_reg3_reg_223  |   64   |
|   reuse_addr_reg_reg_237  |   64   |
|     reuse_reg2_reg_230    |   22   |
|     reuse_reg_reg_244     |   22   |
|x_imag_9taps_V_addr_reg_277|    4   |
|x_real_9taps_V_addr_reg_267|    4   |
|     zext_ln573_reg_261    |   64   |
+---------------------------+--------+
|           Total           |   250  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   250  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   250  |   139  |
+-----------+--------+--------+--------+
