#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 21 10:55:29 2019
# Process ID: 5144
# Current directory: F:/Study/Subject_L/COD_LAB/LAB1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11520 F:\Study\Subject_L\COD_LAB\LAB1\ALU\ALU.xpr
# Log file: F:/Study/Subject_L/COD_LAB/LAB1/ALU/vivado.log
# Journal file: F:/Study/Subject_L/COD_LAB/LAB1/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 946.891 ; gain = 198.664
update_compile_order -fileset sources_1open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B26CA
set_property PROGRAM.FILE {F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.runs/impl_1/ALU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 19:07:46 2019...
-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 199e5233a1e04aadb227a43d7f62e202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.301 ; gain = 7.574
add_bp {F:/Study/Subject_L/COD_LAB/LAB1/ALU_tb.v} 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 199e5233a1e04aadb227a43d7f62e202 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {file mkdir F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new
close [ open F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v w ]
add_files F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [VRFC 10-311] analyzing module Fibonacci
ERROR: [VRFC 10-2787] module Fibonacci ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [VRFC 10-311] analyzing module Fibonacci
ERROR: [VRFC 10-2787] module Fibonacci ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [VRFC 10-311] analyzing module Fibonacci
ERROR: [VRFC 10-2787] module Fibonacci ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [VRFC 10-311] analyzing module Fibonacci
ERROR: [VRFC 10-2787] module Fibonacci ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [VRFC 10-311] analyzing module Fibonacci
ERROR: [VRFC 10-2787] module Fibonacci ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net TMP1 is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:14]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port A [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:14]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on TMP1 [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net TMP1 is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:13]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port A [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:13]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on TMP1 [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:2]
INFO: [VRFC 10-311] analyzing module Fibonacci
ERROR: [VRFC 10-2787] module Fibonacci ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
file mkdir F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v w ]
add_files -fileset sim_1 F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net TMP1 is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:13]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port A [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:13]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on TMP1 [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net TMP3 is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --rERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B26CA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 20:54:34 2019...
-529] concurrent assignment to a non-net TMP3 is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net TMP3 is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net TMP is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.379 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibonacci' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibonacci_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibonacci_behav xil_defaultlib.Fibonacci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibonacci_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xsim.dir/Fibonacci_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 21 19:52:25 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibonacci_behav -key {Behavioral:sim_1:Functional:Fibonacci} -tclbatch {Fibonacci.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibonacci.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibonacci_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1617.773 ; gain = 6.395
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module ALU_tb
ERROR: [VRFC 10-1532] use of undefined macro OPECODE_BUS [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:11]
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_BUS [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:12]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:14]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:15]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:11]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:12]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:13]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:14]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:15]
ERROR: [VRFC 10-2787] module ALU_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module ALU_tb
ERROR: [VRFC 10-1532] use of undefined macro OPECODE_BUS [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:11]
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_BUS [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:12]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:14]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:15]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:11]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:12]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:13]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:14]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:15]
ERROR: [VRFC 10-2787] module ALU_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-1532] use of undefined macro OPECODE_BUS [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:11]
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_BUS [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:12]
ERROR: [VRFC 10-585] dynamic range is not allowed in net declaration [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:14]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:11]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:12]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:13]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:14]
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.Fibo_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Fibonacci
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1735.125 ; gain = 112.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Fibonacci' [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:5]
WARNING: [Synth 8-6090] variable 'F' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:24]
WARNING: [Synth 8-6090] variable 'F' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:25]
WARNING: [Synth 8-6090] variable 'F' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:26]
WARNING: [Synth 8-6090] variable 'F' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:23]
WARNING: [Synth 8-6090] variable 'F' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:32]
WARNING: [Synth 8-6090] variable 'F' is written by both blocking and non-blocking assignments, entire logic could be removed [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:33]
WARNING: [Synth 8-5788] Register C_reg in module ALU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:17]
WARNING: [Synth 8-5788] Register F_reg in module ALU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:5]
WARNING: [Synth 8-6014] Unused sequential element TMP3_reg was removed.  [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:28]
WARNING: [Synth 8-5788] Register TMP1_reg in module Fibonacci is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:21]
WARNING: [Synth 8-5788] Register TMP2_reg in module Fibonacci is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:22]
WARNING: [Synth 8-5788] Register C_reg in module Fibonacci is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Fibonacci' (2#1) [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1772.465 ; gain = 149.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1772.465 ; gain = 149.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1772.465 ; gain = 149.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Nexys4DDR_Master.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Nexys4DDR_Master.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2113.332 ; gain = 490.762
9 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2113.332 ; gain = 490.762
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_bp {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v} 28
remove_bps -file {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v} -line 28
add_bp {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v} 27
add_bp {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v} 28
remove_bps -file {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v} -line 28
remove_bps -file {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v} -line 27
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:23]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
ERROR: [VRFC 10-818] illegal expression in target [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:28]
ERROR: [VRFC 10-818] illegal expression in target [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:28]
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:23]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
ERROR: [VRFC 10-818] illegal expression in target [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:28]
ERROR: [VRFC 10-818] illegal expression in target [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:28]
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:18]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:23]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
ERROR: [VRFC 10-818] illegal expression in target [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register F is not permitted, left-hand side should be reg/integer/time/genvar [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:28]
ERROR: [VRFC 10-818] illegal expression in target [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:28]
ERROR: [VRFC 10-2787] module ALU ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:3]
INFO: [VRFC 10-311] analyzing module Fibo_tb
ERROR: [VRFC 10-2787] module Fibo_tb ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/DEFINE.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/xsim.dir/Fibo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 21 20:12:54 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2152.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net C is not permitted [F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.438 ; gain = 66.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2223.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 21 20:47:31 2019] Launched synth_1...
Run output will be captured here: F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.runs/synth_1/runme.log
[Thu Mar 21 20:47:31 2019] Launched impl_1...
Run output will be captured here: F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B26CA
set_property PROGRAM.FILE {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.runs/impl_1/Fibonacci.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.runs/impl_1/Fibonacci.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.runs/impl_1/Fibonacci.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B26CA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Fibo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Fibo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sources_1/new/Fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.srcs/sim_1/new/Fibo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fibo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dd06321bd5d340c9a458eb3513f1ee17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Fibo_tb_behav xil_defaultlib.Fibo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Fibonacci
Compiling module xil_defaultlib.Fibo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Fibo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB1/Fibonacci/Fibonacci.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Fibo_tb_behav -key {Behavioral:sim_1:Functional:Fibo_tb} -tclbatch {Fibo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Fibo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Fibo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2227.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 20:54:27 2019...
