`include "constants.vh"    // include constants file

module circuit(input a, b, c, // Module declaration with inputs and outputs
  output d, e, f, g, h);
  
  wire [WIDTH-1:0] x;    // Wire declaration with [range] syntax
  
  parameter INCREMENT = 2;    // Parameter declaration with assigned value
  
  assign d = a & b;    // Assign statement with bitwise AND operator
  assign e = b | c;    // Assign statement with bitwise OR operator
  assign f = ~c;    // Assign statement with bitwise NOT operator
  
  always @ (posedge clk) begin    // Always block with posedge clock trigger
    
    x <= a + INCREMENT;    // Nonblocking assignment with addition operator
    g <= x[0];    // Bit-select statement to assign LSB of x to g
  end
  
  if (a > b) begin    // If statement with comparison operator
    h = a;    // Blocking assignment with equal operator
  end
  else begin    // Else statement
    h = b;    // Blocking assignment with equal operator
  end
  
endmodule  // End of module declaration