// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "01/17/2024 02:08:40"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module register_block (
	read_data1,
	read_data2,
	byteOperations,
	write_data,
	read_reg1,
	read_reg2,
	write_reg,
	regWrite);
output 	[31:0] read_data1;
output 	[31:0] read_data2;
input 	byteOperations;
input 	[31:0] write_data;
input 	[4:0] read_reg1;
input 	[4:0] read_reg2;
input 	[4:0] write_reg;
input 	regWrite;

// Design Ports Information
// read_data1[0]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[5]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[8]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[9]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[13]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[14]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[15]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[16]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[17]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[18]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[19]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[20]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[21]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[22]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[23]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[24]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[25]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[26]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[28]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[29]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[30]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[31]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[5]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[9]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[10]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[12]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[13]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[14]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[16]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[17]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[18]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[19]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[20]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[21]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[22]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[24]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[25]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[26]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[27]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[28]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[29]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[30]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[31]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2[4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteOperations	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg[0]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg1[0]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[5]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[6]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[8]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[9]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[10]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[11]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[12]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[13]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[15]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[17]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[18]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[19]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[20]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[21]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[22]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[23]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[24]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[25]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[26]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[27]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[28]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[29]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[30]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[31]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_reg2[0]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \read_reg1[2]~input_o ;
wire \regWrite~input_o ;
wire \regWrite~inputCLKENA0_outclk ;
wire \write_data[0]~input_o ;
wire \registers~608feeder_combout ;
wire \write_reg[1]~input_o ;
wire \write_reg[2]~input_o ;
wire \byteOperations~input_o ;
wire \write_reg[4]~input_o ;
wire \write_reg[0]~input_o ;
wire \write_reg[3]~input_o ;
wire \registers~3161_combout ;
wire \registers~608_q ;
wire \registers~3163_combout ;
wire \registers~576_q ;
wire \registers~3160_combout ;
wire \registers~544_q ;
wire \read_reg1[1]~input_o ;
wire \read_reg1[0]~input_o ;
wire \registers~3162_combout ;
wire \registers~512_q ;
wire \registers~2120_combout ;
wire \registers~3147_combout ;
wire \registers~704_q ;
wire \registers~3145_combout ;
wire \registers~736_q ;
wire \registers~3144_combout ;
wire \registers~672_q ;
wire \registers~3146_combout ;
wire \registers~640_q ;
wire \registers~1032_combout ;
wire \registers~416feeder_combout ;
wire \registers~3140_combout ;
wire \registers~416_q ;
wire \registers~3143_combout ;
wire \registers~448_q ;
wire \registers~480feeder_combout ;
wire \registers~3141_combout ;
wire \registers~480_q ;
wire \registers~3159_combout ;
wire \registers~320_q ;
wire \registers~352feeder_combout ;
wire \registers~3157_combout ;
wire \registers~352_q ;
wire \registers~3156_combout ;
wire \registers~288_q ;
wire \registers~3158_combout ;
wire \registers~256_q ;
wire \registers~2116_combout ;
wire \registers~3142_combout ;
wire \registers~384_q ;
wire \registers~1028_combout ;
wire \registers~3148_combout ;
wire \registers~928_q ;
wire \registers~3151_combout ;
wire \registers~960_q ;
wire \registers~3167_combout ;
wire \registers~832_q ;
wire \registers~3164_combout ;
wire \registers~800_q ;
wire \registers~3165_combout ;
wire \registers~864_q ;
wire \registers~3166_combout ;
wire \registers~768_q ;
wire \registers~2124_combout ;
wire \registers~992feeder_combout ;
wire \registers~3149_combout ;
wire \registers~992_q ;
wire \registers~3150_combout ;
wire \registers~896_q ;
wire \registers~1036_combout ;
wire \read_reg1[4]~input_o ;
wire \read_reg1[3]~input_o ;
wire \registers~224feeder_combout ;
wire \registers~3137_combout ;
wire \registers~224_q ;
wire \registers~3139_combout ;
wire \registers~192_q ;
wire \registers~3155_combout ;
wire \registers~64_q ;
wire \registers~3152_combout ;
wire \registers~32_q ;
wire \registers~96feeder_combout ;
wire \registers~3153_combout ;
wire \registers~96_q ;
wire \registers~3154_combout ;
wire \registers~0_q ;
wire \registers~2112_combout ;
wire \registers~3136_combout ;
wire \registers~160_q ;
wire \registers~3138_combout ;
wire \registers~128_q ;
wire \registers~1024_combout ;
wire \registers~1040_combout ;
wire \write_data[1]~input_o ;
wire \registers~161feeder_combout ;
wire \registers~161_q ;
wire \registers~193_q ;
wire \registers~33_q ;
wire \registers~65_q ;
wire \registers~97_q ;
wire \registers~1_q ;
wire \registers~2128_combout ;
wire \registers~225_q ;
wire \registers~129_q ;
wire \registers~1041_combout ;
wire \registers~737feeder_combout ;
wire \registers~737_q ;
wire \registers~673_q ;
wire \registers~705_q ;
wire \registers~545feeder_combout ;
wire \registers~545_q ;
wire \registers~577_q ;
wire \registers~609feeder_combout ;
wire \registers~609_q ;
wire \registers~513_q ;
wire \registers~2136_combout ;
wire \registers~641_q ;
wire \registers~1049_combout ;
wire \registers~929_q ;
wire \registers~993feeder_combout ;
wire \registers~993_q ;
wire \registers~961_q ;
wire \registers~865feeder_combout ;
wire \registers~865_q ;
wire \registers~833_q ;
wire \registers~801_q ;
wire \registers~769_q ;
wire \registers~2140_combout ;
wire \registers~897_q ;
wire \registers~1053_combout ;
wire \registers~481feeder_combout ;
wire \registers~481_q ;
wire \registers~449_q ;
wire \registers~353feeder_combout ;
wire \registers~353_q ;
wire \registers~289feeder_combout ;
wire \registers~289_q ;
wire \registers~321_q ;
wire \registers~257_q ;
wire \registers~2132_combout ;
wire \registers~417feeder_combout ;
wire \registers~417_q ;
wire \registers~385_q ;
wire \registers~1045_combout ;
wire \registers~1057_combout ;
wire \write_data[2]~input_o ;
wire \registers~98_q ;
wire \registers~66_q ;
wire \registers~34feeder_combout ;
wire \registers~34_q ;
wire \registers~2_q ;
wire \registers~2144_combout ;
wire \registers~194_q ;
wire \registers~162feeder_combout ;
wire \registers~162_q ;
wire \registers~226feeder_combout ;
wire \registers~226_q ;
wire \registers~130_q ;
wire \registers~1058_combout ;
wire \registers~834_q ;
wire \registers~802feeder_combout ;
wire \registers~802_q ;
wire \registers~866feeder_combout ;
wire \registers~866_q ;
wire \registers~770_q ;
wire \registers~2156_combout ;
wire \registers~994feeder_combout ;
wire \registers~994_q ;
wire \registers~962_q ;
wire \registers~930_q ;
wire \registers~898_q ;
wire \registers~1070_combout ;
wire \registers~738_q ;
wire \registers~706_q ;
wire \registers~610feeder_combout ;
wire \registers~610_q ;
wire \registers~546feeder_combout ;
wire \registers~546_q ;
wire \registers~578_q ;
wire \registers~514_q ;
wire \registers~2152_combout ;
wire \registers~674_q ;
wire \registers~642_q ;
wire \registers~1066_combout ;
wire \registers~418feeder_combout ;
wire \registers~418_q ;
wire \registers~322_q ;
wire \registers~354_q ;
wire \registers~290_q ;
wire \registers~258_q ;
wire \registers~2148_combout ;
wire \registers~450_q ;
wire \registers~482_q ;
wire \registers~386_q ;
wire \registers~1062_combout ;
wire \registers~1074_combout ;
wire \write_data[3]~input_o ;
wire \registers~739feeder_combout ;
wire \registers~739_q ;
wire \registers~675feeder_combout ;
wire \registers~675_q ;
wire \registers~707_q ;
wire \registers~547_q ;
wire \registers~611_q ;
wire \registers~579_q ;
wire \registers~515_q ;
wire \registers~2168_combout ;
wire \registers~643_q ;
wire \registers~1083_combout ;
wire \registers~163_q ;
wire \registers~195_q ;
wire \registers~227_q ;
wire \registers~99_q ;
wire \registers~67_q ;
wire \registers~35_q ;
wire \registers~3_q ;
wire \registers~2160_combout ;
wire \registers~131_q ;
wire \registers~1075_combout ;
wire \registers~931_q ;
wire \registers~963_q ;
wire \registers~995feeder_combout ;
wire \registers~995_q ;
wire \registers~867feeder_combout ;
wire \registers~867_q ;
wire \registers~835_q ;
wire \registers~803feeder_combout ;
wire \registers~803_q ;
wire \registers~771_q ;
wire \registers~2172_combout ;
wire \registers~899_q ;
wire \registers~1087_combout ;
wire \registers~355_q ;
wire \registers~323_q ;
wire \registers~291feeder_combout ;
wire \registers~291_q ;
wire \registers~259_q ;
wire \registers~2164_combout ;
wire \registers~451_q ;
wire \registers~419feeder_combout ;
wire \registers~419_q ;
wire \registers~483_q ;
wire \registers~387_q ;
wire \registers~1079_combout ;
wire \registers~1091_combout ;
wire \write_data[4]~input_o ;
wire \registers~68_q ;
wire \registers~100feeder_combout ;
wire \registers~100_q ;
wire \registers~36feeder_combout ;
wire \registers~36_q ;
wire \registers~4_q ;
wire \registers~2176_combout ;
wire \registers~196_q ;
wire \registers~228_q ;
wire \registers~164_q ;
wire \registers~132feeder_combout ;
wire \registers~132_q ;
wire \registers~1092_combout ;
wire \registers~740feeder_combout ;
wire \registers~740_q ;
wire \registers~708_q ;
wire \registers~676_q ;
wire \registers~548feeder_combout ;
wire \registers~548_q ;
wire \registers~580_q ;
wire \registers~612feeder_combout ;
wire \registers~612_q ;
wire \registers~516_q ;
wire \registers~2184_combout ;
wire \registers~644_q ;
wire \registers~1100_combout ;
wire \registers~932feeder_combout ;
wire \registers~932_q ;
wire \registers~964_q ;
wire \registers~868_q ;
wire \registers~836_q ;
wire \registers~804feeder_combout ;
wire \registers~804_q ;
wire \registers~772_q ;
wire \registers~2188_combout ;
wire \registers~996feeder_combout ;
wire \registers~996_q ;
wire \registers~900_q ;
wire \registers~1104_combout ;
wire \registers~420feeder_combout ;
wire \registers~420_q ;
wire \registers~452_q ;
wire \registers~324_q ;
wire \registers~292feeder_combout ;
wire \registers~292_q ;
wire \registers~356feeder_combout ;
wire \registers~356_q ;
wire \registers~260_q ;
wire \registers~2180_combout ;
wire \registers~484feeder_combout ;
wire \registers~484_q ;
wire \registers~388_q ;
wire \registers~1096_combout ;
wire \registers~1108_combout ;
wire \write_data[5]~input_o ;
wire \registers~837_q ;
wire \registers~869_q ;
wire \registers~805feeder_combout ;
wire \registers~805_q ;
wire \registers~773_q ;
wire \registers~2204_combout ;
wire \registers~965_q ;
wire \registers~997_q ;
wire \registers~933_q ;
wire \registers~901_q ;
wire \registers~1121_combout ;
wire \registers~485_q ;
wire \registers~421_q ;
wire \registers~453_q ;
wire \registers~357_q ;
wire \registers~325_q ;
wire \registers~293feeder_combout ;
wire \registers~293_q ;
wire \registers~261_q ;
wire \registers~2196_combout ;
wire \registers~389_q ;
wire \registers~1113_combout ;
wire \registers~229_q ;
wire \registers~165_q ;
wire \registers~197_q ;
wire \registers~69_q ;
wire \registers~101feeder_combout ;
wire \registers~101_q ;
wire \registers~37feeder_combout ;
wire \registers~37_q ;
wire \registers~5_q ;
wire \registers~2192_combout ;
wire \registers~133_q ;
wire \registers~1109_combout ;
wire \registers~741_q ;
wire \registers~677feeder_combout ;
wire \registers~677_q ;
wire \registers~709_q ;
wire \registers~581_q ;
wire \registers~549feeder_combout ;
wire \registers~549_q ;
wire \registers~613feeder_combout ;
wire \registers~613_q ;
wire \registers~517_q ;
wire \registers~2200_combout ;
wire \registers~645_q ;
wire \registers~1117_combout ;
wire \registers~1125_combout ;
wire \write_data[6]~input_o ;
wire \registers~102feeder_combout ;
wire \registers~102_q ;
wire \registers~70_q ;
wire \registers~38feeder_combout ;
wire \registers~38_q ;
wire \registers~6_q ;
wire \registers~2208_combout ;
wire \registers~198_q ;
wire \registers~166feeder_combout ;
wire \registers~166_q ;
wire \registers~230_q ;
wire \registers~134_q ;
wire \registers~1126_combout ;
wire \registers~422_q ;
wire \registers~454_q ;
wire \registers~486feeder_combout ;
wire \registers~486_q ;
wire \registers~326_q ;
wire \registers~358_q ;
wire \registers~294_q ;
wire \registers~262_q ;
wire \registers~2212_combout ;
wire \registers~390_q ;
wire \registers~1130_combout ;
wire \registers~742feeder_combout ;
wire \registers~742_q ;
wire \registers~710_q ;
wire \registers~678_q ;
wire \registers~550feeder_combout ;
wire \registers~550_q ;
wire \registers~614_q ;
wire \registers~582_q ;
wire \registers~518_q ;
wire \registers~2216_combout ;
wire \registers~646_q ;
wire \registers~1134_combout ;
wire \registers~998_q ;
wire \registers~966_q ;
wire \registers~934feeder_combout ;
wire \registers~934_q ;
wire \registers~838_q ;
wire \registers~870feeder_combout ;
wire \registers~870_q ;
wire \registers~806feeder_combout ;
wire \registers~806_q ;
wire \registers~774_q ;
wire \registers~2220_combout ;
wire \registers~902_q ;
wire \registers~1138_combout ;
wire \registers~1142_combout ;
wire \write_data[7]~input_o ;
wire \registers~679feeder_combout ;
wire \registers~679_q ;
wire \registers~711_q ;
wire \registers~583_q ;
wire \registers~551_q ;
wire \registers~615_q ;
wire \registers~519_q ;
wire \registers~2232_combout ;
wire \registers~743_q ;
wire \registers~647_q ;
wire \registers~1151_combout ;
wire \registers~487feeder_combout ;
wire \registers~487_q ;
wire \registers~455_q ;
wire \registers~423_q ;
wire \registers~327_q ;
wire \registers~359_q ;
wire \registers~295_q ;
wire \registers~263_q ;
wire \registers~2228_combout ;
wire \registers~391_q ;
wire \registers~1147_combout ;
wire \registers~839_q ;
wire \registers~871feeder_combout ;
wire \registers~871_q ;
wire \registers~807_q ;
wire \registers~775_q ;
wire \registers~2236_combout ;
wire \registers~967_q ;
wire \registers~999_q ;
wire \registers~935feeder_combout ;
wire \registers~935_q ;
wire \registers~903_q ;
wire \registers~1155_combout ;
wire \registers~71_q ;
wire \registers~39feeder_combout ;
wire \registers~39_q ;
wire \registers~103feeder_combout ;
wire \registers~103_q ;
wire \registers~7_q ;
wire \registers~2224_combout ;
wire \registers~199_q ;
wire \registers~167_q ;
wire \registers~231_q ;
wire \registers~135_q ;
wire \registers~1143_combout ;
wire \registers~1159_combout ;
wire \write_data[8]~input_o ;
wire \registers~1000feeder_combout ;
wire \registers~1000_q ;
wire \registers~968_q ;
wire \registers~936feeder_combout ;
wire \registers~936_q ;
wire \registers~840_q ;
wire \registers~872feeder_combout ;
wire \registers~872_q ;
wire \registers~808feeder_combout ;
wire \registers~808_q ;
wire \registers~776_q ;
wire \registers~2252_combout ;
wire \registers~904_q ;
wire \registers~1172_combout ;
wire \registers~744_q ;
wire \registers~680_q ;
wire \registers~712_q ;
wire \registers~552feeder_combout ;
wire \registers~552_q ;
wire \registers~584_q ;
wire \registers~616feeder_combout ;
wire \registers~616_q ;
wire \registers~520_q ;
wire \registers~2248_combout ;
wire \registers~648_q ;
wire \registers~1168_combout ;
wire \registers~488_q ;
wire \registers~456_q ;
wire \registers~424_q ;
wire \registers~360feeder_combout ;
wire \registers~360_q ;
wire \registers~328_q ;
wire \registers~296feeder_combout ;
wire \registers~296_q ;
wire \registers~264_q ;
wire \registers~2244_combout ;
wire \registers~392_q ;
wire \registers~1164_combout ;
wire \registers~168feeder_combout ;
wire \registers~168_q ;
wire \registers~200_q ;
wire \registers~72_q ;
wire \registers~104_q ;
wire \registers~40_q ;
wire \registers~8_q ;
wire \registers~2240_combout ;
wire \registers~232_q ;
wire \registers~136_q ;
wire \registers~1160_combout ;
wire \registers~1176_combout ;
wire \write_data[9]~input_o ;
wire \registers~1001_q ;
wire \registers~969_q ;
wire \registers~937_q ;
wire \registers~841_q ;
wire \registers~873feeder_combout ;
wire \registers~873_q ;
wire \registers~809feeder_combout ;
wire \registers~809_q ;
wire \registers~777_q ;
wire \registers~2268_combout ;
wire \registers~905_q ;
wire \registers~1189_combout ;
wire \registers~489_q ;
wire \registers~457_q ;
wire \registers~361feeder_combout ;
wire \registers~361_q ;
wire \registers~329_q ;
wire \registers~297_q ;
wire \registers~265_q ;
wire \registers~2260_combout ;
wire \registers~425_q ;
wire \registers~393_q ;
wire \registers~1181_combout ;
wire \registers~169feeder_combout ;
wire \registers~169_q ;
wire \registers~201_q ;
wire \registers~233feeder_combout ;
wire \registers~233_q ;
wire \registers~105feeder_combout ;
wire \registers~105_q ;
wire \registers~73_q ;
wire \registers~41_q ;
wire \registers~9_q ;
wire \registers~2256_combout ;
wire \registers~137_q ;
wire \registers~1177_combout ;
wire \registers~681_q ;
wire \registers~745feeder_combout ;
wire \registers~745_q ;
wire \registers~713_q ;
wire \registers~553feeder_combout ;
wire \registers~553_q ;
wire \registers~585_q ;
wire \registers~617feeder_combout ;
wire \registers~617_q ;
wire \registers~521_q ;
wire \registers~2264_combout ;
wire \registers~649_q ;
wire \registers~1185_combout ;
wire \registers~1193_combout ;
wire \write_data[10]~input_o ;
wire \registers~938_q ;
wire \registers~970_q ;
wire \registers~810_q ;
wire \registers~874feeder_combout ;
wire \registers~874_q ;
wire \registers~842_q ;
wire \registers~778_q ;
wire \registers~2284_combout ;
wire \registers~1002_q ;
wire \registers~906_q ;
wire \registers~1206_combout ;
wire \registers~682_q ;
wire \registers~714_q ;
wire \registers~746_q ;
wire \registers~554_q ;
wire \registers~586_q ;
wire \registers~618feeder_combout ;
wire \registers~618_q ;
wire \registers~522_q ;
wire \registers~2280_combout ;
wire \registers~650_q ;
wire \registers~1202_combout ;
wire \registers~426_q ;
wire \registers~458_q ;
wire \registers~490_q ;
wire \registers~330_q ;
wire \registers~298_q ;
wire \registers~362_q ;
wire \registers~266_q ;
wire \registers~2276_combout ;
wire \registers~394_q ;
wire \registers~1198_combout ;
wire \registers~74_q ;
wire \registers~106_q ;
wire \registers~42feeder_combout ;
wire \registers~42_q ;
wire \registers~10_q ;
wire \registers~2272_combout ;
wire \registers~202_q ;
wire \registers~234_q ;
wire \registers~170_q ;
wire \registers~138_q ;
wire \registers~1194_combout ;
wire \registers~1210_combout ;
wire \write_data[11]~input_o ;
wire \registers~875feeder_combout ;
wire \registers~875_q ;
wire \registers~843_q ;
wire \registers~811feeder_combout ;
wire \registers~811_q ;
wire \registers~779_q ;
wire \registers~2300_combout ;
wire \registers~971_q ;
wire \registers~1003feeder_combout ;
wire \registers~1003_q ;
wire \registers~939feeder_combout ;
wire \registers~939_q ;
wire \registers~907_q ;
wire \registers~1223_combout ;
wire \registers~427_q ;
wire \registers~459_q ;
wire \registers~299feeder_combout ;
wire \registers~299_q ;
wire \registers~331_q ;
wire \registers~363feeder_combout ;
wire \registers~363_q ;
wire \registers~267_q ;
wire \registers~2292_combout ;
wire \registers~491_q ;
wire \registers~395_q ;
wire \registers~1215_combout ;
wire \registers~171_q ;
wire \registers~203_q ;
wire \registers~75_q ;
wire \registers~43_q ;
wire \registers~107feeder_combout ;
wire \registers~107_q ;
wire \registers~11_q ;
wire \registers~2288_combout ;
wire \registers~235_q ;
wire \registers~139_q ;
wire \registers~1211_combout ;
wire \registers~747_q ;
wire \registers~715_q ;
wire \registers~683feeder_combout ;
wire \registers~683_q ;
wire \registers~619feeder_combout ;
wire \registers~619_q ;
wire \registers~587_q ;
wire \registers~555feeder_combout ;
wire \registers~555_q ;
wire \registers~523_q ;
wire \registers~2296_combout ;
wire \registers~651_q ;
wire \registers~1219_combout ;
wire \registers~1227_combout ;
wire \write_data[12]~input_o ;
wire \registers~236_q ;
wire \registers~204_q ;
wire \registers~172feeder_combout ;
wire \registers~172_q ;
wire \registers~76_q ;
wire \registers~44_q ;
wire \registers~108_q ;
wire \registers~12_q ;
wire \registers~2304_combout ;
wire \registers~140_q ;
wire \registers~1228_combout ;
wire \registers~492_q ;
wire \registers~460_q ;
wire \registers~332_q ;
wire \registers~300feeder_combout ;
wire \registers~300_q ;
wire \registers~364feeder_combout ;
wire \registers~364_q ;
wire \registers~268_q ;
wire \registers~2308_combout ;
wire \registers~428_q ;
wire \registers~396_q ;
wire \registers~1232_combout ;
wire \registers~684_q ;
wire \registers~748feeder_combout ;
wire \registers~748_q ;
wire \registers~716_q ;
wire \registers~556_q ;
wire \registers~588_q ;
wire \registers~620_q ;
wire \registers~524_q ;
wire \registers~2312_combout ;
wire \registers~652_q ;
wire \registers~1236_combout ;
wire \registers~844_q ;
wire \registers~812feeder_combout ;
wire \registers~812_q ;
wire \registers~876_q ;
wire \registers~780_q ;
wire \registers~2316_combout ;
wire \registers~1004feeder_combout ;
wire \registers~1004_q ;
wire \registers~972_q ;
wire \registers~940feeder_combout ;
wire \registers~940_q ;
wire \registers~908_q ;
wire \registers~1240_combout ;
wire \registers~1244_combout ;
wire \write_data[13]~input_o ;
wire \registers~749feeder_combout ;
wire \registers~749_q ;
wire \registers~557_q ;
wire \registers~621_q ;
wire \registers~589_q ;
wire \registers~525_q ;
wire \registers~2328_combout ;
wire \registers~717_q ;
wire \registers~685_q ;
wire \registers~653_q ;
wire \registers~1253_combout ;
wire \registers~429feeder_combout ;
wire \registers~429_q ;
wire \registers~333_q ;
wire \registers~365feeder_combout ;
wire \registers~365_q ;
wire \registers~301_q ;
wire \registers~269_q ;
wire \registers~2324_combout ;
wire \registers~461_q ;
wire \registers~493_q ;
wire \registers~397_q ;
wire \registers~1249_combout ;
wire \registers~237_q ;
wire \registers~205_q ;
wire \registers~109_q ;
wire \registers~77_q ;
wire \registers~45_q ;
wire \registers~13_q ;
wire \registers~2320_combout ;
wire \registers~173_q ;
wire \registers~141_q ;
wire \registers~1245_combout ;
wire \registers~1005feeder_combout ;
wire \registers~1005_q ;
wire \registers~941feeder_combout ;
wire \registers~941_q ;
wire \registers~973_q ;
wire \registers~845_q ;
wire \registers~813_q ;
wire \registers~877feeder_combout ;
wire \registers~877_q ;
wire \registers~781_q ;
wire \registers~2332_combout ;
wire \registers~909_q ;
wire \registers~1257_combout ;
wire \registers~1261_combout ;
wire \write_data[14]~input_o ;
wire \registers~750_q ;
wire \registers~686feeder_combout ;
wire \registers~686_q ;
wire \registers~718_q ;
wire \registers~590_q ;
wire \registers~622feeder_combout ;
wire \registers~622_q ;
wire \registers~558feeder_combout ;
wire \registers~558_q ;
wire \registers~526_q ;
wire \registers~2344_combout ;
wire \registers~654_q ;
wire \registers~1270_combout ;
wire \registers~494feeder_combout ;
wire \registers~494_q ;
wire \registers~462_q ;
wire \registers~430_q ;
wire \registers~302_q ;
wire \registers~366_q ;
wire \registers~334_q ;
wire \registers~270_q ;
wire \registers~2340_combout ;
wire \registers~398_q ;
wire \registers~1266_combout ;
wire \registers~46_q ;
wire \registers~78_q ;
wire \registers~110_q ;
wire \registers~14_q ;
wire \registers~2336_combout ;
wire \registers~206_q ;
wire \registers~174feeder_combout ;
wire \registers~174_q ;
wire \registers~238_q ;
wire \registers~142_q ;
wire \registers~1262_combout ;
wire \registers~814_q ;
wire \registers~846_q ;
wire \registers~878_q ;
wire \registers~782_q ;
wire \registers~2348_combout ;
wire \registers~974_q ;
wire \registers~942feeder_combout ;
wire \registers~942_q ;
wire \registers~1006_q ;
wire \registers~910_q ;
wire \registers~1274_combout ;
wire \registers~1278_combout ;
wire \write_data[15]~input_o ;
wire \registers~495_q ;
wire \registers~335_q ;
wire \registers~367_q ;
wire \registers~303_q ;
wire \registers~271_q ;
wire \registers~2356_combout ;
wire \registers~463_q ;
wire \registers~431feeder_combout ;
wire \registers~431_q ;
wire \registers~399_q ;
wire \registers~1283_combout ;
wire \registers~1007feeder_combout ;
wire \registers~1007_q ;
wire \registers~975_q ;
wire \registers~943feeder_combout ;
wire \registers~943_q ;
wire \registers~879feeder_combout ;
wire \registers~879_q ;
wire \registers~847_q ;
wire \registers~815feeder_combout ;
wire \registers~815_q ;
wire \registers~783_q ;
wire \registers~2364_combout ;
wire \registers~911_q ;
wire \registers~1291_combout ;
wire \registers~79_q ;
wire \registers~111_q ;
wire \registers~47_q ;
wire \registers~15_q ;
wire \registers~2352_combout ;
wire \registers~207_q ;
wire \registers~175_q ;
wire \registers~239_q ;
wire \registers~143_q ;
wire \registers~1279_combout ;
wire \registers~687_q ;
wire \registers~751feeder_combout ;
wire \registers~751_q ;
wire \registers~719_q ;
wire \registers~559_q ;
wire \registers~591_q ;
wire \registers~623feeder_combout ;
wire \registers~623_q ;
wire \registers~527_q ;
wire \registers~2360_combout ;
wire \registers~655_q ;
wire \registers~1287_combout ;
wire \registers~1295_combout ;
wire \write_data[16]~input_o ;
wire \registers~688feeder_combout ;
wire \registers~688_q ;
wire \registers~720_q ;
wire \registers~752_q ;
wire \registers~592_q ;
wire \registers~560feeder_combout ;
wire \registers~560_q ;
wire \registers~624feeder_combout ;
wire \registers~624_q ;
wire \registers~528_q ;
wire \registers~2376_combout ;
wire \registers~656_q ;
wire \registers~1304_combout ;
wire \registers~240_q ;
wire \registers~208_q ;
wire \registers~80_q ;
wire \registers~112feeder_combout ;
wire \registers~112_q ;
wire \registers~48feeder_combout ;
wire \registers~48_q ;
wire \registers~16_q ;
wire \registers~2368_combout ;
wire \registers~176_q ;
wire \registers~144_q ;
wire \registers~1296_combout ;
wire \registers~1008feeder_combout ;
wire \registers~1008_q ;
wire \registers~976_q ;
wire \registers~944_q ;
wire \registers~816feeder_combout ;
wire \registers~816_q ;
wire \registers~848_q ;
wire \registers~880feeder_combout ;
wire \registers~880_q ;
wire \registers~784_q ;
wire \registers~2380_combout ;
wire \registers~912_q ;
wire \registers~1308_combout ;
wire \registers~432_q ;
wire \registers~464_q ;
wire \registers~496feeder_combout ;
wire \registers~496_q ;
wire \registers~336_q ;
wire \registers~368_q ;
wire \registers~304feeder_combout ;
wire \registers~304_q ;
wire \registers~272_q ;
wire \registers~2372_combout ;
wire \registers~400_q ;
wire \registers~1300_combout ;
wire \registers~1312_combout ;
wire \write_data[17]~input_o ;
wire \registers~49feeder_combout ;
wire \registers~49_q ;
wire \registers~81_q ;
wire \registers~113feeder_combout ;
wire \registers~113_q ;
wire \registers~17_q ;
wire \registers~2384_combout ;
wire \registers~209_q ;
wire \registers~241feeder_combout ;
wire \registers~241_q ;
wire \registers~177_q ;
wire \registers~145_q ;
wire \registers~1313_combout ;
wire \registers~305_q ;
wire \registers~337_q ;
wire \registers~369feeder_combout ;
wire \registers~369_q ;
wire \registers~273_q ;
wire \registers~2388_combout ;
wire \registers~497_q ;
wire \registers~465_q ;
wire \registers~433feeder_combout ;
wire \registers~433_q ;
wire \registers~401_q ;
wire \registers~1317_combout ;
wire \registers~849_q ;
wire \registers~881_q ;
wire \registers~817_q ;
wire \registers~785_q ;
wire \registers~2396_combout ;
wire \registers~1009feeder_combout ;
wire \registers~1009_q ;
wire \registers~977_q ;
wire \registers~945feeder_combout ;
wire \registers~945_q ;
wire \registers~913_q ;
wire \registers~1325_combout ;
wire \registers~689_q ;
wire \registers~753feeder_combout ;
wire \registers~753_q ;
wire \registers~721_q ;
wire \registers~625_q ;
wire \registers~593_q ;
wire \registers~561_q ;
wire \registers~529_q ;
wire \registers~2392_combout ;
wire \registers~657_q ;
wire \registers~1321_combout ;
wire \registers~1329_combout ;
wire \write_data[18]~input_o ;
wire \registers~1010_q ;
wire \registers~978_q ;
wire \registers~946_q ;
wire \registers~850_q ;
wire \registers~818feeder_combout ;
wire \registers~818_q ;
wire \registers~882_q ;
wire \registers~786_q ;
wire \registers~2412_combout ;
wire \registers~914_q ;
wire \registers~1342_combout ;
wire \registers~82_q ;
wire \registers~50feeder_combout ;
wire \registers~50_q ;
wire \registers~114feeder_combout ;
wire \registers~114_q ;
wire \registers~18_q ;
wire \registers~2400_combout ;
wire \registers~210_q ;
wire \registers~178_q ;
wire \registers~242_q ;
wire \registers~146_q ;
wire \registers~1330_combout ;
wire \registers~306_q ;
wire \registers~338_q ;
wire \registers~370_q ;
wire \registers~274_q ;
wire \registers~2404_combout ;
wire \registers~466_q ;
wire \registers~498feeder_combout ;
wire \registers~498_q ;
wire \registers~434feeder_combout ;
wire \registers~434_q ;
wire \registers~402_q ;
wire \registers~1334_combout ;
wire \registers~594_q ;
wire \registers~562_q ;
wire \registers~626feeder_combout ;
wire \registers~626_q ;
wire \registers~530_q ;
wire \registers~2408_combout ;
wire \registers~754_q ;
wire \registers~722_q ;
wire \registers~690_q ;
wire \registers~658_q ;
wire \registers~1338_combout ;
wire \registers~1346_combout ;
wire \write_data[19]~input_o ;
wire \registers~243feeder_combout ;
wire \registers~243_q ;
wire \registers~211_q ;
wire \registers~179_q ;
wire \registers~115_q ;
wire \registers~83_q ;
wire \registers~51_q ;
wire \registers~19_q ;
wire \registers~2416_combout ;
wire \registers~147_q ;
wire \registers~1347_combout ;
wire \registers~435feeder_combout ;
wire \registers~435_q ;
wire \registers~467_q ;
wire \registers~307feeder_combout ;
wire \registers~307_q ;
wire \registers~339_q ;
wire \registers~371feeder_combout ;
wire \registers~371_q ;
wire \registers~275_q ;
wire \registers~2420_combout ;
wire \registers~499feeder_combout ;
wire \registers~499_q ;
wire \registers~403_q ;
wire \registers~1351_combout ;
wire \registers~1011_q ;
wire \registers~883feeder_combout ;
wire \registers~883_q ;
wire \registers~851_q ;
wire \registers~819_q ;
wire \registers~787_q ;
wire \registers~2428_combout ;
wire \registers~979_q ;
wire \registers~947feeder_combout ;
wire \registers~947_q ;
wire \registers~915_q ;
wire \registers~1359_combout ;
wire \registers~627feeder_combout ;
wire \registers~627_q ;
wire \registers~595_q ;
wire \registers~563_q ;
wire \registers~531_q ;
wire \registers~2424_combout ;
wire \registers~723_q ;
wire \registers~691_q ;
wire \registers~755feeder_combout ;
wire \registers~755_q ;
wire \registers~659_q ;
wire \registers~1355_combout ;
wire \registers~1363_combout ;
wire \write_data[20]~input_o ;
wire \registers~436feeder_combout ;
wire \registers~436_q ;
wire \registers~500_q ;
wire \registers~468_q ;
wire \registers~340_q ;
wire \registers~372_q ;
wire \registers~308_q ;
wire \registers~276_q ;
wire \registers~2436_combout ;
wire \registers~404_q ;
wire \registers~1368_combout ;
wire \registers~596_q ;
wire \registers~628_q ;
wire \registers~564feeder_combout ;
wire \registers~564_q ;
wire \registers~532_q ;
wire \registers~2440_combout ;
wire \registers~724_q ;
wire \registers~756feeder_combout ;
wire \registers~756_q ;
wire \registers~692_q ;
wire \registers~660_q ;
wire \registers~1372_combout ;
wire \registers~244_q ;
wire \registers~212_q ;
wire \registers~180_q ;
wire \registers~84_q ;
wire \registers~52feeder_combout ;
wire \registers~52_q ;
wire \registers~116feeder_combout ;
wire \registers~116_q ;
wire \registers~20_q ;
wire \registers~2432_combout ;
wire \registers~148_q ;
wire \registers~1364_combout ;
wire \registers~852_q ;
wire \registers~884feeder_combout ;
wire \registers~884_q ;
wire \registers~820feeder_combout ;
wire \registers~820_q ;
wire \registers~788_q ;
wire \registers~2444_combout ;
wire \registers~980_q ;
wire \registers~948_q ;
wire \registers~1012_q ;
wire \registers~916_q ;
wire \registers~1376_combout ;
wire \registers~1380_combout ;
wire \write_data[21]~input_o ;
wire \registers~309feeder_combout ;
wire \registers~309_q ;
wire \registers~341_q ;
wire \registers~373_q ;
wire \registers~277_q ;
wire \registers~2452_combout ;
wire \registers~437_q ;
wire \registers~469_q ;
wire \registers~501_q ;
wire \registers~405_q ;
wire \registers~1385_combout ;
wire \registers~117_q ;
wire \registers~85_q ;
wire \registers~53feeder_combout ;
wire \registers~53_q ;
wire \registers~21_q ;
wire \registers~2448_combout ;
wire \registers~213_q ;
wire \registers~181_q ;
wire \registers~245_q ;
wire \registers~149_q ;
wire \registers~1381_combout ;
wire \registers~565feeder_combout ;
wire \registers~565_q ;
wire \registers~629feeder_combout ;
wire \registers~629_q ;
wire \registers~597_q ;
wire \registers~533_q ;
wire \registers~2456_combout ;
wire \registers~725_q ;
wire \registers~693feeder_combout ;
wire \registers~693_q ;
wire \registers~757feeder_combout ;
wire \registers~757_q ;
wire \registers~661_q ;
wire \registers~1389_combout ;
wire \registers~853_q ;
wire \registers~885_q ;
wire \registers~821_q ;
wire \registers~789_q ;
wire \registers~2460_combout ;
wire \registers~981_q ;
wire \registers~949_q ;
wire \registers~1013_q ;
wire \registers~917_q ;
wire \registers~1393_combout ;
wire \registers~1397_combout ;
wire \write_data[22]~input_o ;
wire \registers~694feeder_combout ;
wire \registers~694_q ;
wire \registers~758feeder_combout ;
wire \registers~758_q ;
wire \registers~726_q ;
wire \registers~630_q ;
wire \registers~598_q ;
wire \registers~566_q ;
wire \registers~534_q ;
wire \registers~2472_combout ;
wire \registers~662_q ;
wire \registers~1406_combout ;
wire \registers~182feeder_combout ;
wire \registers~182_q ;
wire \registers~214_q ;
wire \registers~246_q ;
wire \registers~86_q ;
wire \registers~118feeder_combout ;
wire \registers~118_q ;
wire \registers~54feeder_combout ;
wire \registers~54_q ;
wire \registers~22_q ;
wire \registers~2464_combout ;
wire \registers~150_q ;
wire \registers~1398_combout ;
wire \registers~950_q ;
wire \registers~982_q ;
wire \registers~822feeder_combout ;
wire \registers~822_q ;
wire \registers~854_q ;
wire \registers~886_q ;
wire \registers~790_q ;
wire \registers~2476_combout ;
wire \registers~1014_q ;
wire \registers~918_q ;
wire \registers~1410_combout ;
wire \registers~374feeder_combout ;
wire \registers~374_q ;
wire \registers~342_q ;
wire \registers~310_q ;
wire \registers~278_q ;
wire \registers~2468_combout ;
wire \registers~470_q ;
wire \registers~502_q ;
wire \registers~438_q ;
wire \registers~406_q ;
wire \registers~1402_combout ;
wire \registers~1414_combout ;
wire \write_data[23]~input_o ;
wire \registers~439feeder_combout ;
wire \registers~439_q ;
wire \registers~471_q ;
wire \registers~503feeder_combout ;
wire \registers~503_q ;
wire \registers~343_q ;
wire \registers~311_q ;
wire \registers~375feeder_combout ;
wire \registers~375_q ;
wire \registers~279_q ;
wire \registers~2484_combout ;
wire \registers~407_q ;
wire \registers~1419_combout ;
wire \registers~183feeder_combout ;
wire \registers~183_q ;
wire \registers~119feeder_combout ;
wire \registers~119_q ;
wire \registers~87_q ;
wire \registers~55_q ;
wire \registers~23_q ;
wire \registers~2480_combout ;
wire \registers~215_q ;
wire \registers~247_q ;
wire \registers~151_q ;
wire \registers~1415_combout ;
wire \registers~599_q ;
wire \registers~631_q ;
wire \registers~567feeder_combout ;
wire \registers~567_q ;
wire \registers~535_q ;
wire \registers~2488_combout ;
wire \registers~727_q ;
wire \registers~695feeder_combout ;
wire \registers~695_q ;
wire \registers~759_q ;
wire \registers~663_q ;
wire \registers~1423_combout ;
wire \registers~951_q ;
wire \registers~983_q ;
wire \registers~855_q ;
wire \registers~887_q ;
wire \registers~823_q ;
wire \registers~791_q ;
wire \registers~2492_combout ;
wire \registers~1015feeder_combout ;
wire \registers~1015_q ;
wire \registers~919_q ;
wire \registers~1427_combout ;
wire \registers~1431_combout ;
wire \write_data[24]~input_o ;
wire \registers~888_q ;
wire \registers~856_q ;
wire \registers~824feeder_combout ;
wire \registers~824_q ;
wire \registers~792_q ;
wire \registers~2508_combout ;
wire \registers~952feeder_combout ;
wire \registers~952_q ;
wire \registers~984_q ;
wire \registers~1016_q ;
wire \registers~920_q ;
wire \registers~1444_combout ;
wire \registers~632_q ;
wire \registers~600_q ;
wire \registers~568_q ;
wire \registers~536_q ;
wire \registers~2504_combout ;
wire \registers~728_q ;
wire \registers~760feeder_combout ;
wire \registers~760_q ;
wire \registers~696feeder_combout ;
wire \registers~696_q ;
wire \registers~664_q ;
wire \registers~1440_combout ;
wire \registers~344_q ;
wire \registers~312_q ;
wire \registers~376feeder_combout ;
wire \registers~376_q ;
wire \registers~280_q ;
wire \registers~2500_combout ;
wire \registers~472_q ;
wire \registers~504_q ;
wire \registers~440feeder_combout ;
wire \registers~440_q ;
wire \registers~408_q ;
wire \registers~1436_combout ;
wire \registers~56feeder_combout ;
wire \registers~56_q ;
wire \registers~88_q ;
wire \registers~120_q ;
wire \registers~24_q ;
wire \registers~2496_combout ;
wire \registers~184feeder_combout ;
wire \registers~184_q ;
wire \registers~216_q ;
wire \registers~248_q ;
wire \registers~152_q ;
wire \registers~1432_combout ;
wire \registers~1448_combout ;
wire \write_data[25]~input_o ;
wire \registers~377feeder_combout ;
wire \registers~377_q ;
wire \registers~313feeder_combout ;
wire \registers~313_q ;
wire \registers~345_q ;
wire \registers~281_q ;
wire \registers~2516_combout ;
wire \registers~505_q ;
wire \registers~473_q ;
wire \registers~441_q ;
wire \registers~409_q ;
wire \registers~1453_combout ;
wire \registers~825_q ;
wire \registers~857_q ;
wire \registers~889_q ;
wire \registers~793_q ;
wire \registers~2524_combout ;
wire \registers~985_q ;
wire \registers~1017_q ;
wire \registers~953_q ;
wire \registers~921_q ;
wire \registers~1461_combout ;
wire \registers~633feeder_combout ;
wire \registers~633_q ;
wire \registers~601_q ;
wire \registers~569feeder_combout ;
wire \registers~569_q ;
wire \registers~537_q ;
wire \registers~2520_combout ;
wire \registers~697feeder_combout ;
wire \registers~697_q ;
wire \registers~729_q ;
wire \registers~761feeder_combout ;
wire \registers~761_q ;
wire \registers~665_q ;
wire \registers~1457_combout ;
wire \registers~185feeder_combout ;
wire \registers~185_q ;
wire \registers~217_q ;
wire \registers~249_q ;
wire \registers~89_q ;
wire \registers~57feeder_combout ;
wire \registers~57_q ;
wire \registers~121feeder_combout ;
wire \registers~121_q ;
wire \registers~25_q ;
wire \registers~2512_combout ;
wire \registers~153_q ;
wire \registers~1449_combout ;
wire \registers~1465_combout ;
wire \write_data[26]~input_o ;
wire \registers~1018feeder_combout ;
wire \registers~1018_q ;
wire \registers~986_q ;
wire \registers~954_q ;
wire \registers~858_q ;
wire \registers~890_q ;
wire \registers~826_q ;
wire \registers~794_q ;
wire \registers~2540_combout ;
wire \registers~922_q ;
wire \registers~1478_combout ;
wire \registers~698_q ;
wire \registers~730_q ;
wire \registers~634_q ;
wire \registers~602_q ;
wire \registers~570_q ;
wire \registers~538_q ;
wire \registers~2536_combout ;
wire \registers~762feeder_combout ;
wire \registers~762_q ;
wire \registers~666_q ;
wire \registers~1474_combout ;
wire \registers~122_q ;
wire \registers~90_q ;
wire \registers~58_q ;
wire \registers~26_q ;
wire \registers~2528_combout ;
wire \registers~218_q ;
wire \registers~250feeder_combout ;
wire \registers~250_q ;
wire \registers~186feeder_combout ;
wire \registers~186_q ;
wire \registers~154_q ;
wire \registers~1466_combout ;
wire \registers~378_q ;
wire \registers~346_q ;
wire \registers~314_q ;
wire \registers~282_q ;
wire \registers~2532_combout ;
wire \registers~442_q ;
wire \registers~474_q ;
wire \registers~506feeder_combout ;
wire \registers~506_q ;
wire \registers~410_q ;
wire \registers~1470_combout ;
wire \registers~1482_combout ;
wire \write_data[27]~input_o ;
wire \registers~699feeder_combout ;
wire \registers~699_q ;
wire \registers~763feeder_combout ;
wire \registers~763_q ;
wire \registers~731_q ;
wire \registers~571feeder_combout ;
wire \registers~571_q ;
wire \registers~603_q ;
wire \registers~635_q ;
wire \registers~539_q ;
wire \registers~2552_combout ;
wire \registers~667_q ;
wire \registers~1491_combout ;
wire \registers~443_q ;
wire \registers~507feeder_combout ;
wire \registers~507_q ;
wire \registers~475_q ;
wire \registers~379feeder_combout ;
wire \registers~379_q ;
wire \registers~347_q ;
wire \registers~315feeder_combout ;
wire \registers~315_q ;
wire \registers~283_q ;
wire \registers~2548_combout ;
wire \registers~411_q ;
wire \registers~1487_combout ;
wire \registers~251feeder_combout ;
wire \registers~251_q ;
wire \registers~123_q ;
wire \registers~91_q ;
wire \registers~59_q ;
wire \registers~27_q ;
wire \registers~2544_combout ;
wire \registers~219_q ;
wire \registers~187feeder_combout ;
wire \registers~187_q ;
wire \registers~155_q ;
wire \registers~1483_combout ;
wire \registers~1019feeder_combout ;
wire \registers~1019_q ;
wire \registers~987_q ;
wire \registers~955feeder_combout ;
wire \registers~955_q ;
wire \registers~859_q ;
wire \registers~891feeder_combout ;
wire \registers~891_q ;
wire \registers~827feeder_combout ;
wire \registers~827_q ;
wire \registers~795_q ;
wire \registers~2556_combout ;
wire \registers~923_q ;
wire \registers~1495_combout ;
wire \registers~1499_combout ;
wire \write_data[28]~input_o ;
wire \registers~444feeder_combout ;
wire \registers~444_q ;
wire \registers~476_q ;
wire \registers~348_q ;
wire \registers~316feeder_combout ;
wire \registers~316_q ;
wire \registers~380feeder_combout ;
wire \registers~380_q ;
wire \registers~284_q ;
wire \registers~2564_combout ;
wire \registers~508_q ;
wire \registers~412_q ;
wire \registers~1504_combout ;
wire \registers~60_q ;
wire \registers~92_q ;
wire \registers~124feeder_combout ;
wire \registers~124_q ;
wire \registers~28_q ;
wire \registers~2560_combout ;
wire \registers~220_q ;
wire \registers~188_q ;
wire \registers~252_q ;
wire \registers~156_q ;
wire \registers~1500_combout ;
wire \registers~860_q ;
wire \registers~892_q ;
wire \registers~828feeder_combout ;
wire \registers~828_q ;
wire \registers~796_q ;
wire \registers~2572_combout ;
wire \registers~988_q ;
wire \registers~956feeder_combout ;
wire \registers~956_q ;
wire \registers~1020feeder_combout ;
wire \registers~1020_q ;
wire \registers~924_q ;
wire \registers~1512_combout ;
wire \registers~636feeder_combout ;
wire \registers~636_q ;
wire \registers~604_q ;
wire \registers~572_q ;
wire \registers~540_q ;
wire \registers~2568_combout ;
wire \registers~732_q ;
wire \registers~700feeder_combout ;
wire \registers~700_q ;
wire \registers~764feeder_combout ;
wire \registers~764_q ;
wire \registers~668_q ;
wire \registers~1508_combout ;
wire \registers~1516_combout ;
wire \write_data[29]~input_o ;
wire \registers~509feeder_combout ;
wire \registers~509_q ;
wire \registers~477_q ;
wire \registers~445feeder_combout ;
wire \registers~445_q ;
wire \registers~349_q ;
wire \registers~317_q ;
wire \registers~381_q ;
wire \registers~285_q ;
wire \registers~2580_combout ;
wire \registers~413_q ;
wire \registers~1521_combout ;
wire \registers~253_q ;
wire \registers~93_q ;
wire \registers~61_q ;
wire \registers~125_q ;
wire \registers~29_q ;
wire \registers~2576_combout ;
wire \registers~221_q ;
wire \registers~189_q ;
wire \registers~157_q ;
wire \registers~1517_combout ;
wire \registers~765feeder_combout ;
wire \registers~765_q ;
wire \registers~733_q ;
wire \registers~701feeder_combout ;
wire \registers~701_q ;
wire \registers~605_q ;
wire \registers~573feeder_combout ;
wire \registers~573_q ;
wire \registers~637feeder_combout ;
wire \registers~637_q ;
wire \registers~541_q ;
wire \registers~2584_combout ;
wire \registers~669_q ;
wire \registers~1525_combout ;
wire \registers~1021_q ;
wire \registers~989_q ;
wire \registers~957_q ;
wire \registers~861_q ;
wire \registers~893_q ;
wire \registers~829_q ;
wire \registers~797_q ;
wire \registers~2588_combout ;
wire \registers~925_q ;
wire \registers~1529_combout ;
wire \registers~1533_combout ;
wire \write_data[30]~input_o ;
wire \registers~1022_q ;
wire \registers~990_q ;
wire \registers~862_q ;
wire \registers~894feeder_combout ;
wire \registers~894_q ;
wire \registers~830_q ;
wire \registers~798_q ;
wire \registers~2604_combout ;
wire \registers~958feeder_combout ;
wire \registers~958_q ;
wire \registers~926_q ;
wire \registers~1546_combout ;
wire \registers~638feeder_combout ;
wire \registers~638_q ;
wire \registers~606_q ;
wire \registers~574feeder_combout ;
wire \registers~574_q ;
wire \registers~542_q ;
wire \registers~2600_combout ;
wire \registers~766feeder_combout ;
wire \registers~766_q ;
wire \registers~734_q ;
wire \registers~702feeder_combout ;
wire \registers~702_q ;
wire \registers~670_q ;
wire \registers~1542_combout ;
wire \registers~382_q ;
wire \registers~350_q ;
wire \registers~318feeder_combout ;
wire \registers~318_q ;
wire \registers~286_q ;
wire \registers~2596_combout ;
wire \registers~478_q ;
wire \registers~446feeder_combout ;
wire \registers~446_q ;
wire \registers~510feeder_combout ;
wire \registers~510_q ;
wire \registers~414_q ;
wire \registers~1538_combout ;
wire \registers~190_q ;
wire \registers~222_q ;
wire \registers~62_q ;
wire \registers~94_q ;
wire \registers~126_q ;
wire \registers~30_q ;
wire \registers~2592_combout ;
wire \registers~254_q ;
wire \registers~158_q ;
wire \registers~1534_combout ;
wire \registers~1550_combout ;
wire \write_data[31]~input_o ;
wire \registers~767_q ;
wire \registers~575feeder_combout ;
wire \registers~575_q ;
wire \registers~639feeder_combout ;
wire \registers~639_q ;
wire \registers~607_q ;
wire \registers~543_q ;
wire \registers~2616_combout ;
wire \registers~735_q ;
wire \registers~703feeder_combout ;
wire \registers~703_q ;
wire \registers~671_q ;
wire \registers~1559_combout ;
wire \registers~351_q ;
wire \registers~383feeder_combout ;
wire \registers~383_q ;
wire \registers~319feeder_combout ;
wire \registers~319_q ;
wire \registers~287_q ;
wire \registers~2612_combout ;
wire \registers~479_q ;
wire \registers~447_q ;
wire \registers~511feeder_combout ;
wire \registers~511_q ;
wire \registers~415_q ;
wire \registers~1555_combout ;
wire \registers~959feeder_combout ;
wire \registers~959_q ;
wire \registers~991_q ;
wire \registers~1023_q ;
wire \registers~863_q ;
wire \registers~895feeder_combout ;
wire \registers~895_q ;
wire \registers~831feeder_combout ;
wire \registers~831_q ;
wire \registers~799_q ;
wire \registers~2620_combout ;
wire \registers~927_q ;
wire \registers~1563_combout ;
wire \registers~255_q ;
wire \registers~223_q ;
wire \registers~191feeder_combout ;
wire \registers~191_q ;
wire \registers~95_q ;
wire \registers~127_q ;
wire \registers~63feeder_combout ;
wire \registers~63_q ;
wire \registers~31_q ;
wire \registers~2608_combout ;
wire \registers~159_q ;
wire \registers~1551_combout ;
wire \registers~1567_combout ;
wire \read_reg2[2]~input_o ;
wire \read_reg2[0]~input_o ;
wire \read_reg2[1]~input_o ;
wire \registers~2636_combout ;
wire \registers~1580_combout ;
wire \read_reg2[4]~input_o ;
wire \registers~2624_combout ;
wire \registers~1568_combout ;
wire \read_reg2[3]~input_o ;
wire \registers~2632_combout ;
wire \registers~1576_combout ;
wire \registers~2628_combout ;
wire \registers~1572_combout ;
wire \registers~1584_combout ;
wire \registers~2648_combout ;
wire \registers~1593_combout ;
wire \registers~2652_combout ;
wire \registers~1597_combout ;
wire \registers~2640_combout ;
wire \registers~1585_combout ;
wire \registers~2644_combout ;
wire \registers~1589_combout ;
wire \registers~1601_combout ;
wire \registers~2656_combout ;
wire \registers~1602_combout ;
wire \registers~2660_combout ;
wire \registers~1606_combout ;
wire \registers~2664_combout ;
wire \registers~1610_combout ;
wire \registers~2668_combout ;
wire \registers~1614_combout ;
wire \registers~1618_combout ;
wire \registers~2680_combout ;
wire \registers~1627_combout ;
wire \registers~2684_combout ;
wire \registers~1631_combout ;
wire \registers~2676_combout ;
wire \registers~1623_combout ;
wire \registers~2672_combout ;
wire \registers~1619_combout ;
wire \registers~1635_combout ;
wire \registers~2692_combout ;
wire \registers~1640_combout ;
wire \registers~2696_combout ;
wire \registers~1644_combout ;
wire \registers~2688_combout ;
wire \registers~1636_combout ;
wire \registers~2700_combout ;
wire \registers~1648_combout ;
wire \registers~1652_combout ;
wire \registers~2708_combout ;
wire \registers~1657_combout ;
wire \registers~2712_combout ;
wire \registers~1661_combout ;
wire \registers~2704_combout ;
wire \registers~1653_combout ;
wire \registers~2716_combout ;
wire \registers~1665_combout ;
wire \registers~1669_combout ;
wire \registers~2724_combout ;
wire \registers~1674_combout ;
wire \registers~2732_combout ;
wire \registers~1682_combout ;
wire \registers~2720_combout ;
wire \registers~1670_combout ;
wire \registers~2728_combout ;
wire \registers~1678_combout ;
wire \registers~1686_combout ;
wire \registers~2748_combout ;
wire \registers~1699_combout ;
wire \registers~2744_combout ;
wire \registers~1695_combout ;
wire \registers~2740_combout ;
wire \registers~1691_combout ;
wire \registers~2736_combout ;
wire \registers~1687_combout ;
wire \registers~1703_combout ;
wire \registers~2764_combout ;
wire \registers~1716_combout ;
wire \registers~2760_combout ;
wire \registers~1712_combout ;
wire \registers~2756_combout ;
wire \registers~1708_combout ;
wire \registers~2752_combout ;
wire \registers~1704_combout ;
wire \registers~1720_combout ;
wire \registers~2780_combout ;
wire \registers~1733_combout ;
wire \registers~2776_combout ;
wire \registers~1729_combout ;
wire \registers~2772_combout ;
wire \registers~1725_combout ;
wire \registers~2768_combout ;
wire \registers~1721_combout ;
wire \registers~1737_combout ;
wire \registers~2784_combout ;
wire \registers~1738_combout ;
wire \registers~2796_combout ;
wire \registers~1750_combout ;
wire \registers~2788_combout ;
wire \registers~1742_combout ;
wire \registers~2792_combout ;
wire \registers~1746_combout ;
wire \registers~1754_combout ;
wire \registers~2800_combout ;
wire \registers~1755_combout ;
wire \registers~2804_combout ;
wire \registers~1759_combout ;
wire \registers~2812_combout ;
wire \registers~1767_combout ;
wire \registers~2808_combout ;
wire \registers~1763_combout ;
wire \registers~1771_combout ;
wire \registers~2828_combout ;
wire \registers~1784_combout ;
wire \registers~2820_combout ;
wire \registers~1776_combout ;
wire \registers~2824_combout ;
wire \registers~1780_combout ;
wire \registers~2816_combout ;
wire \registers~1772_combout ;
wire \registers~1788_combout ;
wire \registers~2844_combout ;
wire \registers~1801_combout ;
wire \registers~2840_combout ;
wire \registers~1797_combout ;
wire \registers~2836_combout ;
wire \registers~1793_combout ;
wire \registers~2832_combout ;
wire \registers~1789_combout ;
wire \registers~1805_combout ;
wire \registers~2860_combout ;
wire \registers~1818_combout ;
wire \registers~2848_combout ;
wire \registers~1806_combout ;
wire \registers~2856_combout ;
wire \registers~1814_combout ;
wire \registers~2852_combout ;
wire \registers~1810_combout ;
wire \registers~1822_combout ;
wire \registers~2868_combout ;
wire \registers~1827_combout ;
wire \registers~2872_combout ;
wire \registers~1831_combout ;
wire \registers~2876_combout ;
wire \registers~1835_combout ;
wire \registers~2864_combout ;
wire \registers~1823_combout ;
wire \registers~1839_combout ;
wire \registers~2892_combout ;
wire \registers~1852_combout ;
wire \registers~2880_combout ;
wire \registers~1840_combout ;
wire \registers~2884_combout ;
wire \registers~1844_combout ;
wire \registers~2888_combout ;
wire \registers~1848_combout ;
wire \registers~1856_combout ;
wire \registers~2896_combout ;
wire \registers~1857_combout ;
wire \registers~2900_combout ;
wire \registers~1861_combout ;
wire \registers~2908_combout ;
wire \registers~1869_combout ;
wire \registers~2904_combout ;
wire \registers~1865_combout ;
wire \registers~1873_combout ;
wire \registers~2924_combout ;
wire \registers~1886_combout ;
wire \registers~2916_combout ;
wire \registers~1878_combout ;
wire \registers~2912_combout ;
wire \registers~1874_combout ;
wire \registers~2920_combout ;
wire \registers~1882_combout ;
wire \registers~1890_combout ;
wire \registers~2932_combout ;
wire \registers~1895_combout ;
wire \registers~2928_combout ;
wire \registers~1891_combout ;
wire \registers~2936_combout ;
wire \registers~1899_combout ;
wire \registers~2940_combout ;
wire \registers~1903_combout ;
wire \registers~1907_combout ;
wire \registers~2944_combout ;
wire \registers~1908_combout ;
wire \registers~2952_combout ;
wire \registers~1916_combout ;
wire \registers~2948_combout ;
wire \registers~1912_combout ;
wire \registers~2956_combout ;
wire \registers~1920_combout ;
wire \registers~1924_combout ;
wire \registers~2972_combout ;
wire \registers~1937_combout ;
wire \registers~2960_combout ;
wire \registers~1925_combout ;
wire \registers~2968_combout ;
wire \registers~1933_combout ;
wire \registers~2964_combout ;
wire \registers~1929_combout ;
wire \registers~1941_combout ;
wire \registers~2984_combout ;
wire \registers~1950_combout ;
wire \registers~2988_combout ;
wire \registers~1954_combout ;
wire \registers~2976_combout ;
wire \registers~1942_combout ;
wire \registers~2980_combout ;
wire \registers~1946_combout ;
wire \registers~1958_combout ;
wire \registers~3004_combout ;
wire \registers~1971_combout ;
wire \registers~2996_combout ;
wire \registers~1963_combout ;
wire \registers~2992_combout ;
wire \registers~1959_combout ;
wire \registers~3000_combout ;
wire \registers~1967_combout ;
wire \registers~1975_combout ;
wire \registers~3012_combout ;
wire \registers~1980_combout ;
wire \registers~3016_combout ;
wire \registers~1984_combout ;
wire \registers~3020_combout ;
wire \registers~1988_combout ;
wire \registers~3008_combout ;
wire \registers~1976_combout ;
wire \registers~1992_combout ;
wire \registers~3032_combout ;
wire \registers~2001_combout ;
wire \registers~3036_combout ;
wire \registers~2005_combout ;
wire \registers~3028_combout ;
wire \registers~1997_combout ;
wire \registers~3024_combout ;
wire \registers~1993_combout ;
wire \registers~2009_combout ;
wire \registers~3052_combout ;
wire \registers~2022_combout ;
wire \registers~3048_combout ;
wire \registers~2018_combout ;
wire \registers~3044_combout ;
wire \registers~2014_combout ;
wire \registers~3040_combout ;
wire \registers~2010_combout ;
wire \registers~2026_combout ;
wire \registers~3064_combout ;
wire \registers~2035_combout ;
wire \registers~3060_combout ;
wire \registers~2031_combout ;
wire \registers~3068_combout ;
wire \registers~2039_combout ;
wire \registers~3056_combout ;
wire \registers~2027_combout ;
wire \registers~2043_combout ;
wire \registers~3080_combout ;
wire \registers~2052_combout ;
wire \registers~3072_combout ;
wire \registers~2044_combout ;
wire \registers~3084_combout ;
wire \registers~2056_combout ;
wire \registers~3076_combout ;
wire \registers~2048_combout ;
wire \registers~2060_combout ;
wire \registers~3096_combout ;
wire \registers~2069_combout ;
wire \registers~3092_combout ;
wire \registers~2065_combout ;
wire \registers~3100_combout ;
wire \registers~2073_combout ;
wire \registers~3088_combout ;
wire \registers~2061_combout ;
wire \registers~2077_combout ;
wire \registers~3112_combout ;
wire \registers~2086_combout ;
wire \registers~3116_combout ;
wire \registers~2090_combout ;
wire \registers~3104_combout ;
wire \registers~2078_combout ;
wire \registers~3108_combout ;
wire \registers~2082_combout ;
wire \registers~2094_combout ;
wire \registers~3132_combout ;
wire \registers~2107_combout ;
wire \registers~3128_combout ;
wire \registers~2103_combout ;
wire \registers~3120_combout ;
wire \registers~2095_combout ;
wire \registers~3124_combout ;
wire \registers~2099_combout ;
wire \registers~2111_combout ;


// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \read_data1[0]~output (
	.i(\registers~1040_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[0]),
	.obar());
// synopsys translate_off
defparam \read_data1[0]~output .bus_hold = "false";
defparam \read_data1[0]~output .open_drain_output = "false";
defparam \read_data1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \read_data1[1]~output (
	.i(\registers~1057_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[1]),
	.obar());
// synopsys translate_off
defparam \read_data1[1]~output .bus_hold = "false";
defparam \read_data1[1]~output .open_drain_output = "false";
defparam \read_data1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \read_data1[2]~output (
	.i(\registers~1074_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[2]),
	.obar());
// synopsys translate_off
defparam \read_data1[2]~output .bus_hold = "false";
defparam \read_data1[2]~output .open_drain_output = "false";
defparam \read_data1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \read_data1[3]~output (
	.i(\registers~1091_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[3]),
	.obar());
// synopsys translate_off
defparam \read_data1[3]~output .bus_hold = "false";
defparam \read_data1[3]~output .open_drain_output = "false";
defparam \read_data1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \read_data1[4]~output (
	.i(\registers~1108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[4]),
	.obar());
// synopsys translate_off
defparam \read_data1[4]~output .bus_hold = "false";
defparam \read_data1[4]~output .open_drain_output = "false";
defparam \read_data1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \read_data1[5]~output (
	.i(\registers~1125_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[5]),
	.obar());
// synopsys translate_off
defparam \read_data1[5]~output .bus_hold = "false";
defparam \read_data1[5]~output .open_drain_output = "false";
defparam \read_data1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \read_data1[6]~output (
	.i(\registers~1142_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[6]),
	.obar());
// synopsys translate_off
defparam \read_data1[6]~output .bus_hold = "false";
defparam \read_data1[6]~output .open_drain_output = "false";
defparam \read_data1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \read_data1[7]~output (
	.i(\registers~1159_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[7]),
	.obar());
// synopsys translate_off
defparam \read_data1[7]~output .bus_hold = "false";
defparam \read_data1[7]~output .open_drain_output = "false";
defparam \read_data1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \read_data1[8]~output (
	.i(\registers~1176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[8]),
	.obar());
// synopsys translate_off
defparam \read_data1[8]~output .bus_hold = "false";
defparam \read_data1[8]~output .open_drain_output = "false";
defparam \read_data1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \read_data1[9]~output (
	.i(\registers~1193_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[9]),
	.obar());
// synopsys translate_off
defparam \read_data1[9]~output .bus_hold = "false";
defparam \read_data1[9]~output .open_drain_output = "false";
defparam \read_data1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \read_data1[10]~output (
	.i(\registers~1210_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[10]),
	.obar());
// synopsys translate_off
defparam \read_data1[10]~output .bus_hold = "false";
defparam \read_data1[10]~output .open_drain_output = "false";
defparam \read_data1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \read_data1[11]~output (
	.i(\registers~1227_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[11]),
	.obar());
// synopsys translate_off
defparam \read_data1[11]~output .bus_hold = "false";
defparam \read_data1[11]~output .open_drain_output = "false";
defparam \read_data1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \read_data1[12]~output (
	.i(\registers~1244_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[12]),
	.obar());
// synopsys translate_off
defparam \read_data1[12]~output .bus_hold = "false";
defparam \read_data1[12]~output .open_drain_output = "false";
defparam \read_data1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \read_data1[13]~output (
	.i(\registers~1261_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[13]),
	.obar());
// synopsys translate_off
defparam \read_data1[13]~output .bus_hold = "false";
defparam \read_data1[13]~output .open_drain_output = "false";
defparam \read_data1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \read_data1[14]~output (
	.i(\registers~1278_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[14]),
	.obar());
// synopsys translate_off
defparam \read_data1[14]~output .bus_hold = "false";
defparam \read_data1[14]~output .open_drain_output = "false";
defparam \read_data1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \read_data1[15]~output (
	.i(\registers~1295_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[15]),
	.obar());
// synopsys translate_off
defparam \read_data1[15]~output .bus_hold = "false";
defparam \read_data1[15]~output .open_drain_output = "false";
defparam \read_data1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \read_data1[16]~output (
	.i(\registers~1312_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[16]),
	.obar());
// synopsys translate_off
defparam \read_data1[16]~output .bus_hold = "false";
defparam \read_data1[16]~output .open_drain_output = "false";
defparam \read_data1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \read_data1[17]~output (
	.i(\registers~1329_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[17]),
	.obar());
// synopsys translate_off
defparam \read_data1[17]~output .bus_hold = "false";
defparam \read_data1[17]~output .open_drain_output = "false";
defparam \read_data1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \read_data1[18]~output (
	.i(\registers~1346_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[18]),
	.obar());
// synopsys translate_off
defparam \read_data1[18]~output .bus_hold = "false";
defparam \read_data1[18]~output .open_drain_output = "false";
defparam \read_data1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \read_data1[19]~output (
	.i(\registers~1363_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[19]),
	.obar());
// synopsys translate_off
defparam \read_data1[19]~output .bus_hold = "false";
defparam \read_data1[19]~output .open_drain_output = "false";
defparam \read_data1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \read_data1[20]~output (
	.i(\registers~1380_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[20]),
	.obar());
// synopsys translate_off
defparam \read_data1[20]~output .bus_hold = "false";
defparam \read_data1[20]~output .open_drain_output = "false";
defparam \read_data1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \read_data1[21]~output (
	.i(\registers~1397_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[21]),
	.obar());
// synopsys translate_off
defparam \read_data1[21]~output .bus_hold = "false";
defparam \read_data1[21]~output .open_drain_output = "false";
defparam \read_data1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \read_data1[22]~output (
	.i(\registers~1414_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[22]),
	.obar());
// synopsys translate_off
defparam \read_data1[22]~output .bus_hold = "false";
defparam \read_data1[22]~output .open_drain_output = "false";
defparam \read_data1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \read_data1[23]~output (
	.i(\registers~1431_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[23]),
	.obar());
// synopsys translate_off
defparam \read_data1[23]~output .bus_hold = "false";
defparam \read_data1[23]~output .open_drain_output = "false";
defparam \read_data1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \read_data1[24]~output (
	.i(\registers~1448_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[24]),
	.obar());
// synopsys translate_off
defparam \read_data1[24]~output .bus_hold = "false";
defparam \read_data1[24]~output .open_drain_output = "false";
defparam \read_data1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \read_data1[25]~output (
	.i(\registers~1465_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[25]),
	.obar());
// synopsys translate_off
defparam \read_data1[25]~output .bus_hold = "false";
defparam \read_data1[25]~output .open_drain_output = "false";
defparam \read_data1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N42
cyclonev_io_obuf \read_data1[26]~output (
	.i(\registers~1482_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[26]),
	.obar());
// synopsys translate_off
defparam \read_data1[26]~output .bus_hold = "false";
defparam \read_data1[26]~output .open_drain_output = "false";
defparam \read_data1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \read_data1[27]~output (
	.i(\registers~1499_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[27]),
	.obar());
// synopsys translate_off
defparam \read_data1[27]~output .bus_hold = "false";
defparam \read_data1[27]~output .open_drain_output = "false";
defparam \read_data1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \read_data1[28]~output (
	.i(\registers~1516_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[28]),
	.obar());
// synopsys translate_off
defparam \read_data1[28]~output .bus_hold = "false";
defparam \read_data1[28]~output .open_drain_output = "false";
defparam \read_data1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \read_data1[29]~output (
	.i(\registers~1533_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[29]),
	.obar());
// synopsys translate_off
defparam \read_data1[29]~output .bus_hold = "false";
defparam \read_data1[29]~output .open_drain_output = "false";
defparam \read_data1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \read_data1[30]~output (
	.i(\registers~1550_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[30]),
	.obar());
// synopsys translate_off
defparam \read_data1[30]~output .bus_hold = "false";
defparam \read_data1[30]~output .open_drain_output = "false";
defparam \read_data1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \read_data1[31]~output (
	.i(\registers~1567_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[31]),
	.obar());
// synopsys translate_off
defparam \read_data1[31]~output .bus_hold = "false";
defparam \read_data1[31]~output .open_drain_output = "false";
defparam \read_data1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \read_data2[0]~output (
	.i(\registers~1584_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[0]),
	.obar());
// synopsys translate_off
defparam \read_data2[0]~output .bus_hold = "false";
defparam \read_data2[0]~output .open_drain_output = "false";
defparam \read_data2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \read_data2[1]~output (
	.i(\registers~1601_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[1]),
	.obar());
// synopsys translate_off
defparam \read_data2[1]~output .bus_hold = "false";
defparam \read_data2[1]~output .open_drain_output = "false";
defparam \read_data2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \read_data2[2]~output (
	.i(\registers~1618_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[2]),
	.obar());
// synopsys translate_off
defparam \read_data2[2]~output .bus_hold = "false";
defparam \read_data2[2]~output .open_drain_output = "false";
defparam \read_data2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \read_data2[3]~output (
	.i(\registers~1635_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[3]),
	.obar());
// synopsys translate_off
defparam \read_data2[3]~output .bus_hold = "false";
defparam \read_data2[3]~output .open_drain_output = "false";
defparam \read_data2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \read_data2[4]~output (
	.i(\registers~1652_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[4]),
	.obar());
// synopsys translate_off
defparam \read_data2[4]~output .bus_hold = "false";
defparam \read_data2[4]~output .open_drain_output = "false";
defparam \read_data2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \read_data2[5]~output (
	.i(\registers~1669_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[5]),
	.obar());
// synopsys translate_off
defparam \read_data2[5]~output .bus_hold = "false";
defparam \read_data2[5]~output .open_drain_output = "false";
defparam \read_data2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \read_data2[6]~output (
	.i(\registers~1686_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[6]),
	.obar());
// synopsys translate_off
defparam \read_data2[6]~output .bus_hold = "false";
defparam \read_data2[6]~output .open_drain_output = "false";
defparam \read_data2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \read_data2[7]~output (
	.i(\registers~1703_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[7]),
	.obar());
// synopsys translate_off
defparam \read_data2[7]~output .bus_hold = "false";
defparam \read_data2[7]~output .open_drain_output = "false";
defparam \read_data2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \read_data2[8]~output (
	.i(\registers~1720_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[8]),
	.obar());
// synopsys translate_off
defparam \read_data2[8]~output .bus_hold = "false";
defparam \read_data2[8]~output .open_drain_output = "false";
defparam \read_data2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \read_data2[9]~output (
	.i(\registers~1737_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[9]),
	.obar());
// synopsys translate_off
defparam \read_data2[9]~output .bus_hold = "false";
defparam \read_data2[9]~output .open_drain_output = "false";
defparam \read_data2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \read_data2[10]~output (
	.i(\registers~1754_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[10]),
	.obar());
// synopsys translate_off
defparam \read_data2[10]~output .bus_hold = "false";
defparam \read_data2[10]~output .open_drain_output = "false";
defparam \read_data2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \read_data2[11]~output (
	.i(\registers~1771_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[11]),
	.obar());
// synopsys translate_off
defparam \read_data2[11]~output .bus_hold = "false";
defparam \read_data2[11]~output .open_drain_output = "false";
defparam \read_data2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \read_data2[12]~output (
	.i(\registers~1788_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[12]),
	.obar());
// synopsys translate_off
defparam \read_data2[12]~output .bus_hold = "false";
defparam \read_data2[12]~output .open_drain_output = "false";
defparam \read_data2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \read_data2[13]~output (
	.i(\registers~1805_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[13]),
	.obar());
// synopsys translate_off
defparam \read_data2[13]~output .bus_hold = "false";
defparam \read_data2[13]~output .open_drain_output = "false";
defparam \read_data2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \read_data2[14]~output (
	.i(\registers~1822_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[14]),
	.obar());
// synopsys translate_off
defparam \read_data2[14]~output .bus_hold = "false";
defparam \read_data2[14]~output .open_drain_output = "false";
defparam \read_data2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \read_data2[15]~output (
	.i(\registers~1839_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[15]),
	.obar());
// synopsys translate_off
defparam \read_data2[15]~output .bus_hold = "false";
defparam \read_data2[15]~output .open_drain_output = "false";
defparam \read_data2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \read_data2[16]~output (
	.i(\registers~1856_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[16]),
	.obar());
// synopsys translate_off
defparam \read_data2[16]~output .bus_hold = "false";
defparam \read_data2[16]~output .open_drain_output = "false";
defparam \read_data2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \read_data2[17]~output (
	.i(\registers~1873_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[17]),
	.obar());
// synopsys translate_off
defparam \read_data2[17]~output .bus_hold = "false";
defparam \read_data2[17]~output .open_drain_output = "false";
defparam \read_data2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \read_data2[18]~output (
	.i(\registers~1890_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[18]),
	.obar());
// synopsys translate_off
defparam \read_data2[18]~output .bus_hold = "false";
defparam \read_data2[18]~output .open_drain_output = "false";
defparam \read_data2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \read_data2[19]~output (
	.i(\registers~1907_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[19]),
	.obar());
// synopsys translate_off
defparam \read_data2[19]~output .bus_hold = "false";
defparam \read_data2[19]~output .open_drain_output = "false";
defparam \read_data2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \read_data2[20]~output (
	.i(\registers~1924_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[20]),
	.obar());
// synopsys translate_off
defparam \read_data2[20]~output .bus_hold = "false";
defparam \read_data2[20]~output .open_drain_output = "false";
defparam \read_data2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \read_data2[21]~output (
	.i(\registers~1941_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[21]),
	.obar());
// synopsys translate_off
defparam \read_data2[21]~output .bus_hold = "false";
defparam \read_data2[21]~output .open_drain_output = "false";
defparam \read_data2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \read_data2[22]~output (
	.i(\registers~1958_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[22]),
	.obar());
// synopsys translate_off
defparam \read_data2[22]~output .bus_hold = "false";
defparam \read_data2[22]~output .open_drain_output = "false";
defparam \read_data2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \read_data2[23]~output (
	.i(\registers~1975_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[23]),
	.obar());
// synopsys translate_off
defparam \read_data2[23]~output .bus_hold = "false";
defparam \read_data2[23]~output .open_drain_output = "false";
defparam \read_data2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \read_data2[24]~output (
	.i(\registers~1992_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[24]),
	.obar());
// synopsys translate_off
defparam \read_data2[24]~output .bus_hold = "false";
defparam \read_data2[24]~output .open_drain_output = "false";
defparam \read_data2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \read_data2[25]~output (
	.i(\registers~2009_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[25]),
	.obar());
// synopsys translate_off
defparam \read_data2[25]~output .bus_hold = "false";
defparam \read_data2[25]~output .open_drain_output = "false";
defparam \read_data2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \read_data2[26]~output (
	.i(\registers~2026_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[26]),
	.obar());
// synopsys translate_off
defparam \read_data2[26]~output .bus_hold = "false";
defparam \read_data2[26]~output .open_drain_output = "false";
defparam \read_data2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \read_data2[27]~output (
	.i(\registers~2043_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[27]),
	.obar());
// synopsys translate_off
defparam \read_data2[27]~output .bus_hold = "false";
defparam \read_data2[27]~output .open_drain_output = "false";
defparam \read_data2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \read_data2[28]~output (
	.i(\registers~2060_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[28]),
	.obar());
// synopsys translate_off
defparam \read_data2[28]~output .bus_hold = "false";
defparam \read_data2[28]~output .open_drain_output = "false";
defparam \read_data2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \read_data2[29]~output (
	.i(\registers~2077_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[29]),
	.obar());
// synopsys translate_off
defparam \read_data2[29]~output .bus_hold = "false";
defparam \read_data2[29]~output .open_drain_output = "false";
defparam \read_data2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \read_data2[30]~output (
	.i(\registers~2094_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[30]),
	.obar());
// synopsys translate_off
defparam \read_data2[30]~output .bus_hold = "false";
defparam \read_data2[30]~output .open_drain_output = "false";
defparam \read_data2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \read_data2[31]~output (
	.i(\registers~2111_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[31]),
	.obar());
// synopsys translate_off
defparam \read_data2[31]~output .bus_hold = "false";
defparam \read_data2[31]~output .open_drain_output = "false";
defparam \read_data2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \read_reg1[2]~input (
	.i(read_reg1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg1[2]~input_o ));
// synopsys translate_off
defparam \read_reg1[2]~input .bus_hold = "false";
defparam \read_reg1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \regWrite~input (
	.i(regWrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regWrite~input_o ));
// synopsys translate_off
defparam \regWrite~input .bus_hold = "false";
defparam \regWrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \regWrite~inputCLKENA0 (
	.inclk(\regWrite~input_o ),
	.ena(vcc),
	.outclk(\regWrite~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \regWrite~inputCLKENA0 .clock_type = "global clock";
defparam \regWrite~inputCLKENA0 .disable_mode = "low";
defparam \regWrite~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \regWrite~inputCLKENA0 .ena_register_power_up = "high";
defparam \regWrite~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \write_data[0]~input (
	.i(write_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[0]~input_o ));
// synopsys translate_off
defparam \write_data[0]~input .bus_hold = "false";
defparam \write_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \registers~608feeder (
// Equation(s):
// \registers~608feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~608feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~608feeder .extended_lut = "off";
defparam \registers~608feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~608feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \write_reg[1]~input (
	.i(write_reg[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_reg[1]~input_o ));
// synopsys translate_off
defparam \write_reg[1]~input .bus_hold = "false";
defparam \write_reg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \write_reg[2]~input (
	.i(write_reg[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_reg[2]~input_o ));
// synopsys translate_off
defparam \write_reg[2]~input .bus_hold = "false";
defparam \write_reg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \byteOperations~input (
	.i(byteOperations),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\byteOperations~input_o ));
// synopsys translate_off
defparam \byteOperations~input .bus_hold = "false";
defparam \byteOperations~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \write_reg[4]~input (
	.i(write_reg[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_reg[4]~input_o ));
// synopsys translate_off
defparam \write_reg[4]~input .bus_hold = "false";
defparam \write_reg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \write_reg[0]~input (
	.i(write_reg[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_reg[0]~input_o ));
// synopsys translate_off
defparam \write_reg[0]~input .bus_hold = "false";
defparam \write_reg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \write_reg[3]~input (
	.i(write_reg[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_reg[3]~input_o ));
// synopsys translate_off
defparam \write_reg[3]~input .bus_hold = "false";
defparam \write_reg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \registers~3161 (
// Equation(s):
// \registers~3161_combout  = ( \write_reg[0]~input_o  & ( !\write_reg[3]~input_o  & ( (\write_reg[1]~input_o  & (!\write_reg[2]~input_o  & (!\byteOperations~input_o  & \write_reg[4]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\write_reg[2]~input_o ),
	.datac(!\byteOperations~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3161 .extended_lut = "off";
defparam \registers~3161 .lut_mask = 64'h0000004000000000;
defparam \registers~3161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N19
dffeas \registers~608 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~608 .is_wysiwyg = "true";
defparam \registers~608 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \registers~3163 (
// Equation(s):
// \registers~3163_combout  = ( !\write_reg[0]~input_o  & ( \write_reg[1]~input_o  & ( (!\write_reg[3]~input_o  & (!\byteOperations~input_o  & (\write_reg[4]~input_o  & !\write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[4]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3163 .extended_lut = "off";
defparam \registers~3163 .lut_mask = 64'h0000000008000000;
defparam \registers~3163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \registers~576 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~576 .is_wysiwyg = "true";
defparam \registers~576 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \registers~3160 (
// Equation(s):
// \registers~3160_combout  = ( !\write_reg[1]~input_o  & ( \write_reg[0]~input_o  & ( (!\write_reg[3]~input_o  & (!\byteOperations~input_o  & (!\write_reg[2]~input_o  & \write_reg[4]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[1]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3160 .extended_lut = "off";
defparam \registers~3160 .lut_mask = 64'h0000000000800000;
defparam \registers~3160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N49
dffeas \registers~544 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~544 .is_wysiwyg = "true";
defparam \registers~544 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \read_reg1[1]~input (
	.i(read_reg1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg1[1]~input_o ));
// synopsys translate_off
defparam \read_reg1[1]~input .bus_hold = "false";
defparam \read_reg1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \read_reg1[0]~input (
	.i(read_reg1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg1[0]~input_o ));
// synopsys translate_off
defparam \read_reg1[0]~input .bus_hold = "false";
defparam \read_reg1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \registers~3162 (
// Equation(s):
// \registers~3162_combout  = ( !\write_reg[1]~input_o  & ( !\write_reg[2]~input_o  & ( (\write_reg[4]~input_o  & (!\write_reg[0]~input_o  & (!\write_reg[3]~input_o  & !\byteOperations~input_o ))) ) ) )

	.dataa(!\write_reg[4]~input_o ),
	.datab(!\write_reg[0]~input_o ),
	.datac(!\write_reg[3]~input_o ),
	.datad(!\byteOperations~input_o ),
	.datae(!\write_reg[1]~input_o ),
	.dataf(!\write_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3162 .extended_lut = "off";
defparam \registers~3162 .lut_mask = 64'h4000000000000000;
defparam \registers~3162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \registers~512 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~512 .is_wysiwyg = "true";
defparam \registers~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \registers~2120 (
// Equation(s):
// \registers~2120_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~512_q )) # (\read_reg1[0]~input_o  & ((\registers~544_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~576_q ))) # (\read_reg1[0]~input_o  & (\registers~608_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~608_q ),
	.datac(!\registers~576_q ),
	.datad(!\registers~544_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2120 .extended_lut = "on";
defparam \registers~2120 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \registers~3147 (
// Equation(s):
// \registers~3147_combout  = ( !\write_reg[0]~input_o  & ( \write_reg[4]~input_o  & ( (\write_reg[1]~input_o  & (!\byteOperations~input_o  & (!\write_reg[3]~input_o  & \write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[3]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3147 .extended_lut = "off";
defparam \registers~3147 .lut_mask = 64'h0000000000400000;
defparam \registers~3147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N56
dffeas \registers~704 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~704 .is_wysiwyg = "true";
defparam \registers~704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \registers~3145 (
// Equation(s):
// \registers~3145_combout  = ( !\write_reg[3]~input_o  & ( \write_reg[4]~input_o  & ( (\write_reg[0]~input_o  & (\write_reg[1]~input_o  & (\write_reg[2]~input_o  & !\byteOperations~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\write_reg[1]~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\byteOperations~input_o ),
	.datae(!\write_reg[3]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3145 .extended_lut = "off";
defparam \registers~3145 .lut_mask = 64'h0000000001000000;
defparam \registers~3145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N19
dffeas \registers~736 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~736 .is_wysiwyg = "true";
defparam \registers~736 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb \registers~3144 (
// Equation(s):
// \registers~3144_combout  = ( !\write_reg[3]~input_o  & ( \write_reg[4]~input_o  & ( (!\write_reg[1]~input_o  & (!\byteOperations~input_o  & (\write_reg[2]~input_o  & \write_reg[0]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[0]~input_o ),
	.datae(!\write_reg[3]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3144 .extended_lut = "off";
defparam \registers~3144 .lut_mask = 64'h0000000000080000;
defparam \registers~3144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N20
dffeas \registers~672 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~672 .is_wysiwyg = "true";
defparam \registers~672 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \registers~3146 (
// Equation(s):
// \registers~3146_combout  = ( !\write_reg[3]~input_o  & ( \write_reg[4]~input_o  & ( (!\write_reg[0]~input_o  & (!\byteOperations~input_o  & (\write_reg[2]~input_o  & !\write_reg[1]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[1]~input_o ),
	.datae(!\write_reg[3]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3146 .extended_lut = "off";
defparam \registers~3146 .lut_mask = 64'h0000000008000000;
defparam \registers~3146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N32
dffeas \registers~640 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~640 .is_wysiwyg = "true";
defparam \registers~640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \registers~1032 (
// Equation(s):
// \registers~1032_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2120_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2120_combout  & (\registers~640_q )) # (\registers~2120_combout  & (((\registers~672_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2120_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2120_combout  & (\registers~704_q )) # (\registers~2120_combout  & (((\registers~736_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2120_combout ),
	.datac(!\registers~704_q ),
	.datad(!\registers~736_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~672_q ),
	.datag(!\registers~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1032 .extended_lut = "on";
defparam \registers~1032 .lut_mask = 64'h2626263737372637;
defparam \registers~1032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N39
cyclonev_lcell_comb \registers~416feeder (
// Equation(s):
// \registers~416feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~416feeder .extended_lut = "off";
defparam \registers~416feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~416feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \registers~3140 (
// Equation(s):
// \registers~3140_combout  = ( !\write_reg[4]~input_o  & ( \write_reg[3]~input_o  & ( (!\write_reg[1]~input_o  & (!\byteOperations~input_o  & (\write_reg[0]~input_o  & \write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[0]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3140 .extended_lut = "off";
defparam \registers~3140 .lut_mask = 64'h0000000000080000;
defparam \registers~3140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N41
dffeas \registers~416 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~416 .is_wysiwyg = "true";
defparam \registers~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \registers~3143 (
// Equation(s):
// \registers~3143_combout  = ( \write_reg[2]~input_o  & ( !\write_reg[4]~input_o  & ( (!\write_reg[0]~input_o  & (\write_reg[3]~input_o  & (\write_reg[1]~input_o  & !\byteOperations~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[1]~input_o ),
	.datad(!\byteOperations~input_o ),
	.datae(!\write_reg[2]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3143 .extended_lut = "off";
defparam \registers~3143 .lut_mask = 64'h0000020000000000;
defparam \registers~3143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N44
dffeas \registers~448 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~448 .is_wysiwyg = "true";
defparam \registers~448 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \registers~480feeder (
// Equation(s):
// \registers~480feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~480feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~480feeder .extended_lut = "off";
defparam \registers~480feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~480feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \registers~3141 (
// Equation(s):
// \registers~3141_combout  = ( !\write_reg[4]~input_o  & ( \write_reg[3]~input_o  & ( (\write_reg[0]~input_o  & (\write_reg[1]~input_o  & (!\byteOperations~input_o  & \write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\write_reg[1]~input_o ),
	.datac(!\byteOperations~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3141 .extended_lut = "off";
defparam \registers~3141 .lut_mask = 64'h0000000000100000;
defparam \registers~3141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N38
dffeas \registers~480 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~480 .is_wysiwyg = "true";
defparam \registers~480 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \registers~3159 (
// Equation(s):
// \registers~3159_combout  = ( !\write_reg[0]~input_o  & ( \write_reg[3]~input_o  & ( (\write_reg[1]~input_o  & (!\byteOperations~input_o  & (!\write_reg[2]~input_o  & !\write_reg[4]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3159 .extended_lut = "off";
defparam \registers~3159 .lut_mask = 64'h0000000040000000;
defparam \registers~3159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N32
dffeas \registers~320 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~320 .is_wysiwyg = "true";
defparam \registers~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \registers~352feeder (
// Equation(s):
// \registers~352feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~352feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~352feeder .extended_lut = "off";
defparam \registers~352feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~352feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \registers~3157 (
// Equation(s):
// \registers~3157_combout  = ( !\write_reg[4]~input_o  & ( \write_reg[1]~input_o  & ( (!\byteOperations~input_o  & (\write_reg[3]~input_o  & (\write_reg[0]~input_o  & !\write_reg[2]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[0]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3157 .extended_lut = "off";
defparam \registers~3157 .lut_mask = 64'h0000000002000000;
defparam \registers~3157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \registers~352 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~352 .is_wysiwyg = "true";
defparam \registers~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \registers~3156 (
// Equation(s):
// \registers~3156_combout  = ( \write_reg[0]~input_o  & ( !\write_reg[4]~input_o  & ( (!\byteOperations~input_o  & (\write_reg[3]~input_o  & (!\write_reg[2]~input_o  & !\write_reg[1]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[1]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3156 .extended_lut = "off";
defparam \registers~3156 .lut_mask = 64'h0000200000000000;
defparam \registers~3156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N49
dffeas \registers~288 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~288 .is_wysiwyg = "true";
defparam \registers~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \registers~3158 (
// Equation(s):
// \registers~3158_combout  = ( !\write_reg[1]~input_o  & ( \write_reg[3]~input_o  & ( (!\write_reg[0]~input_o  & (!\byteOperations~input_o  & (!\write_reg[2]~input_o  & !\write_reg[4]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[1]~input_o ),
	.dataf(!\write_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3158 .extended_lut = "off";
defparam \registers~3158 .lut_mask = 64'h0000000080000000;
defparam \registers~3158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N26
dffeas \registers~256 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~256 .is_wysiwyg = "true";
defparam \registers~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \registers~2116 (
// Equation(s):
// \registers~2116_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~256_q )) # (\read_reg1[0]~input_o  & (((\registers~288_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~320_q )) # (\read_reg1[0]~input_o  & (((\registers~352_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~320_q ),
	.datad(!\registers~352_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~288_q ),
	.datag(!\registers~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2116 .extended_lut = "on";
defparam \registers~2116 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \registers~3142 (
// Equation(s):
// \registers~3142_combout  = ( !\write_reg[4]~input_o  & ( \write_reg[3]~input_o  & ( (!\write_reg[0]~input_o  & (!\byteOperations~input_o  & (!\write_reg[1]~input_o  & \write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[1]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3142 .extended_lut = "off";
defparam \registers~3142 .lut_mask = 64'h0000000000800000;
defparam \registers~3142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N2
dffeas \registers~384 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~384 .is_wysiwyg = "true";
defparam \registers~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \registers~1028 (
// Equation(s):
// \registers~1028_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2116_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2116_combout  & ((\registers~384_q ))) # (\registers~2116_combout  & (\registers~416_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2116_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2116_combout  & (\registers~448_q )) # (\registers~2116_combout  & ((\registers~480_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~416_q ),
	.datac(!\registers~448_q ),
	.datad(!\registers~480_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2116_combout ),
	.datag(!\registers~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1028 .extended_lut = "on";
defparam \registers~1028 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1028 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \registers~3148 (
// Equation(s):
// \registers~3148_combout  = ( !\write_reg[1]~input_o  & ( \write_reg[0]~input_o  & ( (!\byteOperations~input_o  & (\write_reg[3]~input_o  & (\write_reg[4]~input_o  & \write_reg[2]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[4]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[1]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3148 .extended_lut = "off";
defparam \registers~3148 .lut_mask = 64'h0000000000020000;
defparam \registers~3148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N53
dffeas \registers~928 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~928 .is_wysiwyg = "true";
defparam \registers~928 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \registers~3151 (
// Equation(s):
// \registers~3151_combout  = ( !\write_reg[0]~input_o  & ( \write_reg[1]~input_o  & ( (!\byteOperations~input_o  & (\write_reg[3]~input_o  & (\write_reg[2]~input_o  & \write_reg[4]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3151 .extended_lut = "off";
defparam \registers~3151 .lut_mask = 64'h0000000000020000;
defparam \registers~3151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N44
dffeas \registers~960 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~960 .is_wysiwyg = "true";
defparam \registers~960 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \registers~3167 (
// Equation(s):
// \registers~3167_combout  = ( \write_reg[4]~input_o  & ( !\write_reg[2]~input_o  & ( (!\write_reg[0]~input_o  & (\write_reg[3]~input_o  & (!\byteOperations~input_o  & \write_reg[1]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\byteOperations~input_o ),
	.datad(!\write_reg[1]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3167 .extended_lut = "off";
defparam \registers~3167 .lut_mask = 64'h0000002000000000;
defparam \registers~3167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N2
dffeas \registers~832 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~832 .is_wysiwyg = "true";
defparam \registers~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N51
cyclonev_lcell_comb \registers~3164 (
// Equation(s):
// \registers~3164_combout  = ( !\write_reg[1]~input_o  & ( \write_reg[4]~input_o  & ( (!\byteOperations~input_o  & (\write_reg[3]~input_o  & (!\write_reg[2]~input_o  & \write_reg[0]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[0]~input_o ),
	.datae(!\write_reg[1]~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3164 .extended_lut = "off";
defparam \registers~3164 .lut_mask = 64'h0000000000200000;
defparam \registers~3164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N49
dffeas \registers~800 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~800 .is_wysiwyg = "true";
defparam \registers~800 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \registers~3165 (
// Equation(s):
// \registers~3165_combout  = ( \write_reg[4]~input_o  & ( !\write_reg[2]~input_o  & ( (\write_reg[0]~input_o  & (\write_reg[3]~input_o  & (!\byteOperations~input_o  & \write_reg[1]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\byteOperations~input_o ),
	.datad(!\write_reg[1]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3165 .extended_lut = "off";
defparam \registers~3165 .lut_mask = 64'h0000001000000000;
defparam \registers~3165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N41
dffeas \registers~864 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~864 .is_wysiwyg = "true";
defparam \registers~864 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \registers~3166 (
// Equation(s):
// \registers~3166_combout  = ( \write_reg[4]~input_o  & ( !\write_reg[0]~input_o  & ( (!\byteOperations~input_o  & (\write_reg[3]~input_o  & (!\write_reg[1]~input_o  & !\write_reg[2]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[3]~input_o ),
	.datac(!\write_reg[1]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3166 .extended_lut = "off";
defparam \registers~3166 .lut_mask = 64'h0000200000000000;
defparam \registers~3166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N56
dffeas \registers~768 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~768 .is_wysiwyg = "true";
defparam \registers~768 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \registers~2124 (
// Equation(s):
// \registers~2124_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~768_q )) # (\read_reg1[0]~input_o  & (((\registers~800_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~832_q )) # (\read_reg1[0]~input_o  & (((\registers~864_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~832_q ),
	.datad(!\registers~800_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~864_q ),
	.datag(!\registers~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2124 .extended_lut = "on";
defparam \registers~2124 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \registers~992feeder (
// Equation(s):
// \registers~992feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~992feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~992feeder .extended_lut = "off";
defparam \registers~992feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~992feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \registers~3149 (
// Equation(s):
// \registers~3149_combout  = ( !\byteOperations~input_o  & ( \write_reg[4]~input_o  & ( (\write_reg[3]~input_o  & (\write_reg[2]~input_o  & (\write_reg[0]~input_o  & \write_reg[1]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\write_reg[2]~input_o ),
	.datac(!\write_reg[0]~input_o ),
	.datad(!\write_reg[1]~input_o ),
	.datae(!\byteOperations~input_o ),
	.dataf(!\write_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3149 .extended_lut = "off";
defparam \registers~3149 .lut_mask = 64'h0000000000010000;
defparam \registers~3149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N7
dffeas \registers~992 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~992 .is_wysiwyg = "true";
defparam \registers~992 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \registers~3150 (
// Equation(s):
// \registers~3150_combout  = ( \write_reg[2]~input_o  & ( !\write_reg[1]~input_o  & ( (\write_reg[4]~input_o  & (!\write_reg[0]~input_o  & (\write_reg[3]~input_o  & !\byteOperations~input_o ))) ) ) )

	.dataa(!\write_reg[4]~input_o ),
	.datab(!\write_reg[0]~input_o ),
	.datac(!\write_reg[3]~input_o ),
	.datad(!\byteOperations~input_o ),
	.datae(!\write_reg[2]~input_o ),
	.dataf(!\write_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3150 .extended_lut = "off";
defparam \registers~3150 .lut_mask = 64'h0000040000000000;
defparam \registers~3150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \registers~896 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~896 .is_wysiwyg = "true";
defparam \registers~896 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \registers~1036 (
// Equation(s):
// \registers~1036_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2124_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2124_combout  & (((\registers~896_q )))) # (\registers~2124_combout  & (\registers~928_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2124_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2124_combout  & (\registers~960_q )) # (\registers~2124_combout  & ((\registers~992_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~928_q ),
	.datac(!\registers~960_q ),
	.datad(!\registers~2124_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~992_q ),
	.datag(!\registers~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1036 .extended_lut = "on";
defparam \registers~1036 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1036 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \read_reg1[4]~input (
	.i(read_reg1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg1[4]~input_o ));
// synopsys translate_off
defparam \read_reg1[4]~input .bus_hold = "false";
defparam \read_reg1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \read_reg1[3]~input (
	.i(read_reg1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg1[3]~input_o ));
// synopsys translate_off
defparam \read_reg1[3]~input .bus_hold = "false";
defparam \read_reg1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \registers~224feeder (
// Equation(s):
// \registers~224feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~224feeder .extended_lut = "off";
defparam \registers~224feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~224feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \registers~3137 (
// Equation(s):
// \registers~3137_combout  = ( !\write_reg[4]~input_o  & ( \write_reg[0]~input_o  & ( (\write_reg[1]~input_o  & (!\byteOperations~input_o  & (\write_reg[2]~input_o  & !\write_reg[3]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[3]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3137 .extended_lut = "off";
defparam \registers~3137 .lut_mask = 64'h0000000004000000;
defparam \registers~3137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \registers~224 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~224 .is_wysiwyg = "true";
defparam \registers~224 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \registers~3139 (
// Equation(s):
// \registers~3139_combout  = ( !\write_reg[0]~input_o  & ( \write_reg[1]~input_o  & ( (!\write_reg[3]~input_o  & (!\byteOperations~input_o  & (!\write_reg[4]~input_o  & \write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[4]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3139 .extended_lut = "off";
defparam \registers~3139 .lut_mask = 64'h0000000000800000;
defparam \registers~3139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N26
dffeas \registers~192 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~192 .is_wysiwyg = "true";
defparam \registers~192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \registers~3155 (
// Equation(s):
// \registers~3155_combout  = ( !\write_reg[3]~input_o  & ( \write_reg[1]~input_o  & ( (!\write_reg[0]~input_o  & (!\byteOperations~input_o  & (!\write_reg[4]~input_o  & !\write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[0]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[4]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[3]~input_o ),
	.dataf(!\write_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3155 .extended_lut = "off";
defparam \registers~3155 .lut_mask = 64'h0000000080000000;
defparam \registers~3155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N56
dffeas \registers~64 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~64 .is_wysiwyg = "true";
defparam \registers~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \registers~3152 (
// Equation(s):
// \registers~3152_combout  = ( \write_reg[0]~input_o  & ( !\write_reg[2]~input_o  & ( (!\write_reg[3]~input_o  & (!\byteOperations~input_o  & (!\write_reg[4]~input_o  & !\write_reg[1]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[4]~input_o ),
	.datad(!\write_reg[1]~input_o ),
	.datae(!\write_reg[0]~input_o ),
	.dataf(!\write_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3152 .extended_lut = "off";
defparam \registers~3152 .lut_mask = 64'h0000800000000000;
defparam \registers~3152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N19
dffeas \registers~32 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~32 .is_wysiwyg = "true";
defparam \registers~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \registers~96feeder (
// Equation(s):
// \registers~96feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~96feeder .extended_lut = "off";
defparam \registers~96feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \registers~3153 (
// Equation(s):
// \registers~3153_combout  = ( !\write_reg[3]~input_o  & ( \write_reg[0]~input_o  & ( (\write_reg[1]~input_o  & (!\byteOperations~input_o  & (!\write_reg[4]~input_o  & !\write_reg[2]~input_o ))) ) ) )

	.dataa(!\write_reg[1]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[4]~input_o ),
	.datad(!\write_reg[2]~input_o ),
	.datae(!\write_reg[3]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3153 .extended_lut = "off";
defparam \registers~3153 .lut_mask = 64'h0000000040000000;
defparam \registers~3153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N20
dffeas \registers~96 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~96 .is_wysiwyg = "true";
defparam \registers~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N9
cyclonev_lcell_comb \registers~3154 (
// Equation(s):
// \registers~3154_combout  = ( !\write_reg[4]~input_o  & ( !\write_reg[2]~input_o  & ( (!\byteOperations~input_o  & (!\write_reg[1]~input_o  & (!\write_reg[0]~input_o  & !\write_reg[3]~input_o ))) ) ) )

	.dataa(!\byteOperations~input_o ),
	.datab(!\write_reg[1]~input_o ),
	.datac(!\write_reg[0]~input_o ),
	.datad(!\write_reg[3]~input_o ),
	.datae(!\write_reg[4]~input_o ),
	.dataf(!\write_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3154 .extended_lut = "off";
defparam \registers~3154 .lut_mask = 64'h8000000000000000;
defparam \registers~3154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \registers~0 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~0 .is_wysiwyg = "true";
defparam \registers~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \registers~2112 (
// Equation(s):
// \registers~2112_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~0_q )) # (\read_reg1[0]~input_o  & (((\registers~32_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~64_q )) # (\read_reg1[0]~input_o  & (((\registers~96_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~64_q ),
	.datad(!\registers~32_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~96_q ),
	.datag(!\registers~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2112 .extended_lut = "on";
defparam \registers~2112 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \registers~3136 (
// Equation(s):
// \registers~3136_combout  = ( !\write_reg[1]~input_o  & ( \write_reg[0]~input_o  & ( (!\write_reg[3]~input_o  & (!\byteOperations~input_o  & (\write_reg[2]~input_o  & !\write_reg[4]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[2]~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[1]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3136 .extended_lut = "off";
defparam \registers~3136 .lut_mask = 64'h0000000008000000;
defparam \registers~3136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N50
dffeas \registers~160 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~160 .is_wysiwyg = "true";
defparam \registers~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \registers~3138 (
// Equation(s):
// \registers~3138_combout  = ( \write_reg[2]~input_o  & ( !\write_reg[0]~input_o  & ( (!\write_reg[3]~input_o  & (!\byteOperations~input_o  & (!\write_reg[1]~input_o  & !\write_reg[4]~input_o ))) ) ) )

	.dataa(!\write_reg[3]~input_o ),
	.datab(!\byteOperations~input_o ),
	.datac(!\write_reg[1]~input_o ),
	.datad(!\write_reg[4]~input_o ),
	.datae(!\write_reg[2]~input_o ),
	.dataf(!\write_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3138 .extended_lut = "off";
defparam \registers~3138 .lut_mask = 64'h0000800000000000;
defparam \registers~3138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N32
dffeas \registers~128 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~128 .is_wysiwyg = "true";
defparam \registers~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N30
cyclonev_lcell_comb \registers~1024 (
// Equation(s):
// \registers~1024_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2112_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2112_combout  & (\registers~128_q )) # (\registers~2112_combout  & ((\registers~160_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2112_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2112_combout  & (((\registers~192_q )))) # (\registers~2112_combout  & (\registers~224_q )))) ) )

	.dataa(!\registers~224_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~192_q ),
	.datad(!\registers~2112_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~160_q ),
	.datag(!\registers~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1024 .extended_lut = "on";
defparam \registers~1024 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \registers~1040 (
// Equation(s):
// \registers~1040_combout  = ( \read_reg1[3]~input_o  & ( \registers~1024_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1028_combout )) # (\read_reg1[4]~input_o  & ((\registers~1036_combout ))) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// \registers~1024_combout  & ( (!\read_reg1[4]~input_o ) # (\registers~1032_combout ) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1024_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1028_combout )) # (\read_reg1[4]~input_o  & 
// ((\registers~1036_combout ))) ) ) ) # ( !\read_reg1[3]~input_o  & ( !\registers~1024_combout  & ( (\registers~1032_combout  & \read_reg1[4]~input_o ) ) ) )

	.dataa(!\registers~1032_combout ),
	.datab(!\registers~1028_combout ),
	.datac(!\registers~1036_combout ),
	.datad(!\read_reg1[4]~input_o ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1024_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1040 .extended_lut = "off";
defparam \registers~1040 .lut_mask = 64'h0055330FFF55330F;
defparam \registers~1040 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \write_data[1]~input (
	.i(write_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[1]~input_o ));
// synopsys translate_off
defparam \write_data[1]~input .bus_hold = "false";
defparam \write_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \registers~161feeder (
// Equation(s):
// \registers~161feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~161feeder .extended_lut = "off";
defparam \registers~161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N13
dffeas \registers~161 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~161 .is_wysiwyg = "true";
defparam \registers~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N20
dffeas \registers~193 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~193 .is_wysiwyg = "true";
defparam \registers~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N10
dffeas \registers~33 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~33 .is_wysiwyg = "true";
defparam \registers~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N56
dffeas \registers~65 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~65 .is_wysiwyg = "true";
defparam \registers~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N26
dffeas \registers~97 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~97 .is_wysiwyg = "true";
defparam \registers~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N32
dffeas \registers~1 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1 .is_wysiwyg = "true";
defparam \registers~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \registers~2128 (
// Equation(s):
// \registers~2128_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~1_q )))) # (\read_reg1[0]~input_o  & (\registers~33_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~65_q )) # (\read_reg1[0]~input_o  & ((\registers~97_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~33_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~65_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~97_q ),
	.datag(!\registers~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2128 .extended_lut = "on";
defparam \registers~2128 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N53
dffeas \registers~225 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~225 .is_wysiwyg = "true";
defparam \registers~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \registers~129 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~129 .is_wysiwyg = "true";
defparam \registers~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \registers~1041 (
// Equation(s):
// \registers~1041_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2128_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2128_combout  & (((\registers~129_q )))) # (\registers~2128_combout  & (\registers~161_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2128_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2128_combout  & (\registers~193_q )) # (\registers~2128_combout  & ((\registers~225_q )))))) ) )

	.dataa(!\registers~161_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~193_q ),
	.datad(!\registers~2128_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~225_q ),
	.datag(!\registers~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1041 .extended_lut = "on";
defparam \registers~1041 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1041 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \registers~737feeder (
// Equation(s):
// \registers~737feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~737feeder .extended_lut = "off";
defparam \registers~737feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N46
dffeas \registers~737 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~737 .is_wysiwyg = "true";
defparam \registers~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N17
dffeas \registers~673 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~673 .is_wysiwyg = "true";
defparam \registers~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N23
dffeas \registers~705 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~705 .is_wysiwyg = "true";
defparam \registers~705 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N51
cyclonev_lcell_comb \registers~545feeder (
// Equation(s):
// \registers~545feeder_combout  = \write_data[1]~input_o 

	.dataa(!\write_data[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~545feeder .extended_lut = "off";
defparam \registers~545feeder .lut_mask = 64'h5555555555555555;
defparam \registers~545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N52
dffeas \registers~545 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~545 .is_wysiwyg = "true";
defparam \registers~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N56
dffeas \registers~577 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~577 .is_wysiwyg = "true";
defparam \registers~577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N0
cyclonev_lcell_comb \registers~609feeder (
// Equation(s):
// \registers~609feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~609feeder .extended_lut = "off";
defparam \registers~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N1
dffeas \registers~609 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~609 .is_wysiwyg = "true";
defparam \registers~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N32
dffeas \registers~513 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~513 .is_wysiwyg = "true";
defparam \registers~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \registers~2136 (
// Equation(s):
// \registers~2136_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~513_q )))) # (\read_reg1[0]~input_o  & (\registers~545_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~577_q )) # (\read_reg1[0]~input_o  & ((\registers~609_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~545_q ),
	.datac(!\registers~577_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~609_q ),
	.datag(!\registers~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2136 .extended_lut = "on";
defparam \registers~2136 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N35
dffeas \registers~641 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~641 .is_wysiwyg = "true";
defparam \registers~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N33
cyclonev_lcell_comb \registers~1049 (
// Equation(s):
// \registers~1049_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2136_combout  & (((\registers~641_q  & \read_reg1[2]~input_o )))) # (\registers~2136_combout  & (((!\read_reg1[2]~input_o )) # (\registers~673_q )))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\registers~2136_combout  & (((\registers~705_q  & \read_reg1[2]~input_o )))) # (\registers~2136_combout  & (((!\read_reg1[2]~input_o )) # (\registers~737_q )))) ) )

	.dataa(!\registers~737_q ),
	.datab(!\registers~673_q ),
	.datac(!\registers~705_q ),
	.datad(!\registers~2136_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1049 .extended_lut = "on";
defparam \registers~1049 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1049 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N50
dffeas \registers~929 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~929 .is_wysiwyg = "true";
defparam \registers~929 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \registers~993feeder (
// Equation(s):
// \registers~993feeder_combout  = \write_data[1]~input_o 

	.dataa(!\write_data[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~993feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~993feeder .extended_lut = "off";
defparam \registers~993feeder .lut_mask = 64'h5555555555555555;
defparam \registers~993feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N17
dffeas \registers~993 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~993feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~993 .is_wysiwyg = "true";
defparam \registers~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \registers~961 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~961 .is_wysiwyg = "true";
defparam \registers~961 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N39
cyclonev_lcell_comb \registers~865feeder (
// Equation(s):
// \registers~865feeder_combout  = \write_data[1]~input_o 

	.dataa(!\write_data[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~865feeder .extended_lut = "off";
defparam \registers~865feeder .lut_mask = 64'h5555555555555555;
defparam \registers~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N40
dffeas \registers~865 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~865 .is_wysiwyg = "true";
defparam \registers~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \registers~833 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~833 .is_wysiwyg = "true";
defparam \registers~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N35
dffeas \registers~801 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~801 .is_wysiwyg = "true";
defparam \registers~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N32
dffeas \registers~769 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~769 .is_wysiwyg = "true";
defparam \registers~769 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \registers~2140 (
// Equation(s):
// \registers~2140_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~769_q )) # (\read_reg1[0]~input_o  & ((\registers~801_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~833_q )))) # (\read_reg1[0]~input_o  & (\registers~865_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~865_q ),
	.datac(!\registers~833_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~801_q ),
	.datag(!\registers~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2140 .extended_lut = "on";
defparam \registers~2140 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \registers~897 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~897 .is_wysiwyg = "true";
defparam \registers~897 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \registers~1053 (
// Equation(s):
// \registers~1053_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2140_combout  & (((\registers~897_q  & \read_reg1[2]~input_o )))) # (\registers~2140_combout  & (((!\read_reg1[2]~input_o )) # (\registers~929_q )))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\registers~2140_combout  & (((\registers~961_q  & \read_reg1[2]~input_o )))) # (\registers~2140_combout  & (((!\read_reg1[2]~input_o )) # (\registers~993_q )))) ) )

	.dataa(!\registers~929_q ),
	.datab(!\registers~993_q ),
	.datac(!\registers~961_q ),
	.datad(!\registers~2140_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1053 .extended_lut = "on";
defparam \registers~1053 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1053 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N51
cyclonev_lcell_comb \registers~481feeder (
// Equation(s):
// \registers~481feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~481feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~481feeder .extended_lut = "off";
defparam \registers~481feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~481feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N53
dffeas \registers~481 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~481 .is_wysiwyg = "true";
defparam \registers~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \registers~449 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~449 .is_wysiwyg = "true";
defparam \registers~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \registers~353feeder (
// Equation(s):
// \registers~353feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~353feeder .extended_lut = "off";
defparam \registers~353feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \registers~353 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~353 .is_wysiwyg = "true";
defparam \registers~353 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \registers~289feeder (
// Equation(s):
// \registers~289feeder_combout  = \write_data[1]~input_o 

	.dataa(gnd),
	.datab(!\write_data[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~289feeder .extended_lut = "off";
defparam \registers~289feeder .lut_mask = 64'h3333333333333333;
defparam \registers~289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N49
dffeas \registers~289 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~289 .is_wysiwyg = "true";
defparam \registers~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \registers~321 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~321 .is_wysiwyg = "true";
defparam \registers~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \registers~257 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~257 .is_wysiwyg = "true";
defparam \registers~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \registers~2132 (
// Equation(s):
// \registers~2132_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (((\registers~257_q  & !\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o )) # (\registers~289_q )))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (((\registers~321_q  & !\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o )) # (\registers~353_q )))) ) )

	.dataa(!\registers~353_q ),
	.datab(!\registers~289_q ),
	.datac(!\registers~321_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2132 .extended_lut = "on";
defparam \registers~2132 .lut_mask = 64'h0F330F5500FF00FF;
defparam \registers~2132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N45
cyclonev_lcell_comb \registers~417feeder (
// Equation(s):
// \registers~417feeder_combout  = \write_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~417feeder .extended_lut = "off";
defparam \registers~417feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N47
dffeas \registers~417 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~417 .is_wysiwyg = "true";
defparam \registers~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \registers~385 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~385 .is_wysiwyg = "true";
defparam \registers~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \registers~1045 (
// Equation(s):
// \registers~1045_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2132_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2132_combout  & (\registers~385_q )) # (\registers~2132_combout  & ((\registers~417_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2132_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2132_combout  & (((\registers~449_q )))) # (\registers~2132_combout  & (\registers~481_q )))) ) )

	.dataa(!\registers~481_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~449_q ),
	.datad(!\registers~2132_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~417_q ),
	.datag(!\registers~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1045 .extended_lut = "on";
defparam \registers~1045 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1045 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \registers~1057 (
// Equation(s):
// \registers~1057_combout  = ( \read_reg1[4]~input_o  & ( \registers~1045_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1049_combout )) # (\read_reg1[3]~input_o  & ((\registers~1053_combout ))) ) ) ) # ( !\read_reg1[4]~input_o  & ( 
// \registers~1045_combout  & ( (\read_reg1[3]~input_o ) # (\registers~1041_combout ) ) ) ) # ( \read_reg1[4]~input_o  & ( !\registers~1045_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1049_combout )) # (\read_reg1[3]~input_o  & 
// ((\registers~1053_combout ))) ) ) ) # ( !\read_reg1[4]~input_o  & ( !\registers~1045_combout  & ( (\registers~1041_combout  & !\read_reg1[3]~input_o ) ) ) )

	.dataa(!\registers~1041_combout ),
	.datab(!\registers~1049_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1053_combout ),
	.datae(!\read_reg1[4]~input_o ),
	.dataf(!\registers~1045_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1057 .extended_lut = "off";
defparam \registers~1057 .lut_mask = 64'h5050303F5F5F303F;
defparam \registers~1057 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \write_data[2]~input (
	.i(write_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[2]~input_o ));
// synopsys translate_off
defparam \write_data[2]~input .bus_hold = "false";
defparam \write_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y4_N52
dffeas \registers~98 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~98 .is_wysiwyg = "true";
defparam \registers~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N50
dffeas \registers~66 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~66 .is_wysiwyg = "true";
defparam \registers~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \registers~34feeder (
// Equation(s):
// \registers~34feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~34feeder .extended_lut = "off";
defparam \registers~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N52
dffeas \registers~34 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~34 .is_wysiwyg = "true";
defparam \registers~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N32
dffeas \registers~2 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~2 .is_wysiwyg = "true";
defparam \registers~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \registers~2144 (
// Equation(s):
// \registers~2144_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~2_q )) # (\read_reg1[0]~input_o  & ((\registers~34_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~66_q )))) # (\read_reg1[0]~input_o  & (\registers~98_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~98_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~66_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~34_q ),
	.datag(!\registers~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2144 .extended_lut = "on";
defparam \registers~2144 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N2
dffeas \registers~194 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~194 .is_wysiwyg = "true";
defparam \registers~194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \registers~162feeder (
// Equation(s):
// \registers~162feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~162feeder .extended_lut = "off";
defparam \registers~162feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N56
dffeas \registers~162 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~162 .is_wysiwyg = "true";
defparam \registers~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \registers~226feeder (
// Equation(s):
// \registers~226feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~226feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~226feeder .extended_lut = "off";
defparam \registers~226feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~226feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N29
dffeas \registers~226 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~226 .is_wysiwyg = "true";
defparam \registers~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N5
dffeas \registers~130 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~130 .is_wysiwyg = "true";
defparam \registers~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N3
cyclonev_lcell_comb \registers~1058 (
// Equation(s):
// \registers~1058_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2144_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2144_combout  & (\registers~130_q )) # (\registers~2144_combout  & (((\registers~162_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2144_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2144_combout  & (\registers~194_q )) # (\registers~2144_combout  & (((\registers~226_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2144_combout ),
	.datac(!\registers~194_q ),
	.datad(!\registers~162_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~226_q ),
	.datag(!\registers~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1058 .extended_lut = "on";
defparam \registers~1058 .lut_mask = 64'h2637262626373737;
defparam \registers~1058 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N38
dffeas \registers~834 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~834 .is_wysiwyg = "true";
defparam \registers~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \registers~802feeder (
// Equation(s):
// \registers~802feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~802feeder .extended_lut = "off";
defparam \registers~802feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~802feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N7
dffeas \registers~802 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~802 .is_wysiwyg = "true";
defparam \registers~802 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N12
cyclonev_lcell_comb \registers~866feeder (
// Equation(s):
// \registers~866feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~866feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~866feeder .extended_lut = "off";
defparam \registers~866feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~866feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N13
dffeas \registers~866 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~866 .is_wysiwyg = "true";
defparam \registers~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N35
dffeas \registers~770 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~770 .is_wysiwyg = "true";
defparam \registers~770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N33
cyclonev_lcell_comb \registers~2156 (
// Equation(s):
// \registers~2156_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~770_q ))) # (\read_reg1[0]~input_o  & ((((\registers~802_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~834_q ))) # (\read_reg1[0]~input_o  & ((((\registers~866_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~834_q ),
	.datad(!\registers~802_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~866_q ),
	.datag(!\registers~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2156 .extended_lut = "on";
defparam \registers~2156 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \registers~994feeder (
// Equation(s):
// \registers~994feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~994feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~994feeder .extended_lut = "off";
defparam \registers~994feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~994feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N1
dffeas \registers~994 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~994 .is_wysiwyg = "true";
defparam \registers~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N50
dffeas \registers~962 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~962 .is_wysiwyg = "true";
defparam \registers~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N34
dffeas \registers~930 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~930 .is_wysiwyg = "true";
defparam \registers~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N32
dffeas \registers~898 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~898 .is_wysiwyg = "true";
defparam \registers~898 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \registers~1070 (
// Equation(s):
// \registers~1070_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2156_combout  & (((\registers~898_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2156_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~930_q ))))) ) ) # ( \read_reg1[1]~input_o  
// & ( (!\registers~2156_combout  & (((\registers~962_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2156_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~994_q ))) ) )

	.dataa(!\registers~2156_combout ),
	.datab(!\registers~994_q ),
	.datac(!\registers~962_q ),
	.datad(!\registers~930_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1070 .extended_lut = "on";
defparam \registers~1070 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N58
dffeas \registers~738 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~738 .is_wysiwyg = "true";
defparam \registers~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N38
dffeas \registers~706 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~706 .is_wysiwyg = "true";
defparam \registers~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N39
cyclonev_lcell_comb \registers~610feeder (
// Equation(s):
// \registers~610feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~610feeder .extended_lut = "off";
defparam \registers~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N41
dffeas \registers~610 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~610 .is_wysiwyg = "true";
defparam \registers~610 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N57
cyclonev_lcell_comb \registers~546feeder (
// Equation(s):
// \registers~546feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~546feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~546feeder .extended_lut = "off";
defparam \registers~546feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~546feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N58
dffeas \registers~546 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~546feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~546 .is_wysiwyg = "true";
defparam \registers~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N56
dffeas \registers~578 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~578 .is_wysiwyg = "true";
defparam \registers~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N38
dffeas \registers~514 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~514 .is_wysiwyg = "true";
defparam \registers~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N36
cyclonev_lcell_comb \registers~2152 (
// Equation(s):
// \registers~2152_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~514_q ))) # (\read_reg1[0]~input_o  & (\registers~546_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~578_q ))) # (\read_reg1[0]~input_o  & (\registers~610_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~610_q ),
	.datab(!\registers~546_q ),
	.datac(!\registers~578_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2152 .extended_lut = "on";
defparam \registers~2152 .lut_mask = 64'h0F000F0033FF55FF;
defparam \registers~2152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N43
dffeas \registers~674 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~674 .is_wysiwyg = "true";
defparam \registers~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \registers~642 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~642 .is_wysiwyg = "true";
defparam \registers~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \registers~1066 (
// Equation(s):
// \registers~1066_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2152_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2152_combout  & (\registers~642_q )) # (\registers~2152_combout  & ((\registers~674_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2152_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2152_combout  & (((\registers~706_q )))) # (\registers~2152_combout  & (\registers~738_q )))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~738_q ),
	.datac(!\registers~706_q ),
	.datad(!\registers~2152_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~674_q ),
	.datag(!\registers~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1066 .extended_lut = "on";
defparam \registers~1066 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N3
cyclonev_lcell_comb \registers~418feeder (
// Equation(s):
// \registers~418feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~418feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~418feeder .extended_lut = "off";
defparam \registers~418feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~418feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N5
dffeas \registers~418 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~418 .is_wysiwyg = "true";
defparam \registers~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N38
dffeas \registers~322 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~322 .is_wysiwyg = "true";
defparam \registers~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \registers~354 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~354 .is_wysiwyg = "true";
defparam \registers~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N1
dffeas \registers~290 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~290 .is_wysiwyg = "true";
defparam \registers~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N14
dffeas \registers~258 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~258 .is_wysiwyg = "true";
defparam \registers~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N12
cyclonev_lcell_comb \registers~2148 (
// Equation(s):
// \registers~2148_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~258_q ))) # (\read_reg1[0]~input_o  & ((((\registers~290_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~322_q ))) # (\read_reg1[0]~input_o  & ((((\registers~354_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~322_q ),
	.datad(!\registers~354_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~290_q ),
	.datag(!\registers~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2148 .extended_lut = "on";
defparam \registers~2148 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N20
dffeas \registers~450 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~450 .is_wysiwyg = "true";
defparam \registers~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N11
dffeas \registers~482 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~482 .is_wysiwyg = "true";
defparam \registers~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N32
dffeas \registers~386 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~386 .is_wysiwyg = "true";
defparam \registers~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N30
cyclonev_lcell_comb \registers~1062 (
// Equation(s):
// \registers~1062_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2148_combout  & (((\registers~386_q  & (\read_reg1[2]~input_o ))))) # (\registers~2148_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~418_q ))) ) ) # ( \read_reg1[1]~input_o  & 
// ( ((!\registers~2148_combout  & (\registers~450_q  & (\read_reg1[2]~input_o ))) # (\registers~2148_combout  & (((!\read_reg1[2]~input_o ) # (\registers~482_q ))))) ) )

	.dataa(!\registers~418_q ),
	.datab(!\registers~2148_combout ),
	.datac(!\registers~450_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~482_q ),
	.datag(!\registers~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1062 .extended_lut = "on";
defparam \registers~1062 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N6
cyclonev_lcell_comb \registers~1074 (
// Equation(s):
// \registers~1074_combout  = ( \registers~1066_combout  & ( \registers~1062_combout  & ( (!\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o )) # (\registers~1058_combout ))) # (\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o ) # (\registers~1070_combout 
// )))) ) ) ) # ( !\registers~1066_combout  & ( \registers~1062_combout  & ( (!\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o )) # (\registers~1058_combout ))) # (\read_reg1[4]~input_o  & (((\registers~1070_combout  & \read_reg1[3]~input_o )))) ) ) ) # ( 
// \registers~1066_combout  & ( !\registers~1062_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1058_combout  & ((!\read_reg1[3]~input_o )))) # (\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o ) # (\registers~1070_combout )))) ) ) ) # ( 
// !\registers~1066_combout  & ( !\registers~1062_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1058_combout  & ((!\read_reg1[3]~input_o )))) # (\read_reg1[4]~input_o  & (((\registers~1070_combout  & \read_reg1[3]~input_o )))) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1058_combout ),
	.datac(!\registers~1070_combout ),
	.datad(!\read_reg1[3]~input_o ),
	.datae(!\registers~1066_combout ),
	.dataf(!\registers~1062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1074 .extended_lut = "off";
defparam \registers~1074 .lut_mask = 64'h2205770522AF77AF;
defparam \registers~1074 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \write_data[3]~input (
	.i(write_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[3]~input_o ));
// synopsys translate_off
defparam \write_data[3]~input .bus_hold = "false";
defparam \write_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \registers~739feeder (
// Equation(s):
// \registers~739feeder_combout  = \write_data[3]~input_o 

	.dataa(gnd),
	.datab(!\write_data[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~739feeder .extended_lut = "off";
defparam \registers~739feeder .lut_mask = 64'h3333333333333333;
defparam \registers~739feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N20
dffeas \registers~739 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~739 .is_wysiwyg = "true";
defparam \registers~739 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N27
cyclonev_lcell_comb \registers~675feeder (
// Equation(s):
// \registers~675feeder_combout  = \write_data[3]~input_o 

	.dataa(!\write_data[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~675feeder .extended_lut = "off";
defparam \registers~675feeder .lut_mask = 64'h5555555555555555;
defparam \registers~675feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N29
dffeas \registers~675 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~675 .is_wysiwyg = "true";
defparam \registers~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N56
dffeas \registers~707 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~707 .is_wysiwyg = "true";
defparam \registers~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N29
dffeas \registers~547 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~547 .is_wysiwyg = "true";
defparam \registers~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N29
dffeas \registers~611 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~611 .is_wysiwyg = "true";
defparam \registers~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N56
dffeas \registers~579 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~579 .is_wysiwyg = "true";
defparam \registers~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N32
dffeas \registers~515 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~515 .is_wysiwyg = "true";
defparam \registers~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \registers~2168 (
// Equation(s):
// \registers~2168_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~515_q ))) # (\read_reg1[0]~input_o  & (\registers~547_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~579_q ))) # (\read_reg1[0]~input_o  & (\registers~611_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~547_q ),
	.datab(!\registers~611_q ),
	.datac(!\registers~579_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2168 .extended_lut = "on";
defparam \registers~2168 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N32
dffeas \registers~643 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~643 .is_wysiwyg = "true";
defparam \registers~643 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \registers~1083 (
// Equation(s):
// \registers~1083_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2168_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2168_combout  & ((\registers~643_q ))) # (\registers~2168_combout  & (\registers~675_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2168_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2168_combout  & ((\registers~707_q ))) # (\registers~2168_combout  & (\registers~739_q ))))) ) )

	.dataa(!\registers~739_q ),
	.datab(!\registers~675_q ),
	.datac(!\registers~707_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2168_combout ),
	.datag(!\registers~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1083 .extended_lut = "on";
defparam \registers~1083 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1083 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N7
dffeas \registers~163 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~163 .is_wysiwyg = "true";
defparam \registers~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N50
dffeas \registers~195 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~195 .is_wysiwyg = "true";
defparam \registers~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N7
dffeas \registers~227 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~227 .is_wysiwyg = "true";
defparam \registers~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N29
dffeas \registers~99 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~99 .is_wysiwyg = "true";
defparam \registers~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \registers~67 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~67 .is_wysiwyg = "true";
defparam \registers~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N28
dffeas \registers~35 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~35 .is_wysiwyg = "true";
defparam \registers~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N32
dffeas \registers~3 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~3 .is_wysiwyg = "true";
defparam \registers~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \registers~2160 (
// Equation(s):
// \registers~2160_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~3_q )) # (\read_reg1[0]~input_o  & ((\registers~35_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~67_q ))) # (\read_reg1[0]~input_o  & (\registers~99_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~99_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~67_q ),
	.datad(!\registers~35_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2160 .extended_lut = "on";
defparam \registers~2160 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N35
dffeas \registers~131 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~131 .is_wysiwyg = "true";
defparam \registers~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N33
cyclonev_lcell_comb \registers~1075 (
// Equation(s):
// \registers~1075_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2160_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2160_combout  & ((\registers~131_q ))) # (\registers~2160_combout  & (\registers~163_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2160_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2160_combout  & (\registers~195_q )) # (\registers~2160_combout  & ((\registers~227_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~163_q ),
	.datac(!\registers~195_q ),
	.datad(!\registers~227_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2160_combout ),
	.datag(!\registers~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1075 .extended_lut = "on";
defparam \registers~1075 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1075 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \registers~931 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~931 .is_wysiwyg = "true";
defparam \registers~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N44
dffeas \registers~963 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~963 .is_wysiwyg = "true";
defparam \registers~963 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \registers~995feeder (
// Equation(s):
// \registers~995feeder_combout  = \write_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~995feeder .extended_lut = "off";
defparam \registers~995feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N56
dffeas \registers~995 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~995 .is_wysiwyg = "true";
defparam \registers~995 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N48
cyclonev_lcell_comb \registers~867feeder (
// Equation(s):
// \registers~867feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~867feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~867feeder .extended_lut = "off";
defparam \registers~867feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~867feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N50
dffeas \registers~867 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~867 .is_wysiwyg = "true";
defparam \registers~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N41
dffeas \registers~835 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~835 .is_wysiwyg = "true";
defparam \registers~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N27
cyclonev_lcell_comb \registers~803feeder (
// Equation(s):
// \registers~803feeder_combout  = \write_data[3]~input_o 

	.dataa(!\write_data[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~803feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~803feeder .extended_lut = "off";
defparam \registers~803feeder .lut_mask = 64'h5555555555555555;
defparam \registers~803feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N29
dffeas \registers~803 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~803 .is_wysiwyg = "true";
defparam \registers~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N32
dffeas \registers~771 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~771 .is_wysiwyg = "true";
defparam \registers~771 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N30
cyclonev_lcell_comb \registers~2172 (
// Equation(s):
// \registers~2172_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~771_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~803_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~835_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~867_q ))) ) )

	.dataa(!\registers~867_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~835_q ),
	.datad(!\registers~803_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2172 .extended_lut = "on";
defparam \registers~2172 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N2
dffeas \registers~899 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~899 .is_wysiwyg = "true";
defparam \registers~899 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \registers~1087 (
// Equation(s):
// \registers~1087_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2172_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2172_combout  & ((\registers~899_q ))) # (\registers~2172_combout  & (\registers~931_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2172_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2172_combout  & (\registers~963_q )) # (\registers~2172_combout  & ((\registers~995_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~931_q ),
	.datac(!\registers~963_q ),
	.datad(!\registers~995_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2172_combout ),
	.datag(!\registers~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1087 .extended_lut = "on";
defparam \registers~1087 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \registers~355 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~355 .is_wysiwyg = "true";
defparam \registers~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \registers~323 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~323 .is_wysiwyg = "true";
defparam \registers~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \registers~291feeder (
// Equation(s):
// \registers~291feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~291feeder .extended_lut = "off";
defparam \registers~291feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~291feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N26
dffeas \registers~291 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~291 .is_wysiwyg = "true";
defparam \registers~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \registers~259 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~259 .is_wysiwyg = "true";
defparam \registers~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \registers~2164 (
// Equation(s):
// \registers~2164_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~259_q )) # (\read_reg1[0]~input_o  & ((\registers~291_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~323_q )))) # (\read_reg1[0]~input_o  & (\registers~355_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~355_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~323_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~291_q ),
	.datag(!\registers~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2164 .extended_lut = "on";
defparam \registers~2164 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N35
dffeas \registers~451 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~451 .is_wysiwyg = "true";
defparam \registers~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N27
cyclonev_lcell_comb \registers~419feeder (
// Equation(s):
// \registers~419feeder_combout  = \write_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~419feeder .extended_lut = "off";
defparam \registers~419feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N28
dffeas \registers~419 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~419 .is_wysiwyg = "true";
defparam \registers~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \registers~483 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~483 .is_wysiwyg = "true";
defparam \registers~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N5
dffeas \registers~387 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~387 .is_wysiwyg = "true";
defparam \registers~387 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N3
cyclonev_lcell_comb \registers~1079 (
// Equation(s):
// \registers~1079_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2164_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2164_combout  & (\registers~387_q )) # (\registers~2164_combout  & (((\registers~419_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2164_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2164_combout  & (\registers~451_q )) # (\registers~2164_combout  & (((\registers~483_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2164_combout ),
	.datac(!\registers~451_q ),
	.datad(!\registers~419_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~483_q ),
	.datag(!\registers~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1079 .extended_lut = "on";
defparam \registers~1079 .lut_mask = 64'h2637262626373737;
defparam \registers~1079 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \registers~1091 (
// Equation(s):
// \registers~1091_combout  = ( \registers~1079_combout  & ( \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & (\registers~1083_combout )) # (\read_reg1[3]~input_o  & ((\registers~1087_combout ))) ) ) ) # ( !\registers~1079_combout  & ( 
// \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & (\registers~1083_combout )) # (\read_reg1[3]~input_o  & ((\registers~1087_combout ))) ) ) ) # ( \registers~1079_combout  & ( !\read_reg1[4]~input_o  & ( (\registers~1075_combout ) # 
// (\read_reg1[3]~input_o ) ) ) ) # ( !\registers~1079_combout  & ( !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & \registers~1075_combout ) ) ) )

	.dataa(!\registers~1083_combout ),
	.datab(!\read_reg1[3]~input_o ),
	.datac(!\registers~1075_combout ),
	.datad(!\registers~1087_combout ),
	.datae(!\registers~1079_combout ),
	.dataf(!\read_reg1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1091 .extended_lut = "off";
defparam \registers~1091 .lut_mask = 64'h0C0C3F3F44774477;
defparam \registers~1091 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \write_data[4]~input (
	.i(write_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[4]~input_o ));
// synopsys translate_off
defparam \write_data[4]~input .bus_hold = "false";
defparam \write_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N56
dffeas \registers~68 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~68 .is_wysiwyg = "true";
defparam \registers~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N27
cyclonev_lcell_comb \registers~100feeder (
// Equation(s):
// \registers~100feeder_combout  = \write_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~100feeder .extended_lut = "off";
defparam \registers~100feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N28
dffeas \registers~100 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~100 .is_wysiwyg = "true";
defparam \registers~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \registers~36feeder (
// Equation(s):
// \registers~36feeder_combout  = \write_data[4]~input_o 

	.dataa(gnd),
	.datab(!\write_data[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~36feeder .extended_lut = "off";
defparam \registers~36feeder .lut_mask = 64'h3333333333333333;
defparam \registers~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N26
dffeas \registers~36 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~36 .is_wysiwyg = "true";
defparam \registers~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \registers~4 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~4 .is_wysiwyg = "true";
defparam \registers~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \registers~2176 (
// Equation(s):
// \registers~2176_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~4_q )) # (\read_reg1[0]~input_o  & (((\registers~36_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~68_q )) # (\read_reg1[0]~input_o  & (((\registers~100_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~68_q ),
	.datad(!\registers~100_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~36_q ),
	.datag(!\registers~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2176 .extended_lut = "on";
defparam \registers~2176 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N41
dffeas \registers~196 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~196 .is_wysiwyg = "true";
defparam \registers~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N26
dffeas \registers~228 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~228 .is_wysiwyg = "true";
defparam \registers~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N17
dffeas \registers~164 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~164 .is_wysiwyg = "true";
defparam \registers~164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N15
cyclonev_lcell_comb \registers~132feeder (
// Equation(s):
// \registers~132feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~132feeder .extended_lut = "off";
defparam \registers~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N17
dffeas \registers~132 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~132 .is_wysiwyg = "true";
defparam \registers~132 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \registers~1092 (
// Equation(s):
// \registers~1092_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2176_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2176_combout  & (\registers~132_q )) # (\registers~2176_combout  & (((\registers~164_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2176_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2176_combout  & (\registers~196_q )) # (\registers~2176_combout  & (((\registers~228_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2176_combout ),
	.datac(!\registers~196_q ),
	.datad(!\registers~228_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~164_q ),
	.datag(!\registers~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1092 .extended_lut = "on";
defparam \registers~1092 .lut_mask = 64'h2626263737372637;
defparam \registers~1092 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N33
cyclonev_lcell_comb \registers~740feeder (
// Equation(s):
// \registers~740feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~740feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~740feeder .extended_lut = "off";
defparam \registers~740feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~740feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N35
dffeas \registers~740 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~740 .is_wysiwyg = "true";
defparam \registers~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N32
dffeas \registers~708 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~708 .is_wysiwyg = "true";
defparam \registers~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N32
dffeas \registers~676 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~676 .is_wysiwyg = "true";
defparam \registers~676 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N18
cyclonev_lcell_comb \registers~548feeder (
// Equation(s):
// \registers~548feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~548feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~548feeder .extended_lut = "off";
defparam \registers~548feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~548feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N19
dffeas \registers~548 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~548 .is_wysiwyg = "true";
defparam \registers~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N14
dffeas \registers~580 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~580 .is_wysiwyg = "true";
defparam \registers~580 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N3
cyclonev_lcell_comb \registers~612feeder (
// Equation(s):
// \registers~612feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~612feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~612feeder .extended_lut = "off";
defparam \registers~612feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~612feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y8_N5
dffeas \registers~612 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~612 .is_wysiwyg = "true";
defparam \registers~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N50
dffeas \registers~516 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~516 .is_wysiwyg = "true";
defparam \registers~516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \registers~2184 (
// Equation(s):
// \registers~2184_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~516_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~548_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~580_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~612_q ) # (\read_reg1[2]~input_o ))))) ) )

	.dataa(!\registers~548_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~580_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~612_q ),
	.datag(!\registers~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2184 .extended_lut = "on";
defparam \registers~2184 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N2
dffeas \registers~644 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~644 .is_wysiwyg = "true";
defparam \registers~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \registers~1100 (
// Equation(s):
// \registers~1100_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2184_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2184_combout  & (\registers~644_q )) # (\registers~2184_combout  & ((\registers~676_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2184_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2184_combout  & ((\registers~708_q ))) # (\registers~2184_combout  & (\registers~740_q ))))) ) )

	.dataa(!\registers~740_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~708_q ),
	.datad(!\registers~676_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2184_combout ),
	.datag(!\registers~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1100 .extended_lut = "on";
defparam \registers~1100 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N27
cyclonev_lcell_comb \registers~932feeder (
// Equation(s):
// \registers~932feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~932feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~932feeder .extended_lut = "off";
defparam \registers~932feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~932feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N28
dffeas \registers~932 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~932 .is_wysiwyg = "true";
defparam \registers~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N56
dffeas \registers~964 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~964 .is_wysiwyg = "true";
defparam \registers~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N41
dffeas \registers~868 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~868 .is_wysiwyg = "true";
defparam \registers~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N32
dffeas \registers~836 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~836 .is_wysiwyg = "true";
defparam \registers~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \registers~804feeder (
// Equation(s):
// \registers~804feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~804feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~804feeder .extended_lut = "off";
defparam \registers~804feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~804feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N7
dffeas \registers~804 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~804 .is_wysiwyg = "true";
defparam \registers~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N41
dffeas \registers~772 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~772 .is_wysiwyg = "true";
defparam \registers~772 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N39
cyclonev_lcell_comb \registers~2188 (
// Equation(s):
// \registers~2188_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~772_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~804_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~836_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~868_q ))) ) )

	.dataa(!\registers~868_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~836_q ),
	.datad(!\registers~804_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2188 .extended_lut = "on";
defparam \registers~2188 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \registers~996feeder (
// Equation(s):
// \registers~996feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~996feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~996feeder .extended_lut = "off";
defparam \registers~996feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~996feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N10
dffeas \registers~996 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~996feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~996 .is_wysiwyg = "true";
defparam \registers~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N11
dffeas \registers~900 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~900 .is_wysiwyg = "true";
defparam \registers~900 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \registers~1104 (
// Equation(s):
// \registers~1104_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2188_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2188_combout  & (((\registers~900_q )))) # (\registers~2188_combout  & (\registers~932_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2188_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2188_combout  & (\registers~964_q )) # (\registers~2188_combout  & ((\registers~996_q )))))) ) )

	.dataa(!\registers~932_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~964_q ),
	.datad(!\registers~2188_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~996_q ),
	.datag(!\registers~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1104 .extended_lut = "on";
defparam \registers~1104 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \registers~420feeder (
// Equation(s):
// \registers~420feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~420feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~420feeder .extended_lut = "off";
defparam \registers~420feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~420feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N44
dffeas \registers~420 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~420 .is_wysiwyg = "true";
defparam \registers~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N56
dffeas \registers~452 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~452 .is_wysiwyg = "true";
defparam \registers~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N56
dffeas \registers~324 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~324 .is_wysiwyg = "true";
defparam \registers~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \registers~292feeder (
// Equation(s):
// \registers~292feeder_combout  = \write_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~292feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~292feeder .extended_lut = "off";
defparam \registers~292feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~292feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N52
dffeas \registers~292 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~292 .is_wysiwyg = "true";
defparam \registers~292 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \registers~356feeder (
// Equation(s):
// \registers~356feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~356feeder .extended_lut = "off";
defparam \registers~356feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N49
dffeas \registers~356 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~356 .is_wysiwyg = "true";
defparam \registers~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \registers~260 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~260 .is_wysiwyg = "true";
defparam \registers~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \registers~2180 (
// Equation(s):
// \registers~2180_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~260_q )) # (\read_reg1[0]~input_o  & (((\registers~292_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~324_q )) # (\read_reg1[0]~input_o  & (((\registers~356_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~324_q ),
	.datad(!\registers~292_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~356_q ),
	.datag(!\registers~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2180 .extended_lut = "on";
defparam \registers~2180 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N51
cyclonev_lcell_comb \registers~484feeder (
// Equation(s):
// \registers~484feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~484feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~484feeder .extended_lut = "off";
defparam \registers~484feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~484feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N53
dffeas \registers~484 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~484feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~484 .is_wysiwyg = "true";
defparam \registers~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N38
dffeas \registers~388 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~388 .is_wysiwyg = "true";
defparam \registers~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \registers~1096 (
// Equation(s):
// \registers~1096_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2180_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2180_combout  & (((\registers~388_q )))) # (\registers~2180_combout  & (\registers~420_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2180_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2180_combout  & (\registers~452_q )) # (\registers~2180_combout  & ((\registers~484_q )))))) ) )

	.dataa(!\registers~420_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~452_q ),
	.datad(!\registers~2180_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~484_q ),
	.datag(!\registers~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1096 .extended_lut = "on";
defparam \registers~1096 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1096 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \registers~1108 (
// Equation(s):
// \registers~1108_combout  = ( \read_reg1[4]~input_o  & ( \registers~1096_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1100_combout )) # (\read_reg1[3]~input_o  & ((\registers~1104_combout ))) ) ) ) # ( !\read_reg1[4]~input_o  & ( 
// \registers~1096_combout  & ( (\read_reg1[3]~input_o ) # (\registers~1092_combout ) ) ) ) # ( \read_reg1[4]~input_o  & ( !\registers~1096_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1100_combout )) # (\read_reg1[3]~input_o  & 
// ((\registers~1104_combout ))) ) ) ) # ( !\read_reg1[4]~input_o  & ( !\registers~1096_combout  & ( (\registers~1092_combout  & !\read_reg1[3]~input_o ) ) ) )

	.dataa(!\registers~1092_combout ),
	.datab(!\registers~1100_combout ),
	.datac(!\registers~1104_combout ),
	.datad(!\read_reg1[3]~input_o ),
	.datae(!\read_reg1[4]~input_o ),
	.dataf(!\registers~1096_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1108 .extended_lut = "off";
defparam \registers~1108 .lut_mask = 64'h5500330F55FF330F;
defparam \registers~1108 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \write_data[5]~input (
	.i(write_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[5]~input_o ));
// synopsys translate_off
defparam \write_data[5]~input .bus_hold = "false";
defparam \write_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y2_N8
dffeas \registers~837 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~837 .is_wysiwyg = "true";
defparam \registers~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N16
dffeas \registers~869 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~869 .is_wysiwyg = "true";
defparam \registers~869 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N24
cyclonev_lcell_comb \registers~805feeder (
// Equation(s):
// \registers~805feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~805feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~805feeder .extended_lut = "off";
defparam \registers~805feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~805feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N26
dffeas \registers~805 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~805 .is_wysiwyg = "true";
defparam \registers~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N32
dffeas \registers~773 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~773 .is_wysiwyg = "true";
defparam \registers~773 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \registers~2204 (
// Equation(s):
// \registers~2204_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~773_q )) # (\read_reg1[0]~input_o  & (((\registers~805_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~837_q )) # (\read_reg1[0]~input_o  & (((\registers~869_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~837_q ),
	.datad(!\registers~869_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~805_q ),
	.datag(!\registers~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2204 .extended_lut = "on";
defparam \registers~2204 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N50
dffeas \registers~965 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~965 .is_wysiwyg = "true";
defparam \registers~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \registers~997 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~997 .is_wysiwyg = "true";
defparam \registers~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N32
dffeas \registers~933 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~933 .is_wysiwyg = "true";
defparam \registers~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \registers~901 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~901 .is_wysiwyg = "true";
defparam \registers~901 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \registers~1121 (
// Equation(s):
// \registers~1121_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2204_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2204_combout  & (\registers~901_q )) # (\registers~2204_combout  & (((\registers~933_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2204_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2204_combout  & (\registers~965_q )) # (\registers~2204_combout  & (((\registers~997_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2204_combout ),
	.datac(!\registers~965_q ),
	.datad(!\registers~997_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~933_q ),
	.datag(!\registers~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1121 .extended_lut = "on";
defparam \registers~1121 .lut_mask = 64'h2626263737372637;
defparam \registers~1121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N13
dffeas \registers~485 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~485 .is_wysiwyg = "true";
defparam \registers~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N10
dffeas \registers~421 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~421 .is_wysiwyg = "true";
defparam \registers~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \registers~453 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~453 .is_wysiwyg = "true";
defparam \registers~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N14
dffeas \registers~357 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~357 .is_wysiwyg = "true";
defparam \registers~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N44
dffeas \registers~325 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~325 .is_wysiwyg = "true";
defparam \registers~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \registers~293feeder (
// Equation(s):
// \registers~293feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~293feeder .extended_lut = "off";
defparam \registers~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N25
dffeas \registers~293 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~293 .is_wysiwyg = "true";
defparam \registers~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N2
dffeas \registers~261 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~261 .is_wysiwyg = "true";
defparam \registers~261 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \registers~2196 (
// Equation(s):
// \registers~2196_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~261_q )) # (\read_reg1[0]~input_o  & ((\registers~293_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~325_q ))) # (\read_reg1[0]~input_o  & (\registers~357_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~357_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~325_q ),
	.datad(!\registers~293_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2196 .extended_lut = "on";
defparam \registers~2196 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \registers~389 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~389 .is_wysiwyg = "true";
defparam \registers~389 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \registers~1113 (
// Equation(s):
// \registers~1113_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2196_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2196_combout  & ((\registers~389_q ))) # (\registers~2196_combout  & (\registers~421_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2196_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2196_combout  & ((\registers~453_q ))) # (\registers~2196_combout  & (\registers~485_q ))))) ) )

	.dataa(!\registers~485_q ),
	.datab(!\registers~421_q ),
	.datac(!\registers~453_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2196_combout ),
	.datag(!\registers~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1113 .extended_lut = "on";
defparam \registers~1113 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N11
dffeas \registers~229 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~229 .is_wysiwyg = "true";
defparam \registers~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N5
dffeas \registers~165 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~165 .is_wysiwyg = "true";
defparam \registers~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N26
dffeas \registers~197 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~197 .is_wysiwyg = "true";
defparam \registers~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \registers~69 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~69 .is_wysiwyg = "true";
defparam \registers~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \registers~101feeder (
// Equation(s):
// \registers~101feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~101feeder .extended_lut = "off";
defparam \registers~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N22
dffeas \registers~101 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~101 .is_wysiwyg = "true";
defparam \registers~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \registers~37feeder (
// Equation(s):
// \registers~37feeder_combout  = \write_data[5]~input_o 

	.dataa(gnd),
	.datab(!\write_data[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~37feeder .extended_lut = "off";
defparam \registers~37feeder .lut_mask = 64'h3333333333333333;
defparam \registers~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N26
dffeas \registers~37 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~37 .is_wysiwyg = "true";
defparam \registers~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \registers~5 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~5 .is_wysiwyg = "true";
defparam \registers~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \registers~2192 (
// Equation(s):
// \registers~2192_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~5_q ))) # (\read_reg1[0]~input_o  & ((((\registers~37_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~69_q ))) # (\read_reg1[0]~input_o  & ((((\registers~101_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~69_q ),
	.datad(!\registers~101_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~37_q ),
	.datag(!\registers~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2192 .extended_lut = "on";
defparam \registers~2192 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N38
dffeas \registers~133 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~133 .is_wysiwyg = "true";
defparam \registers~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \registers~1109 (
// Equation(s):
// \registers~1109_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2192_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2192_combout  & ((\registers~133_q ))) # (\registers~2192_combout  & (\registers~165_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2192_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2192_combout  & ((\registers~197_q ))) # (\registers~2192_combout  & (\registers~229_q ))))) ) )

	.dataa(!\registers~229_q ),
	.datab(!\registers~165_q ),
	.datac(!\registers~197_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2192_combout ),
	.datag(!\registers~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1109 .extended_lut = "on";
defparam \registers~1109 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N29
dffeas \registers~741 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~741 .is_wysiwyg = "true";
defparam \registers~741 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N24
cyclonev_lcell_comb \registers~677feeder (
// Equation(s):
// \registers~677feeder_combout  = \write_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~677feeder .extended_lut = "off";
defparam \registers~677feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N26
dffeas \registers~677 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~677 .is_wysiwyg = "true";
defparam \registers~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \registers~709 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~709 .is_wysiwyg = "true";
defparam \registers~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N32
dffeas \registers~581 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~581 .is_wysiwyg = "true";
defparam \registers~581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \registers~549feeder (
// Equation(s):
// \registers~549feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~549feeder .extended_lut = "off";
defparam \registers~549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~549feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \registers~549 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~549 .is_wysiwyg = "true";
defparam \registers~549 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \registers~613feeder (
// Equation(s):
// \registers~613feeder_combout  = \write_data[5]~input_o 

	.dataa(gnd),
	.datab(!\write_data[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~613feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~613feeder .extended_lut = "off";
defparam \registers~613feeder .lut_mask = 64'h3333333333333333;
defparam \registers~613feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \registers~613 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~613 .is_wysiwyg = "true";
defparam \registers~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \registers~517 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~517 .is_wysiwyg = "true";
defparam \registers~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \registers~2200 (
// Equation(s):
// \registers~2200_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~517_q )) # (\read_reg1[0]~input_o  & (((\registers~549_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~581_q )) # (\read_reg1[0]~input_o  & (((\registers~613_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~581_q ),
	.datad(!\registers~549_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~613_q ),
	.datag(!\registers~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2200 .extended_lut = "on";
defparam \registers~2200 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N8
dffeas \registers~645 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~645 .is_wysiwyg = "true";
defparam \registers~645 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \registers~1117 (
// Equation(s):
// \registers~1117_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2200_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2200_combout  & ((\registers~645_q ))) # (\registers~2200_combout  & (\registers~677_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2200_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2200_combout  & ((\registers~709_q ))) # (\registers~2200_combout  & (\registers~741_q ))))) ) )

	.dataa(!\registers~741_q ),
	.datab(!\registers~677_q ),
	.datac(!\registers~709_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2200_combout ),
	.datag(!\registers~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1117 .extended_lut = "on";
defparam \registers~1117 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \registers~1125 (
// Equation(s):
// \registers~1125_combout  = ( \read_reg1[3]~input_o  & ( \registers~1117_combout  & ( (!\read_reg1[4]~input_o  & ((\registers~1113_combout ))) # (\read_reg1[4]~input_o  & (\registers~1121_combout )) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// \registers~1117_combout  & ( (\registers~1109_combout ) # (\read_reg1[4]~input_o ) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1117_combout  & ( (!\read_reg1[4]~input_o  & ((\registers~1113_combout ))) # (\read_reg1[4]~input_o  & 
// (\registers~1121_combout )) ) ) ) # ( !\read_reg1[3]~input_o  & ( !\registers~1117_combout  & ( (!\read_reg1[4]~input_o  & \registers~1109_combout ) ) ) )

	.dataa(!\registers~1121_combout ),
	.datab(!\read_reg1[4]~input_o ),
	.datac(!\registers~1113_combout ),
	.datad(!\registers~1109_combout ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1125 .extended_lut = "off";
defparam \registers~1125 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \registers~1125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \write_data[6]~input (
	.i(write_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[6]~input_o ));
// synopsys translate_off
defparam \write_data[6]~input .bus_hold = "false";
defparam \write_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \registers~102feeder (
// Equation(s):
// \registers~102feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~102feeder .extended_lut = "off";
defparam \registers~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \registers~102 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~102 .is_wysiwyg = "true";
defparam \registers~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \registers~70 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~70 .is_wysiwyg = "true";
defparam \registers~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \registers~38feeder (
// Equation(s):
// \registers~38feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~38feeder .extended_lut = "off";
defparam \registers~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N50
dffeas \registers~38 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~38 .is_wysiwyg = "true";
defparam \registers~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \registers~6 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~6 .is_wysiwyg = "true";
defparam \registers~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \registers~2208 (
// Equation(s):
// \registers~2208_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~6_q )) # (\read_reg1[0]~input_o  & ((\registers~38_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~70_q ))) # (\read_reg1[0]~input_o  & (\registers~102_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~102_q ),
	.datac(!\registers~70_q ),
	.datad(!\registers~38_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2208 .extended_lut = "on";
defparam \registers~2208 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N2
dffeas \registers~198 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~198 .is_wysiwyg = "true";
defparam \registers~198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N57
cyclonev_lcell_comb \registers~166feeder (
// Equation(s):
// \registers~166feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~166feeder .extended_lut = "off";
defparam \registers~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N59
dffeas \registers~166 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~166 .is_wysiwyg = "true";
defparam \registers~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \registers~230 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~230 .is_wysiwyg = "true";
defparam \registers~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N8
dffeas \registers~134 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~134 .is_wysiwyg = "true";
defparam \registers~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N6
cyclonev_lcell_comb \registers~1126 (
// Equation(s):
// \registers~1126_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2208_combout  & (\read_reg1[2]~input_o  & (\registers~134_q ))) # (\registers~2208_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~166_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2208_combout  & (\read_reg1[2]~input_o  & (\registers~198_q ))) # (\registers~2208_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~230_q ))))) ) )

	.dataa(!\registers~2208_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~198_q ),
	.datad(!\registers~166_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~230_q ),
	.datag(!\registers~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1126 .extended_lut = "on";
defparam \registers~1126 .lut_mask = 64'h4657464646575757;
defparam \registers~1126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \registers~422 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~422 .is_wysiwyg = "true";
defparam \registers~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N56
dffeas \registers~454 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~454 .is_wysiwyg = "true";
defparam \registers~454 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N21
cyclonev_lcell_comb \registers~486feeder (
// Equation(s):
// \registers~486feeder_combout  = \write_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~486feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~486feeder .extended_lut = "off";
defparam \registers~486feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~486feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N22
dffeas \registers~486 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~486 .is_wysiwyg = "true";
defparam \registers~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N56
dffeas \registers~326 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~326 .is_wysiwyg = "true";
defparam \registers~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \registers~358 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~358 .is_wysiwyg = "true";
defparam \registers~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N53
dffeas \registers~294 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~294 .is_wysiwyg = "true";
defparam \registers~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N32
dffeas \registers~262 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~262 .is_wysiwyg = "true";
defparam \registers~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \registers~2212 (
// Equation(s):
// \registers~2212_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~262_q )) # (\read_reg1[0]~input_o  & (((\registers~294_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~326_q )) # (\read_reg1[0]~input_o  & (((\registers~358_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~326_q ),
	.datad(!\registers~358_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~294_q ),
	.datag(!\registers~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2212 .extended_lut = "on";
defparam \registers~2212 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N2
dffeas \registers~390 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~390 .is_wysiwyg = "true";
defparam \registers~390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \registers~1130 (
// Equation(s):
// \registers~1130_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2212_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2212_combout  & ((\registers~390_q ))) # (\registers~2212_combout  & (\registers~422_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2212_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2212_combout  & (\registers~454_q )) # (\registers~2212_combout  & ((\registers~486_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~422_q ),
	.datac(!\registers~454_q ),
	.datad(!\registers~486_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2212_combout ),
	.datag(!\registers~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1130 .extended_lut = "on";
defparam \registers~1130 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N27
cyclonev_lcell_comb \registers~742feeder (
// Equation(s):
// \registers~742feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~742feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~742feeder .extended_lut = "off";
defparam \registers~742feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~742feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N28
dffeas \registers~742 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~742 .is_wysiwyg = "true";
defparam \registers~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N2
dffeas \registers~710 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~710 .is_wysiwyg = "true";
defparam \registers~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N25
dffeas \registers~678 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~678 .is_wysiwyg = "true";
defparam \registers~678 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N51
cyclonev_lcell_comb \registers~550feeder (
// Equation(s):
// \registers~550feeder_combout  = \write_data[6]~input_o 

	.dataa(!\write_data[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~550feeder .extended_lut = "off";
defparam \registers~550feeder .lut_mask = 64'h5555555555555555;
defparam \registers~550feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N53
dffeas \registers~550 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~550 .is_wysiwyg = "true";
defparam \registers~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N25
dffeas \registers~614 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~614 .is_wysiwyg = "true";
defparam \registers~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N2
dffeas \registers~582 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~582 .is_wysiwyg = "true";
defparam \registers~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N8
dffeas \registers~518 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~518 .is_wysiwyg = "true";
defparam \registers~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \registers~2216 (
// Equation(s):
// \registers~2216_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~518_q ))) # (\read_reg1[0]~input_o  & (\registers~550_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~582_q ))) # (\read_reg1[0]~input_o  & (\registers~614_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~550_q ),
	.datab(!\registers~614_q ),
	.datac(!\registers~582_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2216 .extended_lut = "on";
defparam \registers~2216 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N8
dffeas \registers~646 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~646 .is_wysiwyg = "true";
defparam \registers~646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \registers~1134 (
// Equation(s):
// \registers~1134_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2216_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2216_combout  & (\registers~646_q )) # (\registers~2216_combout  & ((\registers~678_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2216_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2216_combout  & ((\registers~710_q ))) # (\registers~2216_combout  & (\registers~742_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~742_q ),
	.datac(!\registers~710_q ),
	.datad(!\registers~678_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2216_combout ),
	.datag(!\registers~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1134 .extended_lut = "on";
defparam \registers~1134 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N59
dffeas \registers~998 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~998 .is_wysiwyg = "true";
defparam \registers~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N14
dffeas \registers~966 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~966 .is_wysiwyg = "true";
defparam \registers~966 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \registers~934feeder (
// Equation(s):
// \registers~934feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~934feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~934feeder .extended_lut = "off";
defparam \registers~934feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~934feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \registers~934 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~934 .is_wysiwyg = "true";
defparam \registers~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N56
dffeas \registers~838 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~838 .is_wysiwyg = "true";
defparam \registers~838 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \registers~870feeder (
// Equation(s):
// \registers~870feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~870feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~870feeder .extended_lut = "off";
defparam \registers~870feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~870feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N23
dffeas \registers~870 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~870 .is_wysiwyg = "true";
defparam \registers~870 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N51
cyclonev_lcell_comb \registers~806feeder (
// Equation(s):
// \registers~806feeder_combout  = \write_data[6]~input_o 

	.dataa(!\write_data[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~806feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~806feeder .extended_lut = "off";
defparam \registers~806feeder .lut_mask = 64'h5555555555555555;
defparam \registers~806feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N53
dffeas \registers~806 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~806 .is_wysiwyg = "true";
defparam \registers~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N32
dffeas \registers~774 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~774 .is_wysiwyg = "true";
defparam \registers~774 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N30
cyclonev_lcell_comb \registers~2220 (
// Equation(s):
// \registers~2220_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~774_q ))) # (\read_reg1[0]~input_o  & ((((\registers~806_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~838_q ))) # (\read_reg1[0]~input_o  & ((((\registers~870_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~838_q ),
	.datad(!\registers~870_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~806_q ),
	.datag(!\registers~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2220 .extended_lut = "on";
defparam \registers~2220 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N2
dffeas \registers~902 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~902 .is_wysiwyg = "true";
defparam \registers~902 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \registers~1138 (
// Equation(s):
// \registers~1138_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2220_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2220_combout  & (\registers~902_q )) # (\registers~2220_combout  & ((\registers~934_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2220_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2220_combout  & ((\registers~966_q ))) # (\registers~2220_combout  & (\registers~998_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~998_q ),
	.datac(!\registers~966_q ),
	.datad(!\registers~934_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2220_combout ),
	.datag(!\registers~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1138 .extended_lut = "on";
defparam \registers~1138 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N54
cyclonev_lcell_comb \registers~1142 (
// Equation(s):
// \registers~1142_combout  = ( \registers~1138_combout  & ( \read_reg1[3]~input_o  & ( (\read_reg1[4]~input_o ) # (\registers~1130_combout ) ) ) ) # ( !\registers~1138_combout  & ( \read_reg1[3]~input_o  & ( (\registers~1130_combout  & 
// !\read_reg1[4]~input_o ) ) ) ) # ( \registers~1138_combout  & ( !\read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & (\registers~1126_combout )) # (\read_reg1[4]~input_o  & ((\registers~1134_combout ))) ) ) ) # ( !\registers~1138_combout  & ( 
// !\read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & (\registers~1126_combout )) # (\read_reg1[4]~input_o  & ((\registers~1134_combout ))) ) ) )

	.dataa(!\registers~1126_combout ),
	.datab(!\registers~1130_combout ),
	.datac(!\read_reg1[4]~input_o ),
	.datad(!\registers~1134_combout ),
	.datae(!\registers~1138_combout ),
	.dataf(!\read_reg1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1142 .extended_lut = "off";
defparam \registers~1142 .lut_mask = 64'h505F505F30303F3F;
defparam \registers~1142 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \write_data[7]~input (
	.i(write_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[7]~input_o ));
// synopsys translate_off
defparam \write_data[7]~input .bus_hold = "false";
defparam \write_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N18
cyclonev_lcell_comb \registers~679feeder (
// Equation(s):
// \registers~679feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~679feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~679feeder .extended_lut = "off";
defparam \registers~679feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~679feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N20
dffeas \registers~679 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~679 .is_wysiwyg = "true";
defparam \registers~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N2
dffeas \registers~711 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~711 .is_wysiwyg = "true";
defparam \registers~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N44
dffeas \registers~583 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~583 .is_wysiwyg = "true";
defparam \registers~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N56
dffeas \registers~551 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~551 .is_wysiwyg = "true";
defparam \registers~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N16
dffeas \registers~615 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~615 .is_wysiwyg = "true";
defparam \registers~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N5
dffeas \registers~519 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~519 .is_wysiwyg = "true";
defparam \registers~519 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N3
cyclonev_lcell_comb \registers~2232 (
// Equation(s):
// \registers~2232_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~519_q ))) # (\read_reg1[0]~input_o  & ((((\registers~551_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~583_q ))) # (\read_reg1[0]~input_o  & ((((\registers~615_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~583_q ),
	.datad(!\registers~551_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~615_q ),
	.datag(!\registers~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2232 .extended_lut = "on";
defparam \registers~2232 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N34
dffeas \registers~743 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~743 .is_wysiwyg = "true";
defparam \registers~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N2
dffeas \registers~647 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~647 .is_wysiwyg = "true";
defparam \registers~647 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N0
cyclonev_lcell_comb \registers~1151 (
// Equation(s):
// \registers~1151_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2232_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2232_combout  & (((\registers~647_q )))) # (\registers~2232_combout  & (\registers~679_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2232_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2232_combout  & (\registers~711_q )) # (\registers~2232_combout  & ((\registers~743_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~679_q ),
	.datac(!\registers~711_q ),
	.datad(!\registers~2232_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~743_q ),
	.datag(!\registers~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1151 .extended_lut = "on";
defparam \registers~1151 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \registers~487feeder (
// Equation(s):
// \registers~487feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~487feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~487feeder .extended_lut = "off";
defparam \registers~487feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~487feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N32
dffeas \registers~487 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~487 .is_wysiwyg = "true";
defparam \registers~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N5
dffeas \registers~455 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~455 .is_wysiwyg = "true";
defparam \registers~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N7
dffeas \registers~423 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~423 .is_wysiwyg = "true";
defparam \registers~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \registers~327 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~327 .is_wysiwyg = "true";
defparam \registers~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \registers~359 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~359 .is_wysiwyg = "true";
defparam \registers~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \registers~295 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~295 .is_wysiwyg = "true";
defparam \registers~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \registers~263 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~263 .is_wysiwyg = "true";
defparam \registers~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \registers~2228 (
// Equation(s):
// \registers~2228_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~263_q )) # (\read_reg1[0]~input_o  & (((\registers~295_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~327_q )) # (\read_reg1[0]~input_o  & (((\registers~359_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~327_q ),
	.datad(!\registers~359_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~295_q ),
	.datag(!\registers~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2228 .extended_lut = "on";
defparam \registers~2228 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N32
dffeas \registers~391 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~391 .is_wysiwyg = "true";
defparam \registers~391 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \registers~1147 (
// Equation(s):
// \registers~1147_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2228_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2228_combout  & (\registers~391_q )) # (\registers~2228_combout  & ((\registers~423_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2228_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2228_combout  & ((\registers~455_q ))) # (\registers~2228_combout  & (\registers~487_q ))))) ) )

	.dataa(!\registers~487_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~455_q ),
	.datad(!\registers~423_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2228_combout ),
	.datag(!\registers~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1147 .extended_lut = "on";
defparam \registers~1147 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N38
dffeas \registers~839 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~839 .is_wysiwyg = "true";
defparam \registers~839 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N0
cyclonev_lcell_comb \registers~871feeder (
// Equation(s):
// \registers~871feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~871feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~871feeder .extended_lut = "off";
defparam \registers~871feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~871feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \registers~871 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~871 .is_wysiwyg = "true";
defparam \registers~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \registers~807 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~807 .is_wysiwyg = "true";
defparam \registers~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N14
dffeas \registers~775 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~775 .is_wysiwyg = "true";
defparam \registers~775 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \registers~2236 (
// Equation(s):
// \registers~2236_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~775_q )) # (\read_reg1[0]~input_o  & (((\registers~807_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~839_q )) # (\read_reg1[0]~input_o  & (((\registers~871_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~839_q ),
	.datad(!\registers~871_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~807_q ),
	.datag(!\registers~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2236 .extended_lut = "on";
defparam \registers~2236 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N56
dffeas \registers~967 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~967 .is_wysiwyg = "true";
defparam \registers~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \registers~999 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~999 .is_wysiwyg = "true";
defparam \registers~999 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \registers~935feeder (
// Equation(s):
// \registers~935feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~935feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~935feeder .extended_lut = "off";
defparam \registers~935feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~935feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \registers~935 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~935 .is_wysiwyg = "true";
defparam \registers~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \registers~903 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~903 .is_wysiwyg = "true";
defparam \registers~903 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \registers~1155 (
// Equation(s):
// \registers~1155_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2236_combout  & (\read_reg1[2]~input_o  & (\registers~903_q ))) # (\registers~2236_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~935_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2236_combout  & (\read_reg1[2]~input_o  & (\registers~967_q ))) # (\registers~2236_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~999_q ))))) ) )

	.dataa(!\registers~2236_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~967_q ),
	.datad(!\registers~999_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~935_q ),
	.datag(!\registers~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1155 .extended_lut = "on";
defparam \registers~1155 .lut_mask = 64'h4646465757574657;
defparam \registers~1155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \registers~71 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~71 .is_wysiwyg = "true";
defparam \registers~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N45
cyclonev_lcell_comb \registers~39feeder (
// Equation(s):
// \registers~39feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~39feeder .extended_lut = "off";
defparam \registers~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N47
dffeas \registers~39 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~39 .is_wysiwyg = "true";
defparam \registers~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \registers~103feeder (
// Equation(s):
// \registers~103feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~103feeder .extended_lut = "off";
defparam \registers~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N50
dffeas \registers~103 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~103 .is_wysiwyg = "true";
defparam \registers~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N2
dffeas \registers~7 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~7 .is_wysiwyg = "true";
defparam \registers~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \registers~2224 (
// Equation(s):
// \registers~2224_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~7_q ))) # (\read_reg1[0]~input_o  & ((((\registers~39_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~71_q ))) # (\read_reg1[0]~input_o  & ((((\registers~103_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~71_q ),
	.datad(!\registers~39_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~103_q ),
	.datag(!\registers~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2224 .extended_lut = "on";
defparam \registers~2224 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N50
dffeas \registers~199 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~199 .is_wysiwyg = "true";
defparam \registers~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N50
dffeas \registers~167 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~167 .is_wysiwyg = "true";
defparam \registers~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N31
dffeas \registers~231 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~231 .is_wysiwyg = "true";
defparam \registers~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N2
dffeas \registers~135 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~135 .is_wysiwyg = "true";
defparam \registers~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \registers~1143 (
// Equation(s):
// \registers~1143_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2224_combout  & (\read_reg1[2]~input_o  & (\registers~135_q ))) # (\registers~2224_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~167_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2224_combout  & (\read_reg1[2]~input_o  & (\registers~199_q ))) # (\registers~2224_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~231_q ))))) ) )

	.dataa(!\registers~2224_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~199_q ),
	.datad(!\registers~167_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~231_q ),
	.datag(!\registers~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1143 .extended_lut = "on";
defparam \registers~1143 .lut_mask = 64'h4657464646575757;
defparam \registers~1143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \registers~1159 (
// Equation(s):
// \registers~1159_combout  = ( \registers~1155_combout  & ( \registers~1143_combout  & ( (!\read_reg1[3]~input_o  & (((!\read_reg1[4]~input_o )) # (\registers~1151_combout ))) # (\read_reg1[3]~input_o  & (((\read_reg1[4]~input_o ) # (\registers~1147_combout 
// )))) ) ) ) # ( !\registers~1155_combout  & ( \registers~1143_combout  & ( (!\read_reg1[3]~input_o  & (((!\read_reg1[4]~input_o )) # (\registers~1151_combout ))) # (\read_reg1[3]~input_o  & (((\registers~1147_combout  & !\read_reg1[4]~input_o )))) ) ) ) # 
// ( \registers~1155_combout  & ( !\registers~1143_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1151_combout  & ((\read_reg1[4]~input_o )))) # (\read_reg1[3]~input_o  & (((\read_reg1[4]~input_o ) # (\registers~1147_combout )))) ) ) ) # ( 
// !\registers~1155_combout  & ( !\registers~1143_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1151_combout  & ((\read_reg1[4]~input_o )))) # (\read_reg1[3]~input_o  & (((\registers~1147_combout  & !\read_reg1[4]~input_o )))) ) ) )

	.dataa(!\registers~1151_combout ),
	.datab(!\registers~1147_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\read_reg1[4]~input_o ),
	.datae(!\registers~1155_combout ),
	.dataf(!\registers~1143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1159 .extended_lut = "off";
defparam \registers~1159 .lut_mask = 64'h0350035FF350F35F;
defparam \registers~1159 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \write_data[8]~input (
	.i(write_data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[8]~input_o ));
// synopsys translate_off
defparam \write_data[8]~input .bus_hold = "false";
defparam \write_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \registers~1000feeder (
// Equation(s):
// \registers~1000feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1000feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1000feeder .extended_lut = "off";
defparam \registers~1000feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1000feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N49
dffeas \registers~1000 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1000 .is_wysiwyg = "true";
defparam \registers~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \registers~968 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~968 .is_wysiwyg = "true";
defparam \registers~968 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \registers~936feeder (
// Equation(s):
// \registers~936feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~936feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~936feeder .extended_lut = "off";
defparam \registers~936feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~936feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N43
dffeas \registers~936 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~936feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~936 .is_wysiwyg = "true";
defparam \registers~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N44
dffeas \registers~840 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~840 .is_wysiwyg = "true";
defparam \registers~840 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N3
cyclonev_lcell_comb \registers~872feeder (
// Equation(s):
// \registers~872feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~872feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~872feeder .extended_lut = "off";
defparam \registers~872feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~872feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N4
dffeas \registers~872 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~872 .is_wysiwyg = "true";
defparam \registers~872 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \registers~808feeder (
// Equation(s):
// \registers~808feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~808feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~808feeder .extended_lut = "off";
defparam \registers~808feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~808feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N10
dffeas \registers~808 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~808 .is_wysiwyg = "true";
defparam \registers~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \registers~776 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~776 .is_wysiwyg = "true";
defparam \registers~776 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \registers~2252 (
// Equation(s):
// \registers~2252_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~776_q )) # (\read_reg1[0]~input_o  & (((\registers~808_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~840_q )) # (\read_reg1[0]~input_o  & (((\registers~872_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~840_q ),
	.datad(!\registers~872_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~808_q ),
	.datag(!\registers~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2252 .extended_lut = "on";
defparam \registers~2252 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \registers~904 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~904 .is_wysiwyg = "true";
defparam \registers~904 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \registers~1172 (
// Equation(s):
// \registers~1172_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2252_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2252_combout  & (\registers~904_q )) # (\registers~2252_combout  & ((\registers~936_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2252_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2252_combout  & ((\registers~968_q ))) # (\registers~2252_combout  & (\registers~1000_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~1000_q ),
	.datac(!\registers~968_q ),
	.datad(!\registers~936_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2252_combout ),
	.datag(!\registers~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1172 .extended_lut = "on";
defparam \registers~1172 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N43
dffeas \registers~744 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~744 .is_wysiwyg = "true";
defparam \registers~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N40
dffeas \registers~680 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~680 .is_wysiwyg = "true";
defparam \registers~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N56
dffeas \registers~712 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~712 .is_wysiwyg = "true";
defparam \registers~712 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N27
cyclonev_lcell_comb \registers~552feeder (
// Equation(s):
// \registers~552feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~552feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~552feeder .extended_lut = "off";
defparam \registers~552feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~552feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N29
dffeas \registers~552 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~552 .is_wysiwyg = "true";
defparam \registers~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N56
dffeas \registers~584 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~584 .is_wysiwyg = "true";
defparam \registers~584 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N18
cyclonev_lcell_comb \registers~616feeder (
// Equation(s):
// \registers~616feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~616feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~616feeder .extended_lut = "off";
defparam \registers~616feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~616feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N19
dffeas \registers~616 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~616 .is_wysiwyg = "true";
defparam \registers~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N2
dffeas \registers~520 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~520 .is_wysiwyg = "true";
defparam \registers~520 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N0
cyclonev_lcell_comb \registers~2248 (
// Equation(s):
// \registers~2248_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~520_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~552_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~584_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~616_q ) # (\read_reg1[2]~input_o ))))) ) )

	.dataa(!\registers~552_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~584_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~616_q ),
	.datag(!\registers~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2248 .extended_lut = "on";
defparam \registers~2248 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N2
dffeas \registers~648 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~648 .is_wysiwyg = "true";
defparam \registers~648 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \registers~1168 (
// Equation(s):
// \registers~1168_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2248_combout  & (((\registers~648_q  & \read_reg1[2]~input_o )))) # (\registers~2248_combout  & (((!\read_reg1[2]~input_o )) # (\registers~680_q )))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\registers~2248_combout  & (((\registers~712_q  & \read_reg1[2]~input_o )))) # (\registers~2248_combout  & (((!\read_reg1[2]~input_o )) # (\registers~744_q )))) ) )

	.dataa(!\registers~744_q ),
	.datab(!\registers~680_q ),
	.datac(!\registers~712_q ),
	.datad(!\registers~2248_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1168 .extended_lut = "on";
defparam \registers~1168 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N22
dffeas \registers~488 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~488 .is_wysiwyg = "true";
defparam \registers~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N32
dffeas \registers~456 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~456 .is_wysiwyg = "true";
defparam \registers~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N43
dffeas \registers~424 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~424 .is_wysiwyg = "true";
defparam \registers~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \registers~360feeder (
// Equation(s):
// \registers~360feeder_combout  = \write_data[8]~input_o 

	.dataa(gnd),
	.datab(!\write_data[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~360feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~360feeder .extended_lut = "off";
defparam \registers~360feeder .lut_mask = 64'h3333333333333333;
defparam \registers~360feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N31
dffeas \registers~360 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~360 .is_wysiwyg = "true";
defparam \registers~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N44
dffeas \registers~328 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~328 .is_wysiwyg = "true";
defparam \registers~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \registers~296feeder (
// Equation(s):
// \registers~296feeder_combout  = \write_data[8]~input_o 

	.dataa(gnd),
	.datab(!\write_data[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~296feeder .extended_lut = "off";
defparam \registers~296feeder .lut_mask = 64'h3333333333333333;
defparam \registers~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N55
dffeas \registers~296 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~296 .is_wysiwyg = "true";
defparam \registers~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N20
dffeas \registers~264 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~264 .is_wysiwyg = "true";
defparam \registers~264 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \registers~2244 (
// Equation(s):
// \registers~2244_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~264_q )) # (\read_reg1[0]~input_o  & ((\registers~296_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~328_q )))) # (\read_reg1[0]~input_o  & (\registers~360_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~360_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~328_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~296_q ),
	.datag(!\registers~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2244 .extended_lut = "on";
defparam \registers~2244 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \registers~392 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~392 .is_wysiwyg = "true";
defparam \registers~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \registers~1164 (
// Equation(s):
// \registers~1164_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2244_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2244_combout  & (\registers~392_q )) # (\registers~2244_combout  & ((\registers~424_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2244_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2244_combout  & ((\registers~456_q ))) # (\registers~2244_combout  & (\registers~488_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~488_q ),
	.datac(!\registers~456_q ),
	.datad(!\registers~424_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2244_combout ),
	.datag(!\registers~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1164 .extended_lut = "on";
defparam \registers~1164 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N33
cyclonev_lcell_comb \registers~168feeder (
// Equation(s):
// \registers~168feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~168feeder .extended_lut = "off";
defparam \registers~168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N35
dffeas \registers~168 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~168 .is_wysiwyg = "true";
defparam \registers~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \registers~200 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~200 .is_wysiwyg = "true";
defparam \registers~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N32
dffeas \registers~72 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~72 .is_wysiwyg = "true";
defparam \registers~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N5
dffeas \registers~104 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~104 .is_wysiwyg = "true";
defparam \registers~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N29
dffeas \registers~40 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~40 .is_wysiwyg = "true";
defparam \registers~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N2
dffeas \registers~8 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~8 .is_wysiwyg = "true";
defparam \registers~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N0
cyclonev_lcell_comb \registers~2240 (
// Equation(s):
// \registers~2240_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~8_q ))) # (\read_reg1[0]~input_o  & ((((\registers~40_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~72_q ))) # (\read_reg1[0]~input_o  & ((((\registers~104_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~72_q ),
	.datad(!\registers~104_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~40_q ),
	.datag(!\registers~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2240 .extended_lut = "on";
defparam \registers~2240 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N43
dffeas \registers~232 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~232 .is_wysiwyg = "true";
defparam \registers~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N2
dffeas \registers~136 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~136 .is_wysiwyg = "true";
defparam \registers~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \registers~1160 (
// Equation(s):
// \registers~1160_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2240_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2240_combout  & (((\registers~136_q )))) # (\registers~2240_combout  & (\registers~168_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2240_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2240_combout  & (\registers~200_q )) # (\registers~2240_combout  & ((\registers~232_q )))))) ) )

	.dataa(!\registers~168_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~200_q ),
	.datad(!\registers~2240_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~232_q ),
	.datag(!\registers~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1160 .extended_lut = "on";
defparam \registers~1160 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \registers~1176 (
// Equation(s):
// \registers~1176_combout  = ( \registers~1164_combout  & ( \registers~1160_combout  & ( (!\read_reg1[4]~input_o ) # ((!\read_reg1[3]~input_o  & ((\registers~1168_combout ))) # (\read_reg1[3]~input_o  & (\registers~1172_combout ))) ) ) ) # ( 
// !\registers~1164_combout  & ( \registers~1160_combout  & ( (!\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o )))) # (\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1168_combout ))) # (\read_reg1[3]~input_o  & (\registers~1172_combout 
// )))) ) ) ) # ( \registers~1164_combout  & ( !\registers~1160_combout  & ( (!\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o )))) # (\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1168_combout ))) # (\read_reg1[3]~input_o  & 
// (\registers~1172_combout )))) ) ) ) # ( !\registers~1164_combout  & ( !\registers~1160_combout  & ( (\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1168_combout ))) # (\read_reg1[3]~input_o  & (\registers~1172_combout )))) ) ) )

	.dataa(!\registers~1172_combout ),
	.datab(!\read_reg1[4]~input_o ),
	.datac(!\registers~1168_combout ),
	.datad(!\read_reg1[3]~input_o ),
	.datae(!\registers~1164_combout ),
	.dataf(!\registers~1160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1176 .extended_lut = "off";
defparam \registers~1176 .lut_mask = 64'h031103DDCF11CFDD;
defparam \registers~1176 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \write_data[9]~input (
	.i(write_data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[9]~input_o ));
// synopsys translate_off
defparam \write_data[9]~input .bus_hold = "false";
defparam \write_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N28
dffeas \registers~1001 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1001 .is_wysiwyg = "true";
defparam \registers~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \registers~969 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~969 .is_wysiwyg = "true";
defparam \registers~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N13
dffeas \registers~937 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~937 .is_wysiwyg = "true";
defparam \registers~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N38
dffeas \registers~841 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~841 .is_wysiwyg = "true";
defparam \registers~841 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N39
cyclonev_lcell_comb \registers~873feeder (
// Equation(s):
// \registers~873feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~873feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~873feeder .extended_lut = "off";
defparam \registers~873feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~873feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N40
dffeas \registers~873 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~873 .is_wysiwyg = "true";
defparam \registers~873 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N12
cyclonev_lcell_comb \registers~809feeder (
// Equation(s):
// \registers~809feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~809feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~809feeder .extended_lut = "off";
defparam \registers~809feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~809feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N13
dffeas \registers~809 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~809 .is_wysiwyg = "true";
defparam \registers~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N32
dffeas \registers~777 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~777 .is_wysiwyg = "true";
defparam \registers~777 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \registers~2268 (
// Equation(s):
// \registers~2268_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~777_q ))) # (\read_reg1[0]~input_o  & ((((\registers~809_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~841_q ))) # (\read_reg1[0]~input_o  & ((((\registers~873_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~841_q ),
	.datad(!\registers~873_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~809_q ),
	.datag(!\registers~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2268 .extended_lut = "on";
defparam \registers~2268 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N44
dffeas \registers~905 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~905 .is_wysiwyg = "true";
defparam \registers~905 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \registers~1189 (
// Equation(s):
// \registers~1189_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2268_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2268_combout  & (\registers~905_q )) # (\registers~2268_combout  & ((\registers~937_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2268_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2268_combout  & ((\registers~969_q ))) # (\registers~2268_combout  & (\registers~1001_q ))))) ) )

	.dataa(!\registers~1001_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~969_q ),
	.datad(!\registers~937_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2268_combout ),
	.datag(!\registers~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1189 .extended_lut = "on";
defparam \registers~1189 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N25
dffeas \registers~489 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~489 .is_wysiwyg = "true";
defparam \registers~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N2
dffeas \registers~457 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~457 .is_wysiwyg = "true";
defparam \registers~457 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \registers~361feeder (
// Equation(s):
// \registers~361feeder_combout  = \write_data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~361feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~361feeder .extended_lut = "off";
defparam \registers~361feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~361feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N7
dffeas \registers~361 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~361 .is_wysiwyg = "true";
defparam \registers~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N50
dffeas \registers~329 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~329 .is_wysiwyg = "true";
defparam \registers~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N4
dffeas \registers~297 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~297 .is_wysiwyg = "true";
defparam \registers~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \registers~265 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~265 .is_wysiwyg = "true";
defparam \registers~265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \registers~2260 (
// Equation(s):
// \registers~2260_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~265_q )) # (\read_reg1[0]~input_o  & ((\registers~297_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~329_q ))) # (\read_reg1[0]~input_o  & (\registers~361_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~361_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~329_q ),
	.datad(!\registers~297_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2260 .extended_lut = "on";
defparam \registers~2260 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N14
dffeas \registers~425 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~425 .is_wysiwyg = "true";
defparam \registers~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N32
dffeas \registers~393 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~393 .is_wysiwyg = "true";
defparam \registers~393 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \registers~1181 (
// Equation(s):
// \registers~1181_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2260_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2260_combout  & (\registers~393_q )) # (\registers~2260_combout  & ((\registers~425_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2260_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2260_combout  & (((\registers~457_q )))) # (\registers~2260_combout  & (\registers~489_q )))) ) )

	.dataa(!\registers~489_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~457_q ),
	.datad(!\registers~2260_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~425_q ),
	.datag(!\registers~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1181 .extended_lut = "on";
defparam \registers~1181 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N27
cyclonev_lcell_comb \registers~169feeder (
// Equation(s):
// \registers~169feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~169feeder .extended_lut = "off";
defparam \registers~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N29
dffeas \registers~169 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~169 .is_wysiwyg = "true";
defparam \registers~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N56
dffeas \registers~201 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~201 .is_wysiwyg = "true";
defparam \registers~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \registers~233feeder (
// Equation(s):
// \registers~233feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~233feeder .extended_lut = "off";
defparam \registers~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \registers~233 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~233 .is_wysiwyg = "true";
defparam \registers~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \registers~105feeder (
// Equation(s):
// \registers~105feeder_combout  = \write_data[9]~input_o 

	.dataa(gnd),
	.datab(!\write_data[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~105feeder .extended_lut = "off";
defparam \registers~105feeder .lut_mask = 64'h3333333333333333;
defparam \registers~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N25
dffeas \registers~105 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~105 .is_wysiwyg = "true";
defparam \registers~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \registers~73 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~73 .is_wysiwyg = "true";
defparam \registers~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N53
dffeas \registers~41 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~41 .is_wysiwyg = "true";
defparam \registers~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \registers~9 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~9 .is_wysiwyg = "true";
defparam \registers~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \registers~2256 (
// Equation(s):
// \registers~2256_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~9_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~41_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~73_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~105_q ))) ) )

	.dataa(!\registers~105_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~73_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~41_q ),
	.datag(!\registers~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2256 .extended_lut = "on";
defparam \registers~2256 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N38
dffeas \registers~137 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~137 .is_wysiwyg = "true";
defparam \registers~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \registers~1177 (
// Equation(s):
// \registers~1177_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2256_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2256_combout  & ((\registers~137_q ))) # (\registers~2256_combout  & (\registers~169_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2256_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2256_combout  & (\registers~201_q )) # (\registers~2256_combout  & ((\registers~233_q )))))) ) )

	.dataa(!\registers~169_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~201_q ),
	.datad(!\registers~233_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2256_combout ),
	.datag(!\registers~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1177 .extended_lut = "on";
defparam \registers~1177 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N22
dffeas \registers~681 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~681 .is_wysiwyg = "true";
defparam \registers~681 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N45
cyclonev_lcell_comb \registers~745feeder (
// Equation(s):
// \registers~745feeder_combout  = \write_data[9]~input_o 

	.dataa(!\write_data[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~745feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~745feeder .extended_lut = "off";
defparam \registers~745feeder .lut_mask = 64'h5555555555555555;
defparam \registers~745feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N47
dffeas \registers~745 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~745 .is_wysiwyg = "true";
defparam \registers~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y7_N38
dffeas \registers~713 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~713 .is_wysiwyg = "true";
defparam \registers~713 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N54
cyclonev_lcell_comb \registers~553feeder (
// Equation(s):
// \registers~553feeder_combout  = \write_data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~553feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~553feeder .extended_lut = "off";
defparam \registers~553feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~553feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N55
dffeas \registers~553 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~553 .is_wysiwyg = "true";
defparam \registers~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N32
dffeas \registers~585 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~585 .is_wysiwyg = "true";
defparam \registers~585 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N54
cyclonev_lcell_comb \registers~617feeder (
// Equation(s):
// \registers~617feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~617feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~617feeder .extended_lut = "off";
defparam \registers~617feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~617feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N56
dffeas \registers~617 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~617 .is_wysiwyg = "true";
defparam \registers~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N14
dffeas \registers~521 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~521 .is_wysiwyg = "true";
defparam \registers~521 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N12
cyclonev_lcell_comb \registers~2264 (
// Equation(s):
// \registers~2264_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~521_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~553_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~585_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\registers~617_q ) # (\read_reg1[2]~input_o ))))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~553_q ),
	.datac(!\registers~585_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~617_q ),
	.datag(!\registers~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2264 .extended_lut = "on";
defparam \registers~2264 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~2264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y7_N5
dffeas \registers~649 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~649 .is_wysiwyg = "true";
defparam \registers~649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N3
cyclonev_lcell_comb \registers~1185 (
// Equation(s):
// \registers~1185_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2264_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2264_combout  & ((\registers~649_q ))) # (\registers~2264_combout  & (\registers~681_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2264_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2264_combout  & ((\registers~713_q ))) # (\registers~2264_combout  & (\registers~745_q ))))) ) )

	.dataa(!\registers~681_q ),
	.datab(!\registers~745_q ),
	.datac(!\registers~713_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2264_combout ),
	.datag(!\registers~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1185 .extended_lut = "on";
defparam \registers~1185 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \registers~1193 (
// Equation(s):
// \registers~1193_combout  = ( \read_reg1[4]~input_o  & ( \registers~1185_combout  & ( (!\read_reg1[3]~input_o ) # (\registers~1189_combout ) ) ) ) # ( !\read_reg1[4]~input_o  & ( \registers~1185_combout  & ( (!\read_reg1[3]~input_o  & 
// ((\registers~1177_combout ))) # (\read_reg1[3]~input_o  & (\registers~1181_combout )) ) ) ) # ( \read_reg1[4]~input_o  & ( !\registers~1185_combout  & ( (\registers~1189_combout  & \read_reg1[3]~input_o ) ) ) ) # ( !\read_reg1[4]~input_o  & ( 
// !\registers~1185_combout  & ( (!\read_reg1[3]~input_o  & ((\registers~1177_combout ))) # (\read_reg1[3]~input_o  & (\registers~1181_combout )) ) ) )

	.dataa(!\registers~1189_combout ),
	.datab(!\registers~1181_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1177_combout ),
	.datae(!\read_reg1[4]~input_o ),
	.dataf(!\registers~1185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1193 .extended_lut = "off";
defparam \registers~1193 .lut_mask = 64'h03F3050503F3F5F5;
defparam \registers~1193 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \write_data[10]~input (
	.i(write_data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[10]~input_o ));
// synopsys translate_off
defparam \write_data[10]~input .bus_hold = "false";
defparam \write_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \registers~938 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~938 .is_wysiwyg = "true";
defparam \registers~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N47
dffeas \registers~970 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~970 .is_wysiwyg = "true";
defparam \registers~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N19
dffeas \registers~810 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~810 .is_wysiwyg = "true";
defparam \registers~810 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \registers~874feeder (
// Equation(s):
// \registers~874feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~874feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~874feeder .extended_lut = "off";
defparam \registers~874feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~874feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N50
dffeas \registers~874 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~874 .is_wysiwyg = "true";
defparam \registers~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N2
dffeas \registers~842 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~842 .is_wysiwyg = "true";
defparam \registers~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N8
dffeas \registers~778 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~778 .is_wysiwyg = "true";
defparam \registers~778 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \registers~2284 (
// Equation(s):
// \registers~2284_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~778_q ))) # (\read_reg1[0]~input_o  & (\registers~810_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~842_q ))) # (\read_reg1[0]~input_o  & (\registers~874_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~810_q ),
	.datab(!\registers~874_q ),
	.datac(!\registers~842_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2284 .extended_lut = "on";
defparam \registers~2284 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N41
dffeas \registers~1002 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1002 .is_wysiwyg = "true";
defparam \registers~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N32
dffeas \registers~906 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~906 .is_wysiwyg = "true";
defparam \registers~906 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N30
cyclonev_lcell_comb \registers~1206 (
// Equation(s):
// \registers~1206_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2284_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2284_combout  & (((\registers~906_q )))) # (\registers~2284_combout  & (\registers~938_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2284_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2284_combout  & (\registers~970_q )) # (\registers~2284_combout  & ((\registers~1002_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~938_q ),
	.datac(!\registers~970_q ),
	.datad(!\registers~2284_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1002_q ),
	.datag(!\registers~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1206 .extended_lut = "on";
defparam \registers~1206 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N29
dffeas \registers~682 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~682 .is_wysiwyg = "true";
defparam \registers~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N2
dffeas \registers~714 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~714 .is_wysiwyg = "true";
defparam \registers~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N46
dffeas \registers~746 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~746 .is_wysiwyg = "true";
defparam \registers~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N32
dffeas \registers~554 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~554 .is_wysiwyg = "true";
defparam \registers~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N38
dffeas \registers~586 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~586 .is_wysiwyg = "true";
defparam \registers~586 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \registers~618feeder (
// Equation(s):
// \registers~618feeder_combout  = \write_data[10]~input_o 

	.dataa(gnd),
	.datab(!\write_data[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~618feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~618feeder .extended_lut = "off";
defparam \registers~618feeder .lut_mask = 64'h3333333333333333;
defparam \registers~618feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N32
dffeas \registers~618 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~618 .is_wysiwyg = "true";
defparam \registers~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N20
dffeas \registers~522 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~522 .is_wysiwyg = "true";
defparam \registers~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N18
cyclonev_lcell_comb \registers~2280 (
// Equation(s):
// \registers~2280_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~522_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~554_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~586_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~618_q ) # (\read_reg1[2]~input_o ))))) ) )

	.dataa(!\registers~554_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~586_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~618_q ),
	.datag(!\registers~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2280 .extended_lut = "on";
defparam \registers~2280 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N2
dffeas \registers~650 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~650 .is_wysiwyg = "true";
defparam \registers~650 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N0
cyclonev_lcell_comb \registers~1202 (
// Equation(s):
// \registers~1202_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2280_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2280_combout  & ((\registers~650_q ))) # (\registers~2280_combout  & (\registers~682_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2280_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2280_combout  & (\registers~714_q )) # (\registers~2280_combout  & ((\registers~746_q )))))) ) )

	.dataa(!\registers~682_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~714_q ),
	.datad(!\registers~746_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2280_combout ),
	.datag(!\registers~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1202 .extended_lut = "on";
defparam \registers~1202 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N11
dffeas \registers~426 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~426 .is_wysiwyg = "true";
defparam \registers~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y2_N8
dffeas \registers~458 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~458 .is_wysiwyg = "true";
defparam \registers~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N29
dffeas \registers~490 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~490 .is_wysiwyg = "true";
defparam \registers~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N38
dffeas \registers~330 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~330 .is_wysiwyg = "true";
defparam \registers~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \registers~298 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~298 .is_wysiwyg = "true";
defparam \registers~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N8
dffeas \registers~362 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~362 .is_wysiwyg = "true";
defparam \registers~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N20
dffeas \registers~266 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~266 .is_wysiwyg = "true";
defparam \registers~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \registers~2276 (
// Equation(s):
// \registers~2276_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~266_q ))) # (\read_reg1[0]~input_o  & ((((\registers~298_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~330_q ))) # (\read_reg1[0]~input_o  & ((((\registers~362_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~330_q ),
	.datad(!\registers~298_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~362_q ),
	.datag(!\registers~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2276 .extended_lut = "on";
defparam \registers~2276 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \registers~394 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~394 .is_wysiwyg = "true";
defparam \registers~394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \registers~1198 (
// Equation(s):
// \registers~1198_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2276_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2276_combout  & ((\registers~394_q ))) # (\registers~2276_combout  & (\registers~426_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2276_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2276_combout  & (\registers~458_q )) # (\registers~2276_combout  & ((\registers~490_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~426_q ),
	.datac(!\registers~458_q ),
	.datad(!\registers~490_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2276_combout ),
	.datag(!\registers~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1198 .extended_lut = "on";
defparam \registers~1198 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N2
dffeas \registers~74 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~74 .is_wysiwyg = "true";
defparam \registers~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N32
dffeas \registers~106 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~106 .is_wysiwyg = "true";
defparam \registers~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \registers~42feeder (
// Equation(s):
// \registers~42feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~42feeder .extended_lut = "off";
defparam \registers~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N44
dffeas \registers~42 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~42 .is_wysiwyg = "true";
defparam \registers~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \registers~10 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~10 .is_wysiwyg = "true";
defparam \registers~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \registers~2272 (
// Equation(s):
// \registers~2272_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~10_q )) # (\read_reg1[0]~input_o  & (((\registers~42_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~74_q )) # (\read_reg1[0]~input_o  & (((\registers~106_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~74_q ),
	.datad(!\registers~106_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~42_q ),
	.datag(!\registers~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2272 .extended_lut = "on";
defparam \registers~2272 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N44
dffeas \registers~202 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~202 .is_wysiwyg = "true";
defparam \registers~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N47
dffeas \registers~234 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~234 .is_wysiwyg = "true";
defparam \registers~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N35
dffeas \registers~170 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~170 .is_wysiwyg = "true";
defparam \registers~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N2
dffeas \registers~138 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~138 .is_wysiwyg = "true";
defparam \registers~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N0
cyclonev_lcell_comb \registers~1194 (
// Equation(s):
// \registers~1194_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2272_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2272_combout  & (\registers~138_q )) # (\registers~2272_combout  & (((\registers~170_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2272_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2272_combout  & (\registers~202_q )) # (\registers~2272_combout  & (((\registers~234_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2272_combout ),
	.datac(!\registers~202_q ),
	.datad(!\registers~234_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~170_q ),
	.datag(!\registers~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1194 .extended_lut = "on";
defparam \registers~1194 .lut_mask = 64'h2626263737372637;
defparam \registers~1194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \registers~1210 (
// Equation(s):
// \registers~1210_combout  = ( \registers~1198_combout  & ( \registers~1194_combout  & ( (!\read_reg1[4]~input_o ) # ((!\read_reg1[3]~input_o  & ((\registers~1202_combout ))) # (\read_reg1[3]~input_o  & (\registers~1206_combout ))) ) ) ) # ( 
// !\registers~1198_combout  & ( \registers~1194_combout  & ( (!\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o )))) # (\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1202_combout ))) # (\read_reg1[3]~input_o  & (\registers~1206_combout 
// )))) ) ) ) # ( \registers~1198_combout  & ( !\registers~1194_combout  & ( (!\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o )))) # (\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1202_combout ))) # (\read_reg1[3]~input_o  & 
// (\registers~1206_combout )))) ) ) ) # ( !\registers~1198_combout  & ( !\registers~1194_combout  & ( (\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1202_combout ))) # (\read_reg1[3]~input_o  & (\registers~1206_combout )))) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1206_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1202_combout ),
	.datae(!\registers~1198_combout ),
	.dataf(!\registers~1194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1210 .extended_lut = "off";
defparam \registers~1210 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \registers~1210 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \write_data[11]~input (
	.i(write_data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[11]~input_o ));
// synopsys translate_off
defparam \write_data[11]~input .bus_hold = "false";
defparam \write_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \registers~875feeder (
// Equation(s):
// \registers~875feeder_combout  = \write_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~875feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~875feeder .extended_lut = "off";
defparam \registers~875feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~875feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N56
dffeas \registers~875 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~875 .is_wysiwyg = "true";
defparam \registers~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \registers~843 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~843 .is_wysiwyg = "true";
defparam \registers~843 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \registers~811feeder (
// Equation(s):
// \registers~811feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~811feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~811feeder .extended_lut = "off";
defparam \registers~811feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~811feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N26
dffeas \registers~811 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~811 .is_wysiwyg = "true";
defparam \registers~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \registers~779 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~779 .is_wysiwyg = "true";
defparam \registers~779 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \registers~2300 (
// Equation(s):
// \registers~2300_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~779_q )) # (\read_reg1[0]~input_o  & ((\registers~811_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~843_q )))) # (\read_reg1[0]~input_o  & (\registers~875_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~875_q ),
	.datac(!\registers~843_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~811_q ),
	.datag(!\registers~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2300 .extended_lut = "on";
defparam \registers~2300 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N50
dffeas \registers~971 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~971 .is_wysiwyg = "true";
defparam \registers~971 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \registers~1003feeder (
// Equation(s):
// \registers~1003feeder_combout  = \write_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1003feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1003feeder .extended_lut = "off";
defparam \registers~1003feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~1003feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N31
dffeas \registers~1003 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1003 .is_wysiwyg = "true";
defparam \registers~1003 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \registers~939feeder (
// Equation(s):
// \registers~939feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~939feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~939feeder .extended_lut = "off";
defparam \registers~939feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~939feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \registers~939 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~939 .is_wysiwyg = "true";
defparam \registers~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N2
dffeas \registers~907 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~907 .is_wysiwyg = "true";
defparam \registers~907 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N0
cyclonev_lcell_comb \registers~1223 (
// Equation(s):
// \registers~1223_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2300_combout  & (\read_reg1[2]~input_o  & (\registers~907_q ))) # (\registers~2300_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~939_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2300_combout  & (\read_reg1[2]~input_o  & (\registers~971_q ))) # (\registers~2300_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~1003_q ))))) ) )

	.dataa(!\registers~2300_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~971_q ),
	.datad(!\registers~1003_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~939_q ),
	.datag(!\registers~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1223 .extended_lut = "on";
defparam \registers~1223 .lut_mask = 64'h4646465757574657;
defparam \registers~1223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N35
dffeas \registers~427 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~427 .is_wysiwyg = "true";
defparam \registers~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N2
dffeas \registers~459 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~459 .is_wysiwyg = "true";
defparam \registers~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \registers~299feeder (
// Equation(s):
// \registers~299feeder_combout  = \write_data[11]~input_o 

	.dataa(!\write_data[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~299feeder .extended_lut = "off";
defparam \registers~299feeder .lut_mask = 64'h5555555555555555;
defparam \registers~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N52
dffeas \registers~299 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~299 .is_wysiwyg = "true";
defparam \registers~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \registers~331 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~331 .is_wysiwyg = "true";
defparam \registers~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \registers~363feeder (
// Equation(s):
// \registers~363feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~363feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~363feeder .extended_lut = "off";
defparam \registers~363feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~363feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \registers~363 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~363 .is_wysiwyg = "true";
defparam \registers~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N44
dffeas \registers~267 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~267 .is_wysiwyg = "true";
defparam \registers~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \registers~2292 (
// Equation(s):
// \registers~2292_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~267_q ))) # (\read_reg1[0]~input_o  & (\registers~299_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~331_q )) # (\read_reg1[0]~input_o  & ((\registers~363_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~299_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~331_q ),
	.datad(!\registers~363_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2292 .extended_lut = "on";
defparam \registers~2292 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y5_N17
dffeas \registers~491 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~491 .is_wysiwyg = "true";
defparam \registers~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y5_N44
dffeas \registers~395 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~395 .is_wysiwyg = "true";
defparam \registers~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N42
cyclonev_lcell_comb \registers~1215 (
// Equation(s):
// \registers~1215_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2292_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2292_combout  & (((\registers~395_q )))) # (\registers~2292_combout  & (\registers~427_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2292_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2292_combout  & (\registers~459_q )) # (\registers~2292_combout  & ((\registers~491_q )))))) ) )

	.dataa(!\registers~427_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~459_q ),
	.datad(!\registers~2292_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~491_q ),
	.datag(!\registers~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1215 .extended_lut = "on";
defparam \registers~1215 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \registers~171 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~171 .is_wysiwyg = "true";
defparam \registers~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N11
dffeas \registers~203 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~203 .is_wysiwyg = "true";
defparam \registers~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N56
dffeas \registers~75 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~75 .is_wysiwyg = "true";
defparam \registers~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N25
dffeas \registers~43 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~43 .is_wysiwyg = "true";
defparam \registers~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \registers~107feeder (
// Equation(s):
// \registers~107feeder_combout  = \write_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~107feeder .extended_lut = "off";
defparam \registers~107feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \registers~107 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~107 .is_wysiwyg = "true";
defparam \registers~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N32
dffeas \registers~11 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~11 .is_wysiwyg = "true";
defparam \registers~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \registers~2288 (
// Equation(s):
// \registers~2288_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~11_q ))) # (\read_reg1[0]~input_o  & ((((\registers~43_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~75_q ))) # (\read_reg1[0]~input_o  & ((((\registers~107_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~75_q ),
	.datad(!\registers~43_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~107_q ),
	.datag(!\registers~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2288 .extended_lut = "on";
defparam \registers~2288 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \registers~235 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~235 .is_wysiwyg = "true";
defparam \registers~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y7_N35
dffeas \registers~139 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~139 .is_wysiwyg = "true";
defparam \registers~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N33
cyclonev_lcell_comb \registers~1211 (
// Equation(s):
// \registers~1211_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2288_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2288_combout  & (((\registers~139_q )))) # (\registers~2288_combout  & (\registers~171_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2288_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2288_combout  & (\registers~203_q )) # (\registers~2288_combout  & ((\registers~235_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~171_q ),
	.datac(!\registers~203_q ),
	.datad(!\registers~2288_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~235_q ),
	.datag(!\registers~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1211 .extended_lut = "on";
defparam \registers~1211 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N50
dffeas \registers~747 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~747 .is_wysiwyg = "true";
defparam \registers~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N44
dffeas \registers~715 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~715 .is_wysiwyg = "true";
defparam \registers~715 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N6
cyclonev_lcell_comb \registers~683feeder (
// Equation(s):
// \registers~683feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~683feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~683feeder .extended_lut = "off";
defparam \registers~683feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~683feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N8
dffeas \registers~683 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~683 .is_wysiwyg = "true";
defparam \registers~683 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \registers~619feeder (
// Equation(s):
// \registers~619feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~619feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~619feeder .extended_lut = "off";
defparam \registers~619feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~619feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N26
dffeas \registers~619 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~619 .is_wysiwyg = "true";
defparam \registers~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N56
dffeas \registers~587 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~587 .is_wysiwyg = "true";
defparam \registers~587 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N51
cyclonev_lcell_comb \registers~555feeder (
// Equation(s):
// \registers~555feeder_combout  = \write_data[11]~input_o 

	.dataa(!\write_data[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~555feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~555feeder .extended_lut = "off";
defparam \registers~555feeder .lut_mask = 64'h5555555555555555;
defparam \registers~555feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N53
dffeas \registers~555 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~555 .is_wysiwyg = "true";
defparam \registers~555 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N32
dffeas \registers~523 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~523 .is_wysiwyg = "true";
defparam \registers~523 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \registers~2296 (
// Equation(s):
// \registers~2296_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~523_q )) # (\read_reg1[0]~input_o  & ((\registers~555_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~587_q )))) # (\read_reg1[0]~input_o  & (\registers~619_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~619_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~587_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~555_q ),
	.datag(!\registers~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2296 .extended_lut = "on";
defparam \registers~2296 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N38
dffeas \registers~651 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~651 .is_wysiwyg = "true";
defparam \registers~651 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N36
cyclonev_lcell_comb \registers~1219 (
// Equation(s):
// \registers~1219_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2296_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2296_combout  & (\registers~651_q )) # (\registers~2296_combout  & ((\registers~683_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2296_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2296_combout  & ((\registers~715_q ))) # (\registers~2296_combout  & (\registers~747_q ))))) ) )

	.dataa(!\registers~747_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~715_q ),
	.datad(!\registers~683_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2296_combout ),
	.datag(!\registers~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1219 .extended_lut = "on";
defparam \registers~1219 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N12
cyclonev_lcell_comb \registers~1227 (
// Equation(s):
// \registers~1227_combout  = ( \registers~1219_combout  & ( \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o ) # (\registers~1223_combout ) ) ) ) # ( !\registers~1219_combout  & ( \read_reg1[4]~input_o  & ( (\registers~1223_combout  & 
// \read_reg1[3]~input_o ) ) ) ) # ( \registers~1219_combout  & ( !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & ((\registers~1211_combout ))) # (\read_reg1[3]~input_o  & (\registers~1215_combout )) ) ) ) # ( !\registers~1219_combout  & ( 
// !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & ((\registers~1211_combout ))) # (\read_reg1[3]~input_o  & (\registers~1215_combout )) ) ) )

	.dataa(!\registers~1223_combout ),
	.datab(!\registers~1215_combout ),
	.datac(!\registers~1211_combout ),
	.datad(!\read_reg1[3]~input_o ),
	.datae(!\registers~1219_combout ),
	.dataf(!\read_reg1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1227 .extended_lut = "off";
defparam \registers~1227 .lut_mask = 64'h0F330F330055FF55;
defparam \registers~1227 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \write_data[12]~input (
	.i(write_data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[12]~input_o ));
// synopsys translate_off
defparam \write_data[12]~input .bus_hold = "false";
defparam \write_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y3_N16
dffeas \registers~236 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~236 .is_wysiwyg = "true";
defparam \registers~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N50
dffeas \registers~204 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~204 .is_wysiwyg = "true";
defparam \registers~204 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N9
cyclonev_lcell_comb \registers~172feeder (
// Equation(s):
// \registers~172feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~172feeder .extended_lut = "off";
defparam \registers~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N11
dffeas \registers~172 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~172 .is_wysiwyg = "true";
defparam \registers~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N38
dffeas \registers~76 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~76 .is_wysiwyg = "true";
defparam \registers~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N25
dffeas \registers~44 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~44 .is_wysiwyg = "true";
defparam \registers~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N32
dffeas \registers~108 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~108 .is_wysiwyg = "true";
defparam \registers~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N8
dffeas \registers~12 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~12 .is_wysiwyg = "true";
defparam \registers~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \registers~2304 (
// Equation(s):
// \registers~2304_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~12_q ))) # (\read_reg1[0]~input_o  & ((((\registers~44_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~76_q ))) # (\read_reg1[0]~input_o  & ((((\registers~108_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~76_q ),
	.datad(!\registers~44_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~108_q ),
	.datag(!\registers~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2304 .extended_lut = "on";
defparam \registers~2304 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N38
dffeas \registers~140 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~140 .is_wysiwyg = "true";
defparam \registers~140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \registers~1228 (
// Equation(s):
// \registers~1228_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2304_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2304_combout  & (\registers~140_q )) # (\registers~2304_combout  & ((\registers~172_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2304_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2304_combout  & ((\registers~204_q ))) # (\registers~2304_combout  & (\registers~236_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~236_q ),
	.datac(!\registers~204_q ),
	.datad(!\registers~172_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2304_combout ),
	.datag(!\registers~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1228 .extended_lut = "on";
defparam \registers~1228 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N58
dffeas \registers~492 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~492 .is_wysiwyg = "true";
defparam \registers~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \registers~460 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~460 .is_wysiwyg = "true";
defparam \registers~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N50
dffeas \registers~332 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~332 .is_wysiwyg = "true";
defparam \registers~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \registers~300feeder (
// Equation(s):
// \registers~300feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~300feeder .extended_lut = "off";
defparam \registers~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N46
dffeas \registers~300 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~300 .is_wysiwyg = "true";
defparam \registers~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \registers~364feeder (
// Equation(s):
// \registers~364feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~364feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~364feeder .extended_lut = "off";
defparam \registers~364feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~364feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N11
dffeas \registers~364 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~364 .is_wysiwyg = "true";
defparam \registers~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N56
dffeas \registers~268 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~268 .is_wysiwyg = "true";
defparam \registers~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \registers~2308 (
// Equation(s):
// \registers~2308_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~268_q ))) # (\read_reg1[0]~input_o  & ((((\registers~300_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~332_q ))) # (\read_reg1[0]~input_o  & ((((\registers~364_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~332_q ),
	.datad(!\registers~300_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~364_q ),
	.datag(!\registers~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2308 .extended_lut = "on";
defparam \registers~2308 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N32
dffeas \registers~428 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~428 .is_wysiwyg = "true";
defparam \registers~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N11
dffeas \registers~396 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~396 .is_wysiwyg = "true";
defparam \registers~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \registers~1232 (
// Equation(s):
// \registers~1232_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2308_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2308_combout  & (\registers~396_q )) # (\registers~2308_combout  & ((\registers~428_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2308_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2308_combout  & (((\registers~460_q )))) # (\registers~2308_combout  & (\registers~492_q )))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~492_q ),
	.datac(!\registers~460_q ),
	.datad(!\registers~2308_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~428_q ),
	.datag(!\registers~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1232 .extended_lut = "on";
defparam \registers~1232 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N50
dffeas \registers~684 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~684 .is_wysiwyg = "true";
defparam \registers~684 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \registers~748feeder (
// Equation(s):
// \registers~748feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~748feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~748feeder .extended_lut = "off";
defparam \registers~748feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~748feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N56
dffeas \registers~748 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~748 .is_wysiwyg = "true";
defparam \registers~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N32
dffeas \registers~716 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~716 .is_wysiwyg = "true";
defparam \registers~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N53
dffeas \registers~556 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~556 .is_wysiwyg = "true";
defparam \registers~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \registers~588 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~588 .is_wysiwyg = "true";
defparam \registers~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N8
dffeas \registers~620 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~620 .is_wysiwyg = "true";
defparam \registers~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N8
dffeas \registers~524 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~524 .is_wysiwyg = "true";
defparam \registers~524 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \registers~2312 (
// Equation(s):
// \registers~2312_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~524_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~556_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~588_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~620_q ))))) ) )

	.dataa(!\registers~556_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~588_q ),
	.datad(!\registers~620_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2312 .extended_lut = "on";
defparam \registers~2312 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N8
dffeas \registers~652 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~652 .is_wysiwyg = "true";
defparam \registers~652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \registers~1236 (
// Equation(s):
// \registers~1236_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2312_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2312_combout  & ((\registers~652_q ))) # (\registers~2312_combout  & (\registers~684_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2312_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2312_combout  & ((\registers~716_q ))) # (\registers~2312_combout  & (\registers~748_q ))))) ) )

	.dataa(!\registers~684_q ),
	.datab(!\registers~748_q ),
	.datac(!\registers~716_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2312_combout ),
	.datag(!\registers~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1236 .extended_lut = "on";
defparam \registers~1236 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N44
dffeas \registers~844 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~844 .is_wysiwyg = "true";
defparam \registers~844 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \registers~812feeder (
// Equation(s):
// \registers~812feeder_combout  = \write_data[12]~input_o 

	.dataa(gnd),
	.datab(!\write_data[12]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~812feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~812feeder .extended_lut = "off";
defparam \registers~812feeder .lut_mask = 64'h3333333333333333;
defparam \registers~812feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N20
dffeas \registers~812 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~812 .is_wysiwyg = "true";
defparam \registers~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N55
dffeas \registers~876 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~876 .is_wysiwyg = "true";
defparam \registers~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N20
dffeas \registers~780 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~780 .is_wysiwyg = "true";
defparam \registers~780 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \registers~2316 (
// Equation(s):
// \registers~2316_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~780_q )) # (\read_reg1[0]~input_o  & (((\registers~812_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~844_q )) # (\read_reg1[0]~input_o  & (((\registers~876_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~844_q ),
	.datad(!\registers~812_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~876_q ),
	.datag(!\registers~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2316 .extended_lut = "on";
defparam \registers~2316 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \registers~1004feeder (
// Equation(s):
// \registers~1004feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1004feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1004feeder .extended_lut = "off";
defparam \registers~1004feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1004feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \registers~1004 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1004feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1004 .is_wysiwyg = "true";
defparam \registers~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N26
dffeas \registers~972 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~972 .is_wysiwyg = "true";
defparam \registers~972 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \registers~940feeder (
// Equation(s):
// \registers~940feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~940feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~940feeder .extended_lut = "off";
defparam \registers~940feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~940feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N20
dffeas \registers~940 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~940 .is_wysiwyg = "true";
defparam \registers~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N38
dffeas \registers~908 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~908 .is_wysiwyg = "true";
defparam \registers~908 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N36
cyclonev_lcell_comb \registers~1240 (
// Equation(s):
// \registers~1240_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2316_combout  & (((\registers~908_q  & (\read_reg1[2]~input_o ))))) # (\registers~2316_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~940_q ))))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2316_combout  & (((\registers~972_q  & (\read_reg1[2]~input_o ))))) # (\registers~2316_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~1004_q ))) ) )

	.dataa(!\registers~2316_combout ),
	.datab(!\registers~1004_q ),
	.datac(!\registers~972_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~940_q ),
	.datag(!\registers~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1240 .extended_lut = "on";
defparam \registers~1240 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N24
cyclonev_lcell_comb \registers~1244 (
// Equation(s):
// \registers~1244_combout  = ( \read_reg1[3]~input_o  & ( \registers~1240_combout  & ( (\read_reg1[4]~input_o ) # (\registers~1232_combout ) ) ) ) # ( !\read_reg1[3]~input_o  & ( \registers~1240_combout  & ( (!\read_reg1[4]~input_o  & 
// (\registers~1228_combout )) # (\read_reg1[4]~input_o  & ((\registers~1236_combout ))) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1240_combout  & ( (\registers~1232_combout  & !\read_reg1[4]~input_o ) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// !\registers~1240_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1228_combout )) # (\read_reg1[4]~input_o  & ((\registers~1236_combout ))) ) ) )

	.dataa(!\registers~1228_combout ),
	.datab(!\registers~1232_combout ),
	.datac(!\read_reg1[4]~input_o ),
	.datad(!\registers~1236_combout ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1244 .extended_lut = "off";
defparam \registers~1244 .lut_mask = 64'h505F3030505F3F3F;
defparam \registers~1244 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \write_data[13]~input (
	.i(write_data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[13]~input_o ));
// synopsys translate_off
defparam \write_data[13]~input .bus_hold = "false";
defparam \write_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N24
cyclonev_lcell_comb \registers~749feeder (
// Equation(s):
// \registers~749feeder_combout  = \write_data[13]~input_o 

	.dataa(gnd),
	.datab(!\write_data[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~749feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~749feeder .extended_lut = "off";
defparam \registers~749feeder .lut_mask = 64'h3333333333333333;
defparam \registers~749feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N25
dffeas \registers~749 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~749 .is_wysiwyg = "true";
defparam \registers~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \registers~557 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~557 .is_wysiwyg = "true";
defparam \registers~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N20
dffeas \registers~621 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~621 .is_wysiwyg = "true";
defparam \registers~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N38
dffeas \registers~589 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~589 .is_wysiwyg = "true";
defparam \registers~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N14
dffeas \registers~525 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~525 .is_wysiwyg = "true";
defparam \registers~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \registers~2328 (
// Equation(s):
// \registers~2328_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~525_q ))) # (\read_reg1[0]~input_o  & (\registers~557_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~589_q ))) # (\read_reg1[0]~input_o  & (\registers~621_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~557_q ),
	.datab(!\registers~621_q ),
	.datac(!\registers~589_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2328 .extended_lut = "on";
defparam \registers~2328 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N38
dffeas \registers~717 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~717 .is_wysiwyg = "true";
defparam \registers~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N28
dffeas \registers~685 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~685 .is_wysiwyg = "true";
defparam \registers~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N14
dffeas \registers~653 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~653 .is_wysiwyg = "true";
defparam \registers~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \registers~1253 (
// Equation(s):
// \registers~1253_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2328_combout  & (\registers~653_q  & (\read_reg1[2]~input_o ))) # (\registers~2328_combout  & (((!\read_reg1[2]~input_o ) # (\registers~685_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2328_combout  & (((\registers~717_q  & (\read_reg1[2]~input_o ))))) # (\registers~2328_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~749_q ))) ) )

	.dataa(!\registers~749_q ),
	.datab(!\registers~2328_combout ),
	.datac(!\registers~717_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~685_q ),
	.datag(!\registers~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1253 .extended_lut = "on";
defparam \registers~1253 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N51
cyclonev_lcell_comb \registers~429feeder (
// Equation(s):
// \registers~429feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~429feeder .extended_lut = "off";
defparam \registers~429feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N53
dffeas \registers~429 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~429 .is_wysiwyg = "true";
defparam \registers~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \registers~333 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~333 .is_wysiwyg = "true";
defparam \registers~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \registers~365feeder (
// Equation(s):
// \registers~365feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~365feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~365feeder .extended_lut = "off";
defparam \registers~365feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~365feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \registers~365 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~365 .is_wysiwyg = "true";
defparam \registers~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N26
dffeas \registers~301 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~301 .is_wysiwyg = "true";
defparam \registers~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N38
dffeas \registers~269 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~269 .is_wysiwyg = "true";
defparam \registers~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \registers~2324 (
// Equation(s):
// \registers~2324_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~269_q )) # (\read_reg1[0]~input_o  & (((\registers~301_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~333_q )) # (\read_reg1[0]~input_o  & (((\registers~365_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~333_q ),
	.datad(!\registers~365_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~301_q ),
	.datag(!\registers~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2324 .extended_lut = "on";
defparam \registers~2324 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N35
dffeas \registers~461 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~461 .is_wysiwyg = "true";
defparam \registers~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N17
dffeas \registers~493 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~493 .is_wysiwyg = "true";
defparam \registers~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N8
dffeas \registers~397 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~397 .is_wysiwyg = "true";
defparam \registers~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \registers~1249 (
// Equation(s):
// \registers~1249_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2324_combout  & (((\registers~397_q  & (\read_reg1[2]~input_o ))))) # (\registers~2324_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~429_q ))) ) ) # ( \read_reg1[1]~input_o  & 
// ( ((!\registers~2324_combout  & (\registers~461_q  & (\read_reg1[2]~input_o ))) # (\registers~2324_combout  & (((!\read_reg1[2]~input_o ) # (\registers~493_q ))))) ) )

	.dataa(!\registers~429_q ),
	.datab(!\registers~2324_combout ),
	.datac(!\registers~461_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~493_q ),
	.datag(!\registers~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1249 .extended_lut = "on";
defparam \registers~1249 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N17
dffeas \registers~237 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~237 .is_wysiwyg = "true";
defparam \registers~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N2
dffeas \registers~205 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~205 .is_wysiwyg = "true";
defparam \registers~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \registers~109 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~109 .is_wysiwyg = "true";
defparam \registers~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N38
dffeas \registers~77 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~77 .is_wysiwyg = "true";
defparam \registers~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \registers~45 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~45 .is_wysiwyg = "true";
defparam \registers~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas \registers~13 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~13 .is_wysiwyg = "true";
defparam \registers~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \registers~2320 (
// Equation(s):
// \registers~2320_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~13_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~45_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~77_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~109_q ))) ) )

	.dataa(!\registers~109_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~77_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~45_q ),
	.datag(!\registers~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2320 .extended_lut = "on";
defparam \registers~2320 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N52
dffeas \registers~173 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~173 .is_wysiwyg = "true";
defparam \registers~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N44
dffeas \registers~141 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~141 .is_wysiwyg = "true";
defparam \registers~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \registers~1245 (
// Equation(s):
// \registers~1245_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2320_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2320_combout  & (\registers~141_q )) # (\registers~2320_combout  & ((\registers~173_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2320_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2320_combout  & (((\registers~205_q )))) # (\registers~2320_combout  & (\registers~237_q )))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~237_q ),
	.datac(!\registers~205_q ),
	.datad(!\registers~2320_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~173_q ),
	.datag(!\registers~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1245 .extended_lut = "on";
defparam \registers~1245 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \registers~1005feeder (
// Equation(s):
// \registers~1005feeder_combout  = \write_data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1005feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1005feeder .extended_lut = "off";
defparam \registers~1005feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~1005feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N34
dffeas \registers~1005 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1005feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1005 .is_wysiwyg = "true";
defparam \registers~1005 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \registers~941feeder (
// Equation(s):
// \registers~941feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~941feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~941feeder .extended_lut = "off";
defparam \registers~941feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~941feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N49
dffeas \registers~941 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~941 .is_wysiwyg = "true";
defparam \registers~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N50
dffeas \registers~973 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~973 .is_wysiwyg = "true";
defparam \registers~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N2
dffeas \registers~845 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~845 .is_wysiwyg = "true";
defparam \registers~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N25
dffeas \registers~813 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~813 .is_wysiwyg = "true";
defparam \registers~813 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \registers~877feeder (
// Equation(s):
// \registers~877feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~877feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~877feeder .extended_lut = "off";
defparam \registers~877feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~877feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N14
dffeas \registers~877 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~877 .is_wysiwyg = "true";
defparam \registers~877 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N38
dffeas \registers~781 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~781 .is_wysiwyg = "true";
defparam \registers~781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N36
cyclonev_lcell_comb \registers~2332 (
// Equation(s):
// \registers~2332_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~781_q ))) # (\read_reg1[0]~input_o  & ((((\registers~813_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~845_q ))) # (\read_reg1[0]~input_o  & ((((\registers~877_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~845_q ),
	.datad(!\registers~813_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~877_q ),
	.datag(!\registers~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2332 .extended_lut = "on";
defparam \registers~2332 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N2
dffeas \registers~909 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~909 .is_wysiwyg = "true";
defparam \registers~909 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N0
cyclonev_lcell_comb \registers~1257 (
// Equation(s):
// \registers~1257_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2332_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2332_combout  & ((\registers~909_q ))) # (\registers~2332_combout  & (\registers~941_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2332_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2332_combout  & ((\registers~973_q ))) # (\registers~2332_combout  & (\registers~1005_q ))))) ) )

	.dataa(!\registers~1005_q ),
	.datab(!\registers~941_q ),
	.datac(!\registers~973_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2332_combout ),
	.datag(!\registers~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1257 .extended_lut = "on";
defparam \registers~1257 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1257 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \registers~1261 (
// Equation(s):
// \registers~1261_combout  = ( \registers~1257_combout  & ( \read_reg1[4]~input_o  & ( (\read_reg1[3]~input_o ) # (\registers~1253_combout ) ) ) ) # ( !\registers~1257_combout  & ( \read_reg1[4]~input_o  & ( (\registers~1253_combout  & 
// !\read_reg1[3]~input_o ) ) ) ) # ( \registers~1257_combout  & ( !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & ((\registers~1245_combout ))) # (\read_reg1[3]~input_o  & (\registers~1249_combout )) ) ) ) # ( !\registers~1257_combout  & ( 
// !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & ((\registers~1245_combout ))) # (\read_reg1[3]~input_o  & (\registers~1249_combout )) ) ) )

	.dataa(!\registers~1253_combout ),
	.datab(!\read_reg1[3]~input_o ),
	.datac(!\registers~1249_combout ),
	.datad(!\registers~1245_combout ),
	.datae(!\registers~1257_combout ),
	.dataf(!\read_reg1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1261 .extended_lut = "off";
defparam \registers~1261 .lut_mask = 64'h03CF03CF44447777;
defparam \registers~1261 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \write_data[14]~input (
	.i(write_data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[14]~input_o ));
// synopsys translate_off
defparam \write_data[14]~input .bus_hold = "false";
defparam \write_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y3_N23
dffeas \registers~750 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~750 .is_wysiwyg = "true";
defparam \registers~750 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N21
cyclonev_lcell_comb \registers~686feeder (
// Equation(s):
// \registers~686feeder_combout  = \write_data[14]~input_o 

	.dataa(!\write_data[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~686feeder .extended_lut = "off";
defparam \registers~686feeder .lut_mask = 64'h5555555555555555;
defparam \registers~686feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N22
dffeas \registers~686 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~686 .is_wysiwyg = "true";
defparam \registers~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N38
dffeas \registers~718 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~718 .is_wysiwyg = "true";
defparam \registers~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N8
dffeas \registers~590 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~590 .is_wysiwyg = "true";
defparam \registers~590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N27
cyclonev_lcell_comb \registers~622feeder (
// Equation(s):
// \registers~622feeder_combout  = \write_data[14]~input_o 

	.dataa(!\write_data[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~622feeder .extended_lut = "off";
defparam \registers~622feeder .lut_mask = 64'h5555555555555555;
defparam \registers~622feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N28
dffeas \registers~622 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~622 .is_wysiwyg = "true";
defparam \registers~622 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N27
cyclonev_lcell_comb \registers~558feeder (
// Equation(s):
// \registers~558feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~558feeder .extended_lut = "off";
defparam \registers~558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N28
dffeas \registers~558 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~558 .is_wysiwyg = "true";
defparam \registers~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \registers~526 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~526 .is_wysiwyg = "true";
defparam \registers~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \registers~2344 (
// Equation(s):
// \registers~2344_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~526_q ))) # (\read_reg1[0]~input_o  & ((((\registers~558_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~590_q ))) # (\read_reg1[0]~input_o  & ((((\registers~622_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~590_q ),
	.datad(!\registers~622_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~558_q ),
	.datag(!\registers~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2344 .extended_lut = "on";
defparam \registers~2344 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \registers~654 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~654 .is_wysiwyg = "true";
defparam \registers~654 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \registers~1270 (
// Equation(s):
// \registers~1270_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2344_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2344_combout  & ((\registers~654_q ))) # (\registers~2344_combout  & (\registers~686_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2344_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2344_combout  & ((\registers~718_q ))) # (\registers~2344_combout  & (\registers~750_q ))))) ) )

	.dataa(!\registers~750_q ),
	.datab(!\registers~686_q ),
	.datac(!\registers~718_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2344_combout ),
	.datag(!\registers~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1270 .extended_lut = "on";
defparam \registers~1270 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \registers~494feeder (
// Equation(s):
// \registers~494feeder_combout  = \write_data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~494feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~494feeder .extended_lut = "off";
defparam \registers~494feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~494feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N1
dffeas \registers~494 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~494 .is_wysiwyg = "true";
defparam \registers~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N50
dffeas \registers~462 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~462 .is_wysiwyg = "true";
defparam \registers~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N25
dffeas \registers~430 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~430 .is_wysiwyg = "true";
defparam \registers~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \registers~302 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~302 .is_wysiwyg = "true";
defparam \registers~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \registers~366 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~366 .is_wysiwyg = "true";
defparam \registers~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N50
dffeas \registers~334 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~334 .is_wysiwyg = "true";
defparam \registers~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \registers~270 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~270 .is_wysiwyg = "true";
defparam \registers~270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \registers~2340 (
// Equation(s):
// \registers~2340_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~270_q ))) # (\read_reg1[0]~input_o  & (\registers~302_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~334_q ))) # (\read_reg1[0]~input_o  & (\registers~366_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~302_q ),
	.datab(!\registers~366_q ),
	.datac(!\registers~334_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2340 .extended_lut = "on";
defparam \registers~2340 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N38
dffeas \registers~398 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~398 .is_wysiwyg = "true";
defparam \registers~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \registers~1266 (
// Equation(s):
// \registers~1266_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2340_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2340_combout  & (\registers~398_q )) # (\registers~2340_combout  & ((\registers~430_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2340_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2340_combout  & ((\registers~462_q ))) # (\registers~2340_combout  & (\registers~494_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~494_q ),
	.datac(!\registers~462_q ),
	.datad(!\registers~430_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2340_combout ),
	.datag(!\registers~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1266 .extended_lut = "on";
defparam \registers~1266 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \registers~46 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~46 .is_wysiwyg = "true";
defparam \registers~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N8
dffeas \registers~78 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~78 .is_wysiwyg = "true";
defparam \registers~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \registers~110 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~110 .is_wysiwyg = "true";
defparam \registers~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \registers~14 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~14 .is_wysiwyg = "true";
defparam \registers~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \registers~2336 (
// Equation(s):
// \registers~2336_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~14_q ))) # (\read_reg1[0]~input_o  & (\registers~46_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~78_q )) # (\read_reg1[0]~input_o  & ((\registers~110_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~46_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~78_q ),
	.datad(!\registers~110_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2336 .extended_lut = "on";
defparam \registers~2336 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N50
dffeas \registers~206 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~206 .is_wysiwyg = "true";
defparam \registers~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \registers~174feeder (
// Equation(s):
// \registers~174feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~174feeder .extended_lut = "off";
defparam \registers~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N25
dffeas \registers~174 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~174 .is_wysiwyg = "true";
defparam \registers~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N58
dffeas \registers~238 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~238 .is_wysiwyg = "true";
defparam \registers~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \registers~142 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~142 .is_wysiwyg = "true";
defparam \registers~142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \registers~1262 (
// Equation(s):
// \registers~1262_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2336_combout  & (\read_reg1[2]~input_o  & (\registers~142_q ))) # (\registers~2336_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~174_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2336_combout  & (\read_reg1[2]~input_o  & (\registers~206_q ))) # (\registers~2336_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~238_q ))))) ) )

	.dataa(!\registers~2336_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~206_q ),
	.datad(!\registers~174_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~238_q ),
	.datag(!\registers~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1262 .extended_lut = "on";
defparam \registers~1262 .lut_mask = 64'h4657464646575757;
defparam \registers~1262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N52
dffeas \registers~814 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~814 .is_wysiwyg = "true";
defparam \registers~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \registers~846 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~846 .is_wysiwyg = "true";
defparam \registers~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N35
dffeas \registers~878 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~878 .is_wysiwyg = "true";
defparam \registers~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \registers~782 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~782 .is_wysiwyg = "true";
defparam \registers~782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \registers~2348 (
// Equation(s):
// \registers~2348_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~782_q )))) # (\read_reg1[0]~input_o  & (\registers~814_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~846_q )) # (\read_reg1[0]~input_o  & ((\registers~878_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~814_q ),
	.datac(!\registers~846_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~878_q ),
	.datag(!\registers~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2348 .extended_lut = "on";
defparam \registers~2348 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N56
dffeas \registers~974 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~974 .is_wysiwyg = "true";
defparam \registers~974 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \registers~942feeder (
// Equation(s):
// \registers~942feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~942feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~942feeder .extended_lut = "off";
defparam \registers~942feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~942feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N41
dffeas \registers~942 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~942 .is_wysiwyg = "true";
defparam \registers~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \registers~1006 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1006 .is_wysiwyg = "true";
defparam \registers~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N8
dffeas \registers~910 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~910 .is_wysiwyg = "true";
defparam \registers~910 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N6
cyclonev_lcell_comb \registers~1274 (
// Equation(s):
// \registers~1274_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2348_combout  & (\read_reg1[2]~input_o  & (\registers~910_q ))) # (\registers~2348_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~942_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2348_combout  & (\read_reg1[2]~input_o  & (\registers~974_q ))) # (\registers~2348_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~1006_q ))))) ) )

	.dataa(!\registers~2348_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~974_q ),
	.datad(!\registers~942_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1006_q ),
	.datag(!\registers~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1274 .extended_lut = "on";
defparam \registers~1274 .lut_mask = 64'h4657464646575757;
defparam \registers~1274 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N36
cyclonev_lcell_comb \registers~1278 (
// Equation(s):
// \registers~1278_combout  = ( \registers~1262_combout  & ( \registers~1274_combout  & ( (!\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o ) # (\registers~1266_combout )))) # (\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o )) # 
// (\registers~1270_combout ))) ) ) ) # ( !\registers~1262_combout  & ( \registers~1274_combout  & ( (!\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o  & \registers~1266_combout )))) # (\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o )) # 
// (\registers~1270_combout ))) ) ) ) # ( \registers~1262_combout  & ( !\registers~1274_combout  & ( (!\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o ) # (\registers~1266_combout )))) # (\read_reg1[4]~input_o  & (\registers~1270_combout  & 
// (!\read_reg1[3]~input_o ))) ) ) ) # ( !\registers~1262_combout  & ( !\registers~1274_combout  & ( (!\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o  & \registers~1266_combout )))) # (\read_reg1[4]~input_o  & (\registers~1270_combout  & 
// (!\read_reg1[3]~input_o ))) ) ) )

	.dataa(!\registers~1270_combout ),
	.datab(!\read_reg1[4]~input_o ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1266_combout ),
	.datae(!\registers~1262_combout ),
	.dataf(!\registers~1274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1278 .extended_lut = "off";
defparam \registers~1278 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \registers~1278 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \write_data[15]~input (
	.i(write_data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[15]~input_o ));
// synopsys translate_off
defparam \write_data[15]~input .bus_hold = "false";
defparam \write_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y1_N40
dffeas \registers~495 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~495 .is_wysiwyg = "true";
defparam \registers~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N26
dffeas \registers~335 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~335 .is_wysiwyg = "true";
defparam \registers~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N34
dffeas \registers~367 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~367 .is_wysiwyg = "true";
defparam \registers~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N58
dffeas \registers~303 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~303 .is_wysiwyg = "true";
defparam \registers~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N2
dffeas \registers~271 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~271 .is_wysiwyg = "true";
defparam \registers~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N0
cyclonev_lcell_comb \registers~2356 (
// Equation(s):
// \registers~2356_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~271_q ))) # (\read_reg1[0]~input_o  & ((((\registers~303_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~335_q ))) # (\read_reg1[0]~input_o  & ((((\registers~367_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~335_q ),
	.datad(!\registers~367_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~303_q ),
	.datag(!\registers~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2356 .extended_lut = "on";
defparam \registers~2356 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N8
dffeas \registers~463 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~463 .is_wysiwyg = "true";
defparam \registers~463 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \registers~431feeder (
// Equation(s):
// \registers~431feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~431feeder .extended_lut = "off";
defparam \registers~431feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~431feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \registers~431 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~431 .is_wysiwyg = "true";
defparam \registers~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N17
dffeas \registers~399 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~399 .is_wysiwyg = "true";
defparam \registers~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N15
cyclonev_lcell_comb \registers~1283 (
// Equation(s):
// \registers~1283_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2356_combout  & (\registers~399_q  & (\read_reg1[2]~input_o ))) # (\registers~2356_combout  & (((!\read_reg1[2]~input_o ) # (\registers~431_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2356_combout  & (((\registers~463_q  & (\read_reg1[2]~input_o ))))) # (\registers~2356_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~495_q ))) ) )

	.dataa(!\registers~495_q ),
	.datab(!\registers~2356_combout ),
	.datac(!\registers~463_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~431_q ),
	.datag(!\registers~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1283 .extended_lut = "on";
defparam \registers~1283 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \registers~1007feeder (
// Equation(s):
// \registers~1007feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1007feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1007feeder .extended_lut = "off";
defparam \registers~1007feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1007feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N25
dffeas \registers~1007 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1007 .is_wysiwyg = "true";
defparam \registers~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \registers~975 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~975 .is_wysiwyg = "true";
defparam \registers~975 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N21
cyclonev_lcell_comb \registers~943feeder (
// Equation(s):
// \registers~943feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~943feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~943feeder .extended_lut = "off";
defparam \registers~943feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~943feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N22
dffeas \registers~943 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~943 .is_wysiwyg = "true";
defparam \registers~943 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \registers~879feeder (
// Equation(s):
// \registers~879feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~879feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~879feeder .extended_lut = "off";
defparam \registers~879feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~879feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N37
dffeas \registers~879 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~879 .is_wysiwyg = "true";
defparam \registers~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N20
dffeas \registers~847 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~847 .is_wysiwyg = "true";
defparam \registers~847 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \registers~815feeder (
// Equation(s):
// \registers~815feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~815feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~815feeder .extended_lut = "off";
defparam \registers~815feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~815feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N31
dffeas \registers~815 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~815 .is_wysiwyg = "true";
defparam \registers~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \registers~783 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~783 .is_wysiwyg = "true";
defparam \registers~783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \registers~2364 (
// Equation(s):
// \registers~2364_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~783_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~815_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~847_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~879_q ))) ) )

	.dataa(!\registers~879_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~847_q ),
	.datad(!\registers~815_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2364 .extended_lut = "on";
defparam \registers~2364 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \registers~911 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~911 .is_wysiwyg = "true";
defparam \registers~911 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \registers~1291 (
// Equation(s):
// \registers~1291_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2364_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2364_combout  & (\registers~911_q )) # (\registers~2364_combout  & ((\registers~943_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2364_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2364_combout  & ((\registers~975_q ))) # (\registers~2364_combout  & (\registers~1007_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~1007_q ),
	.datac(!\registers~975_q ),
	.datad(!\registers~943_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2364_combout ),
	.datag(!\registers~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1291 .extended_lut = "on";
defparam \registers~1291 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N44
dffeas \registers~79 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~79 .is_wysiwyg = "true";
defparam \registers~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N38
dffeas \registers~111 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~111 .is_wysiwyg = "true";
defparam \registers~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N7
dffeas \registers~47 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~47 .is_wysiwyg = "true";
defparam \registers~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N14
dffeas \registers~15 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~15 .is_wysiwyg = "true";
defparam \registers~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \registers~2352 (
// Equation(s):
// \registers~2352_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~15_q ))) # (\read_reg1[0]~input_o  & ((((\registers~47_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~79_q ))) # (\read_reg1[0]~input_o  & ((((\registers~111_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~79_q ),
	.datad(!\registers~111_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~47_q ),
	.datag(!\registers~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2352 .extended_lut = "on";
defparam \registers~2352 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \registers~207 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~207 .is_wysiwyg = "true";
defparam \registers~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N35
dffeas \registers~175 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~175 .is_wysiwyg = "true";
defparam \registers~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N35
dffeas \registers~239 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~239 .is_wysiwyg = "true";
defparam \registers~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N8
dffeas \registers~143 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~143 .is_wysiwyg = "true";
defparam \registers~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \registers~1279 (
// Equation(s):
// \registers~1279_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2352_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2352_combout  & (\registers~143_q )) # (\registers~2352_combout  & (((\registers~175_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2352_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2352_combout  & (\registers~207_q )) # (\registers~2352_combout  & (((\registers~239_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2352_combout ),
	.datac(!\registers~207_q ),
	.datad(!\registers~175_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~239_q ),
	.datag(!\registers~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1279 .extended_lut = "on";
defparam \registers~1279 .lut_mask = 64'h2637262626373737;
defparam \registers~1279 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N37
dffeas \registers~687 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~687 .is_wysiwyg = "true";
defparam \registers~687 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N54
cyclonev_lcell_comb \registers~751feeder (
// Equation(s):
// \registers~751feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~751feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~751feeder .extended_lut = "off";
defparam \registers~751feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~751feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N56
dffeas \registers~751 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~751 .is_wysiwyg = "true";
defparam \registers~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \registers~719 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~719 .is_wysiwyg = "true";
defparam \registers~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N50
dffeas \registers~559 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~559 .is_wysiwyg = "true";
defparam \registers~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \registers~591 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~591 .is_wysiwyg = "true";
defparam \registers~591 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N3
cyclonev_lcell_comb \registers~623feeder (
// Equation(s):
// \registers~623feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~623feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~623feeder .extended_lut = "off";
defparam \registers~623feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~623feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N4
dffeas \registers~623 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~623 .is_wysiwyg = "true";
defparam \registers~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N44
dffeas \registers~527 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~527 .is_wysiwyg = "true";
defparam \registers~527 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \registers~2360 (
// Equation(s):
// \registers~2360_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~527_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~559_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~591_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~623_q ))))) ) )

	.dataa(!\registers~559_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~591_q ),
	.datad(!\registers~623_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2360 .extended_lut = "on";
defparam \registers~2360 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N14
dffeas \registers~655 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~655 .is_wysiwyg = "true";
defparam \registers~655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \registers~1287 (
// Equation(s):
// \registers~1287_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2360_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2360_combout  & ((\registers~655_q ))) # (\registers~2360_combout  & (\registers~687_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2360_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2360_combout  & ((\registers~719_q ))) # (\registers~2360_combout  & (\registers~751_q ))))) ) )

	.dataa(!\registers~687_q ),
	.datab(!\registers~751_q ),
	.datac(!\registers~719_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2360_combout ),
	.datag(!\registers~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1287 .extended_lut = "on";
defparam \registers~1287 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \registers~1295 (
// Equation(s):
// \registers~1295_combout  = ( \registers~1287_combout  & ( \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & (\registers~1283_combout )) # (\read_reg1[4]~input_o  & ((\registers~1291_combout ))) ) ) ) # ( !\registers~1287_combout  & ( 
// \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & (\registers~1283_combout )) # (\read_reg1[4]~input_o  & ((\registers~1291_combout ))) ) ) ) # ( \registers~1287_combout  & ( !\read_reg1[3]~input_o  & ( (\registers~1279_combout ) # 
// (\read_reg1[4]~input_o ) ) ) ) # ( !\registers~1287_combout  & ( !\read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & \registers~1279_combout ) ) ) )

	.dataa(!\registers~1283_combout ),
	.datab(!\registers~1291_combout ),
	.datac(!\read_reg1[4]~input_o ),
	.datad(!\registers~1279_combout ),
	.datae(!\registers~1287_combout ),
	.dataf(!\read_reg1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1295 .extended_lut = "off";
defparam \registers~1295 .lut_mask = 64'h00F00FFF53535353;
defparam \registers~1295 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \write_data[16]~input (
	.i(write_data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[16]~input_o ));
// synopsys translate_off
defparam \write_data[16]~input .bus_hold = "false";
defparam \write_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N18
cyclonev_lcell_comb \registers~688feeder (
// Equation(s):
// \registers~688feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~688feeder .extended_lut = "off";
defparam \registers~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N20
dffeas \registers~688 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~688 .is_wysiwyg = "true";
defparam \registers~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N38
dffeas \registers~720 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~720 .is_wysiwyg = "true";
defparam \registers~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N55
dffeas \registers~752 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~752 .is_wysiwyg = "true";
defparam \registers~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N50
dffeas \registers~592 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~592 .is_wysiwyg = "true";
defparam \registers~592 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N27
cyclonev_lcell_comb \registers~560feeder (
// Equation(s):
// \registers~560feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~560feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~560feeder .extended_lut = "off";
defparam \registers~560feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~560feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N29
dffeas \registers~560 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~560 .is_wysiwyg = "true";
defparam \registers~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N57
cyclonev_lcell_comb \registers~624feeder (
// Equation(s):
// \registers~624feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~624feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~624feeder .extended_lut = "off";
defparam \registers~624feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~624feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N58
dffeas \registers~624 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~624 .is_wysiwyg = "true";
defparam \registers~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N8
dffeas \registers~528 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~528 .is_wysiwyg = "true";
defparam \registers~528 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N6
cyclonev_lcell_comb \registers~2376 (
// Equation(s):
// \registers~2376_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~528_q ))) # (\read_reg1[0]~input_o  & ((((\registers~560_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~592_q ))) # (\read_reg1[0]~input_o  & ((((\registers~624_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~592_q ),
	.datad(!\registers~560_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~624_q ),
	.datag(!\registers~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2376 .extended_lut = "on";
defparam \registers~2376 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2376 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N8
dffeas \registers~656 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~656 .is_wysiwyg = "true";
defparam \registers~656 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N6
cyclonev_lcell_comb \registers~1304 (
// Equation(s):
// \registers~1304_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2376_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2376_combout  & ((\registers~656_q ))) # (\registers~2376_combout  & (\registers~688_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2376_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2376_combout  & (\registers~720_q )) # (\registers~2376_combout  & ((\registers~752_q )))))) ) )

	.dataa(!\registers~688_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~720_q ),
	.datad(!\registers~752_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2376_combout ),
	.datag(!\registers~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1304 .extended_lut = "on";
defparam \registers~1304 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N37
dffeas \registers~240 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~240 .is_wysiwyg = "true";
defparam \registers~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N32
dffeas \registers~208 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~208 .is_wysiwyg = "true";
defparam \registers~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \registers~80 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~80 .is_wysiwyg = "true";
defparam \registers~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N15
cyclonev_lcell_comb \registers~112feeder (
// Equation(s):
// \registers~112feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~112feeder .extended_lut = "off";
defparam \registers~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N17
dffeas \registers~112 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~112 .is_wysiwyg = "true";
defparam \registers~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \registers~48feeder (
// Equation(s):
// \registers~48feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~48feeder .extended_lut = "off";
defparam \registers~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N26
dffeas \registers~48 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~48 .is_wysiwyg = "true";
defparam \registers~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N38
dffeas \registers~16 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~16 .is_wysiwyg = "true";
defparam \registers~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \registers~2368 (
// Equation(s):
// \registers~2368_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~16_q ))) # (\read_reg1[0]~input_o  & ((((\registers~48_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~80_q ))) # (\read_reg1[0]~input_o  & ((((\registers~112_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~80_q ),
	.datad(!\registers~112_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~48_q ),
	.datag(!\registers~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2368 .extended_lut = "on";
defparam \registers~2368 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N53
dffeas \registers~176 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~176 .is_wysiwyg = "true";
defparam \registers~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N14
dffeas \registers~144 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~144 .is_wysiwyg = "true";
defparam \registers~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \registers~1296 (
// Equation(s):
// \registers~1296_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2368_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2368_combout  & (\registers~144_q )) # (\registers~2368_combout  & ((\registers~176_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2368_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2368_combout  & (((\registers~208_q )))) # (\registers~2368_combout  & (\registers~240_q )))) ) )

	.dataa(!\registers~240_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~208_q ),
	.datad(!\registers~2368_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~176_q ),
	.datag(!\registers~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1296 .extended_lut = "on";
defparam \registers~1296 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \registers~1008feeder (
// Equation(s):
// \registers~1008feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1008feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1008feeder .extended_lut = "off";
defparam \registers~1008feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1008feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N2
dffeas \registers~1008 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1008 .is_wysiwyg = "true";
defparam \registers~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N47
dffeas \registers~976 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~976 .is_wysiwyg = "true";
defparam \registers~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N41
dffeas \registers~944 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~944 .is_wysiwyg = "true";
defparam \registers~944 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N57
cyclonev_lcell_comb \registers~816feeder (
// Equation(s):
// \registers~816feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~816feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~816feeder .extended_lut = "off";
defparam \registers~816feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~816feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N59
dffeas \registers~816 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~816 .is_wysiwyg = "true";
defparam \registers~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N38
dffeas \registers~848 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~848 .is_wysiwyg = "true";
defparam \registers~848 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N33
cyclonev_lcell_comb \registers~880feeder (
// Equation(s):
// \registers~880feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~880feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~880feeder .extended_lut = "off";
defparam \registers~880feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~880feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N35
dffeas \registers~880 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~880 .is_wysiwyg = "true";
defparam \registers~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N44
dffeas \registers~784 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~784 .is_wysiwyg = "true";
defparam \registers~784 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \registers~2380 (
// Equation(s):
// \registers~2380_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~784_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~816_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~848_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ) # (\registers~880_q ))))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~816_q ),
	.datac(!\registers~848_q ),
	.datad(!\registers~880_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2380 .extended_lut = "on";
defparam \registers~2380 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~2380 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N32
dffeas \registers~912 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~912 .is_wysiwyg = "true";
defparam \registers~912 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \registers~1308 (
// Equation(s):
// \registers~1308_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2380_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2380_combout  & (\registers~912_q )) # (\registers~2380_combout  & ((\registers~944_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2380_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2380_combout  & ((\registers~976_q ))) # (\registers~2380_combout  & (\registers~1008_q ))))) ) )

	.dataa(!\registers~1008_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~976_q ),
	.datad(!\registers~944_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2380_combout ),
	.datag(!\registers~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1308 .extended_lut = "on";
defparam \registers~1308 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \registers~432 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~432 .is_wysiwyg = "true";
defparam \registers~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N2
dffeas \registers~464 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~464 .is_wysiwyg = "true";
defparam \registers~464 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \registers~496feeder (
// Equation(s):
// \registers~496feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~496feeder .extended_lut = "off";
defparam \registers~496feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~496feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N56
dffeas \registers~496 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~496 .is_wysiwyg = "true";
defparam \registers~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N38
dffeas \registers~336 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~336 .is_wysiwyg = "true";
defparam \registers~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N10
dffeas \registers~368 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~368 .is_wysiwyg = "true";
defparam \registers~368 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \registers~304feeder (
// Equation(s):
// \registers~304feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~304feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~304feeder .extended_lut = "off";
defparam \registers~304feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~304feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \registers~304 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~304 .is_wysiwyg = "true";
defparam \registers~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \registers~272 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~272 .is_wysiwyg = "true";
defparam \registers~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \registers~2372 (
// Equation(s):
// \registers~2372_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~272_q )) # (\read_reg1[0]~input_o  & (((\registers~304_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~336_q )) # (\read_reg1[0]~input_o  & (((\registers~368_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~336_q ),
	.datad(!\registers~368_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~304_q ),
	.datag(!\registers~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2372 .extended_lut = "on";
defparam \registers~2372 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N38
dffeas \registers~400 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~400 .is_wysiwyg = "true";
defparam \registers~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \registers~1300 (
// Equation(s):
// \registers~1300_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2372_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2372_combout  & ((\registers~400_q ))) # (\registers~2372_combout  & (\registers~432_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2372_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2372_combout  & (\registers~464_q )) # (\registers~2372_combout  & ((\registers~496_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~432_q ),
	.datac(!\registers~464_q ),
	.datad(!\registers~496_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2372_combout ),
	.datag(!\registers~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1300 .extended_lut = "on";
defparam \registers~1300 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N33
cyclonev_lcell_comb \registers~1312 (
// Equation(s):
// \registers~1312_combout  = ( \registers~1300_combout  & ( \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & (\registers~1304_combout )) # (\read_reg1[3]~input_o  & ((\registers~1308_combout ))) ) ) ) # ( !\registers~1300_combout  & ( 
// \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & (\registers~1304_combout )) # (\read_reg1[3]~input_o  & ((\registers~1308_combout ))) ) ) ) # ( \registers~1300_combout  & ( !\read_reg1[4]~input_o  & ( (\registers~1296_combout ) # 
// (\read_reg1[3]~input_o ) ) ) ) # ( !\registers~1300_combout  & ( !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & \registers~1296_combout ) ) ) )

	.dataa(!\read_reg1[3]~input_o ),
	.datab(!\registers~1304_combout ),
	.datac(!\registers~1296_combout ),
	.datad(!\registers~1308_combout ),
	.datae(!\registers~1300_combout ),
	.dataf(!\read_reg1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1312 .extended_lut = "off";
defparam \registers~1312 .lut_mask = 64'h0A0A5F5F22772277;
defparam \registers~1312 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \write_data[17]~input (
	.i(write_data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[17]~input_o ));
// synopsys translate_off
defparam \write_data[17]~input .bus_hold = "false";
defparam \write_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \registers~49feeder (
// Equation(s):
// \registers~49feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~49feeder .extended_lut = "off";
defparam \registers~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N22
dffeas \registers~49 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~49 .is_wysiwyg = "true";
defparam \registers~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N14
dffeas \registers~81 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~81 .is_wysiwyg = "true";
defparam \registers~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \registers~113feeder (
// Equation(s):
// \registers~113feeder_combout  = \write_data[17]~input_o 

	.dataa(!\write_data[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~113feeder .extended_lut = "off";
defparam \registers~113feeder .lut_mask = 64'h5555555555555555;
defparam \registers~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N28
dffeas \registers~113 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~113 .is_wysiwyg = "true";
defparam \registers~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N50
dffeas \registers~17 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~17 .is_wysiwyg = "true";
defparam \registers~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \registers~2384 (
// Equation(s):
// \registers~2384_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~17_q ))) # (\read_reg1[0]~input_o  & (\registers~49_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~81_q )) # (\read_reg1[0]~input_o  & ((\registers~113_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~49_q ),
	.datac(!\registers~81_q ),
	.datad(!\registers~113_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2384 .extended_lut = "on";
defparam \registers~2384 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N38
dffeas \registers~209 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~209 .is_wysiwyg = "true";
defparam \registers~209 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \registers~241feeder (
// Equation(s):
// \registers~241feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~241feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~241feeder .extended_lut = "off";
defparam \registers~241feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~241feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N1
dffeas \registers~241 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~241 .is_wysiwyg = "true";
defparam \registers~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N14
dffeas \registers~177 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~177 .is_wysiwyg = "true";
defparam \registers~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N14
dffeas \registers~145 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~145 .is_wysiwyg = "true";
defparam \registers~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N12
cyclonev_lcell_comb \registers~1313 (
// Equation(s):
// \registers~1313_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2384_combout  & (\read_reg1[2]~input_o  & (\registers~145_q ))) # (\registers~2384_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~177_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2384_combout  & (\read_reg1[2]~input_o  & (\registers~209_q ))) # (\registers~2384_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~241_q ))))) ) )

	.dataa(!\registers~2384_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~209_q ),
	.datad(!\registers~241_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~177_q ),
	.datag(!\registers~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1313 .extended_lut = "on";
defparam \registers~1313 .lut_mask = 64'h4646465757574657;
defparam \registers~1313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N29
dffeas \registers~305 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~305 .is_wysiwyg = "true";
defparam \registers~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N8
dffeas \registers~337 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~337 .is_wysiwyg = "true";
defparam \registers~337 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \registers~369feeder (
// Equation(s):
// \registers~369feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~369feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~369feeder .extended_lut = "off";
defparam \registers~369feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~369feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \registers~369 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~369 .is_wysiwyg = "true";
defparam \registers~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \registers~273 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~273 .is_wysiwyg = "true";
defparam \registers~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \registers~2388 (
// Equation(s):
// \registers~2388_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~273_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~305_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~337_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~369_q ))))) ) )

	.dataa(!\registers~305_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~337_q ),
	.datad(!\registers~369_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2388 .extended_lut = "on";
defparam \registers~2388 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N41
dffeas \registers~497 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~497 .is_wysiwyg = "true";
defparam \registers~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N38
dffeas \registers~465 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~465 .is_wysiwyg = "true";
defparam \registers~465 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N6
cyclonev_lcell_comb \registers~433feeder (
// Equation(s):
// \registers~433feeder_combout  = \write_data[17]~input_o 

	.dataa(gnd),
	.datab(!\write_data[17]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~433feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~433feeder .extended_lut = "off";
defparam \registers~433feeder .lut_mask = 64'h3333333333333333;
defparam \registers~433feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N7
dffeas \registers~433 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~433 .is_wysiwyg = "true";
defparam \registers~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N14
dffeas \registers~401 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~401 .is_wysiwyg = "true";
defparam \registers~401 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \registers~1317 (
// Equation(s):
// \registers~1317_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2388_combout  & (((\registers~401_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2388_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~433_q ))))) ) ) # ( \read_reg1[1]~input_o  
// & ( (!\registers~2388_combout  & (((\registers~465_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2388_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~497_q ))) ) )

	.dataa(!\registers~2388_combout ),
	.datab(!\registers~497_q ),
	.datac(!\registers~465_q ),
	.datad(!\registers~433_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1317 .extended_lut = "on";
defparam \registers~1317 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N8
dffeas \registers~849 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~849 .is_wysiwyg = "true";
defparam \registers~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N55
dffeas \registers~881 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~881 .is_wysiwyg = "true";
defparam \registers~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N28
dffeas \registers~817 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~817 .is_wysiwyg = "true";
defparam \registers~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N14
dffeas \registers~785 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~785 .is_wysiwyg = "true";
defparam \registers~785 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N12
cyclonev_lcell_comb \registers~2396 (
// Equation(s):
// \registers~2396_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~785_q ))) # (\read_reg1[0]~input_o  & ((((\registers~817_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~849_q ))) # (\read_reg1[0]~input_o  & ((((\registers~881_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~849_q ),
	.datad(!\registers~881_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~817_q ),
	.datag(!\registers~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2396 .extended_lut = "on";
defparam \registers~2396 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2396 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \registers~1009feeder (
// Equation(s):
// \registers~1009feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1009feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1009feeder .extended_lut = "off";
defparam \registers~1009feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1009feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N58
dffeas \registers~1009 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1009 .is_wysiwyg = "true";
defparam \registers~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N32
dffeas \registers~977 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~977 .is_wysiwyg = "true";
defparam \registers~977 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N30
cyclonev_lcell_comb \registers~945feeder (
// Equation(s):
// \registers~945feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~945feeder .extended_lut = "off";
defparam \registers~945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~945feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N31
dffeas \registers~945 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~945 .is_wysiwyg = "true";
defparam \registers~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N47
dffeas \registers~913 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~913 .is_wysiwyg = "true";
defparam \registers~913 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N45
cyclonev_lcell_comb \registers~1325 (
// Equation(s):
// \registers~1325_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2396_combout  & (((\registers~913_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2396_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~945_q ))))) ) ) # ( \read_reg1[1]~input_o  
// & ( (!\registers~2396_combout  & (((\registers~977_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2396_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~1009_q ))) ) )

	.dataa(!\registers~2396_combout ),
	.datab(!\registers~1009_q ),
	.datac(!\registers~977_q ),
	.datad(!\registers~945_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1325 .extended_lut = "on";
defparam \registers~1325 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N23
dffeas \registers~689 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~689 .is_wysiwyg = "true";
defparam \registers~689 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N21
cyclonev_lcell_comb \registers~753feeder (
// Equation(s):
// \registers~753feeder_combout  = \write_data[17]~input_o 

	.dataa(!\write_data[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~753feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~753feeder .extended_lut = "off";
defparam \registers~753feeder .lut_mask = 64'h5555555555555555;
defparam \registers~753feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N22
dffeas \registers~753 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~753 .is_wysiwyg = "true";
defparam \registers~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N44
dffeas \registers~721 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~721 .is_wysiwyg = "true";
defparam \registers~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N23
dffeas \registers~625 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~625 .is_wysiwyg = "true";
defparam \registers~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \registers~593 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~593 .is_wysiwyg = "true";
defparam \registers~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N52
dffeas \registers~561 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~561 .is_wysiwyg = "true";
defparam \registers~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \registers~529 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~529 .is_wysiwyg = "true";
defparam \registers~529 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \registers~2392 (
// Equation(s):
// \registers~2392_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~529_q )) # (\read_reg1[0]~input_o  & ((\registers~561_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~593_q )))) # (\read_reg1[0]~input_o  & (\registers~625_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~625_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~593_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~561_q ),
	.datag(!\registers~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2392 .extended_lut = "on";
defparam \registers~2392 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N50
dffeas \registers~657 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~657 .is_wysiwyg = "true";
defparam \registers~657 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \registers~1321 (
// Equation(s):
// \registers~1321_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2392_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2392_combout  & ((\registers~657_q ))) # (\registers~2392_combout  & (\registers~689_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2392_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2392_combout  & ((\registers~721_q ))) # (\registers~2392_combout  & (\registers~753_q ))))) ) )

	.dataa(!\registers~689_q ),
	.datab(!\registers~753_q ),
	.datac(!\registers~721_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2392_combout ),
	.datag(!\registers~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1321 .extended_lut = "on";
defparam \registers~1321 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1321 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N12
cyclonev_lcell_comb \registers~1329 (
// Equation(s):
// \registers~1329_combout  = ( \read_reg1[4]~input_o  & ( \registers~1321_combout  & ( (!\read_reg1[3]~input_o ) # (\registers~1325_combout ) ) ) ) # ( !\read_reg1[4]~input_o  & ( \registers~1321_combout  & ( (!\read_reg1[3]~input_o  & 
// (\registers~1313_combout )) # (\read_reg1[3]~input_o  & ((\registers~1317_combout ))) ) ) ) # ( \read_reg1[4]~input_o  & ( !\registers~1321_combout  & ( (\read_reg1[3]~input_o  & \registers~1325_combout ) ) ) ) # ( !\read_reg1[4]~input_o  & ( 
// !\registers~1321_combout  & ( (!\read_reg1[3]~input_o  & (\registers~1313_combout )) # (\read_reg1[3]~input_o  & ((\registers~1317_combout ))) ) ) )

	.dataa(!\registers~1313_combout ),
	.datab(!\registers~1317_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1325_combout ),
	.datae(!\read_reg1[4]~input_o ),
	.dataf(!\registers~1321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1329 .extended_lut = "off";
defparam \registers~1329 .lut_mask = 64'h5353000F5353F0FF;
defparam \registers~1329 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \write_data[18]~input (
	.i(write_data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[18]~input_o ));
// synopsys translate_off
defparam \write_data[18]~input .bus_hold = "false";
defparam \write_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y3_N59
dffeas \registers~1010 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1010 .is_wysiwyg = "true";
defparam \registers~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N53
dffeas \registers~978 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~978 .is_wysiwyg = "true";
defparam \registers~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N53
dffeas \registers~946 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~946 .is_wysiwyg = "true";
defparam \registers~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N44
dffeas \registers~850 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~850 .is_wysiwyg = "true";
defparam \registers~850 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \registers~818feeder (
// Equation(s):
// \registers~818feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~818feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~818feeder .extended_lut = "off";
defparam \registers~818feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~818feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N37
dffeas \registers~818 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~818 .is_wysiwyg = "true";
defparam \registers~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N13
dffeas \registers~882 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~882 .is_wysiwyg = "true";
defparam \registers~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N14
dffeas \registers~786 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~786 .is_wysiwyg = "true";
defparam \registers~786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \registers~2412 (
// Equation(s):
// \registers~2412_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~786_q ))) # (\read_reg1[0]~input_o  & ((((\registers~818_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~850_q ))) # (\read_reg1[0]~input_o  & ((((\registers~882_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~850_q ),
	.datad(!\registers~818_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~882_q ),
	.datag(!\registers~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2412 .extended_lut = "on";
defparam \registers~2412 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N2
dffeas \registers~914 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~914 .is_wysiwyg = "true";
defparam \registers~914 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \registers~1342 (
// Equation(s):
// \registers~1342_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2412_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2412_combout  & (\registers~914_q )) # (\registers~2412_combout  & ((\registers~946_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2412_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2412_combout  & ((\registers~978_q ))) # (\registers~2412_combout  & (\registers~1010_q ))))) ) )

	.dataa(!\registers~1010_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~978_q ),
	.datad(!\registers~946_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2412_combout ),
	.datag(!\registers~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1342 .extended_lut = "on";
defparam \registers~1342 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \registers~82 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~82 .is_wysiwyg = "true";
defparam \registers~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N27
cyclonev_lcell_comb \registers~50feeder (
// Equation(s):
// \registers~50feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~50feeder .extended_lut = "off";
defparam \registers~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N28
dffeas \registers~50 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~50 .is_wysiwyg = "true";
defparam \registers~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N27
cyclonev_lcell_comb \registers~114feeder (
// Equation(s):
// \registers~114feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~114feeder .extended_lut = "off";
defparam \registers~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N28
dffeas \registers~114 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~114 .is_wysiwyg = "true";
defparam \registers~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \registers~18 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~18 .is_wysiwyg = "true";
defparam \registers~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \registers~2400 (
// Equation(s):
// \registers~2400_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~18_q )) # (\read_reg1[0]~input_o  & (((\registers~50_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~82_q )) # (\read_reg1[0]~input_o  & (((\registers~114_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~82_q ),
	.datad(!\registers~50_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~114_q ),
	.datag(!\registers~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2400 .extended_lut = "on";
defparam \registers~2400 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N26
dffeas \registers~210 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~210 .is_wysiwyg = "true";
defparam \registers~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N7
dffeas \registers~178 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~178 .is_wysiwyg = "true";
defparam \registers~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N11
dffeas \registers~242 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~242 .is_wysiwyg = "true";
defparam \registers~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N38
dffeas \registers~146 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~146 .is_wysiwyg = "true";
defparam \registers~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \registers~1330 (
// Equation(s):
// \registers~1330_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2400_combout  & (\read_reg1[2]~input_o  & (\registers~146_q ))) # (\registers~2400_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~178_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2400_combout  & (\read_reg1[2]~input_o  & (\registers~210_q ))) # (\registers~2400_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~242_q ))))) ) )

	.dataa(!\registers~2400_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~210_q ),
	.datad(!\registers~178_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~242_q ),
	.datag(!\registers~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1330 .extended_lut = "on";
defparam \registers~1330 .lut_mask = 64'h4657464646575757;
defparam \registers~1330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N41
dffeas \registers~306 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~306 .is_wysiwyg = "true";
defparam \registers~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \registers~338 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~338 .is_wysiwyg = "true";
defparam \registers~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \registers~370 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~370 .is_wysiwyg = "true";
defparam \registers~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N8
dffeas \registers~274 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~274 .is_wysiwyg = "true";
defparam \registers~274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \registers~2404 (
// Equation(s):
// \registers~2404_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~274_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~306_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~338_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~370_q ))))) ) )

	.dataa(!\registers~306_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~338_q ),
	.datad(!\registers~370_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2404 .extended_lut = "on";
defparam \registers~2404 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N20
dffeas \registers~466 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~466 .is_wysiwyg = "true";
defparam \registers~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N12
cyclonev_lcell_comb \registers~498feeder (
// Equation(s):
// \registers~498feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~498feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~498feeder .extended_lut = "off";
defparam \registers~498feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~498feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N14
dffeas \registers~498 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~498 .is_wysiwyg = "true";
defparam \registers~498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \registers~434feeder (
// Equation(s):
// \registers~434feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~434feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~434feeder .extended_lut = "off";
defparam \registers~434feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~434feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N26
dffeas \registers~434 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~434 .is_wysiwyg = "true";
defparam \registers~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \registers~402 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~402 .is_wysiwyg = "true";
defparam \registers~402 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \registers~1334 (
// Equation(s):
// \registers~1334_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2404_combout  & (\read_reg1[2]~input_o  & (\registers~402_q ))) # (\registers~2404_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~434_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2404_combout  & (\read_reg1[2]~input_o  & (\registers~466_q ))) # (\registers~2404_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~498_q ))))) ) )

	.dataa(!\registers~2404_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~466_q ),
	.datad(!\registers~498_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~434_q ),
	.datag(!\registers~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1334 .extended_lut = "on";
defparam \registers~1334 .lut_mask = 64'h4646465757574657;
defparam \registers~1334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N2
dffeas \registers~594 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~594 .is_wysiwyg = "true";
defparam \registers~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N28
dffeas \registers~562 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~562 .is_wysiwyg = "true";
defparam \registers~562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N42
cyclonev_lcell_comb \registers~626feeder (
// Equation(s):
// \registers~626feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~626feeder .extended_lut = "off";
defparam \registers~626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N43
dffeas \registers~626 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~626 .is_wysiwyg = "true";
defparam \registers~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N8
dffeas \registers~530 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~530 .is_wysiwyg = "true";
defparam \registers~530 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \registers~2408 (
// Equation(s):
// \registers~2408_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~530_q ))) # (\read_reg1[0]~input_o  & ((((\registers~562_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~594_q ))) # (\read_reg1[0]~input_o  & ((((\registers~626_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~594_q ),
	.datad(!\registers~562_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~626_q ),
	.datag(!\registers~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2408 .extended_lut = "on";
defparam \registers~2408 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2408 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N32
dffeas \registers~754 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~754 .is_wysiwyg = "true";
defparam \registers~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N56
dffeas \registers~722 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~722 .is_wysiwyg = "true";
defparam \registers~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N8
dffeas \registers~690 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~690 .is_wysiwyg = "true";
defparam \registers~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N2
dffeas \registers~658 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~658 .is_wysiwyg = "true";
defparam \registers~658 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \registers~1338 (
// Equation(s):
// \registers~1338_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2408_combout  & (((\registers~658_q  & (\read_reg1[2]~input_o ))))) # (\registers~2408_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~690_q ))))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2408_combout  & (((\registers~722_q  & (\read_reg1[2]~input_o ))))) # (\registers~2408_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~754_q ))) ) )

	.dataa(!\registers~2408_combout ),
	.datab(!\registers~754_q ),
	.datac(!\registers~722_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~690_q ),
	.datag(!\registers~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1338 .extended_lut = "on";
defparam \registers~1338 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N9
cyclonev_lcell_comb \registers~1346 (
// Equation(s):
// \registers~1346_combout  = ( \registers~1338_combout  & ( \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & ((\registers~1334_combout ))) # (\read_reg1[4]~input_o  & (\registers~1342_combout )) ) ) ) # ( !\registers~1338_combout  & ( 
// \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & ((\registers~1334_combout ))) # (\read_reg1[4]~input_o  & (\registers~1342_combout )) ) ) ) # ( \registers~1338_combout  & ( !\read_reg1[3]~input_o  & ( (\registers~1330_combout ) # 
// (\read_reg1[4]~input_o ) ) ) ) # ( !\registers~1338_combout  & ( !\read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & \registers~1330_combout ) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1342_combout ),
	.datac(!\registers~1330_combout ),
	.datad(!\registers~1334_combout ),
	.datae(!\registers~1338_combout ),
	.dataf(!\read_reg1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1346 .extended_lut = "off";
defparam \registers~1346 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \registers~1346 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \write_data[19]~input (
	.i(write_data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[19]~input_o ));
// synopsys translate_off
defparam \write_data[19]~input .bus_hold = "false";
defparam \write_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \registers~243feeder (
// Equation(s):
// \registers~243feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~243feeder .extended_lut = "off";
defparam \registers~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N2
dffeas \registers~243 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~243 .is_wysiwyg = "true";
defparam \registers~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N2
dffeas \registers~211 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~211 .is_wysiwyg = "true";
defparam \registers~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N44
dffeas \registers~179 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~179 .is_wysiwyg = "true";
defparam \registers~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N49
dffeas \registers~115 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~115 .is_wysiwyg = "true";
defparam \registers~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \registers~83 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~83 .is_wysiwyg = "true";
defparam \registers~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N50
dffeas \registers~51 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~51 .is_wysiwyg = "true";
defparam \registers~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N20
dffeas \registers~19 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~19 .is_wysiwyg = "true";
defparam \registers~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \registers~2416 (
// Equation(s):
// \registers~2416_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~19_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~51_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~83_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~115_q ))) ) )

	.dataa(!\registers~115_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~83_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~51_q ),
	.datag(!\registers~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2416 .extended_lut = "on";
defparam \registers~2416 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2416 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N14
dffeas \registers~147 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~147 .is_wysiwyg = "true";
defparam \registers~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \registers~1347 (
// Equation(s):
// \registers~1347_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2416_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2416_combout  & (\registers~147_q )) # (\registers~2416_combout  & ((\registers~179_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2416_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2416_combout  & ((\registers~211_q ))) # (\registers~2416_combout  & (\registers~243_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~243_q ),
	.datac(!\registers~211_q ),
	.datad(!\registers~179_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2416_combout ),
	.datag(!\registers~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1347 .extended_lut = "on";
defparam \registers~1347 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \registers~435feeder (
// Equation(s):
// \registers~435feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~435feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~435feeder .extended_lut = "off";
defparam \registers~435feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~435feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \registers~435 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~435 .is_wysiwyg = "true";
defparam \registers~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N38
dffeas \registers~467 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~467 .is_wysiwyg = "true";
defparam \registers~467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \registers~307feeder (
// Equation(s):
// \registers~307feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~307feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~307feeder .extended_lut = "off";
defparam \registers~307feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~307feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N25
dffeas \registers~307 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~307 .is_wysiwyg = "true";
defparam \registers~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N56
dffeas \registers~339 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~339 .is_wysiwyg = "true";
defparam \registers~339 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \registers~371feeder (
// Equation(s):
// \registers~371feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~371feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~371feeder .extended_lut = "off";
defparam \registers~371feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~371feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N41
dffeas \registers~371 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~371 .is_wysiwyg = "true";
defparam \registers~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N38
dffeas \registers~275 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~275 .is_wysiwyg = "true";
defparam \registers~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N36
cyclonev_lcell_comb \registers~2420 (
// Equation(s):
// \registers~2420_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~275_q )))) # (\read_reg1[0]~input_o  & (\registers~307_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~339_q )) # (\read_reg1[0]~input_o  & ((\registers~371_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~307_q ),
	.datac(!\registers~339_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~371_q ),
	.datag(!\registers~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2420 .extended_lut = "on";
defparam \registers~2420 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \registers~499feeder (
// Equation(s):
// \registers~499feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~499feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~499feeder .extended_lut = "off";
defparam \registers~499feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~499feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \registers~499 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~499 .is_wysiwyg = "true";
defparam \registers~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N50
dffeas \registers~403 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~403 .is_wysiwyg = "true";
defparam \registers~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \registers~1351 (
// Equation(s):
// \registers~1351_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2420_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2420_combout  & (((\registers~403_q )))) # (\registers~2420_combout  & (\registers~435_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2420_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2420_combout  & (\registers~467_q )) # (\registers~2420_combout  & ((\registers~499_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~435_q ),
	.datac(!\registers~467_q ),
	.datad(!\registers~2420_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~499_q ),
	.datag(!\registers~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1351 .extended_lut = "on";
defparam \registers~1351 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \registers~1011 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1011 .is_wysiwyg = "true";
defparam \registers~1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N15
cyclonev_lcell_comb \registers~883feeder (
// Equation(s):
// \registers~883feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~883feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~883feeder .extended_lut = "off";
defparam \registers~883feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~883feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N17
dffeas \registers~883 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~883 .is_wysiwyg = "true";
defparam \registers~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N23
dffeas \registers~851 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~851 .is_wysiwyg = "true";
defparam \registers~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N13
dffeas \registers~819 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~819 .is_wysiwyg = "true";
defparam \registers~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \registers~787 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~787 .is_wysiwyg = "true";
defparam \registers~787 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \registers~2428 (
// Equation(s):
// \registers~2428_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~787_q )) # (\read_reg1[0]~input_o  & ((\registers~819_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~851_q ))) # (\read_reg1[0]~input_o  & (\registers~883_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~883_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~851_q ),
	.datad(!\registers~819_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2428 .extended_lut = "on";
defparam \registers~2428 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2428 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N2
dffeas \registers~979 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~979 .is_wysiwyg = "true";
defparam \registers~979 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \registers~947feeder (
// Equation(s):
// \registers~947feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~947feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~947feeder .extended_lut = "off";
defparam \registers~947feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~947feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N47
dffeas \registers~947 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~947 .is_wysiwyg = "true";
defparam \registers~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N14
dffeas \registers~915 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~915 .is_wysiwyg = "true";
defparam \registers~915 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \registers~1359 (
// Equation(s):
// \registers~1359_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2428_combout  & (\registers~915_q  & ((\read_reg1[2]~input_o )))) # (\registers~2428_combout  & (((!\read_reg1[2]~input_o ) # (\registers~947_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2428_combout  & (((\registers~979_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2428_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~1011_q ))) ) )

	.dataa(!\registers~1011_q ),
	.datab(!\registers~2428_combout ),
	.datac(!\registers~979_q ),
	.datad(!\registers~947_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1359 .extended_lut = "on";
defparam \registers~1359 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N0
cyclonev_lcell_comb \registers~627feeder (
// Equation(s):
// \registers~627feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~627feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~627feeder .extended_lut = "off";
defparam \registers~627feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~627feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y8_N2
dffeas \registers~627 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~627 .is_wysiwyg = "true";
defparam \registers~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N50
dffeas \registers~595 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~595 .is_wysiwyg = "true";
defparam \registers~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N52
dffeas \registers~563 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~563 .is_wysiwyg = "true";
defparam \registers~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N26
dffeas \registers~531 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~531 .is_wysiwyg = "true";
defparam \registers~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N24
cyclonev_lcell_comb \registers~2424 (
// Equation(s):
// \registers~2424_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~531_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~563_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~595_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~627_q ))) ) )

	.dataa(!\registers~627_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~595_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~563_q ),
	.datag(!\registers~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2424 .extended_lut = "on";
defparam \registers~2424 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2424 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N38
dffeas \registers~723 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~723 .is_wysiwyg = "true";
defparam \registers~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N14
dffeas \registers~691 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~691 .is_wysiwyg = "true";
defparam \registers~691 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \registers~755feeder (
// Equation(s):
// \registers~755feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~755feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~755feeder .extended_lut = "off";
defparam \registers~755feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~755feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N38
dffeas \registers~755 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~755 .is_wysiwyg = "true";
defparam \registers~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N44
dffeas \registers~659 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~659 .is_wysiwyg = "true";
defparam \registers~659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \registers~1355 (
// Equation(s):
// \registers~1355_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2424_combout  & (\read_reg1[2]~input_o  & (\registers~659_q ))) # (\registers~2424_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~691_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2424_combout  & (\read_reg1[2]~input_o  & (\registers~723_q ))) # (\registers~2424_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~755_q ))))) ) )

	.dataa(!\registers~2424_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~723_q ),
	.datad(!\registers~691_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~755_q ),
	.datag(!\registers~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1355 .extended_lut = "on";
defparam \registers~1355 .lut_mask = 64'h4657464646575757;
defparam \registers~1355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N51
cyclonev_lcell_comb \registers~1363 (
// Equation(s):
// \registers~1363_combout  = ( \read_reg1[3]~input_o  & ( \registers~1355_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1351_combout )) # (\read_reg1[4]~input_o  & ((\registers~1359_combout ))) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// \registers~1355_combout  & ( (\registers~1347_combout ) # (\read_reg1[4]~input_o ) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1355_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1351_combout )) # (\read_reg1[4]~input_o  & 
// ((\registers~1359_combout ))) ) ) ) # ( !\read_reg1[3]~input_o  & ( !\registers~1355_combout  & ( (!\read_reg1[4]~input_o  & \registers~1347_combout ) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1347_combout ),
	.datac(!\registers~1351_combout ),
	.datad(!\registers~1359_combout ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1355_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1363 .extended_lut = "off";
defparam \registers~1363 .lut_mask = 64'h22220A5F77770A5F;
defparam \registers~1363 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \write_data[20]~input (
	.i(write_data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[20]~input_o ));
// synopsys translate_off
defparam \write_data[20]~input .bus_hold = "false";
defparam \write_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \registers~436feeder (
// Equation(s):
// \registers~436feeder_combout  = \write_data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~436feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~436feeder .extended_lut = "off";
defparam \registers~436feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~436feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N10
dffeas \registers~436 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~436 .is_wysiwyg = "true";
defparam \registers~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \registers~500 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~500 .is_wysiwyg = "true";
defparam \registers~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N32
dffeas \registers~468 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~468 .is_wysiwyg = "true";
defparam \registers~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N2
dffeas \registers~340 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~340 .is_wysiwyg = "true";
defparam \registers~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N40
dffeas \registers~372 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~372 .is_wysiwyg = "true";
defparam \registers~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N53
dffeas \registers~308 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~308 .is_wysiwyg = "true";
defparam \registers~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N44
dffeas \registers~276 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~276 .is_wysiwyg = "true";
defparam \registers~276 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N42
cyclonev_lcell_comb \registers~2436 (
// Equation(s):
// \registers~2436_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~276_q )) # (\read_reg1[0]~input_o  & (((\registers~308_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~340_q )) # (\read_reg1[0]~input_o  & (((\registers~372_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~340_q ),
	.datad(!\registers~372_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~308_q ),
	.datag(!\registers~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2436 .extended_lut = "on";
defparam \registers~2436 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N53
dffeas \registers~404 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~404 .is_wysiwyg = "true";
defparam \registers~404 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \registers~1368 (
// Equation(s):
// \registers~1368_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2436_combout  & (((\registers~404_q  & \read_reg1[2]~input_o )))) # (\registers~2436_combout  & (((!\read_reg1[2]~input_o )) # (\registers~436_q )))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\registers~2436_combout  & (((\registers~468_q  & \read_reg1[2]~input_o )))) # (\registers~2436_combout  & (((!\read_reg1[2]~input_o )) # (\registers~500_q )))) ) )

	.dataa(!\registers~436_q ),
	.datab(!\registers~500_q ),
	.datac(!\registers~468_q ),
	.datad(!\registers~2436_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1368 .extended_lut = "on";
defparam \registers~1368 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N2
dffeas \registers~596 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~596 .is_wysiwyg = "true";
defparam \registers~596 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N22
dffeas \registers~628 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~628 .is_wysiwyg = "true";
defparam \registers~628 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N39
cyclonev_lcell_comb \registers~564feeder (
// Equation(s):
// \registers~564feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~564feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~564feeder .extended_lut = "off";
defparam \registers~564feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~564feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N41
dffeas \registers~564 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~564 .is_wysiwyg = "true";
defparam \registers~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N14
dffeas \registers~532 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~532 .is_wysiwyg = "true";
defparam \registers~532 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \registers~2440 (
// Equation(s):
// \registers~2440_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~532_q )) # (\read_reg1[0]~input_o  & (((\registers~564_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~596_q )) # (\read_reg1[0]~input_o  & (((\registers~628_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~596_q ),
	.datad(!\registers~628_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~564_q ),
	.datag(!\registers~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2440 .extended_lut = "on";
defparam \registers~2440 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N38
dffeas \registers~724 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~724 .is_wysiwyg = "true";
defparam \registers~724 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N30
cyclonev_lcell_comb \registers~756feeder (
// Equation(s):
// \registers~756feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~756feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~756feeder .extended_lut = "off";
defparam \registers~756feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~756feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N31
dffeas \registers~756 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~756 .is_wysiwyg = "true";
defparam \registers~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N26
dffeas \registers~692 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~692 .is_wysiwyg = "true";
defparam \registers~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N2
dffeas \registers~660 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~660 .is_wysiwyg = "true";
defparam \registers~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N0
cyclonev_lcell_comb \registers~1372 (
// Equation(s):
// \registers~1372_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2440_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2440_combout  & (\registers~660_q )) # (\registers~2440_combout  & (((\registers~692_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2440_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2440_combout  & (\registers~724_q )) # (\registers~2440_combout  & (((\registers~756_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2440_combout ),
	.datac(!\registers~724_q ),
	.datad(!\registers~756_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~692_q ),
	.datag(!\registers~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1372 .extended_lut = "on";
defparam \registers~1372 .lut_mask = 64'h2626263737372637;
defparam \registers~1372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N34
dffeas \registers~244 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~244 .is_wysiwyg = "true";
defparam \registers~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N20
dffeas \registers~212 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~212 .is_wysiwyg = "true";
defparam \registers~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N20
dffeas \registers~180 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~180 .is_wysiwyg = "true";
defparam \registers~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N56
dffeas \registers~84 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~84 .is_wysiwyg = "true";
defparam \registers~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N27
cyclonev_lcell_comb \registers~52feeder (
// Equation(s):
// \registers~52feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~52feeder .extended_lut = "off";
defparam \registers~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N29
dffeas \registers~52 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~52 .is_wysiwyg = "true";
defparam \registers~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N33
cyclonev_lcell_comb \registers~116feeder (
// Equation(s):
// \registers~116feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~116feeder .extended_lut = "off";
defparam \registers~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N35
dffeas \registers~116 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~116 .is_wysiwyg = "true";
defparam \registers~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N38
dffeas \registers~20 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~20 .is_wysiwyg = "true";
defparam \registers~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N36
cyclonev_lcell_comb \registers~2432 (
// Equation(s):
// \registers~2432_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~20_q ))) # (\read_reg1[0]~input_o  & ((((\registers~52_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~84_q ))) # (\read_reg1[0]~input_o  & ((((\registers~116_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~84_q ),
	.datad(!\registers~52_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~116_q ),
	.datag(!\registers~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2432 .extended_lut = "on";
defparam \registers~2432 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2432 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N32
dffeas \registers~148 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~148 .is_wysiwyg = "true";
defparam \registers~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \registers~1364 (
// Equation(s):
// \registers~1364_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2432_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2432_combout  & (\registers~148_q )) # (\registers~2432_combout  & ((\registers~180_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2432_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2432_combout  & ((\registers~212_q ))) # (\registers~2432_combout  & (\registers~244_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~244_q ),
	.datac(!\registers~212_q ),
	.datad(!\registers~180_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2432_combout ),
	.datag(!\registers~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1364 .extended_lut = "on";
defparam \registers~1364 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N50
dffeas \registers~852 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~852 .is_wysiwyg = "true";
defparam \registers~852 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N18
cyclonev_lcell_comb \registers~884feeder (
// Equation(s):
// \registers~884feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~884feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~884feeder .extended_lut = "off";
defparam \registers~884feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~884feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N20
dffeas \registers~884 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~884 .is_wysiwyg = "true";
defparam \registers~884 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N39
cyclonev_lcell_comb \registers~820feeder (
// Equation(s):
// \registers~820feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~820feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~820feeder .extended_lut = "off";
defparam \registers~820feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~820feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N41
dffeas \registers~820 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~820 .is_wysiwyg = "true";
defparam \registers~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N56
dffeas \registers~788 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~788 .is_wysiwyg = "true";
defparam \registers~788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \registers~2444 (
// Equation(s):
// \registers~2444_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~788_q )) # (\read_reg1[0]~input_o  & (((\registers~820_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~852_q )) # (\read_reg1[0]~input_o  & (((\registers~884_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~852_q ),
	.datad(!\registers~884_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~820_q ),
	.datag(!\registers~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2444 .extended_lut = "on";
defparam \registers~2444 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N2
dffeas \registers~980 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~980 .is_wysiwyg = "true";
defparam \registers~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N31
dffeas \registers~948 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~948 .is_wysiwyg = "true";
defparam \registers~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N4
dffeas \registers~1012 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1012 .is_wysiwyg = "true";
defparam \registers~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N38
dffeas \registers~916 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~916 .is_wysiwyg = "true";
defparam \registers~916 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \registers~1376 (
// Equation(s):
// \registers~1376_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2444_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2444_combout  & (\registers~916_q )) # (\registers~2444_combout  & (((\registers~948_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2444_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2444_combout  & (\registers~980_q )) # (\registers~2444_combout  & (((\registers~1012_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2444_combout ),
	.datac(!\registers~980_q ),
	.datad(!\registers~948_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1012_q ),
	.datag(!\registers~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1376 .extended_lut = "on";
defparam \registers~1376 .lut_mask = 64'h2637262626373737;
defparam \registers~1376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \registers~1380 (
// Equation(s):
// \registers~1380_combout  = ( \read_reg1[4]~input_o  & ( \registers~1376_combout  & ( (\read_reg1[3]~input_o ) # (\registers~1372_combout ) ) ) ) # ( !\read_reg1[4]~input_o  & ( \registers~1376_combout  & ( (!\read_reg1[3]~input_o  & 
// ((\registers~1364_combout ))) # (\read_reg1[3]~input_o  & (\registers~1368_combout )) ) ) ) # ( \read_reg1[4]~input_o  & ( !\registers~1376_combout  & ( (\registers~1372_combout  & !\read_reg1[3]~input_o ) ) ) ) # ( !\read_reg1[4]~input_o  & ( 
// !\registers~1376_combout  & ( (!\read_reg1[3]~input_o  & ((\registers~1364_combout ))) # (\read_reg1[3]~input_o  & (\registers~1368_combout )) ) ) )

	.dataa(!\registers~1368_combout ),
	.datab(!\registers~1372_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1364_combout ),
	.datae(!\read_reg1[4]~input_o ),
	.dataf(!\registers~1376_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1380 .extended_lut = "off";
defparam \registers~1380 .lut_mask = 64'h05F5303005F53F3F;
defparam \registers~1380 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \write_data[21]~input (
	.i(write_data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[21]~input_o ));
// synopsys translate_off
defparam \write_data[21]~input .bus_hold = "false";
defparam \write_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \registers~309feeder (
// Equation(s):
// \registers~309feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~309feeder .extended_lut = "off";
defparam \registers~309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~309feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \registers~309 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~309 .is_wysiwyg = "true";
defparam \registers~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \registers~341 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~341 .is_wysiwyg = "true";
defparam \registers~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N52
dffeas \registers~373 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~373 .is_wysiwyg = "true";
defparam \registers~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N50
dffeas \registers~277 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~277 .is_wysiwyg = "true";
defparam \registers~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \registers~2452 (
// Equation(s):
// \registers~2452_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~277_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~309_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~341_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\registers~373_q ) # (\read_reg1[2]~input_o ))))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~309_q ),
	.datac(!\registers~341_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~373_q ),
	.datag(!\registers~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2452 .extended_lut = "on";
defparam \registers~2452 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~2452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N8
dffeas \registers~437 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~437 .is_wysiwyg = "true";
defparam \registers~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \registers~469 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~469 .is_wysiwyg = "true";
defparam \registers~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N55
dffeas \registers~501 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~501 .is_wysiwyg = "true";
defparam \registers~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \registers~405 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~405 .is_wysiwyg = "true";
defparam \registers~405 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \registers~1385 (
// Equation(s):
// \registers~1385_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2452_combout  & (((\registers~405_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2452_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~437_q ))) ) ) # ( \read_reg1[1]~input_o  
// & ( (!\registers~2452_combout  & (((\registers~469_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2452_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~501_q ))))) ) )

	.dataa(!\registers~2452_combout ),
	.datab(!\registers~437_q ),
	.datac(!\registers~469_q ),
	.datad(!\registers~501_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1385 .extended_lut = "on";
defparam \registers~1385 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N29
dffeas \registers~117 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~117 .is_wysiwyg = "true";
defparam \registers~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \registers~85 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~85 .is_wysiwyg = "true";
defparam \registers~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \registers~53feeder (
// Equation(s):
// \registers~53feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~53feeder .extended_lut = "off";
defparam \registers~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N8
dffeas \registers~53 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~53 .is_wysiwyg = "true";
defparam \registers~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N38
dffeas \registers~21 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~21 .is_wysiwyg = "true";
defparam \registers~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \registers~2448 (
// Equation(s):
// \registers~2448_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~21_q )) # (\read_reg1[0]~input_o  & ((\registers~53_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~85_q ))) # (\read_reg1[0]~input_o  & (\registers~117_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~117_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~85_q ),
	.datad(!\registers~53_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2448 .extended_lut = "on";
defparam \registers~2448 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \registers~213 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~213 .is_wysiwyg = "true";
defparam \registers~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N41
dffeas \registers~181 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~181 .is_wysiwyg = "true";
defparam \registers~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N47
dffeas \registers~245 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~245 .is_wysiwyg = "true";
defparam \registers~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \registers~149 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~149 .is_wysiwyg = "true";
defparam \registers~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \registers~1381 (
// Equation(s):
// \registers~1381_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2448_combout  & (\read_reg1[2]~input_o  & (\registers~149_q ))) # (\registers~2448_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~181_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2448_combout  & (\read_reg1[2]~input_o  & (\registers~213_q ))) # (\registers~2448_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~245_q ))))) ) )

	.dataa(!\registers~2448_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~213_q ),
	.datad(!\registers~181_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~245_q ),
	.datag(!\registers~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1381 .extended_lut = "on";
defparam \registers~1381 .lut_mask = 64'h4657464646575757;
defparam \registers~1381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N27
cyclonev_lcell_comb \registers~565feeder (
// Equation(s):
// \registers~565feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~565feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~565feeder .extended_lut = "off";
defparam \registers~565feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~565feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N29
dffeas \registers~565 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~565 .is_wysiwyg = "true";
defparam \registers~565 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N51
cyclonev_lcell_comb \registers~629feeder (
// Equation(s):
// \registers~629feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~629feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~629feeder .extended_lut = "off";
defparam \registers~629feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~629feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N53
dffeas \registers~629 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~629 .is_wysiwyg = "true";
defparam \registers~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N2
dffeas \registers~597 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~597 .is_wysiwyg = "true";
defparam \registers~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N8
dffeas \registers~533 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~533 .is_wysiwyg = "true";
defparam \registers~533 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \registers~2456 (
// Equation(s):
// \registers~2456_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (((\registers~533_q  & !\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o )) # (\registers~565_q )))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (((\registers~597_q  & !\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o )) # (\registers~629_q )))) ) )

	.dataa(!\registers~565_q ),
	.datab(!\registers~629_q ),
	.datac(!\registers~597_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2456 .extended_lut = "on";
defparam \registers~2456 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2456 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \registers~725 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~725 .is_wysiwyg = "true";
defparam \registers~725 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \registers~693feeder (
// Equation(s):
// \registers~693feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~693feeder .extended_lut = "off";
defparam \registers~693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N19
dffeas \registers~693 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~693 .is_wysiwyg = "true";
defparam \registers~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \registers~757feeder (
// Equation(s):
// \registers~757feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~757feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~757feeder .extended_lut = "off";
defparam \registers~757feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~757feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N44
dffeas \registers~757 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~757 .is_wysiwyg = "true";
defparam \registers~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \registers~661 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~661 .is_wysiwyg = "true";
defparam \registers~661 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \registers~1389 (
// Equation(s):
// \registers~1389_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2456_combout  & (\read_reg1[2]~input_o  & (\registers~661_q ))) # (\registers~2456_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~693_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2456_combout  & (\read_reg1[2]~input_o  & (\registers~725_q ))) # (\registers~2456_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~757_q ))))) ) )

	.dataa(!\registers~2456_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~725_q ),
	.datad(!\registers~693_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~757_q ),
	.datag(!\registers~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1389 .extended_lut = "on";
defparam \registers~1389 .lut_mask = 64'h4657464646575757;
defparam \registers~1389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \registers~853 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~853 .is_wysiwyg = "true";
defparam \registers~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N55
dffeas \registers~885 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~885 .is_wysiwyg = "true";
defparam \registers~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \registers~821 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~821 .is_wysiwyg = "true";
defparam \registers~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \registers~789 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~789 .is_wysiwyg = "true";
defparam \registers~789 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \registers~2460 (
// Equation(s):
// \registers~2460_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~789_q ))) # (\read_reg1[0]~input_o  & ((((\registers~821_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~853_q ))) # (\read_reg1[0]~input_o  & ((((\registers~885_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~853_q ),
	.datad(!\registers~885_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~821_q ),
	.datag(!\registers~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2460 .extended_lut = "on";
defparam \registers~2460 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \registers~981 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~981 .is_wysiwyg = "true";
defparam \registers~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N7
dffeas \registers~949 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~949 .is_wysiwyg = "true";
defparam \registers~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N16
dffeas \registers~1013 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1013 .is_wysiwyg = "true";
defparam \registers~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \registers~917 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~917 .is_wysiwyg = "true";
defparam \registers~917 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \registers~1393 (
// Equation(s):
// \registers~1393_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2460_combout  & (\read_reg1[2]~input_o  & (\registers~917_q ))) # (\registers~2460_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~949_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2460_combout  & (\read_reg1[2]~input_o  & (\registers~981_q ))) # (\registers~2460_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~1013_q ))))) ) )

	.dataa(!\registers~2460_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~981_q ),
	.datad(!\registers~949_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1013_q ),
	.datag(!\registers~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1393 .extended_lut = "on";
defparam \registers~1393 .lut_mask = 64'h4657464646575757;
defparam \registers~1393 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \registers~1397 (
// Equation(s):
// \registers~1397_combout  = ( \registers~1393_combout  & ( \read_reg1[4]~input_o  & ( (\registers~1389_combout ) # (\read_reg1[3]~input_o ) ) ) ) # ( !\registers~1393_combout  & ( \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & 
// \registers~1389_combout ) ) ) ) # ( \registers~1393_combout  & ( !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & ((\registers~1381_combout ))) # (\read_reg1[3]~input_o  & (\registers~1385_combout )) ) ) ) # ( !\registers~1393_combout  & ( 
// !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & ((\registers~1381_combout ))) # (\read_reg1[3]~input_o  & (\registers~1385_combout )) ) ) )

	.dataa(!\registers~1385_combout ),
	.datab(!\registers~1381_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1389_combout ),
	.datae(!\registers~1393_combout ),
	.dataf(!\read_reg1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1397 .extended_lut = "off";
defparam \registers~1397 .lut_mask = 64'h3535353500F00FFF;
defparam \registers~1397 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \write_data[22]~input (
	.i(write_data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[22]~input_o ));
// synopsys translate_off
defparam \write_data[22]~input .bus_hold = "false";
defparam \write_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \registers~694feeder (
// Equation(s):
// \registers~694feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~694feeder .extended_lut = "off";
defparam \registers~694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N50
dffeas \registers~694 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~694 .is_wysiwyg = "true";
defparam \registers~694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \registers~758feeder (
// Equation(s):
// \registers~758feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~758feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~758feeder .extended_lut = "off";
defparam \registers~758feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~758feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N16
dffeas \registers~758 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~758 .is_wysiwyg = "true";
defparam \registers~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N56
dffeas \registers~726 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~726 .is_wysiwyg = "true";
defparam \registers~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N35
dffeas \registers~630 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~630 .is_wysiwyg = "true";
defparam \registers~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N38
dffeas \registers~598 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~598 .is_wysiwyg = "true";
defparam \registers~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N22
dffeas \registers~566 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~566 .is_wysiwyg = "true";
defparam \registers~566 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N14
dffeas \registers~534 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~534 .is_wysiwyg = "true";
defparam \registers~534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N12
cyclonev_lcell_comb \registers~2472 (
// Equation(s):
// \registers~2472_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~534_q  & (!\read_reg1[2]~input_o ))) # (\read_reg1[0]~input_o  & (((\registers~566_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~598_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~630_q ))) ) )

	.dataa(!\registers~630_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~598_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~566_q ),
	.datag(!\registers~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2472 .extended_lut = "on";
defparam \registers~2472 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2472 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N8
dffeas \registers~662 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~662 .is_wysiwyg = "true";
defparam \registers~662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \registers~1406 (
// Equation(s):
// \registers~1406_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2472_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2472_combout  & ((\registers~662_q ))) # (\registers~2472_combout  & (\registers~694_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2472_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2472_combout  & ((\registers~726_q ))) # (\registers~2472_combout  & (\registers~758_q ))))) ) )

	.dataa(!\registers~694_q ),
	.datab(!\registers~758_q ),
	.datac(!\registers~726_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2472_combout ),
	.datag(!\registers~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1406 .extended_lut = "on";
defparam \registers~1406 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1406 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N21
cyclonev_lcell_comb \registers~182feeder (
// Equation(s):
// \registers~182feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~182feeder .extended_lut = "off";
defparam \registers~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~182feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N22
dffeas \registers~182 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~182 .is_wysiwyg = "true";
defparam \registers~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N32
dffeas \registers~214 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~214 .is_wysiwyg = "true";
defparam \registers~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N17
dffeas \registers~246 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~246 .is_wysiwyg = "true";
defparam \registers~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N2
dffeas \registers~86 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~86 .is_wysiwyg = "true";
defparam \registers~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N24
cyclonev_lcell_comb \registers~118feeder (
// Equation(s):
// \registers~118feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~118feeder .extended_lut = "off";
defparam \registers~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N25
dffeas \registers~118 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~118 .is_wysiwyg = "true";
defparam \registers~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N27
cyclonev_lcell_comb \registers~54feeder (
// Equation(s):
// \registers~54feeder_combout  = \write_data[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~54feeder .extended_lut = "off";
defparam \registers~54feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N29
dffeas \registers~54 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~54 .is_wysiwyg = "true";
defparam \registers~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N38
dffeas \registers~22 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~22 .is_wysiwyg = "true";
defparam \registers~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \registers~2464 (
// Equation(s):
// \registers~2464_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~22_q ))) # (\read_reg1[0]~input_o  & ((((\registers~54_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~86_q ))) # (\read_reg1[0]~input_o  & ((((\registers~118_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~86_q ),
	.datad(!\registers~118_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~54_q ),
	.datag(!\registers~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2464 .extended_lut = "on";
defparam \registers~2464 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2464 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N44
dffeas \registers~150 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~150 .is_wysiwyg = "true";
defparam \registers~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \registers~1398 (
// Equation(s):
// \registers~1398_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2464_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2464_combout  & ((\registers~150_q ))) # (\registers~2464_combout  & (\registers~182_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2464_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2464_combout  & (\registers~214_q )) # (\registers~2464_combout  & ((\registers~246_q )))))) ) )

	.dataa(!\registers~182_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~214_q ),
	.datad(!\registers~246_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2464_combout ),
	.datag(!\registers~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1398 .extended_lut = "on";
defparam \registers~1398 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N35
dffeas \registers~950 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~950 .is_wysiwyg = "true";
defparam \registers~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N56
dffeas \registers~982 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~982 .is_wysiwyg = "true";
defparam \registers~982 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \registers~822feeder (
// Equation(s):
// \registers~822feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~822feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~822feeder .extended_lut = "off";
defparam \registers~822feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~822feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N44
dffeas \registers~822 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~822feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~822 .is_wysiwyg = "true";
defparam \registers~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N26
dffeas \registers~854 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~854 .is_wysiwyg = "true";
defparam \registers~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N20
dffeas \registers~886 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~886 .is_wysiwyg = "true";
defparam \registers~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \registers~790 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~790 .is_wysiwyg = "true";
defparam \registers~790 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \registers~2476 (
// Equation(s):
// \registers~2476_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~790_q )))) # (\read_reg1[0]~input_o  & (\registers~822_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~854_q )) # (\read_reg1[0]~input_o  & ((\registers~886_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~822_q ),
	.datac(!\registers~854_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~886_q ),
	.datag(!\registers~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2476 .extended_lut = "on";
defparam \registers~2476 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \registers~1014 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1014 .is_wysiwyg = "true";
defparam \registers~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N8
dffeas \registers~918 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~918 .is_wysiwyg = "true";
defparam \registers~918 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \registers~1410 (
// Equation(s):
// \registers~1410_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2476_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2476_combout  & (((\registers~918_q )))) # (\registers~2476_combout  & (\registers~950_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2476_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2476_combout  & (\registers~982_q )) # (\registers~2476_combout  & ((\registers~1014_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~950_q ),
	.datac(!\registers~982_q ),
	.datad(!\registers~2476_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1014_q ),
	.datag(!\registers~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1410 .extended_lut = "on";
defparam \registers~1410 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1410 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \registers~374feeder (
// Equation(s):
// \registers~374feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~374feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~374feeder .extended_lut = "off";
defparam \registers~374feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~374feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \registers~374 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~374 .is_wysiwyg = "true";
defparam \registers~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N20
dffeas \registers~342 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~342 .is_wysiwyg = "true";
defparam \registers~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N50
dffeas \registers~310 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~310 .is_wysiwyg = "true";
defparam \registers~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N14
dffeas \registers~278 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~278 .is_wysiwyg = "true";
defparam \registers~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \registers~2468 (
// Equation(s):
// \registers~2468_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[0]~input_o  & (\registers~278_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~310_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~342_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~374_q ))) ) )

	.dataa(!\registers~374_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~342_q ),
	.datad(!\registers~310_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2468 .extended_lut = "on";
defparam \registers~2468 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N50
dffeas \registers~470 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~470 .is_wysiwyg = "true";
defparam \registers~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N23
dffeas \registers~502 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~502 .is_wysiwyg = "true";
defparam \registers~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N46
dffeas \registers~438 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~438 .is_wysiwyg = "true";
defparam \registers~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N2
dffeas \registers~406 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~406 .is_wysiwyg = "true";
defparam \registers~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \registers~1402 (
// Equation(s):
// \registers~1402_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2468_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2468_combout  & (\registers~406_q )) # (\registers~2468_combout  & (((\registers~438_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2468_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2468_combout  & (\registers~470_q )) # (\registers~2468_combout  & (((\registers~502_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2468_combout ),
	.datac(!\registers~470_q ),
	.datad(!\registers~502_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~438_q ),
	.datag(!\registers~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1402 .extended_lut = "on";
defparam \registers~1402 .lut_mask = 64'h2626263737372637;
defparam \registers~1402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \registers~1414 (
// Equation(s):
// \registers~1414_combout  = ( \read_reg1[3]~input_o  & ( \registers~1402_combout  & ( (!\read_reg1[4]~input_o ) # (\registers~1410_combout ) ) ) ) # ( !\read_reg1[3]~input_o  & ( \registers~1402_combout  & ( (!\read_reg1[4]~input_o  & 
// ((\registers~1398_combout ))) # (\read_reg1[4]~input_o  & (\registers~1406_combout )) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1402_combout  & ( (\read_reg1[4]~input_o  & \registers~1410_combout ) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// !\registers~1402_combout  & ( (!\read_reg1[4]~input_o  & ((\registers~1398_combout ))) # (\read_reg1[4]~input_o  & (\registers~1406_combout )) ) ) )

	.dataa(!\registers~1406_combout ),
	.datab(!\read_reg1[4]~input_o ),
	.datac(!\registers~1398_combout ),
	.datad(!\registers~1410_combout ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1402_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1414 .extended_lut = "off";
defparam \registers~1414 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \registers~1414 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \write_data[23]~input (
	.i(write_data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[23]~input_o ));
// synopsys translate_off
defparam \write_data[23]~input .bus_hold = "false";
defparam \write_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N45
cyclonev_lcell_comb \registers~439feeder (
// Equation(s):
// \registers~439feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~439feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~439feeder .extended_lut = "off";
defparam \registers~439feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~439feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N46
dffeas \registers~439 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~439 .is_wysiwyg = "true";
defparam \registers~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \registers~471 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~471 .is_wysiwyg = "true";
defparam \registers~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \registers~503feeder (
// Equation(s):
// \registers~503feeder_combout  = \write_data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~503feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~503feeder .extended_lut = "off";
defparam \registers~503feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~503feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N19
dffeas \registers~503 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~503 .is_wysiwyg = "true";
defparam \registers~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \registers~343 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~343 .is_wysiwyg = "true";
defparam \registers~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N50
dffeas \registers~311 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~311 .is_wysiwyg = "true";
defparam \registers~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \registers~375feeder (
// Equation(s):
// \registers~375feeder_combout  = \write_data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~375feeder .extended_lut = "off";
defparam \registers~375feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~375feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N37
dffeas \registers~375 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~375 .is_wysiwyg = "true";
defparam \registers~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N56
dffeas \registers~279 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~279 .is_wysiwyg = "true";
defparam \registers~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \registers~2484 (
// Equation(s):
// \registers~2484_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~279_q )) # (\read_reg1[0]~input_o  & (((\registers~311_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~343_q )) # (\read_reg1[0]~input_o  & (((\registers~375_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~343_q ),
	.datad(!\registers~311_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~375_q ),
	.datag(!\registers~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2484 .extended_lut = "on";
defparam \registers~2484 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2484 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \registers~407 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~407 .is_wysiwyg = "true";
defparam \registers~407 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \registers~1419 (
// Equation(s):
// \registers~1419_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2484_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2484_combout  & ((\registers~407_q ))) # (\registers~2484_combout  & (\registers~439_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2484_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2484_combout  & (\registers~471_q )) # (\registers~2484_combout  & ((\registers~503_q )))))) ) )

	.dataa(!\registers~439_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~471_q ),
	.datad(!\registers~503_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2484_combout ),
	.datag(!\registers~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1419 .extended_lut = "on";
defparam \registers~1419 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1419 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N36
cyclonev_lcell_comb \registers~183feeder (
// Equation(s):
// \registers~183feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~183feeder .extended_lut = "off";
defparam \registers~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N38
dffeas \registers~183 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~183 .is_wysiwyg = "true";
defparam \registers~183 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \registers~119feeder (
// Equation(s):
// \registers~119feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~119feeder .extended_lut = "off";
defparam \registers~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N8
dffeas \registers~119 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~119 .is_wysiwyg = "true";
defparam \registers~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N8
dffeas \registers~87 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~87 .is_wysiwyg = "true";
defparam \registers~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N47
dffeas \registers~55 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~55 .is_wysiwyg = "true";
defparam \registers~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N14
dffeas \registers~23 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~23 .is_wysiwyg = "true";
defparam \registers~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N12
cyclonev_lcell_comb \registers~2480 (
// Equation(s):
// \registers~2480_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~23_q )) # (\read_reg1[0]~input_o  & ((\registers~55_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~87_q ))) # (\read_reg1[0]~input_o  & (\registers~119_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~119_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~87_q ),
	.datad(!\registers~55_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2480 .extended_lut = "on";
defparam \registers~2480 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2480 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N50
dffeas \registers~215 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~215 .is_wysiwyg = "true";
defparam \registers~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N14
dffeas \registers~247 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~247 .is_wysiwyg = "true";
defparam \registers~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N11
dffeas \registers~151 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~151 .is_wysiwyg = "true";
defparam \registers~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N9
cyclonev_lcell_comb \registers~1415 (
// Equation(s):
// \registers~1415_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2480_combout  & (((\registers~151_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2480_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~183_q ))) ) ) # ( \read_reg1[1]~input_o  
// & ( ((!\registers~2480_combout  & (\registers~215_q  & ((\read_reg1[2]~input_o )))) # (\registers~2480_combout  & (((!\read_reg1[2]~input_o ) # (\registers~247_q ))))) ) )

	.dataa(!\registers~183_q ),
	.datab(!\registers~2480_combout ),
	.datac(!\registers~215_q ),
	.datad(!\registers~247_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1415 .extended_lut = "on";
defparam \registers~1415 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1415 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N44
dffeas \registers~599 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~599 .is_wysiwyg = "true";
defparam \registers~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N44
dffeas \registers~631 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~631 .is_wysiwyg = "true";
defparam \registers~631 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N33
cyclonev_lcell_comb \registers~567feeder (
// Equation(s):
// \registers~567feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~567feeder .extended_lut = "off";
defparam \registers~567feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N35
dffeas \registers~567 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~567 .is_wysiwyg = "true";
defparam \registers~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N50
dffeas \registers~535 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~535 .is_wysiwyg = "true";
defparam \registers~535 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N48
cyclonev_lcell_comb \registers~2488 (
// Equation(s):
// \registers~2488_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~535_q )) # (\read_reg1[0]~input_o  & (((\registers~567_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~599_q )) # (\read_reg1[0]~input_o  & (((\registers~631_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~599_q ),
	.datad(!\registers~631_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~567_q ),
	.datag(!\registers~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2488 .extended_lut = "on";
defparam \registers~2488 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2488 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N44
dffeas \registers~727 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~727 .is_wysiwyg = "true";
defparam \registers~727 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N36
cyclonev_lcell_comb \registers~695feeder (
// Equation(s):
// \registers~695feeder_combout  = \write_data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~695feeder .extended_lut = "off";
defparam \registers~695feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N38
dffeas \registers~695 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~695 .is_wysiwyg = "true";
defparam \registers~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N32
dffeas \registers~759 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~759 .is_wysiwyg = "true";
defparam \registers~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N38
dffeas \registers~663 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~663 .is_wysiwyg = "true";
defparam \registers~663 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N36
cyclonev_lcell_comb \registers~1423 (
// Equation(s):
// \registers~1423_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2488_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2488_combout  & (\registers~663_q )) # (\registers~2488_combout  & (((\registers~695_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2488_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2488_combout  & (\registers~727_q )) # (\registers~2488_combout  & (((\registers~759_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2488_combout ),
	.datac(!\registers~727_q ),
	.datad(!\registers~695_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~759_q ),
	.datag(!\registers~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1423 .extended_lut = "on";
defparam \registers~1423 .lut_mask = 64'h2637262626373737;
defparam \registers~1423 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N56
dffeas \registers~951 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~951 .is_wysiwyg = "true";
defparam \registers~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N8
dffeas \registers~983 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~983 .is_wysiwyg = "true";
defparam \registers~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N26
dffeas \registers~855 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~855 .is_wysiwyg = "true";
defparam \registers~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \registers~887 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~887 .is_wysiwyg = "true";
defparam \registers~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \registers~823 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~823 .is_wysiwyg = "true";
defparam \registers~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N32
dffeas \registers~791 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~791 .is_wysiwyg = "true";
defparam \registers~791 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \registers~2492 (
// Equation(s):
// \registers~2492_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~791_q )) # (\read_reg1[0]~input_o  & (((\registers~823_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~855_q )) # (\read_reg1[0]~input_o  & (((\registers~887_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~855_q ),
	.datad(!\registers~887_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~823_q ),
	.datag(!\registers~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2492 .extended_lut = "on";
defparam \registers~2492 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2492 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \registers~1015feeder (
// Equation(s):
// \registers~1015feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1015feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1015feeder .extended_lut = "off";
defparam \registers~1015feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1015feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N32
dffeas \registers~1015 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1015feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1015 .is_wysiwyg = "true";
defparam \registers~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \registers~919 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~919 .is_wysiwyg = "true";
defparam \registers~919 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \registers~1427 (
// Equation(s):
// \registers~1427_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2492_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2492_combout  & (((\registers~919_q )))) # (\registers~2492_combout  & (\registers~951_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2492_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2492_combout  & (\registers~983_q )) # (\registers~2492_combout  & ((\registers~1015_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~951_q ),
	.datac(!\registers~983_q ),
	.datad(!\registers~2492_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1015_q ),
	.datag(!\registers~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1427 .extended_lut = "on";
defparam \registers~1427 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1427 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N57
cyclonev_lcell_comb \registers~1431 (
// Equation(s):
// \registers~1431_combout  = ( \registers~1423_combout  & ( \registers~1427_combout  & ( ((!\read_reg1[3]~input_o  & ((\registers~1415_combout ))) # (\read_reg1[3]~input_o  & (\registers~1419_combout ))) # (\read_reg1[4]~input_o ) ) ) ) # ( 
// !\registers~1423_combout  & ( \registers~1427_combout  & ( (!\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1415_combout ))) # (\read_reg1[3]~input_o  & (\registers~1419_combout )))) # (\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o 
// )))) ) ) ) # ( \registers~1423_combout  & ( !\registers~1427_combout  & ( (!\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1415_combout ))) # (\read_reg1[3]~input_o  & (\registers~1419_combout )))) # (\read_reg1[4]~input_o  & 
// (((!\read_reg1[3]~input_o )))) ) ) ) # ( !\registers~1423_combout  & ( !\registers~1427_combout  & ( (!\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1415_combout ))) # (\read_reg1[3]~input_o  & (\registers~1419_combout )))) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1419_combout ),
	.datac(!\registers~1415_combout ),
	.datad(!\read_reg1[3]~input_o ),
	.datae(!\registers~1423_combout ),
	.dataf(!\registers~1427_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1431 .extended_lut = "off";
defparam \registers~1431 .lut_mask = 64'h0A225F220A775F77;
defparam \registers~1431 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \write_data[24]~input (
	.i(write_data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[24]~input_o ));
// synopsys translate_off
defparam \write_data[24]~input .bus_hold = "false";
defparam \write_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y2_N59
dffeas \registers~888 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~888 .is_wysiwyg = "true";
defparam \registers~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N44
dffeas \registers~856 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~856 .is_wysiwyg = "true";
defparam \registers~856 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \registers~824feeder (
// Equation(s):
// \registers~824feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~824feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~824feeder .extended_lut = "off";
defparam \registers~824feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~824feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N20
dffeas \registers~824 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~824 .is_wysiwyg = "true";
defparam \registers~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N26
dffeas \registers~792 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~792 .is_wysiwyg = "true";
defparam \registers~792 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \registers~2508 (
// Equation(s):
// \registers~2508_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~792_q )) # (\read_reg1[0]~input_o  & ((\registers~824_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~856_q ))) # (\read_reg1[0]~input_o  & (\registers~888_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~888_q ),
	.datac(!\registers~856_q ),
	.datad(!\registers~824_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2508 .extended_lut = "on";
defparam \registers~2508 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \registers~952feeder (
// Equation(s):
// \registers~952feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~952feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~952feeder .extended_lut = "off";
defparam \registers~952feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~952feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N26
dffeas \registers~952 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~952 .is_wysiwyg = "true";
defparam \registers~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N50
dffeas \registers~984 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~984 .is_wysiwyg = "true";
defparam \registers~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N8
dffeas \registers~1016 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1016 .is_wysiwyg = "true";
defparam \registers~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N38
dffeas \registers~920 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~920 .is_wysiwyg = "true";
defparam \registers~920 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \registers~1444 (
// Equation(s):
// \registers~1444_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2508_combout  & (((\registers~920_q  & (\read_reg1[2]~input_o ))))) # (\registers~2508_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~952_q ))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2508_combout  & (((\registers~984_q  & (\read_reg1[2]~input_o ))))) # (\registers~2508_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~1016_q ))))) ) )

	.dataa(!\registers~2508_combout ),
	.datab(!\registers~952_q ),
	.datac(!\registers~984_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1016_q ),
	.datag(!\registers~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1444 .extended_lut = "on";
defparam \registers~1444 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N31
dffeas \registers~632 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~632 .is_wysiwyg = "true";
defparam \registers~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N38
dffeas \registers~600 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~600 .is_wysiwyg = "true";
defparam \registers~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N50
dffeas \registers~568 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~568 .is_wysiwyg = "true";
defparam \registers~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N14
dffeas \registers~536 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~536 .is_wysiwyg = "true";
defparam \registers~536 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \registers~2504 (
// Equation(s):
// \registers~2504_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~536_q )) # (\read_reg1[0]~input_o  & ((\registers~568_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~600_q )))) # (\read_reg1[0]~input_o  & (\registers~632_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~632_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~600_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~568_q ),
	.datag(!\registers~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2504 .extended_lut = "on";
defparam \registers~2504 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2504 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N2
dffeas \registers~728 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~728 .is_wysiwyg = "true";
defparam \registers~728 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N33
cyclonev_lcell_comb \registers~760feeder (
// Equation(s):
// \registers~760feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~760feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~760feeder .extended_lut = "off";
defparam \registers~760feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~760feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N34
dffeas \registers~760 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~760 .is_wysiwyg = "true";
defparam \registers~760 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \registers~696feeder (
// Equation(s):
// \registers~696feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~696feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~696feeder .extended_lut = "off";
defparam \registers~696feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~696feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N26
dffeas \registers~696 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~696 .is_wysiwyg = "true";
defparam \registers~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N14
dffeas \registers~664 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~664 .is_wysiwyg = "true";
defparam \registers~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \registers~1440 (
// Equation(s):
// \registers~1440_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2504_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2504_combout  & (\registers~664_q )) # (\registers~2504_combout  & (((\registers~696_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2504_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2504_combout  & (\registers~728_q )) # (\registers~2504_combout  & (((\registers~760_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2504_combout ),
	.datac(!\registers~728_q ),
	.datad(!\registers~760_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~696_q ),
	.datag(!\registers~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1440 .extended_lut = "on";
defparam \registers~1440 .lut_mask = 64'h2626263737372637;
defparam \registers~1440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \registers~344 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~344 .is_wysiwyg = "true";
defparam \registers~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N28
dffeas \registers~312 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~312 .is_wysiwyg = "true";
defparam \registers~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \registers~376feeder (
// Equation(s):
// \registers~376feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~376feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~376feeder .extended_lut = "off";
defparam \registers~376feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~376feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N47
dffeas \registers~376 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~376 .is_wysiwyg = "true";
defparam \registers~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \registers~280 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~280 .is_wysiwyg = "true";
defparam \registers~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \registers~2500 (
// Equation(s):
// \registers~2500_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~280_q ))) # (\read_reg1[0]~input_o  & ((((\registers~312_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~344_q ))) # (\read_reg1[0]~input_o  & ((((\registers~376_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~344_q ),
	.datad(!\registers~312_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~376_q ),
	.datag(!\registers~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2500 .extended_lut = "on";
defparam \registers~2500 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2500 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N56
dffeas \registers~472 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~472 .is_wysiwyg = "true";
defparam \registers~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N19
dffeas \registers~504 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~504 .is_wysiwyg = "true";
defparam \registers~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \registers~440feeder (
// Equation(s):
// \registers~440feeder_combout  = \write_data[24]~input_o 

	.dataa(gnd),
	.datab(!\write_data[24]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~440feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~440feeder .extended_lut = "off";
defparam \registers~440feeder .lut_mask = 64'h3333333333333333;
defparam \registers~440feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N44
dffeas \registers~440 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~440 .is_wysiwyg = "true";
defparam \registers~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N38
dffeas \registers~408 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~408 .is_wysiwyg = "true";
defparam \registers~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \registers~1436 (
// Equation(s):
// \registers~1436_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2500_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2500_combout  & (\registers~408_q )) # (\registers~2500_combout  & (((\registers~440_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2500_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2500_combout  & (\registers~472_q )) # (\registers~2500_combout  & (((\registers~504_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2500_combout ),
	.datac(!\registers~472_q ),
	.datad(!\registers~504_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~440_q ),
	.datag(!\registers~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1436 .extended_lut = "on";
defparam \registers~1436 .lut_mask = 64'h2626263737372637;
defparam \registers~1436 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N21
cyclonev_lcell_comb \registers~56feeder (
// Equation(s):
// \registers~56feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~56feeder .extended_lut = "off";
defparam \registers~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N22
dffeas \registers~56 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~56 .is_wysiwyg = "true";
defparam \registers~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N8
dffeas \registers~88 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~88 .is_wysiwyg = "true";
defparam \registers~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N50
dffeas \registers~120 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~120 .is_wysiwyg = "true";
defparam \registers~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N14
dffeas \registers~24 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~24 .is_wysiwyg = "true";
defparam \registers~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \registers~2496 (
// Equation(s):
// \registers~2496_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~24_q )))) # (\read_reg1[0]~input_o  & (\registers~56_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~88_q )) # (\read_reg1[0]~input_o  & ((\registers~120_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~56_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~88_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~120_q ),
	.datag(!\registers~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2496 .extended_lut = "on";
defparam \registers~2496 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2496 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N9
cyclonev_lcell_comb \registers~184feeder (
// Equation(s):
// \registers~184feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~184feeder .extended_lut = "off";
defparam \registers~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~184feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N10
dffeas \registers~184 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~184 .is_wysiwyg = "true";
defparam \registers~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \registers~216 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~216 .is_wysiwyg = "true";
defparam \registers~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N37
dffeas \registers~248 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~248 .is_wysiwyg = "true";
defparam \registers~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \registers~152 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~152 .is_wysiwyg = "true";
defparam \registers~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \registers~1432 (
// Equation(s):
// \registers~1432_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2496_combout  & (((\registers~152_q  & (\read_reg1[2]~input_o ))))) # (\registers~2496_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~184_q ))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2496_combout  & (((\registers~216_q  & (\read_reg1[2]~input_o ))))) # (\registers~2496_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~248_q ))))) ) )

	.dataa(!\registers~2496_combout ),
	.datab(!\registers~184_q ),
	.datac(!\registers~216_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~248_q ),
	.datag(!\registers~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1432 .extended_lut = "on";
defparam \registers~1432 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1432 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N33
cyclonev_lcell_comb \registers~1448 (
// Equation(s):
// \registers~1448_combout  = ( \registers~1432_combout  & ( \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & ((\registers~1436_combout ))) # (\read_reg1[4]~input_o  & (\registers~1444_combout )) ) ) ) # ( !\registers~1432_combout  & ( 
// \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & ((\registers~1436_combout ))) # (\read_reg1[4]~input_o  & (\registers~1444_combout )) ) ) ) # ( \registers~1432_combout  & ( !\read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o ) # 
// (\registers~1440_combout ) ) ) ) # ( !\registers~1432_combout  & ( !\read_reg1[3]~input_o  & ( (\registers~1440_combout  & \read_reg1[4]~input_o ) ) ) )

	.dataa(!\registers~1444_combout ),
	.datab(!\registers~1440_combout ),
	.datac(!\registers~1436_combout ),
	.datad(!\read_reg1[4]~input_o ),
	.datae(!\registers~1432_combout ),
	.dataf(!\read_reg1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1448 .extended_lut = "off";
defparam \registers~1448 .lut_mask = 64'h0033FF330F550F55;
defparam \registers~1448 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \write_data[25]~input (
	.i(write_data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[25]~input_o ));
// synopsys translate_off
defparam \write_data[25]~input .bus_hold = "false";
defparam \write_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \registers~377feeder (
// Equation(s):
// \registers~377feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~377feeder .extended_lut = "off";
defparam \registers~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N22
dffeas \registers~377 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~377 .is_wysiwyg = "true";
defparam \registers~377 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \registers~313feeder (
// Equation(s):
// \registers~313feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~313feeder .extended_lut = "off";
defparam \registers~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N49
dffeas \registers~313 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~313 .is_wysiwyg = "true";
defparam \registers~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \registers~345 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~345 .is_wysiwyg = "true";
defparam \registers~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \registers~281 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~281 .is_wysiwyg = "true";
defparam \registers~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \registers~2516 (
// Equation(s):
// \registers~2516_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~281_q ))) # (\read_reg1[0]~input_o  & (\registers~313_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~345_q ))) # (\read_reg1[0]~input_o  & (\registers~377_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~377_q ),
	.datab(!\registers~313_q ),
	.datac(!\registers~345_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2516 .extended_lut = "on";
defparam \registers~2516 .lut_mask = 64'h0F000F0033FF55FF;
defparam \registers~2516 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N2
dffeas \registers~505 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~505 .is_wysiwyg = "true";
defparam \registers~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N14
dffeas \registers~473 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~473 .is_wysiwyg = "true";
defparam \registers~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N29
dffeas \registers~441 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~441 .is_wysiwyg = "true";
defparam \registers~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N32
dffeas \registers~409 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~409 .is_wysiwyg = "true";
defparam \registers~409 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N30
cyclonev_lcell_comb \registers~1453 (
// Equation(s):
// \registers~1453_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2516_combout  & (((\registers~409_q  & (\read_reg1[2]~input_o ))))) # (\registers~2516_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~441_q ))))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2516_combout  & (((\registers~473_q  & (\read_reg1[2]~input_o ))))) # (\registers~2516_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~505_q ))) ) )

	.dataa(!\registers~2516_combout ),
	.datab(!\registers~505_q ),
	.datac(!\registers~473_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~441_q ),
	.datag(!\registers~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1453 .extended_lut = "on";
defparam \registers~1453 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1453 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N32
dffeas \registers~825 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~825 .is_wysiwyg = "true";
defparam \registers~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \registers~857 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~857 .is_wysiwyg = "true";
defparam \registers~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \registers~889 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~889 .is_wysiwyg = "true";
defparam \registers~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \registers~793 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~793 .is_wysiwyg = "true";
defparam \registers~793 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \registers~2524 (
// Equation(s):
// \registers~2524_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~793_q )))) # (\read_reg1[0]~input_o  & (\registers~825_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~857_q )) # (\read_reg1[0]~input_o  & ((\registers~889_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~825_q ),
	.datac(!\registers~857_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~889_q ),
	.datag(!\registers~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2524 .extended_lut = "on";
defparam \registers~2524 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \registers~985 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~985 .is_wysiwyg = "true";
defparam \registers~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N29
dffeas \registers~1017 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1017 .is_wysiwyg = "true";
defparam \registers~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N23
dffeas \registers~953 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~953 .is_wysiwyg = "true";
defparam \registers~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \registers~921 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~921 .is_wysiwyg = "true";
defparam \registers~921 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \registers~1461 (
// Equation(s):
// \registers~1461_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2524_combout  & (\read_reg1[2]~input_o  & (\registers~921_q ))) # (\registers~2524_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~953_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2524_combout  & (\read_reg1[2]~input_o  & (\registers~985_q ))) # (\registers~2524_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~1017_q ))))) ) )

	.dataa(!\registers~2524_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~985_q ),
	.datad(!\registers~1017_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~953_q ),
	.datag(!\registers~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1461 .extended_lut = "on";
defparam \registers~1461 .lut_mask = 64'h4646465757574657;
defparam \registers~1461 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N12
cyclonev_lcell_comb \registers~633feeder (
// Equation(s):
// \registers~633feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~633feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~633feeder .extended_lut = "off";
defparam \registers~633feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~633feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N14
dffeas \registers~633 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~633 .is_wysiwyg = "true";
defparam \registers~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N8
dffeas \registers~601 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~601 .is_wysiwyg = "true";
defparam \registers~601 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N6
cyclonev_lcell_comb \registers~569feeder (
// Equation(s):
// \registers~569feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~569feeder .extended_lut = "off";
defparam \registers~569feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N7
dffeas \registers~569 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~569 .is_wysiwyg = "true";
defparam \registers~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N50
dffeas \registers~537 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~537 .is_wysiwyg = "true";
defparam \registers~537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \registers~2520 (
// Equation(s):
// \registers~2520_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~537_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\registers~569_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~601_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~633_q ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~633_q ),
	.datac(!\registers~601_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~569_q ),
	.datag(!\registers~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2520 .extended_lut = "on";
defparam \registers~2520 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N57
cyclonev_lcell_comb \registers~697feeder (
// Equation(s):
// \registers~697feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~697feeder .extended_lut = "off";
defparam \registers~697feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~697feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N58
dffeas \registers~697 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~697 .is_wysiwyg = "true";
defparam \registers~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N17
dffeas \registers~729 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~729 .is_wysiwyg = "true";
defparam \registers~729 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N21
cyclonev_lcell_comb \registers~761feeder (
// Equation(s):
// \registers~761feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~761feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~761feeder .extended_lut = "off";
defparam \registers~761feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~761feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N22
dffeas \registers~761 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~761 .is_wysiwyg = "true";
defparam \registers~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N8
dffeas \registers~665 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~665 .is_wysiwyg = "true";
defparam \registers~665 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N6
cyclonev_lcell_comb \registers~1457 (
// Equation(s):
// \registers~1457_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2520_combout  & (((\registers~665_q  & (\read_reg1[2]~input_o ))))) # (\registers~2520_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~697_q ))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2520_combout  & (((\registers~729_q  & (\read_reg1[2]~input_o ))))) # (\registers~2520_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~761_q ))))) ) )

	.dataa(!\registers~2520_combout ),
	.datab(!\registers~697_q ),
	.datac(!\registers~729_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~761_q ),
	.datag(!\registers~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1457 .extended_lut = "on";
defparam \registers~1457 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N45
cyclonev_lcell_comb \registers~185feeder (
// Equation(s):
// \registers~185feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~185feeder .extended_lut = "off";
defparam \registers~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N46
dffeas \registers~185 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~185 .is_wysiwyg = "true";
defparam \registers~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N38
dffeas \registers~217 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~217 .is_wysiwyg = "true";
defparam \registers~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \registers~249 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~249 .is_wysiwyg = "true";
defparam \registers~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N8
dffeas \registers~89 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~89 .is_wysiwyg = "true";
defparam \registers~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \registers~57feeder (
// Equation(s):
// \registers~57feeder_combout  = \write_data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~57feeder .extended_lut = "off";
defparam \registers~57feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N49
dffeas \registers~57 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~57 .is_wysiwyg = "true";
defparam \registers~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \registers~121feeder (
// Equation(s):
// \registers~121feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~121feeder .extended_lut = "off";
defparam \registers~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N53
dffeas \registers~121 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~121 .is_wysiwyg = "true";
defparam \registers~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N44
dffeas \registers~25 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~25 .is_wysiwyg = "true";
defparam \registers~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \registers~2512 (
// Equation(s):
// \registers~2512_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~25_q ))) # (\read_reg1[0]~input_o  & ((((\registers~57_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~89_q ))) # (\read_reg1[0]~input_o  & ((((\registers~121_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~89_q ),
	.datad(!\registers~57_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~121_q ),
	.datag(!\registers~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2512 .extended_lut = "on";
defparam \registers~2512 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2512 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N5
dffeas \registers~153 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~153 .is_wysiwyg = "true";
defparam \registers~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \registers~1449 (
// Equation(s):
// \registers~1449_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2512_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2512_combout  & ((\registers~153_q ))) # (\registers~2512_combout  & (\registers~185_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2512_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2512_combout  & (\registers~217_q )) # (\registers~2512_combout  & ((\registers~249_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~185_q ),
	.datac(!\registers~217_q ),
	.datad(!\registers~249_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2512_combout ),
	.datag(!\registers~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1449_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1449 .extended_lut = "on";
defparam \registers~1449 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1449 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N3
cyclonev_lcell_comb \registers~1465 (
// Equation(s):
// \registers~1465_combout  = ( \registers~1457_combout  & ( \registers~1449_combout  & ( (!\read_reg1[3]~input_o ) # ((!\read_reg1[4]~input_o  & (\registers~1453_combout )) # (\read_reg1[4]~input_o  & ((\registers~1461_combout )))) ) ) ) # ( 
// !\registers~1457_combout  & ( \registers~1449_combout  & ( (!\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o )) # (\registers~1453_combout ))) # (\read_reg1[4]~input_o  & (((\read_reg1[3]~input_o  & \registers~1461_combout )))) ) ) ) # ( 
// \registers~1457_combout  & ( !\registers~1449_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1453_combout  & (\read_reg1[3]~input_o ))) # (\read_reg1[4]~input_o  & (((!\read_reg1[3]~input_o ) # (\registers~1461_combout )))) ) ) ) # ( 
// !\registers~1457_combout  & ( !\registers~1449_combout  & ( (\read_reg1[3]~input_o  & ((!\read_reg1[4]~input_o  & (\registers~1453_combout )) # (\read_reg1[4]~input_o  & ((\registers~1461_combout ))))) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1453_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\registers~1461_combout ),
	.datae(!\registers~1457_combout ),
	.dataf(!\registers~1449_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1465 .extended_lut = "off";
defparam \registers~1465 .lut_mask = 64'h02075257A2A7F2F7;
defparam \registers~1465 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \write_data[26]~input (
	.i(write_data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[26]~input_o ));
// synopsys translate_off
defparam \write_data[26]~input .bus_hold = "false";
defparam \write_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \registers~1018feeder (
// Equation(s):
// \registers~1018feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1018feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1018feeder .extended_lut = "off";
defparam \registers~1018feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1018feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N13
dffeas \registers~1018 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1018feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1018 .is_wysiwyg = "true";
defparam \registers~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N32
dffeas \registers~986 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~986 .is_wysiwyg = "true";
defparam \registers~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N29
dffeas \registers~954 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~954 .is_wysiwyg = "true";
defparam \registers~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \registers~858 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~858 .is_wysiwyg = "true";
defparam \registers~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N37
dffeas \registers~890 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~890 .is_wysiwyg = "true";
defparam \registers~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \registers~826 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~826 .is_wysiwyg = "true";
defparam \registers~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N20
dffeas \registers~794 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~794 .is_wysiwyg = "true";
defparam \registers~794 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \registers~2540 (
// Equation(s):
// \registers~2540_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~794_q ))) # (\read_reg1[0]~input_o  & ((((\registers~826_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~858_q ))) # (\read_reg1[0]~input_o  & ((((\registers~890_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~858_q ),
	.datad(!\registers~890_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~826_q ),
	.datag(!\registers~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2540 .extended_lut = "on";
defparam \registers~2540 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N8
dffeas \registers~922 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~922 .is_wysiwyg = "true";
defparam \registers~922 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \registers~1478 (
// Equation(s):
// \registers~1478_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2540_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2540_combout  & (\registers~922_q )) # (\registers~2540_combout  & ((\registers~954_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2540_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2540_combout  & ((\registers~986_q ))) # (\registers~2540_combout  & (\registers~1018_q ))))) ) )

	.dataa(!\registers~1018_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~986_q ),
	.datad(!\registers~954_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2540_combout ),
	.datag(!\registers~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1478 .extended_lut = "on";
defparam \registers~1478 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N49
dffeas \registers~698 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~698 .is_wysiwyg = "true";
defparam \registers~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N38
dffeas \registers~730 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~730 .is_wysiwyg = "true";
defparam \registers~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N10
dffeas \registers~634 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~634 .is_wysiwyg = "true";
defparam \registers~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N44
dffeas \registers~602 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~602 .is_wysiwyg = "true";
defparam \registers~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N26
dffeas \registers~570 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~570 .is_wysiwyg = "true";
defparam \registers~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N20
dffeas \registers~538 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~538 .is_wysiwyg = "true";
defparam \registers~538 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \registers~2536 (
// Equation(s):
// \registers~2536_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~538_q )) # (\read_reg1[0]~input_o  & ((\registers~570_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~602_q )))) # (\read_reg1[0]~input_o  & (\registers~634_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~634_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~602_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~570_q ),
	.datag(!\registers~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2536 .extended_lut = "on";
defparam \registers~2536 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N18
cyclonev_lcell_comb \registers~762feeder (
// Equation(s):
// \registers~762feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~762feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~762feeder .extended_lut = "off";
defparam \registers~762feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~762feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N19
dffeas \registers~762 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~762 .is_wysiwyg = "true";
defparam \registers~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \registers~666 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~666 .is_wysiwyg = "true";
defparam \registers~666 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \registers~1474 (
// Equation(s):
// \registers~1474_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2536_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2536_combout  & (((\registers~666_q )))) # (\registers~2536_combout  & (\registers~698_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2536_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2536_combout  & (\registers~730_q )) # (\registers~2536_combout  & ((\registers~762_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~698_q ),
	.datac(!\registers~730_q ),
	.datad(!\registers~2536_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~762_q ),
	.datag(!\registers~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1474 .extended_lut = "on";
defparam \registers~1474 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1474 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N29
dffeas \registers~122 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~122 .is_wysiwyg = "true";
defparam \registers~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N44
dffeas \registers~90 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~90 .is_wysiwyg = "true";
defparam \registers~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N43
dffeas \registers~58 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~58 .is_wysiwyg = "true";
defparam \registers~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N20
dffeas \registers~26 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~26 .is_wysiwyg = "true";
defparam \registers~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N18
cyclonev_lcell_comb \registers~2528 (
// Equation(s):
// \registers~2528_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~26_q )) # (\read_reg1[0]~input_o  & ((\registers~58_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~90_q ))) # (\read_reg1[0]~input_o  & (\registers~122_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~122_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~90_q ),
	.datad(!\registers~58_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2528 .extended_lut = "on";
defparam \registers~2528 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N2
dffeas \registers~218 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~218 .is_wysiwyg = "true";
defparam \registers~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \registers~250feeder (
// Equation(s):
// \registers~250feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~250feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~250feeder .extended_lut = "off";
defparam \registers~250feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~250feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N4
dffeas \registers~250 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~250 .is_wysiwyg = "true";
defparam \registers~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N57
cyclonev_lcell_comb \registers~186feeder (
// Equation(s):
// \registers~186feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~186feeder .extended_lut = "off";
defparam \registers~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N58
dffeas \registers~186 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~186 .is_wysiwyg = "true";
defparam \registers~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \registers~154 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~154 .is_wysiwyg = "true";
defparam \registers~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \registers~1466 (
// Equation(s):
// \registers~1466_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2528_combout  & (\read_reg1[2]~input_o  & (\registers~154_q ))) # (\registers~2528_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~186_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2528_combout  & (\read_reg1[2]~input_o  & (\registers~218_q ))) # (\registers~2528_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~250_q ))))) ) )

	.dataa(!\registers~2528_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~218_q ),
	.datad(!\registers~250_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~186_q ),
	.datag(!\registers~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1466 .extended_lut = "on";
defparam \registers~1466 .lut_mask = 64'h4646465757574657;
defparam \registers~1466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \registers~378 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~378 .is_wysiwyg = "true";
defparam \registers~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \registers~346 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~346 .is_wysiwyg = "true";
defparam \registers~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N53
dffeas \registers~314 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~314 .is_wysiwyg = "true";
defparam \registers~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N20
dffeas \registers~282 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~282 .is_wysiwyg = "true";
defparam \registers~282 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \registers~2532 (
// Equation(s):
// \registers~2532_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~282_q )) # (\read_reg1[0]~input_o  & ((\registers~314_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~346_q )))) # (\read_reg1[0]~input_o  & (\registers~378_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~378_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~346_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~314_q ),
	.datag(!\registers~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2532 .extended_lut = "on";
defparam \registers~2532 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N43
dffeas \registers~442 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~442 .is_wysiwyg = "true";
defparam \registers~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N56
dffeas \registers~474 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~474 .is_wysiwyg = "true";
defparam \registers~474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \registers~506feeder (
// Equation(s):
// \registers~506feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~506feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~506feeder .extended_lut = "off";
defparam \registers~506feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~506feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \registers~506 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~506 .is_wysiwyg = "true";
defparam \registers~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N44
dffeas \registers~410 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~410 .is_wysiwyg = "true";
defparam \registers~410 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \registers~1470 (
// Equation(s):
// \registers~1470_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2532_combout  & (((\registers~410_q  & (\read_reg1[2]~input_o ))))) # (\registers~2532_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~442_q ))) ) ) # ( \read_reg1[1]~input_o  & 
// ( (!\registers~2532_combout  & (((\registers~474_q  & (\read_reg1[2]~input_o ))))) # (\registers~2532_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~506_q ))))) ) )

	.dataa(!\registers~2532_combout ),
	.datab(!\registers~442_q ),
	.datac(!\registers~474_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~506_q ),
	.datag(!\registers~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1470 .extended_lut = "on";
defparam \registers~1470 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1470 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N27
cyclonev_lcell_comb \registers~1482 (
// Equation(s):
// \registers~1482_combout  = ( \read_reg1[3]~input_o  & ( \registers~1470_combout  & ( (!\read_reg1[4]~input_o ) # (\registers~1478_combout ) ) ) ) # ( !\read_reg1[3]~input_o  & ( \registers~1470_combout  & ( (!\read_reg1[4]~input_o  & 
// ((\registers~1466_combout ))) # (\read_reg1[4]~input_o  & (\registers~1474_combout )) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1470_combout  & ( (\read_reg1[4]~input_o  & \registers~1478_combout ) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// !\registers~1470_combout  & ( (!\read_reg1[4]~input_o  & ((\registers~1466_combout ))) # (\read_reg1[4]~input_o  & (\registers~1474_combout )) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1478_combout ),
	.datac(!\registers~1474_combout ),
	.datad(!\registers~1466_combout ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1470_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1482 .extended_lut = "off";
defparam \registers~1482 .lut_mask = 64'h05AF111105AFBBBB;
defparam \registers~1482 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \write_data[27]~input (
	.i(write_data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[27]~input_o ));
// synopsys translate_off
defparam \write_data[27]~input .bus_hold = "false";
defparam \write_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N27
cyclonev_lcell_comb \registers~699feeder (
// Equation(s):
// \registers~699feeder_combout  = \write_data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~699feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~699feeder .extended_lut = "off";
defparam \registers~699feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~699feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N28
dffeas \registers~699 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~699 .is_wysiwyg = "true";
defparam \registers~699 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N33
cyclonev_lcell_comb \registers~763feeder (
// Equation(s):
// \registers~763feeder_combout  = \write_data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~763feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~763feeder .extended_lut = "off";
defparam \registers~763feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~763feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N35
dffeas \registers~763 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~763 .is_wysiwyg = "true";
defparam \registers~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N50
dffeas \registers~731 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~731 .is_wysiwyg = "true";
defparam \registers~731 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N24
cyclonev_lcell_comb \registers~571feeder (
// Equation(s):
// \registers~571feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~571feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~571feeder .extended_lut = "off";
defparam \registers~571feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~571feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N26
dffeas \registers~571 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~571 .is_wysiwyg = "true";
defparam \registers~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N14
dffeas \registers~603 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~603 .is_wysiwyg = "true";
defparam \registers~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N46
dffeas \registers~635 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~635 .is_wysiwyg = "true";
defparam \registers~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N20
dffeas \registers~539 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~539 .is_wysiwyg = "true";
defparam \registers~539 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \registers~2552 (
// Equation(s):
// \registers~2552_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~539_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~571_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~603_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~635_q ))))) ) )

	.dataa(!\registers~571_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~603_q ),
	.datad(!\registers~635_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2552 .extended_lut = "on";
defparam \registers~2552 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N20
dffeas \registers~667 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~667 .is_wysiwyg = "true";
defparam \registers~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \registers~1491 (
// Equation(s):
// \registers~1491_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2552_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2552_combout  & ((\registers~667_q ))) # (\registers~2552_combout  & (\registers~699_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2552_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2552_combout  & ((\registers~731_q ))) # (\registers~2552_combout  & (\registers~763_q ))))) ) )

	.dataa(!\registers~699_q ),
	.datab(!\registers~763_q ),
	.datac(!\registers~731_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2552_combout ),
	.datag(!\registers~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1491 .extended_lut = "on";
defparam \registers~1491 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1491 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N47
dffeas \registers~443 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~443 .is_wysiwyg = "true";
defparam \registers~443 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N51
cyclonev_lcell_comb \registers~507feeder (
// Equation(s):
// \registers~507feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~507feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~507feeder .extended_lut = "off";
defparam \registers~507feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~507feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N52
dffeas \registers~507 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~507 .is_wysiwyg = "true";
defparam \registers~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y3_N41
dffeas \registers~475 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~475 .is_wysiwyg = "true";
defparam \registers~475 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \registers~379feeder (
// Equation(s):
// \registers~379feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~379feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~379feeder .extended_lut = "off";
defparam \registers~379feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~379feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \registers~379 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~379 .is_wysiwyg = "true";
defparam \registers~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N8
dffeas \registers~347 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~347 .is_wysiwyg = "true";
defparam \registers~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \registers~315feeder (
// Equation(s):
// \registers~315feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~315feeder .extended_lut = "off";
defparam \registers~315feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \registers~315 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~315 .is_wysiwyg = "true";
defparam \registers~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N50
dffeas \registers~283 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~283 .is_wysiwyg = "true";
defparam \registers~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N48
cyclonev_lcell_comb \registers~2548 (
// Equation(s):
// \registers~2548_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~283_q )) # (\read_reg1[0]~input_o  & ((\registers~315_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~347_q ))) # (\read_reg1[0]~input_o  & (\registers~379_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~379_q ),
	.datac(!\registers~347_q ),
	.datad(!\registers~315_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2548 .extended_lut = "on";
defparam \registers~2548 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N35
dffeas \registers~411 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~411 .is_wysiwyg = "true";
defparam \registers~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \registers~1487 (
// Equation(s):
// \registers~1487_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2548_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2548_combout  & ((\registers~411_q ))) # (\registers~2548_combout  & (\registers~443_q ))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2548_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2548_combout  & ((\registers~475_q ))) # (\registers~2548_combout  & (\registers~507_q ))))) ) )

	.dataa(!\registers~443_q ),
	.datab(!\registers~507_q ),
	.datac(!\registers~475_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2548_combout ),
	.datag(!\registers~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1487 .extended_lut = "on";
defparam \registers~1487 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1487 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \registers~251feeder (
// Equation(s):
// \registers~251feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~251feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~251feeder .extended_lut = "off";
defparam \registers~251feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~251feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \registers~251 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~251 .is_wysiwyg = "true";
defparam \registers~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N59
dffeas \registers~123 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~123 .is_wysiwyg = "true";
defparam \registers~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N20
dffeas \registers~91 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~91 .is_wysiwyg = "true";
defparam \registers~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y5_N20
dffeas \registers~59 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~59 .is_wysiwyg = "true";
defparam \registers~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \registers~27 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~27 .is_wysiwyg = "true";
defparam \registers~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \registers~2544 (
// Equation(s):
// \registers~2544_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~27_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ) # (\registers~59_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~91_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~123_q ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~123_q ),
	.datac(!\registers~91_q ),
	.datad(!\registers~59_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2544 .extended_lut = "on";
defparam \registers~2544 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N38
dffeas \registers~219 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~219 .is_wysiwyg = "true";
defparam \registers~219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N30
cyclonev_lcell_comb \registers~187feeder (
// Equation(s):
// \registers~187feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~187feeder .extended_lut = "off";
defparam \registers~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N32
dffeas \registers~187 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~187 .is_wysiwyg = "true";
defparam \registers~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \registers~155 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~155 .is_wysiwyg = "true";
defparam \registers~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \registers~1483 (
// Equation(s):
// \registers~1483_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2544_combout  & (\registers~155_q  & ((\read_reg1[2]~input_o )))) # (\registers~2544_combout  & (((!\read_reg1[2]~input_o ) # (\registers~187_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2544_combout  & (((\registers~219_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2544_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~251_q ))) ) )

	.dataa(!\registers~251_q ),
	.datab(!\registers~2544_combout ),
	.datac(!\registers~219_q ),
	.datad(!\registers~187_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1483_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1483 .extended_lut = "on";
defparam \registers~1483 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1483 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \registers~1019feeder (
// Equation(s):
// \registers~1019feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1019feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1019feeder .extended_lut = "off";
defparam \registers~1019feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1019feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N52
dffeas \registers~1019 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1019 .is_wysiwyg = "true";
defparam \registers~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N38
dffeas \registers~987 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~987 .is_wysiwyg = "true";
defparam \registers~987 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \registers~955feeder (
// Equation(s):
// \registers~955feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~955feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~955feeder .extended_lut = "off";
defparam \registers~955feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~955feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N58
dffeas \registers~955 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~955 .is_wysiwyg = "true";
defparam \registers~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N26
dffeas \registers~859 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~859 .is_wysiwyg = "true";
defparam \registers~859 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \registers~891feeder (
// Equation(s):
// \registers~891feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~891feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~891feeder .extended_lut = "off";
defparam \registers~891feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~891feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N17
dffeas \registers~891 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~891 .is_wysiwyg = "true";
defparam \registers~891 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \registers~827feeder (
// Equation(s):
// \registers~827feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~827feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~827feeder .extended_lut = "off";
defparam \registers~827feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~827feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \registers~827 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~827 .is_wysiwyg = "true";
defparam \registers~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N56
dffeas \registers~795 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~795 .is_wysiwyg = "true";
defparam \registers~795 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \registers~2556 (
// Equation(s):
// \registers~2556_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~795_q ))) # (\read_reg1[0]~input_o  & ((((\registers~827_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~859_q ))) # (\read_reg1[0]~input_o  & ((((\registers~891_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~859_q ),
	.datad(!\registers~891_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~827_q ),
	.datag(!\registers~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2556 .extended_lut = "on";
defparam \registers~2556 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N32
dffeas \registers~923 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~923 .is_wysiwyg = "true";
defparam \registers~923 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N30
cyclonev_lcell_comb \registers~1495 (
// Equation(s):
// \registers~1495_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2556_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2556_combout  & (\registers~923_q )) # (\registers~2556_combout  & ((\registers~955_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2556_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2556_combout  & ((\registers~987_q ))) # (\registers~2556_combout  & (\registers~1019_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~1019_q ),
	.datac(!\registers~987_q ),
	.datad(!\registers~955_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2556_combout ),
	.datag(!\registers~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1495 .extended_lut = "on";
defparam \registers~1495 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \registers~1499 (
// Equation(s):
// \registers~1499_combout  = ( \read_reg1[4]~input_o  & ( \registers~1495_combout  & ( (\read_reg1[3]~input_o ) # (\registers~1491_combout ) ) ) ) # ( !\read_reg1[4]~input_o  & ( \registers~1495_combout  & ( (!\read_reg1[3]~input_o  & 
// ((\registers~1483_combout ))) # (\read_reg1[3]~input_o  & (\registers~1487_combout )) ) ) ) # ( \read_reg1[4]~input_o  & ( !\registers~1495_combout  & ( (\registers~1491_combout  & !\read_reg1[3]~input_o ) ) ) ) # ( !\read_reg1[4]~input_o  & ( 
// !\registers~1495_combout  & ( (!\read_reg1[3]~input_o  & ((\registers~1483_combout ))) # (\read_reg1[3]~input_o  & (\registers~1487_combout )) ) ) )

	.dataa(!\registers~1491_combout ),
	.datab(!\read_reg1[3]~input_o ),
	.datac(!\registers~1487_combout ),
	.datad(!\registers~1483_combout ),
	.datae(!\read_reg1[4]~input_o ),
	.dataf(!\registers~1495_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1499 .extended_lut = "off";
defparam \registers~1499 .lut_mask = 64'h03CF444403CF7777;
defparam \registers~1499 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \write_data[28]~input (
	.i(write_data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[28]~input_o ));
// synopsys translate_off
defparam \write_data[28]~input .bus_hold = "false";
defparam \write_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \registers~444feeder (
// Equation(s):
// \registers~444feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~444feeder .extended_lut = "off";
defparam \registers~444feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N8
dffeas \registers~444 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~444 .is_wysiwyg = "true";
defparam \registers~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N8
dffeas \registers~476 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~476 .is_wysiwyg = "true";
defparam \registers~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N14
dffeas \registers~348 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~348 .is_wysiwyg = "true";
defparam \registers~348 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \registers~316feeder (
// Equation(s):
// \registers~316feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~316feeder .extended_lut = "off";
defparam \registers~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N59
dffeas \registers~316 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~316 .is_wysiwyg = "true";
defparam \registers~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \registers~380feeder (
// Equation(s):
// \registers~380feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~380feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~380feeder .extended_lut = "off";
defparam \registers~380feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~380feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N35
dffeas \registers~380 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~380 .is_wysiwyg = "true";
defparam \registers~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N56
dffeas \registers~284 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~284 .is_wysiwyg = "true";
defparam \registers~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \registers~2564 (
// Equation(s):
// \registers~2564_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~284_q ))) # (\read_reg1[0]~input_o  & ((((\registers~316_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~348_q ))) # (\read_reg1[0]~input_o  & ((((\registers~380_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~348_q ),
	.datad(!\registers~316_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~380_q ),
	.datag(!\registers~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2564 .extended_lut = "on";
defparam \registers~2564 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N26
dffeas \registers~508 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~508 .is_wysiwyg = "true";
defparam \registers~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \registers~412 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~412 .is_wysiwyg = "true";
defparam \registers~412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \registers~1504 (
// Equation(s):
// \registers~1504_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2564_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2564_combout  & (((\registers~412_q )))) # (\registers~2564_combout  & (\registers~444_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2564_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2564_combout  & (\registers~476_q )) # (\registers~2564_combout  & ((\registers~508_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~444_q ),
	.datac(!\registers~476_q ),
	.datad(!\registers~2564_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~508_q ),
	.datag(!\registers~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1504 .extended_lut = "on";
defparam \registers~1504 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1504 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N11
dffeas \registers~60 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~60 .is_wysiwyg = "true";
defparam \registers~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N38
dffeas \registers~92 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~92 .is_wysiwyg = "true";
defparam \registers~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N15
cyclonev_lcell_comb \registers~124feeder (
// Equation(s):
// \registers~124feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~124feeder .extended_lut = "off";
defparam \registers~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N17
dffeas \registers~124 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~124 .is_wysiwyg = "true";
defparam \registers~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \registers~28 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~28 .is_wysiwyg = "true";
defparam \registers~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \registers~2560 (
// Equation(s):
// \registers~2560_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~28_q  & ((!\read_reg1[2]~input_o )))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~60_q ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// ((!\read_reg1[0]~input_o  & (\registers~92_q  & ((!\read_reg1[2]~input_o )))) # (\read_reg1[0]~input_o  & (((\read_reg1[2]~input_o ) # (\registers~124_q ))))) ) )

	.dataa(!\registers~60_q ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~92_q ),
	.datad(!\registers~124_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2560 .extended_lut = "on";
defparam \registers~2560 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N32
dffeas \registers~220 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~220 .is_wysiwyg = "true";
defparam \registers~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N20
dffeas \registers~188 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~188 .is_wysiwyg = "true";
defparam \registers~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \registers~252 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~252 .is_wysiwyg = "true";
defparam \registers~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N2
dffeas \registers~156 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~156 .is_wysiwyg = "true";
defparam \registers~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \registers~1500 (
// Equation(s):
// \registers~1500_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2560_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2560_combout  & (\registers~156_q )) # (\registers~2560_combout  & (((\registers~188_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2560_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2560_combout  & (\registers~220_q )) # (\registers~2560_combout  & (((\registers~252_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2560_combout ),
	.datac(!\registers~220_q ),
	.datad(!\registers~188_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~252_q ),
	.datag(!\registers~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1500 .extended_lut = "on";
defparam \registers~1500 .lut_mask = 64'h2637262626373737;
defparam \registers~1500 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N14
dffeas \registers~860 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~860 .is_wysiwyg = "true";
defparam \registers~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N14
dffeas \registers~892 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~892 .is_wysiwyg = "true";
defparam \registers~892 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N21
cyclonev_lcell_comb \registers~828feeder (
// Equation(s):
// \registers~828feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~828feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~828feeder .extended_lut = "off";
defparam \registers~828feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~828feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N23
dffeas \registers~828 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~828 .is_wysiwyg = "true";
defparam \registers~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N20
dffeas \registers~796 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~796 .is_wysiwyg = "true";
defparam \registers~796 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \registers~2572 (
// Equation(s):
// \registers~2572_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~796_q ))) # (\read_reg1[0]~input_o  & ((((\registers~828_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~860_q ))) # (\read_reg1[0]~input_o  & ((((\registers~892_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~860_q ),
	.datad(!\registers~892_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~828_q ),
	.datag(!\registers~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2572 .extended_lut = "on";
defparam \registers~2572 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N53
dffeas \registers~988 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~988 .is_wysiwyg = "true";
defparam \registers~988 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \registers~956feeder (
// Equation(s):
// \registers~956feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~956feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~956feeder .extended_lut = "off";
defparam \registers~956feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~956feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N20
dffeas \registers~956 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~956 .is_wysiwyg = "true";
defparam \registers~956 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \registers~1020feeder (
// Equation(s):
// \registers~1020feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1020feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1020feeder .extended_lut = "off";
defparam \registers~1020feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1020feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \registers~1020 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~1020feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1020 .is_wysiwyg = "true";
defparam \registers~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N5
dffeas \registers~924 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~924 .is_wysiwyg = "true";
defparam \registers~924 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \registers~1512 (
// Equation(s):
// \registers~1512_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2572_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2572_combout  & (\registers~924_q )) # (\registers~2572_combout  & (((\registers~956_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2572_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2572_combout  & (\registers~988_q )) # (\registers~2572_combout  & (((\registers~1020_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2572_combout ),
	.datac(!\registers~988_q ),
	.datad(!\registers~956_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~1020_q ),
	.datag(!\registers~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1512 .extended_lut = "on";
defparam \registers~1512 .lut_mask = 64'h2637262626373737;
defparam \registers~1512 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \registers~636feeder (
// Equation(s):
// \registers~636feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~636feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~636feeder .extended_lut = "off";
defparam \registers~636feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~636feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N37
dffeas \registers~636 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~636 .is_wysiwyg = "true";
defparam \registers~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N14
dffeas \registers~604 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~604 .is_wysiwyg = "true";
defparam \registers~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N14
dffeas \registers~572 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~572 .is_wysiwyg = "true";
defparam \registers~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N56
dffeas \registers~540 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~540 .is_wysiwyg = "true";
defparam \registers~540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N54
cyclonev_lcell_comb \registers~2568 (
// Equation(s):
// \registers~2568_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & (\registers~540_q )) # (\read_reg1[0]~input_o  & ((\registers~572_q )))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (((!\read_reg1[0]~input_o  & ((\registers~604_q ))) # (\read_reg1[0]~input_o  & (\registers~636_q ))))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~636_q ),
	.datac(!\registers~604_q ),
	.datad(!\registers~572_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2568 .extended_lut = "on";
defparam \registers~2568 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y7_N8
dffeas \registers~732 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~732 .is_wysiwyg = "true";
defparam \registers~732 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N24
cyclonev_lcell_comb \registers~700feeder (
// Equation(s):
// \registers~700feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~700feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~700feeder .extended_lut = "off";
defparam \registers~700feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~700feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N25
dffeas \registers~700 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~700 .is_wysiwyg = "true";
defparam \registers~700 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N42
cyclonev_lcell_comb \registers~764feeder (
// Equation(s):
// \registers~764feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~764feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~764feeder .extended_lut = "off";
defparam \registers~764feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~764feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N44
dffeas \registers~764 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~764 .is_wysiwyg = "true";
defparam \registers~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y7_N14
dffeas \registers~668 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~668 .is_wysiwyg = "true";
defparam \registers~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N12
cyclonev_lcell_comb \registers~1508 (
// Equation(s):
// \registers~1508_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2568_combout  & (\read_reg1[2]~input_o  & (\registers~668_q ))) # (\registers~2568_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~700_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2568_combout  & (\read_reg1[2]~input_o  & (\registers~732_q ))) # (\registers~2568_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~764_q ))))) ) )

	.dataa(!\registers~2568_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~732_q ),
	.datad(!\registers~700_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~764_q ),
	.datag(!\registers~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1508 .extended_lut = "on";
defparam \registers~1508 .lut_mask = 64'h4657464646575757;
defparam \registers~1508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \registers~1516 (
// Equation(s):
// \registers~1516_combout  = ( \read_reg1[3]~input_o  & ( \registers~1508_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1504_combout )) # (\read_reg1[4]~input_o  & ((\registers~1512_combout ))) ) ) ) # ( !\read_reg1[3]~input_o  & ( 
// \registers~1508_combout  & ( (\registers~1500_combout ) # (\read_reg1[4]~input_o ) ) ) ) # ( \read_reg1[3]~input_o  & ( !\registers~1508_combout  & ( (!\read_reg1[4]~input_o  & (\registers~1504_combout )) # (\read_reg1[4]~input_o  & 
// ((\registers~1512_combout ))) ) ) ) # ( !\read_reg1[3]~input_o  & ( !\registers~1508_combout  & ( (!\read_reg1[4]~input_o  & \registers~1500_combout ) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1504_combout ),
	.datac(!\registers~1500_combout ),
	.datad(!\registers~1512_combout ),
	.datae(!\read_reg1[3]~input_o ),
	.dataf(!\registers~1508_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1516 .extended_lut = "off";
defparam \registers~1516 .lut_mask = 64'h0A0A22775F5F2277;
defparam \registers~1516 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \write_data[29]~input (
	.i(write_data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[29]~input_o ));
// synopsys translate_off
defparam \write_data[29]~input .bus_hold = "false";
defparam \write_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N57
cyclonev_lcell_comb \registers~509feeder (
// Equation(s):
// \registers~509feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~509feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~509feeder .extended_lut = "off";
defparam \registers~509feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~509feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N59
dffeas \registers~509 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~509feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~509 .is_wysiwyg = "true";
defparam \registers~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \registers~477 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~477 .is_wysiwyg = "true";
defparam \registers~477 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \registers~445feeder (
// Equation(s):
// \registers~445feeder_combout  = \write_data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~445feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~445feeder .extended_lut = "off";
defparam \registers~445feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~445feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N44
dffeas \registers~445 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~445 .is_wysiwyg = "true";
defparam \registers~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N50
dffeas \registers~349 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~349 .is_wysiwyg = "true";
defparam \registers~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N56
dffeas \registers~317 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~317 .is_wysiwyg = "true";
defparam \registers~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N32
dffeas \registers~381 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~381 .is_wysiwyg = "true";
defparam \registers~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N32
dffeas \registers~285 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~285 .is_wysiwyg = "true";
defparam \registers~285 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \registers~2580 (
// Equation(s):
// \registers~2580_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~285_q ))) # (\read_reg1[0]~input_o  & ((((\registers~317_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~349_q ))) # (\read_reg1[0]~input_o  & ((((\registers~381_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~349_q ),
	.datad(!\registers~317_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~381_q ),
	.datag(!\registers~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2580 .extended_lut = "on";
defparam \registers~2580 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N50
dffeas \registers~413 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~413 .is_wysiwyg = "true";
defparam \registers~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \registers~1521 (
// Equation(s):
// \registers~1521_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2580_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2580_combout  & (\registers~413_q )) # (\registers~2580_combout  & ((\registers~445_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2580_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2580_combout  & ((\registers~477_q ))) # (\registers~2580_combout  & (\registers~509_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~509_q ),
	.datac(!\registers~477_q ),
	.datad(!\registers~445_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2580_combout ),
	.datag(!\registers~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1521 .extended_lut = "on";
defparam \registers~1521 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \registers~253 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~253 .is_wysiwyg = "true";
defparam \registers~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N14
dffeas \registers~93 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~93 .is_wysiwyg = "true";
defparam \registers~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \registers~61 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~61 .is_wysiwyg = "true";
defparam \registers~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N53
dffeas \registers~125 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~125 .is_wysiwyg = "true";
defparam \registers~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \registers~29 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~29 .is_wysiwyg = "true";
defparam \registers~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \registers~2576 (
// Equation(s):
// \registers~2576_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~29_q )) # (\read_reg1[0]~input_o  & (((\registers~61_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~93_q )) # (\read_reg1[0]~input_o  & (((\registers~125_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~93_q ),
	.datad(!\registers~61_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~125_q ),
	.datag(!\registers~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2576 .extended_lut = "on";
defparam \registers~2576 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \registers~221 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~221 .is_wysiwyg = "true";
defparam \registers~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \registers~189 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~189 .is_wysiwyg = "true";
defparam \registers~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \registers~157 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~157 .is_wysiwyg = "true";
defparam \registers~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \registers~1517 (
// Equation(s):
// \registers~1517_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2576_combout  & (\registers~157_q  & ((\read_reg1[2]~input_o )))) # (\registers~2576_combout  & (((!\read_reg1[2]~input_o ) # (\registers~189_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2576_combout  & (((\registers~221_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2576_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~253_q ))) ) )

	.dataa(!\registers~253_q ),
	.datab(!\registers~2576_combout ),
	.datac(!\registers~221_q ),
	.datad(!\registers~189_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1517 .extended_lut = "on";
defparam \registers~1517 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1517 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N57
cyclonev_lcell_comb \registers~765feeder (
// Equation(s):
// \registers~765feeder_combout  = \write_data[29]~input_o 

	.dataa(!\write_data[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~765feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~765feeder .extended_lut = "off";
defparam \registers~765feeder .lut_mask = 64'h5555555555555555;
defparam \registers~765feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N59
dffeas \registers~765 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~765 .is_wysiwyg = "true";
defparam \registers~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N44
dffeas \registers~733 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~733 .is_wysiwyg = "true";
defparam \registers~733 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N21
cyclonev_lcell_comb \registers~701feeder (
// Equation(s):
// \registers~701feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~701feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~701feeder .extended_lut = "off";
defparam \registers~701feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~701feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N23
dffeas \registers~701 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~701 .is_wysiwyg = "true";
defparam \registers~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N50
dffeas \registers~605 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~605 .is_wysiwyg = "true";
defparam \registers~605 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \registers~573feeder (
// Equation(s):
// \registers~573feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~573feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~573feeder .extended_lut = "off";
defparam \registers~573feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~573feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y7_N20
dffeas \registers~573 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~573 .is_wysiwyg = "true";
defparam \registers~573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N33
cyclonev_lcell_comb \registers~637feeder (
// Equation(s):
// \registers~637feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~637feeder .extended_lut = "off";
defparam \registers~637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~637feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N34
dffeas \registers~637 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~637 .is_wysiwyg = "true";
defparam \registers~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N32
dffeas \registers~541 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~541 .is_wysiwyg = "true";
defparam \registers~541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N30
cyclonev_lcell_comb \registers~2584 (
// Equation(s):
// \registers~2584_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~541_q )) # (\read_reg1[0]~input_o  & (((\registers~573_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~605_q )) # (\read_reg1[0]~input_o  & (((\registers~637_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~605_q ),
	.datad(!\registers~573_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~637_q ),
	.datag(!\registers~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2584 .extended_lut = "on";
defparam \registers~2584 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N50
dffeas \registers~669 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~669 .is_wysiwyg = "true";
defparam \registers~669 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N48
cyclonev_lcell_comb \registers~1525 (
// Equation(s):
// \registers~1525_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2584_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2584_combout  & (\registers~669_q )) # (\registers~2584_combout  & ((\registers~701_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2584_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2584_combout  & ((\registers~733_q ))) # (\registers~2584_combout  & (\registers~765_q ))))) ) )

	.dataa(!\registers~765_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~733_q ),
	.datad(!\registers~701_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2584_combout ),
	.datag(!\registers~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1525 .extended_lut = "on";
defparam \registers~1525 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1525 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \registers~1021 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1021 .is_wysiwyg = "true";
defparam \registers~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N29
dffeas \registers~989 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~989 .is_wysiwyg = "true";
defparam \registers~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N17
dffeas \registers~957 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~957 .is_wysiwyg = "true";
defparam \registers~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N50
dffeas \registers~861 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~861 .is_wysiwyg = "true";
defparam \registers~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N26
dffeas \registers~893 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~893 .is_wysiwyg = "true";
defparam \registers~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N20
dffeas \registers~829 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~829 .is_wysiwyg = "true";
defparam \registers~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N56
dffeas \registers~797 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~797 .is_wysiwyg = "true";
defparam \registers~797 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \registers~2588 (
// Equation(s):
// \registers~2588_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~797_q ))) # (\read_reg1[0]~input_o  & ((((\registers~829_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~861_q ))) # (\read_reg1[0]~input_o  & ((((\registers~893_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~861_q ),
	.datad(!\registers~893_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~829_q ),
	.datag(!\registers~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2588 .extended_lut = "on";
defparam \registers~2588 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \registers~925 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~925 .is_wysiwyg = "true";
defparam \registers~925 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \registers~1529 (
// Equation(s):
// \registers~1529_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2588_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2588_combout  & (\registers~925_q )) # (\registers~2588_combout  & ((\registers~957_q )))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2588_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2588_combout  & ((\registers~989_q ))) # (\registers~2588_combout  & (\registers~1021_q ))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~1021_q ),
	.datac(!\registers~989_q ),
	.datad(!\registers~957_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2588_combout ),
	.datag(!\registers~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1529 .extended_lut = "on";
defparam \registers~1529 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N27
cyclonev_lcell_comb \registers~1533 (
// Equation(s):
// \registers~1533_combout  = ( \registers~1525_combout  & ( \registers~1529_combout  & ( ((!\read_reg1[3]~input_o  & ((\registers~1517_combout ))) # (\read_reg1[3]~input_o  & (\registers~1521_combout ))) # (\read_reg1[4]~input_o ) ) ) ) # ( 
// !\registers~1525_combout  & ( \registers~1529_combout  & ( (!\read_reg1[3]~input_o  & (((\registers~1517_combout  & !\read_reg1[4]~input_o )))) # (\read_reg1[3]~input_o  & (((\read_reg1[4]~input_o )) # (\registers~1521_combout ))) ) ) ) # ( 
// \registers~1525_combout  & ( !\registers~1529_combout  & ( (!\read_reg1[3]~input_o  & (((\read_reg1[4]~input_o ) # (\registers~1517_combout )))) # (\read_reg1[3]~input_o  & (\registers~1521_combout  & ((!\read_reg1[4]~input_o )))) ) ) ) # ( 
// !\registers~1525_combout  & ( !\registers~1529_combout  & ( (!\read_reg1[4]~input_o  & ((!\read_reg1[3]~input_o  & ((\registers~1517_combout ))) # (\read_reg1[3]~input_o  & (\registers~1521_combout )))) ) ) )

	.dataa(!\registers~1521_combout ),
	.datab(!\registers~1517_combout ),
	.datac(!\read_reg1[3]~input_o ),
	.datad(!\read_reg1[4]~input_o ),
	.datae(!\registers~1525_combout ),
	.dataf(!\registers~1529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1533 .extended_lut = "off";
defparam \registers~1533 .lut_mask = 64'h350035F0350F35FF;
defparam \registers~1533 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \write_data[30]~input (
	.i(write_data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[30]~input_o ));
// synopsys translate_off
defparam \write_data[30]~input .bus_hold = "false";
defparam \write_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y3_N55
dffeas \registers~1022 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1022 .is_wysiwyg = "true";
defparam \registers~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N2
dffeas \registers~990 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~990 .is_wysiwyg = "true";
defparam \registers~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \registers~862 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~862 .is_wysiwyg = "true";
defparam \registers~862 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \registers~894feeder (
// Equation(s):
// \registers~894feeder_combout  = \write_data[30]~input_o 

	.dataa(gnd),
	.datab(!\write_data[30]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~894feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~894feeder .extended_lut = "off";
defparam \registers~894feeder .lut_mask = 64'h3333333333333333;
defparam \registers~894feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N38
dffeas \registers~894 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~894 .is_wysiwyg = "true";
defparam \registers~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \registers~830 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~830 .is_wysiwyg = "true";
defparam \registers~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \registers~798 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~798 .is_wysiwyg = "true";
defparam \registers~798 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \registers~2604 (
// Equation(s):
// \registers~2604_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~798_q ))) # (\read_reg1[0]~input_o  & ((((\registers~830_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~862_q ))) # (\read_reg1[0]~input_o  & ((((\registers~894_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~862_q ),
	.datad(!\registers~894_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~830_q ),
	.datag(!\registers~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2604 .extended_lut = "on";
defparam \registers~2604 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2604 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \registers~958feeder (
// Equation(s):
// \registers~958feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~958feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~958feeder .extended_lut = "off";
defparam \registers~958feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~958feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N46
dffeas \registers~958 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~958 .is_wysiwyg = "true";
defparam \registers~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N14
dffeas \registers~926 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~926 .is_wysiwyg = "true";
defparam \registers~926 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \registers~1546 (
// Equation(s):
// \registers~1546_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2604_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2604_combout  & (\registers~926_q )) # (\registers~2604_combout  & ((\registers~958_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2604_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2604_combout  & (((\registers~990_q )))) # (\registers~2604_combout  & (\registers~1022_q )))) ) )

	.dataa(!\registers~1022_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~990_q ),
	.datad(!\registers~2604_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~958_q ),
	.datag(!\registers~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1546 .extended_lut = "on";
defparam \registers~1546 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \registers~638feeder (
// Equation(s):
// \registers~638feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~638feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~638feeder .extended_lut = "off";
defparam \registers~638feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~638feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N50
dffeas \registers~638 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~638 .is_wysiwyg = "true";
defparam \registers~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N44
dffeas \registers~606 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~606 .is_wysiwyg = "true";
defparam \registers~606 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N24
cyclonev_lcell_comb \registers~574feeder (
// Equation(s):
// \registers~574feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~574feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~574feeder .extended_lut = "off";
defparam \registers~574feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~574feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N26
dffeas \registers~574 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~574 .is_wysiwyg = "true";
defparam \registers~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N50
dffeas \registers~542 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~542 .is_wysiwyg = "true";
defparam \registers~542 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N48
cyclonev_lcell_comb \registers~2600 (
// Equation(s):
// \registers~2600_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~542_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\registers~574_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~606_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~638_q ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~638_q ),
	.datac(!\registers~606_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~574_q ),
	.datag(!\registers~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2600 .extended_lut = "on";
defparam \registers~2600 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \registers~766feeder (
// Equation(s):
// \registers~766feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~766feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~766feeder .extended_lut = "off";
defparam \registers~766feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~766feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N13
dffeas \registers~766 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~766 .is_wysiwyg = "true";
defparam \registers~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \registers~734 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~734 .is_wysiwyg = "true";
defparam \registers~734 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N21
cyclonev_lcell_comb \registers~702feeder (
// Equation(s):
// \registers~702feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~702feeder .extended_lut = "off";
defparam \registers~702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~702feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N22
dffeas \registers~702 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~702 .is_wysiwyg = "true";
defparam \registers~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \registers~670 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~670 .is_wysiwyg = "true";
defparam \registers~670 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \registers~1542 (
// Equation(s):
// \registers~1542_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2600_combout  & (((\registers~670_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2600_combout  & ((((!\read_reg1[2]~input_o ) # (\registers~702_q ))))) ) ) # ( \read_reg1[1]~input_o  
// & ( (!\registers~2600_combout  & (((\registers~734_q  & ((\read_reg1[2]~input_o )))))) # (\registers~2600_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~766_q ))) ) )

	.dataa(!\registers~2600_combout ),
	.datab(!\registers~766_q ),
	.datac(!\registers~734_q ),
	.datad(!\registers~702_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[2]~input_o ),
	.datag(!\registers~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1542 .extended_lut = "on";
defparam \registers~1542 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N58
dffeas \registers~382 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~382 .is_wysiwyg = "true";
defparam \registers~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N26
dffeas \registers~350 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~350 .is_wysiwyg = "true";
defparam \registers~350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \registers~318feeder (
// Equation(s):
// \registers~318feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~318feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~318feeder .extended_lut = "off";
defparam \registers~318feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~318feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \registers~318 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~318 .is_wysiwyg = "true";
defparam \registers~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \registers~286 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~286 .is_wysiwyg = "true";
defparam \registers~286 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \registers~2596 (
// Equation(s):
// \registers~2596_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (((\registers~286_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\registers~318_q ) # (\read_reg1[2]~input_o ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (((\registers~350_q  & (!\read_reg1[2]~input_o ))))) # (\read_reg1[0]~input_o  & ((((\read_reg1[2]~input_o ))) # (\registers~382_q ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\registers~382_q ),
	.datac(!\registers~350_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~318_q ),
	.datag(!\registers~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2596 .extended_lut = "on";
defparam \registers~2596 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2596 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N8
dffeas \registers~478 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~478 .is_wysiwyg = "true";
defparam \registers~478 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N9
cyclonev_lcell_comb \registers~446feeder (
// Equation(s):
// \registers~446feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~446feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~446feeder .extended_lut = "off";
defparam \registers~446feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~446feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N11
dffeas \registers~446 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~446 .is_wysiwyg = "true";
defparam \registers~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N57
cyclonev_lcell_comb \registers~510feeder (
// Equation(s):
// \registers~510feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~510feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~510feeder .extended_lut = "off";
defparam \registers~510feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~510feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N58
dffeas \registers~510 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~510feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~510 .is_wysiwyg = "true";
defparam \registers~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \registers~414 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~414 .is_wysiwyg = "true";
defparam \registers~414 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \registers~1538 (
// Equation(s):
// \registers~1538_combout  = ( !\read_reg1[1]~input_o  & ( (!\registers~2596_combout  & (\read_reg1[2]~input_o  & (\registers~414_q ))) # (\registers~2596_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~446_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2596_combout  & (\read_reg1[2]~input_o  & (\registers~478_q ))) # (\registers~2596_combout  & ((!\read_reg1[2]~input_o ) # (((\registers~510_q ))))) ) )

	.dataa(!\registers~2596_combout ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~478_q ),
	.datad(!\registers~446_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~510_q ),
	.datag(!\registers~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1538 .extended_lut = "on";
defparam \registers~1538 .lut_mask = 64'h4657464646575757;
defparam \registers~1538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \registers~190 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~190 .is_wysiwyg = "true";
defparam \registers~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \registers~222 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~222 .is_wysiwyg = "true";
defparam \registers~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N32
dffeas \registers~62 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~62 .is_wysiwyg = "true";
defparam \registers~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N14
dffeas \registers~94 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~94 .is_wysiwyg = "true";
defparam \registers~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \registers~126 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~126 .is_wysiwyg = "true";
defparam \registers~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N20
dffeas \registers~30 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~30 .is_wysiwyg = "true";
defparam \registers~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \registers~2592 (
// Equation(s):
// \registers~2592_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (((\registers~30_q )))) # (\read_reg1[0]~input_o  & (\registers~62_q )))) # (\read_reg1[2]~input_o  & ((((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~94_q )) # (\read_reg1[0]~input_o  & ((\registers~126_q ))))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~62_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~94_q ),
	.datad(!\read_reg1[0]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~126_q ),
	.datag(!\registers~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2592 .extended_lut = "on";
defparam \registers~2592 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N59
dffeas \registers~254 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~254 .is_wysiwyg = "true";
defparam \registers~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \registers~158 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~158 .is_wysiwyg = "true";
defparam \registers~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \registers~1534 (
// Equation(s):
// \registers~1534_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2592_combout ))))) # (\read_reg1[2]~input_o  & ((!\registers~2592_combout  & (((\registers~158_q )))) # (\registers~2592_combout  & (\registers~190_q )))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2592_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2592_combout  & (\registers~222_q )) # (\registers~2592_combout  & ((\registers~254_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~190_q ),
	.datac(!\registers~222_q ),
	.datad(!\registers~2592_combout ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~254_q ),
	.datag(!\registers~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1534 .extended_lut = "on";
defparam \registers~1534 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1534 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \registers~1550 (
// Equation(s):
// \registers~1550_combout  = ( \registers~1534_combout  & ( \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & ((\registers~1538_combout ))) # (\read_reg1[4]~input_o  & (\registers~1546_combout )) ) ) ) # ( !\registers~1534_combout  & ( 
// \read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o  & ((\registers~1538_combout ))) # (\read_reg1[4]~input_o  & (\registers~1546_combout )) ) ) ) # ( \registers~1534_combout  & ( !\read_reg1[3]~input_o  & ( (!\read_reg1[4]~input_o ) # 
// (\registers~1542_combout ) ) ) ) # ( !\registers~1534_combout  & ( !\read_reg1[3]~input_o  & ( (\read_reg1[4]~input_o  & \registers~1542_combout ) ) ) )

	.dataa(!\read_reg1[4]~input_o ),
	.datab(!\registers~1546_combout ),
	.datac(!\registers~1542_combout ),
	.datad(!\registers~1538_combout ),
	.datae(!\registers~1534_combout ),
	.dataf(!\read_reg1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1550 .extended_lut = "off";
defparam \registers~1550 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \registers~1550 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \write_data[31]~input (
	.i(write_data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[31]~input_o ));
// synopsys translate_off
defparam \write_data[31]~input .bus_hold = "false";
defparam \write_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y3_N26
dffeas \registers~767 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~767 .is_wysiwyg = "true";
defparam \registers~767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \registers~575feeder (
// Equation(s):
// \registers~575feeder_combout  = \write_data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~575feeder .extended_lut = "off";
defparam \registers~575feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N50
dffeas \registers~575 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~575 .is_wysiwyg = "true";
defparam \registers~575 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \registers~639feeder (
// Equation(s):
// \registers~639feeder_combout  = \write_data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~639feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~639feeder .extended_lut = "off";
defparam \registers~639feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~639feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N22
dffeas \registers~639 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~639 .is_wysiwyg = "true";
defparam \registers~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N44
dffeas \registers~607 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~607 .is_wysiwyg = "true";
defparam \registers~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N20
dffeas \registers~543 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~543 .is_wysiwyg = "true";
defparam \registers~543 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \registers~2616 (
// Equation(s):
// \registers~2616_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~543_q ))) # (\read_reg1[0]~input_o  & (\registers~575_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & ((\registers~607_q ))) # (\read_reg1[0]~input_o  & (\registers~639_q )))) # (\read_reg1[2]~input_o  & (((\read_reg1[0]~input_o ))))) ) )

	.dataa(!\registers~575_q ),
	.datab(!\registers~639_q ),
	.datac(!\registers~607_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\read_reg1[0]~input_o ),
	.datag(!\registers~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2616 .extended_lut = "on";
defparam \registers~2616 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N44
dffeas \registers~735 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~735 .is_wysiwyg = "true";
defparam \registers~735 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N18
cyclonev_lcell_comb \registers~703feeder (
// Equation(s):
// \registers~703feeder_combout  = \write_data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~703feeder .extended_lut = "off";
defparam \registers~703feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N19
dffeas \registers~703 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~703 .is_wysiwyg = "true";
defparam \registers~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N50
dffeas \registers~671 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~671 .is_wysiwyg = "true";
defparam \registers~671 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \registers~1559 (
// Equation(s):
// \registers~1559_combout  = ( !\read_reg1[1]~input_o  & ( ((!\registers~2616_combout  & (\registers~671_q  & (\read_reg1[2]~input_o ))) # (\registers~2616_combout  & (((!\read_reg1[2]~input_o ) # (\registers~703_q ))))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\registers~2616_combout  & (((\registers~735_q  & (\read_reg1[2]~input_o ))))) # (\registers~2616_combout  & ((((!\read_reg1[2]~input_o ))) # (\registers~767_q ))) ) )

	.dataa(!\registers~767_q ),
	.datab(!\registers~2616_combout ),
	.datac(!\registers~735_q ),
	.datad(!\read_reg1[2]~input_o ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~703_q ),
	.datag(!\registers~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1559 .extended_lut = "on";
defparam \registers~1559 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N44
dffeas \registers~351 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~351 .is_wysiwyg = "true";
defparam \registers~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \registers~383feeder (
// Equation(s):
// \registers~383feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~383feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~383feeder .extended_lut = "off";
defparam \registers~383feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~383feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \registers~383 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~383 .is_wysiwyg = "true";
defparam \registers~383 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \registers~319feeder (
// Equation(s):
// \registers~319feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~319feeder .extended_lut = "off";
defparam \registers~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~319feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N50
dffeas \registers~319 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~319 .is_wysiwyg = "true";
defparam \registers~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N20
dffeas \registers~287 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~287 .is_wysiwyg = "true";
defparam \registers~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \registers~2612 (
// Equation(s):
// \registers~2612_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~287_q )) # (\read_reg1[0]~input_o  & (((\registers~319_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((!\read_reg1[0]~input_o  & (\registers~351_q )) # (\read_reg1[0]~input_o  & (((\registers~383_q )))))) # (\read_reg1[2]~input_o  & (\read_reg1[0]~input_o )) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\read_reg1[0]~input_o ),
	.datac(!\registers~351_q ),
	.datad(!\registers~383_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~319_q ),
	.datag(!\registers~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2612 .extended_lut = "on";
defparam \registers~2612 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N44
dffeas \registers~479 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3143_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~479 .is_wysiwyg = "true";
defparam \registers~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \registers~447 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~447 .is_wysiwyg = "true";
defparam \registers~447 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \registers~511feeder (
// Equation(s):
// \registers~511feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~511feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~511feeder .extended_lut = "off";
defparam \registers~511feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~511feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N20
dffeas \registers~511 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~511feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~511 .is_wysiwyg = "true";
defparam \registers~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N20
dffeas \registers~415 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~415 .is_wysiwyg = "true";
defparam \registers~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N18
cyclonev_lcell_comb \registers~1555 (
// Equation(s):
// \registers~1555_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2612_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2612_combout  & (\registers~415_q )) # (\registers~2612_combout  & (((\registers~447_q )))))) ) ) # ( 
// \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & (\registers~2612_combout )) # (\read_reg1[2]~input_o  & ((!\registers~2612_combout  & (\registers~479_q )) # (\registers~2612_combout  & (((\registers~511_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~2612_combout ),
	.datac(!\registers~479_q ),
	.datad(!\registers~447_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~511_q ),
	.datag(!\registers~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1555 .extended_lut = "on";
defparam \registers~1555 .lut_mask = 64'h2637262626373737;
defparam \registers~1555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N33
cyclonev_lcell_comb \registers~959feeder (
// Equation(s):
// \registers~959feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~959feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~959feeder .extended_lut = "off";
defparam \registers~959feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~959feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N34
dffeas \registers~959 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~959 .is_wysiwyg = "true";
defparam \registers~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N50
dffeas \registers~991 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~991 .is_wysiwyg = "true";
defparam \registers~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N44
dffeas \registers~1023 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1023 .is_wysiwyg = "true";
defparam \registers~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N44
dffeas \registers~863 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~863 .is_wysiwyg = "true";
defparam \registers~863 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \registers~895feeder (
// Equation(s):
// \registers~895feeder_combout  = \write_data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~895feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~895feeder .extended_lut = "off";
defparam \registers~895feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~895feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N19
dffeas \registers~895 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~895 .is_wysiwyg = "true";
defparam \registers~895 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N48
cyclonev_lcell_comb \registers~831feeder (
// Equation(s):
// \registers~831feeder_combout  = \write_data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~831feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~831feeder .extended_lut = "off";
defparam \registers~831feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~831feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N50
dffeas \registers~831 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~831 .is_wysiwyg = "true";
defparam \registers~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N20
dffeas \registers~799 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~799 .is_wysiwyg = "true";
defparam \registers~799 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N18
cyclonev_lcell_comb \registers~2620 (
// Equation(s):
// \registers~2620_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~799_q ))) # (\read_reg1[0]~input_o  & ((((\registers~831_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~863_q ))) # (\read_reg1[0]~input_o  & ((((\registers~895_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~863_q ),
	.datad(!\registers~895_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~831_q ),
	.datag(!\registers~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2620 .extended_lut = "on";
defparam \registers~2620 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2620 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N8
dffeas \registers~927 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~927 .is_wysiwyg = "true";
defparam \registers~927 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \registers~1563 (
// Equation(s):
// \registers~1563_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2620_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2620_combout  & ((\registers~927_q ))) # (\registers~2620_combout  & (\registers~959_q ))))) ) 
// ) # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2620_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2620_combout  & (\registers~991_q )) # (\registers~2620_combout  & ((\registers~1023_q )))))) ) )

	.dataa(!\read_reg1[2]~input_o ),
	.datab(!\registers~959_q ),
	.datac(!\registers~991_q ),
	.datad(!\registers~1023_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2620_combout ),
	.datag(!\registers~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1563 .extended_lut = "on";
defparam \registers~1563 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \registers~255 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3137_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~255 .is_wysiwyg = "true";
defparam \registers~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N44
dffeas \registers~223 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3139_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~223 .is_wysiwyg = "true";
defparam \registers~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N48
cyclonev_lcell_comb \registers~191feeder (
// Equation(s):
// \registers~191feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~191feeder .extended_lut = "off";
defparam \registers~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N49
dffeas \registers~191 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~191 .is_wysiwyg = "true";
defparam \registers~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N44
dffeas \registers~95 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~95 .is_wysiwyg = "true";
defparam \registers~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \registers~127 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~127 .is_wysiwyg = "true";
defparam \registers~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \registers~63feeder (
// Equation(s):
// \registers~63feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~63feeder .extended_lut = "off";
defparam \registers~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N20
dffeas \registers~63 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(\registers~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~3152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~63 .is_wysiwyg = "true";
defparam \registers~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N50
dffeas \registers~31 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~31 .is_wysiwyg = "true";
defparam \registers~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \registers~2608 (
// Equation(s):
// \registers~2608_combout  = ( !\read_reg1[1]~input_o  & ( (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~31_q ))) # (\read_reg1[0]~input_o  & ((((\registers~63_q ))) # (\read_reg1[2]~input_o ))) ) ) # ( \read_reg1[1]~input_o  & ( 
// (!\read_reg1[0]~input_o  & (!\read_reg1[2]~input_o  & (\registers~95_q ))) # (\read_reg1[0]~input_o  & ((((\registers~127_q ))) # (\read_reg1[2]~input_o ))) ) )

	.dataa(!\read_reg1[0]~input_o ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~95_q ),
	.datad(!\registers~127_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~63_q ),
	.datag(!\registers~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2608 .extended_lut = "on";
defparam \registers~2608 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2608 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N20
dffeas \registers~159 (
	.clk(\regWrite~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~3138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~159 .is_wysiwyg = "true";
defparam \registers~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N18
cyclonev_lcell_comb \registers~1551 (
// Equation(s):
// \registers~1551_combout  = ( !\read_reg1[1]~input_o  & ( ((!\read_reg1[2]~input_o  & (((\registers~2608_combout )))) # (\read_reg1[2]~input_o  & ((!\registers~2608_combout  & (\registers~159_q )) # (\registers~2608_combout  & ((\registers~191_q )))))) ) ) 
// # ( \read_reg1[1]~input_o  & ( (!\read_reg1[2]~input_o  & ((((\registers~2608_combout ))))) # (\read_reg1[2]~input_o  & (((!\registers~2608_combout  & ((\registers~223_q ))) # (\registers~2608_combout  & (\registers~255_q ))))) ) )

	.dataa(!\registers~255_q ),
	.datab(!\read_reg1[2]~input_o ),
	.datac(!\registers~223_q ),
	.datad(!\registers~191_q ),
	.datae(!\read_reg1[1]~input_o ),
	.dataf(!\registers~2608_combout ),
	.datag(!\registers~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1551 .extended_lut = "on";
defparam \registers~1551 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \registers~1567 (
// Equation(s):
// \registers~1567_combout  = ( \registers~1551_combout  & ( \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & (\registers~1559_combout )) # (\read_reg1[3]~input_o  & ((\registers~1563_combout ))) ) ) ) # ( !\registers~1551_combout  & ( 
// \read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o  & (\registers~1559_combout )) # (\read_reg1[3]~input_o  & ((\registers~1563_combout ))) ) ) ) # ( \registers~1551_combout  & ( !\read_reg1[4]~input_o  & ( (!\read_reg1[3]~input_o ) # 
// (\registers~1555_combout ) ) ) ) # ( !\registers~1551_combout  & ( !\read_reg1[4]~input_o  & ( (\read_reg1[3]~input_o  & \registers~1555_combout ) ) ) )

	.dataa(!\registers~1559_combout ),
	.datab(!\read_reg1[3]~input_o ),
	.datac(!\registers~1555_combout ),
	.datad(!\registers~1563_combout ),
	.datae(!\registers~1551_combout ),
	.dataf(!\read_reg1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1567 .extended_lut = "off";
defparam \registers~1567 .lut_mask = 64'h0303CFCF44774477;
defparam \registers~1567 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \read_reg2[2]~input (
	.i(read_reg2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg2[2]~input_o ));
// synopsys translate_off
defparam \read_reg2[2]~input .bus_hold = "false";
defparam \read_reg2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \read_reg2[0]~input (
	.i(read_reg2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg2[0]~input_o ));
// synopsys translate_off
defparam \read_reg2[0]~input .bus_hold = "false";
defparam \read_reg2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \read_reg2[1]~input (
	.i(read_reg2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg2[1]~input_o ));
// synopsys translate_off
defparam \read_reg2[1]~input .bus_hold = "false";
defparam \read_reg2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \registers~2636 (
// Equation(s):
// \registers~2636_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~768_q )))) # (\read_reg2[0]~input_o  & (\registers~800_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~832_q )) # (\read_reg2[0]~input_o  & ((\registers~864_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~800_q ),
	.datac(!\registers~832_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~864_q ),
	.datag(!\registers~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2636 .extended_lut = "on";
defparam \registers~2636 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \registers~1580 (
// Equation(s):
// \registers~1580_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2636_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2636_combout  & (\registers~896_q )) # (\registers~2636_combout  & (((\registers~928_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2636_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2636_combout  & (\registers~960_q )) # (\registers~2636_combout  & (((\registers~992_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2636_combout ),
	.datac(!\registers~960_q ),
	.datad(!\registers~928_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~992_q ),
	.datag(!\registers~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1580 .extended_lut = "on";
defparam \registers~1580 .lut_mask = 64'h2637262626373737;
defparam \registers~1580 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \read_reg2[4]~input (
	.i(read_reg2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg2[4]~input_o ));
// synopsys translate_off
defparam \read_reg2[4]~input .bus_hold = "false";
defparam \read_reg2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \registers~2624 (
// Equation(s):
// \registers~2624_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~0_q )))) # (\read_reg2[0]~input_o  & (\registers~32_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~64_q )) # (\read_reg2[0]~input_o  & ((\registers~96_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~32_q ),
	.datac(!\registers~64_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~96_q ),
	.datag(!\registers~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2624 .extended_lut = "on";
defparam \registers~2624 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N24
cyclonev_lcell_comb \registers~1568 (
// Equation(s):
// \registers~1568_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2624_combout  & (\registers~128_q  & ((\read_reg2[2]~input_o )))) # (\registers~2624_combout  & (((!\read_reg2[2]~input_o ) # (\registers~160_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2624_combout  & (((\registers~192_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2624_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~224_q ))) ) )

	.dataa(!\registers~224_q ),
	.datab(!\registers~2624_combout ),
	.datac(!\registers~192_q ),
	.datad(!\registers~160_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1568 .extended_lut = "on";
defparam \registers~1568 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1568 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \read_reg2[3]~input (
	.i(read_reg2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_reg2[3]~input_o ));
// synopsys translate_off
defparam \read_reg2[3]~input .bus_hold = "false";
defparam \read_reg2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \registers~2632 (
// Equation(s):
// \registers~2632_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~512_q )) # (\read_reg2[0]~input_o  & (((\registers~544_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~576_q )) # (\read_reg2[0]~input_o  & (((\registers~608_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~576_q ),
	.datad(!\registers~544_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~608_q ),
	.datag(!\registers~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2632 .extended_lut = "on";
defparam \registers~2632 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N54
cyclonev_lcell_comb \registers~1576 (
// Equation(s):
// \registers~1576_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2632_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2632_combout  & ((\registers~640_q ))) # (\registers~2632_combout  & (\registers~672_q ))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2632_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2632_combout  & ((\registers~704_q ))) # (\registers~2632_combout  & (\registers~736_q ))))) ) )

	.dataa(!\registers~672_q ),
	.datab(!\registers~736_q ),
	.datac(!\registers~704_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2632_combout ),
	.datag(!\registers~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1576 .extended_lut = "on";
defparam \registers~1576 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1576 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \registers~2628 (
// Equation(s):
// \registers~2628_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~256_q ))) # (\read_reg2[0]~input_o  & (\registers~288_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~320_q ))) # (\read_reg2[0]~input_o  & (\registers~352_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~288_q ),
	.datab(!\registers~352_q ),
	.datac(!\registers~320_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2628 .extended_lut = "on";
defparam \registers~2628 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \registers~1572 (
// Equation(s):
// \registers~1572_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2628_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2628_combout  & ((\registers~384_q ))) # (\registers~2628_combout  & (\registers~416_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2628_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2628_combout  & (\registers~448_q )) # (\registers~2628_combout  & ((\registers~480_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~416_q ),
	.datac(!\registers~448_q ),
	.datad(!\registers~480_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2628_combout ),
	.datag(!\registers~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1572 .extended_lut = "on";
defparam \registers~1572 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \registers~1584 (
// Equation(s):
// \registers~1584_combout  = ( \registers~1576_combout  & ( \registers~1572_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o ) # (\registers~1568_combout )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # 
// (\registers~1580_combout ))) ) ) ) # ( !\registers~1576_combout  & ( \registers~1572_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o ) # (\registers~1568_combout )))) # (\read_reg2[4]~input_o  & (\registers~1580_combout  & 
// ((\read_reg2[3]~input_o )))) ) ) ) # ( \registers~1576_combout  & ( !\registers~1572_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1568_combout  & !\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # 
// (\registers~1580_combout ))) ) ) ) # ( !\registers~1576_combout  & ( !\registers~1572_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1568_combout  & !\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (\registers~1580_combout  & 
// ((\read_reg2[3]~input_o )))) ) ) )

	.dataa(!\registers~1580_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1568_combout ),
	.datad(!\read_reg2[3]~input_o ),
	.datae(!\registers~1576_combout ),
	.dataf(!\registers~1572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1584 .extended_lut = "off";
defparam \registers~1584 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \registers~1584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N54
cyclonev_lcell_comb \registers~2648 (
// Equation(s):
// \registers~2648_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~513_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~545_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~577_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~609_q ))) ) )

	.dataa(!\registers~609_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~577_q ),
	.datad(!\registers~545_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2648 .extended_lut = "on";
defparam \registers~2648 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \registers~1593 (
// Equation(s):
// \registers~1593_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2648_combout  & (((\registers~641_q  & (\read_reg2[2]~input_o ))))) # (\registers~2648_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~673_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( (!\registers~2648_combout  & (((\registers~705_q  & (\read_reg2[2]~input_o ))))) # (\registers~2648_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~737_q ))))) ) )

	.dataa(!\registers~2648_combout ),
	.datab(!\registers~673_q ),
	.datac(!\registers~705_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~737_q ),
	.datag(!\registers~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1593 .extended_lut = "on";
defparam \registers~1593 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \registers~2652 (
// Equation(s):
// \registers~2652_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~769_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~801_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~833_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~865_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~865_q ),
	.datac(!\registers~833_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~801_q ),
	.datag(!\registers~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2652 .extended_lut = "on";
defparam \registers~2652 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \registers~1597 (
// Equation(s):
// \registers~1597_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2652_combout  & (((\registers~897_q  & \read_reg2[2]~input_o )))) # (\registers~2652_combout  & (((!\read_reg2[2]~input_o )) # (\registers~929_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2652_combout  & (((\registers~961_q  & \read_reg2[2]~input_o )))) # (\registers~2652_combout  & (((!\read_reg2[2]~input_o )) # (\registers~993_q )))) ) )

	.dataa(!\registers~929_q ),
	.datab(!\registers~993_q ),
	.datac(!\registers~961_q ),
	.datad(!\registers~2652_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1597 .extended_lut = "on";
defparam \registers~1597 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N54
cyclonev_lcell_comb \registers~2640 (
// Equation(s):
// \registers~2640_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~1_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~33_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~65_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~97_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\registers~33_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~65_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~97_q ),
	.datag(!\registers~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2640 .extended_lut = "on";
defparam \registers~2640 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N18
cyclonev_lcell_comb \registers~1585 (
// Equation(s):
// \registers~1585_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2640_combout  & (((\registers~129_q  & (\read_reg2[2]~input_o ))))) # (\registers~2640_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~161_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( ((!\registers~2640_combout  & (\registers~193_q  & (\read_reg2[2]~input_o ))) # (\registers~2640_combout  & (((!\read_reg2[2]~input_o ) # (\registers~225_q ))))) ) )

	.dataa(!\registers~161_q ),
	.datab(!\registers~2640_combout ),
	.datac(!\registers~193_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~225_q ),
	.datag(!\registers~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1585 .extended_lut = "on";
defparam \registers~1585 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1585 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \registers~2644 (
// Equation(s):
// \registers~2644_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~257_q )) # (\read_reg2[0]~input_o  & (((\registers~289_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~321_q )) # (\read_reg2[0]~input_o  & (((\registers~353_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~321_q ),
	.datad(!\registers~289_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~353_q ),
	.datag(!\registers~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2644 .extended_lut = "on";
defparam \registers~2644 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \registers~1589 (
// Equation(s):
// \registers~1589_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2644_combout  & (\registers~385_q  & ((\read_reg2[2]~input_o )))) # (\registers~2644_combout  & (((!\read_reg2[2]~input_o ) # (\registers~417_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2644_combout  & (((\registers~449_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2644_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~481_q ))) ) )

	.dataa(!\registers~481_q ),
	.datab(!\registers~2644_combout ),
	.datac(!\registers~449_q ),
	.datad(!\registers~417_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1589 .extended_lut = "on";
defparam \registers~1589 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1589 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \registers~1601 (
// Equation(s):
// \registers~1601_combout  = ( \registers~1585_combout  & ( \registers~1589_combout  & ( (!\read_reg2[4]~input_o ) # ((!\read_reg2[3]~input_o  & (\registers~1593_combout )) # (\read_reg2[3]~input_o  & ((\registers~1597_combout )))) ) ) ) # ( 
// !\registers~1585_combout  & ( \registers~1589_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & (\registers~1593_combout )) # (\read_reg2[3]~input_o  & ((\registers~1597_combout 
// ))))) ) ) ) # ( \registers~1585_combout  & ( !\registers~1589_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & (\registers~1593_combout )) # (\read_reg2[3]~input_o  & 
// ((\registers~1597_combout ))))) ) ) ) # ( !\registers~1585_combout  & ( !\registers~1589_combout  & ( (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & (\registers~1593_combout )) # (\read_reg2[3]~input_o  & ((\registers~1597_combout ))))) ) ) )

	.dataa(!\registers~1593_combout ),
	.datab(!\registers~1597_combout ),
	.datac(!\read_reg2[4]~input_o ),
	.datad(!\read_reg2[3]~input_o ),
	.datae(!\registers~1585_combout ),
	.dataf(!\registers~1589_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1601 .extended_lut = "off";
defparam \registers~1601 .lut_mask = 64'h0503F50305F3F5F3;
defparam \registers~1601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N48
cyclonev_lcell_comb \registers~2656 (
// Equation(s):
// \registers~2656_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~2_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~34_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~66_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~98_q ))) ) )

	.dataa(!\registers~98_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~66_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~34_q ),
	.datag(!\registers~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2656 .extended_lut = "on";
defparam \registers~2656 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \registers~1602 (
// Equation(s):
// \registers~1602_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2656_combout  & (\read_reg2[2]~input_o  & (\registers~130_q ))) # (\registers~2656_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~162_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2656_combout  & (\read_reg2[2]~input_o  & (\registers~194_q ))) # (\registers~2656_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~226_q ))))) ) )

	.dataa(!\registers~2656_combout ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~194_q ),
	.datad(!\registers~162_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~226_q ),
	.datag(!\registers~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1602 .extended_lut = "on";
defparam \registers~1602 .lut_mask = 64'h4657464646575757;
defparam \registers~1602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \registers~2660 (
// Equation(s):
// \registers~2660_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~258_q )) # (\read_reg2[0]~input_o  & (((\registers~290_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~322_q )) # (\read_reg2[0]~input_o  & (((\registers~354_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~322_q ),
	.datad(!\registers~354_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~290_q ),
	.datag(!\registers~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2660 .extended_lut = "on";
defparam \registers~2660 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N18
cyclonev_lcell_comb \registers~1606 (
// Equation(s):
// \registers~1606_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2660_combout  & (((\registers~386_q  & (\read_reg2[2]~input_o ))))) # (\registers~2660_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~418_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( ((!\registers~2660_combout  & (\registers~450_q  & (\read_reg2[2]~input_o ))) # (\registers~2660_combout  & (((!\read_reg2[2]~input_o ) # (\registers~482_q ))))) ) )

	.dataa(!\registers~418_q ),
	.datab(!\registers~2660_combout ),
	.datac(!\registers~450_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~482_q ),
	.datag(!\registers~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1606 .extended_lut = "on";
defparam \registers~1606 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N54
cyclonev_lcell_comb \registers~2664 (
// Equation(s):
// \registers~2664_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~514_q ))) # (\read_reg2[0]~input_o  & ((((\registers~546_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~578_q ))) # (\read_reg2[0]~input_o  & ((((\registers~610_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~578_q ),
	.datad(!\registers~546_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~610_q ),
	.datag(!\registers~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2664 .extended_lut = "on";
defparam \registers~2664 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \registers~1610 (
// Equation(s):
// \registers~1610_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2664_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2664_combout  & (\registers~642_q )) # (\registers~2664_combout  & ((\registers~674_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2664_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2664_combout  & (((\registers~706_q )))) # (\registers~2664_combout  & (\registers~738_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~738_q ),
	.datac(!\registers~706_q ),
	.datad(!\registers~2664_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~674_q ),
	.datag(!\registers~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1610 .extended_lut = "on";
defparam \registers~1610 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \registers~2668 (
// Equation(s):
// \registers~2668_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~770_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~802_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~834_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~866_q ))))) ) )

	.dataa(!\registers~802_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~834_q ),
	.datad(!\registers~866_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2668 .extended_lut = "on";
defparam \registers~2668 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \registers~1614 (
// Equation(s):
// \registers~1614_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2668_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2668_combout  & (\registers~898_q )) # (\registers~2668_combout  & ((\registers~930_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2668_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2668_combout  & ((\registers~962_q ))) # (\registers~2668_combout  & (\registers~994_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~994_q ),
	.datac(!\registers~962_q ),
	.datad(!\registers~930_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2668_combout ),
	.datag(!\registers~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1614 .extended_lut = "on";
defparam \registers~1614 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \registers~1618 (
// Equation(s):
// \registers~1618_combout  = ( \read_reg2[4]~input_o  & ( \registers~1614_combout  & ( (\registers~1610_combout ) # (\read_reg2[3]~input_o ) ) ) ) # ( !\read_reg2[4]~input_o  & ( \registers~1614_combout  & ( (!\read_reg2[3]~input_o  & 
// (\registers~1602_combout )) # (\read_reg2[3]~input_o  & ((\registers~1606_combout ))) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1614_combout  & ( (!\read_reg2[3]~input_o  & \registers~1610_combout ) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// !\registers~1614_combout  & ( (!\read_reg2[3]~input_o  & (\registers~1602_combout )) # (\read_reg2[3]~input_o  & ((\registers~1606_combout ))) ) ) )

	.dataa(!\registers~1602_combout ),
	.datab(!\registers~1606_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1610_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1614_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1618 .extended_lut = "off";
defparam \registers~1618 .lut_mask = 64'h535300F053530FFF;
defparam \registers~1618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \registers~2680 (
// Equation(s):
// \registers~2680_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~515_q ))) # (\read_reg2[0]~input_o  & (\registers~547_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~579_q )) # (\read_reg2[0]~input_o  & ((\registers~611_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~547_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~579_q ),
	.datad(!\registers~611_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2680 .extended_lut = "on";
defparam \registers~2680 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2680 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \registers~1627 (
// Equation(s):
// \registers~1627_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2680_combout  & (((\registers~643_q  & \read_reg2[2]~input_o )))) # (\registers~2680_combout  & (((!\read_reg2[2]~input_o )) # (\registers~675_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2680_combout  & (((\registers~707_q  & \read_reg2[2]~input_o )))) # (\registers~2680_combout  & (((!\read_reg2[2]~input_o )) # (\registers~739_q )))) ) )

	.dataa(!\registers~739_q ),
	.datab(!\registers~675_q ),
	.datac(!\registers~707_q ),
	.datad(!\registers~2680_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1627 .extended_lut = "on";
defparam \registers~1627 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N39
cyclonev_lcell_comb \registers~2684 (
// Equation(s):
// \registers~2684_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~771_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~803_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~835_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~867_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\registers~803_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~835_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~867_q ),
	.datag(!\registers~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2684 .extended_lut = "on";
defparam \registers~2684 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2684 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \registers~1631 (
// Equation(s):
// \registers~1631_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2684_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2684_combout  & ((\registers~899_q ))) # (\registers~2684_combout  & (\registers~931_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2684_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2684_combout  & (\registers~963_q )) # (\registers~2684_combout  & ((\registers~995_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~931_q ),
	.datac(!\registers~963_q ),
	.datad(!\registers~995_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2684_combout ),
	.datag(!\registers~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1631 .extended_lut = "on";
defparam \registers~1631 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \registers~2676 (
// Equation(s):
// \registers~2676_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~259_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~291_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~323_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~355_q ))))) ) )

	.dataa(!\registers~291_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~323_q ),
	.datad(!\registers~355_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2676 .extended_lut = "on";
defparam \registers~2676 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N33
cyclonev_lcell_comb \registers~1623 (
// Equation(s):
// \registers~1623_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2676_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2676_combout  & ((\registers~387_q ))) # (\registers~2676_combout  & (\registers~419_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2676_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2676_combout  & (\registers~451_q )) # (\registers~2676_combout  & ((\registers~483_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~419_q ),
	.datac(!\registers~451_q ),
	.datad(!\registers~483_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2676_combout ),
	.datag(!\registers~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1623 .extended_lut = "on";
defparam \registers~1623 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \registers~2672 (
// Equation(s):
// \registers~2672_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~3_q )) # (\read_reg2[0]~input_o  & ((\registers~35_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~67_q ))) # (\read_reg2[0]~input_o  & (\registers~99_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~99_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~67_q ),
	.datad(!\registers~35_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2672 .extended_lut = "on";
defparam \registers~2672 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \registers~1619 (
// Equation(s):
// \registers~1619_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2672_combout  & (((\registers~131_q  & \read_reg2[2]~input_o )))) # (\registers~2672_combout  & (((!\read_reg2[2]~input_o )) # (\registers~163_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2672_combout  & (((\registers~195_q  & \read_reg2[2]~input_o )))) # (\registers~2672_combout  & (((!\read_reg2[2]~input_o )) # (\registers~227_q )))) ) )

	.dataa(!\registers~227_q ),
	.datab(!\registers~163_q ),
	.datac(!\registers~195_q ),
	.datad(!\registers~2672_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1619 .extended_lut = "on";
defparam \registers~1619 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N42
cyclonev_lcell_comb \registers~1635 (
// Equation(s):
// \registers~1635_combout  = ( \read_reg2[4]~input_o  & ( \registers~1619_combout  & ( (!\read_reg2[3]~input_o  & (\registers~1627_combout )) # (\read_reg2[3]~input_o  & ((\registers~1631_combout ))) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// \registers~1619_combout  & ( (!\read_reg2[3]~input_o ) # (\registers~1623_combout ) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1619_combout  & ( (!\read_reg2[3]~input_o  & (\registers~1627_combout )) # (\read_reg2[3]~input_o  & 
// ((\registers~1631_combout ))) ) ) ) # ( !\read_reg2[4]~input_o  & ( !\registers~1619_combout  & ( (\read_reg2[3]~input_o  & \registers~1623_combout ) ) ) )

	.dataa(!\registers~1627_combout ),
	.datab(!\read_reg2[3]~input_o ),
	.datac(!\registers~1631_combout ),
	.datad(!\registers~1623_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1619_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1635 .extended_lut = "off";
defparam \registers~1635 .lut_mask = 64'h00334747CCFF4747;
defparam \registers~1635 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \registers~2692 (
// Equation(s):
// \registers~2692_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~260_q ))) # (\read_reg2[0]~input_o  & (\registers~292_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~324_q ))) # (\read_reg2[0]~input_o  & (\registers~356_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~356_q ),
	.datab(!\registers~292_q ),
	.datac(!\registers~324_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2692 .extended_lut = "on";
defparam \registers~2692 .lut_mask = 64'h0F000F0033FF55FF;
defparam \registers~2692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \registers~1640 (
// Equation(s):
// \registers~1640_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2692_combout  & (((\registers~388_q  & (\read_reg2[2]~input_o ))))) # (\registers~2692_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~420_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( ((!\registers~2692_combout  & (\registers~452_q  & (\read_reg2[2]~input_o ))) # (\registers~2692_combout  & (((!\read_reg2[2]~input_o ) # (\registers~484_q ))))) ) )

	.dataa(!\registers~420_q ),
	.datab(!\registers~2692_combout ),
	.datac(!\registers~452_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~484_q ),
	.datag(!\registers~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1640 .extended_lut = "on";
defparam \registers~1640 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \registers~2696 (
// Equation(s):
// \registers~2696_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~516_q )) # (\read_reg2[0]~input_o  & (((\registers~548_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~580_q )) # (\read_reg2[0]~input_o  & (((\registers~612_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~580_q ),
	.datad(!\registers~612_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~548_q ),
	.datag(!\registers~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2696 .extended_lut = "on";
defparam \registers~2696 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \registers~1644 (
// Equation(s):
// \registers~1644_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2696_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2696_combout  & (\registers~644_q )) # (\registers~2696_combout  & (((\registers~676_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2696_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2696_combout  & (\registers~708_q )) # (\registers~2696_combout  & (((\registers~740_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2696_combout ),
	.datac(!\registers~708_q ),
	.datad(!\registers~676_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~740_q ),
	.datag(!\registers~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1644 .extended_lut = "on";
defparam \registers~1644 .lut_mask = 64'h2637262626373737;
defparam \registers~1644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \registers~2688 (
// Equation(s):
// \registers~2688_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~4_q ))) # (\read_reg2[0]~input_o  & (\registers~36_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~68_q ))) # (\read_reg2[0]~input_o  & (\registers~100_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~36_q ),
	.datab(!\registers~100_q ),
	.datac(!\registers~68_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2688 .extended_lut = "on";
defparam \registers~2688 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2688 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \registers~1636 (
// Equation(s):
// \registers~1636_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2688_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2688_combout  & (\registers~132_q )) # (\registers~2688_combout  & (((\registers~164_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2688_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2688_combout  & (\registers~196_q )) # (\registers~2688_combout  & (((\registers~228_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2688_combout ),
	.datac(!\registers~196_q ),
	.datad(!\registers~228_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~164_q ),
	.datag(!\registers~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1636 .extended_lut = "on";
defparam \registers~1636 .lut_mask = 64'h2626263737372637;
defparam \registers~1636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \registers~2700 (
// Equation(s):
// \registers~2700_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~772_q ))) # (\read_reg2[0]~input_o  & (\registers~804_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~836_q ))) # (\read_reg2[0]~input_o  & (\registers~868_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~804_q ),
	.datab(!\registers~868_q ),
	.datac(!\registers~836_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2700 .extended_lut = "on";
defparam \registers~2700 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N54
cyclonev_lcell_comb \registers~1648 (
// Equation(s):
// \registers~1648_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2700_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2700_combout  & (\registers~900_q )) # (\registers~2700_combout  & ((\registers~932_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2700_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2700_combout  & ((\registers~964_q ))) # (\registers~2700_combout  & (\registers~996_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~996_q ),
	.datac(!\registers~964_q ),
	.datad(!\registers~932_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2700_combout ),
	.datag(!\registers~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1648 .extended_lut = "on";
defparam \registers~1648 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \registers~1652 (
// Equation(s):
// \registers~1652_combout  = ( \read_reg2[3]~input_o  & ( \registers~1648_combout  & ( (\read_reg2[4]~input_o ) # (\registers~1640_combout ) ) ) ) # ( !\read_reg2[3]~input_o  & ( \registers~1648_combout  & ( (!\read_reg2[4]~input_o  & 
// ((\registers~1636_combout ))) # (\read_reg2[4]~input_o  & (\registers~1644_combout )) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1648_combout  & ( (\registers~1640_combout  & !\read_reg2[4]~input_o ) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// !\registers~1648_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1636_combout ))) # (\read_reg2[4]~input_o  & (\registers~1644_combout )) ) ) )

	.dataa(!\registers~1640_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1644_combout ),
	.datad(!\registers~1636_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1648_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1652 .extended_lut = "off";
defparam \registers~1652 .lut_mask = 64'h03CF444403CF7777;
defparam \registers~1652 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \registers~2708 (
// Equation(s):
// \registers~2708_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~261_q )) # (\read_reg2[0]~input_o  & ((\registers~293_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~325_q ))) # (\read_reg2[0]~input_o  & (\registers~357_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~357_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~325_q ),
	.datad(!\registers~293_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2708 .extended_lut = "on";
defparam \registers~2708 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2708 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \registers~1657 (
// Equation(s):
// \registers~1657_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2708_combout  & (((\registers~389_q  & \read_reg2[2]~input_o )))) # (\registers~2708_combout  & (((!\read_reg2[2]~input_o )) # (\registers~421_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2708_combout  & (((\registers~453_q  & \read_reg2[2]~input_o )))) # (\registers~2708_combout  & (((!\read_reg2[2]~input_o )) # (\registers~485_q )))) ) )

	.dataa(!\registers~485_q ),
	.datab(!\registers~421_q ),
	.datac(!\registers~453_q ),
	.datad(!\registers~2708_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1657 .extended_lut = "on";
defparam \registers~1657 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \registers~2712 (
// Equation(s):
// \registers~2712_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~517_q )) # (\read_reg2[0]~input_o  & (((\registers~549_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~581_q )) # (\read_reg2[0]~input_o  & (((\registers~613_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~581_q ),
	.datad(!\registers~549_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~613_q ),
	.datag(!\registers~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2712 .extended_lut = "on";
defparam \registers~2712 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2712 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \registers~1661 (
// Equation(s):
// \registers~1661_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2712_combout  & (((\registers~645_q  & \read_reg2[2]~input_o )))) # (\registers~2712_combout  & (((!\read_reg2[2]~input_o )) # (\registers~677_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2712_combout  & (((\registers~709_q  & \read_reg2[2]~input_o )))) # (\registers~2712_combout  & (((!\read_reg2[2]~input_o )) # (\registers~741_q )))) ) )

	.dataa(!\registers~741_q ),
	.datab(!\registers~677_q ),
	.datac(!\registers~709_q ),
	.datad(!\registers~2712_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1661 .extended_lut = "on";
defparam \registers~1661 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \registers~2704 (
// Equation(s):
// \registers~2704_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~5_q ))) # (\read_reg2[0]~input_o  & ((((\registers~37_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~69_q ))) # (\read_reg2[0]~input_o  & ((((\registers~101_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~69_q ),
	.datad(!\registers~101_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~37_q ),
	.datag(!\registers~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2704 .extended_lut = "on";
defparam \registers~2704 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \registers~1653 (
// Equation(s):
// \registers~1653_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2704_combout  & (((\registers~133_q  & \read_reg2[2]~input_o )))) # (\registers~2704_combout  & (((!\read_reg2[2]~input_o )) # (\registers~165_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2704_combout  & (((\registers~197_q  & \read_reg2[2]~input_o )))) # (\registers~2704_combout  & (((!\read_reg2[2]~input_o )) # (\registers~229_q )))) ) )

	.dataa(!\registers~229_q ),
	.datab(!\registers~165_q ),
	.datac(!\registers~197_q ),
	.datad(!\registers~2704_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1653 .extended_lut = "on";
defparam \registers~1653 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \registers~2716 (
// Equation(s):
// \registers~2716_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~773_q )) # (\read_reg2[0]~input_o  & ((\registers~805_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~837_q ))) # (\read_reg2[0]~input_o  & (\registers~869_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~869_q ),
	.datac(!\registers~837_q ),
	.datad(!\registers~805_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2716 .extended_lut = "on";
defparam \registers~2716 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \registers~1665 (
// Equation(s):
// \registers~1665_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2716_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2716_combout  & (\registers~901_q )) # (\registers~2716_combout  & (((\registers~933_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2716_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2716_combout  & (\registers~965_q )) # (\registers~2716_combout  & (((\registers~997_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2716_combout ),
	.datac(!\registers~965_q ),
	.datad(!\registers~997_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~933_q ),
	.datag(!\registers~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1665 .extended_lut = "on";
defparam \registers~1665 .lut_mask = 64'h2626263737372637;
defparam \registers~1665 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \registers~1669 (
// Equation(s):
// \registers~1669_combout  = ( \read_reg2[4]~input_o  & ( \registers~1665_combout  & ( (\registers~1661_combout ) # (\read_reg2[3]~input_o ) ) ) ) # ( !\read_reg2[4]~input_o  & ( \registers~1665_combout  & ( (!\read_reg2[3]~input_o  & 
// ((\registers~1653_combout ))) # (\read_reg2[3]~input_o  & (\registers~1657_combout )) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1665_combout  & ( (!\read_reg2[3]~input_o  & \registers~1661_combout ) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// !\registers~1665_combout  & ( (!\read_reg2[3]~input_o  & ((\registers~1653_combout ))) # (\read_reg2[3]~input_o  & (\registers~1657_combout )) ) ) )

	.dataa(!\registers~1657_combout ),
	.datab(!\read_reg2[3]~input_o ),
	.datac(!\registers~1661_combout ),
	.datad(!\registers~1653_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1669 .extended_lut = "off";
defparam \registers~1669 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \registers~1669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \registers~2724 (
// Equation(s):
// \registers~2724_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~262_q ))) # (\read_reg2[0]~input_o  & ((((\registers~294_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~326_q ))) # (\read_reg2[0]~input_o  & ((((\registers~358_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~326_q ),
	.datad(!\registers~358_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~294_q ),
	.datag(!\registers~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2724 .extended_lut = "on";
defparam \registers~2724 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \registers~1674 (
// Equation(s):
// \registers~1674_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2724_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2724_combout  & ((\registers~390_q ))) # (\registers~2724_combout  & (\registers~422_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2724_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2724_combout  & (\registers~454_q )) # (\registers~2724_combout  & ((\registers~486_q )))))) ) )

	.dataa(!\registers~422_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~454_q ),
	.datad(!\registers~486_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2724_combout ),
	.datag(!\registers~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1674 .extended_lut = "on";
defparam \registers~1674 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N54
cyclonev_lcell_comb \registers~2732 (
// Equation(s):
// \registers~2732_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~774_q )) # (\read_reg2[0]~input_o  & ((\registers~806_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~838_q )))) # (\read_reg2[0]~input_o  & (\registers~870_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~870_q ),
	.datac(!\registers~838_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~806_q ),
	.datag(!\registers~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2732 .extended_lut = "on";
defparam \registers~2732 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2732 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N12
cyclonev_lcell_comb \registers~1682 (
// Equation(s):
// \registers~1682_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2732_combout  & (((\registers~902_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2732_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~934_q ))))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2732_combout  & (((\registers~966_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2732_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~998_q ))) ) )

	.dataa(!\registers~2732_combout ),
	.datab(!\registers~998_q ),
	.datac(!\registers~966_q ),
	.datad(!\registers~934_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1682 .extended_lut = "on";
defparam \registers~1682 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \registers~2720 (
// Equation(s):
// \registers~2720_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~6_q ))) # (\read_reg2[0]~input_o  & (\registers~38_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~70_q )) # (\read_reg2[0]~input_o  & ((\registers~102_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~38_q ),
	.datac(!\registers~70_q ),
	.datad(!\registers~102_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2720 .extended_lut = "on";
defparam \registers~2720 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N0
cyclonev_lcell_comb \registers~1670 (
// Equation(s):
// \registers~1670_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2720_combout  & (((\registers~134_q  & \read_reg2[2]~input_o )))) # (\registers~2720_combout  & (((!\read_reg2[2]~input_o )) # (\registers~166_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2720_combout  & (((\registers~198_q  & \read_reg2[2]~input_o )))) # (\registers~2720_combout  & (((!\read_reg2[2]~input_o )) # (\registers~230_q )))) ) )

	.dataa(!\registers~230_q ),
	.datab(!\registers~166_q ),
	.datac(!\registers~198_q ),
	.datad(!\registers~2720_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1670 .extended_lut = "on";
defparam \registers~1670 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \registers~2728 (
// Equation(s):
// \registers~2728_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~518_q ))) # (\read_reg2[0]~input_o  & ((((\registers~550_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~582_q ))) # (\read_reg2[0]~input_o  & ((((\registers~614_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~582_q ),
	.datad(!\registers~614_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~550_q ),
	.datag(!\registers~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2728 .extended_lut = "on";
defparam \registers~2728 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \registers~1678 (
// Equation(s):
// \registers~1678_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2728_combout  & (((\registers~646_q  & \read_reg2[2]~input_o )))) # (\registers~2728_combout  & (((!\read_reg2[2]~input_o )) # (\registers~678_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2728_combout  & (((\registers~710_q  & \read_reg2[2]~input_o )))) # (\registers~2728_combout  & (((!\read_reg2[2]~input_o )) # (\registers~742_q )))) ) )

	.dataa(!\registers~742_q ),
	.datab(!\registers~678_q ),
	.datac(!\registers~710_q ),
	.datad(!\registers~2728_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1678 .extended_lut = "on";
defparam \registers~1678 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \registers~1686 (
// Equation(s):
// \registers~1686_combout  = ( \read_reg2[4]~input_o  & ( \registers~1678_combout  & ( (!\read_reg2[3]~input_o ) # (\registers~1682_combout ) ) ) ) # ( !\read_reg2[4]~input_o  & ( \registers~1678_combout  & ( (!\read_reg2[3]~input_o  & 
// ((\registers~1670_combout ))) # (\read_reg2[3]~input_o  & (\registers~1674_combout )) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1678_combout  & ( (\registers~1682_combout  & \read_reg2[3]~input_o ) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// !\registers~1678_combout  & ( (!\read_reg2[3]~input_o  & ((\registers~1670_combout ))) # (\read_reg2[3]~input_o  & (\registers~1674_combout )) ) ) )

	.dataa(!\registers~1674_combout ),
	.datab(!\registers~1682_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1670_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1686 .extended_lut = "off";
defparam \registers~1686 .lut_mask = 64'h05F5030305F5F3F3;
defparam \registers~1686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \registers~2748 (
// Equation(s):
// \registers~2748_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~775_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~807_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~839_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~871_q ))) ) )

	.dataa(!\registers~871_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~839_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~807_q ),
	.datag(!\registers~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2748 .extended_lut = "on";
defparam \registers~2748 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2748 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \registers~1699 (
// Equation(s):
// \registers~1699_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2748_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2748_combout  & (\registers~903_q )) # (\registers~2748_combout  & ((\registers~935_q )))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2748_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2748_combout  & (((\registers~967_q )))) # (\registers~2748_combout  & (\registers~999_q )))) ) )

	.dataa(!\registers~999_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~967_q ),
	.datad(!\registers~2748_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~935_q ),
	.datag(!\registers~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1699 .extended_lut = "on";
defparam \registers~1699 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1699 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N42
cyclonev_lcell_comb \registers~2744 (
// Equation(s):
// \registers~2744_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~519_q )) # (\read_reg2[0]~input_o  & ((\registers~551_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~583_q )))) # (\read_reg2[0]~input_o  & (\registers~615_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~615_q ),
	.datac(!\registers~583_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~551_q ),
	.datag(!\registers~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2744 .extended_lut = "on";
defparam \registers~2744 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2744 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N0
cyclonev_lcell_comb \registers~1695 (
// Equation(s):
// \registers~1695_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2744_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2744_combout  & (((\registers~647_q )))) # (\registers~2744_combout  & (\registers~679_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2744_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2744_combout  & (\registers~711_q )) # (\registers~2744_combout  & ((\registers~743_q )))))) ) )

	.dataa(!\registers~679_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~711_q ),
	.datad(!\registers~2744_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~743_q ),
	.datag(!\registers~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1695 .extended_lut = "on";
defparam \registers~1695 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \registers~2740 (
// Equation(s):
// \registers~2740_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~263_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~295_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~327_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~359_q ))) ) )

	.dataa(!\registers~359_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~327_q ),
	.datad(!\registers~295_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2740 .extended_lut = "on";
defparam \registers~2740 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2740 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \registers~1691 (
// Equation(s):
// \registers~1691_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2740_combout  & (((\registers~391_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2740_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~423_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~2740_combout  & (\registers~455_q  & ((\read_reg2[2]~input_o )))) # (\registers~2740_combout  & (((!\read_reg2[2]~input_o ) # (\registers~487_q ))))) ) )

	.dataa(!\registers~423_q ),
	.datab(!\registers~2740_combout ),
	.datac(!\registers~455_q ),
	.datad(!\registers~487_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1691 .extended_lut = "on";
defparam \registers~1691 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1691 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \registers~2736 (
// Equation(s):
// \registers~2736_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~7_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~39_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~71_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~103_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~39_q ),
	.datac(!\registers~71_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~103_q ),
	.datag(!\registers~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2736 .extended_lut = "on";
defparam \registers~2736 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~2736 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \registers~1687 (
// Equation(s):
// \registers~1687_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2736_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2736_combout  & (\registers~135_q )) # (\registers~2736_combout  & ((\registers~167_q )))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2736_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2736_combout  & (((\registers~199_q )))) # (\registers~2736_combout  & (\registers~231_q )))) ) )

	.dataa(!\registers~231_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~199_q ),
	.datad(!\registers~2736_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~167_q ),
	.datag(!\registers~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1687 .extended_lut = "on";
defparam \registers~1687 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1687 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \registers~1703 (
// Equation(s):
// \registers~1703_combout  = ( \read_reg2[4]~input_o  & ( \registers~1687_combout  & ( (!\read_reg2[3]~input_o  & ((\registers~1695_combout ))) # (\read_reg2[3]~input_o  & (\registers~1699_combout )) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// \registers~1687_combout  & ( (!\read_reg2[3]~input_o ) # (\registers~1691_combout ) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1687_combout  & ( (!\read_reg2[3]~input_o  & ((\registers~1695_combout ))) # (\read_reg2[3]~input_o  & 
// (\registers~1699_combout )) ) ) ) # ( !\read_reg2[4]~input_o  & ( !\registers~1687_combout  & ( (\read_reg2[3]~input_o  & \registers~1691_combout ) ) ) )

	.dataa(!\read_reg2[3]~input_o ),
	.datab(!\registers~1699_combout ),
	.datac(!\registers~1695_combout ),
	.datad(!\registers~1691_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1703 .extended_lut = "off";
defparam \registers~1703 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \registers~1703 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N42
cyclonev_lcell_comb \registers~2764 (
// Equation(s):
// \registers~2764_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~776_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ) # (\registers~808_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~840_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~872_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~872_q ),
	.datac(!\registers~840_q ),
	.datad(!\registers~808_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2764 .extended_lut = "on";
defparam \registers~2764 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2764 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \registers~1716 (
// Equation(s):
// \registers~1716_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2764_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2764_combout  & (\registers~904_q )) # (\registers~2764_combout  & ((\registers~936_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2764_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2764_combout  & ((\registers~968_q ))) # (\registers~2764_combout  & (\registers~1000_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~1000_q ),
	.datac(!\registers~968_q ),
	.datad(!\registers~936_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2764_combout ),
	.datag(!\registers~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1716 .extended_lut = "on";
defparam \registers~1716 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1716 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \registers~2760 (
// Equation(s):
// \registers~2760_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~520_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~552_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~584_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~616_q ))))) ) )

	.dataa(!\registers~552_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~584_q ),
	.datad(!\registers~616_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2760 .extended_lut = "on";
defparam \registers~2760 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2760 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \registers~1712 (
// Equation(s):
// \registers~1712_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2760_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2760_combout  & (((\registers~648_q )))) # (\registers~2760_combout  & (\registers~680_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2760_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2760_combout  & (\registers~712_q )) # (\registers~2760_combout  & ((\registers~744_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~680_q ),
	.datac(!\registers~712_q ),
	.datad(!\registers~2760_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~744_q ),
	.datag(!\registers~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1712 .extended_lut = "on";
defparam \registers~1712 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \registers~2756 (
// Equation(s):
// \registers~2756_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~264_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~296_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~328_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~360_q ))) ) )

	.dataa(!\registers~360_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~328_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~296_q ),
	.datag(!\registers~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2756 .extended_lut = "on";
defparam \registers~2756 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2756 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \registers~1708 (
// Equation(s):
// \registers~1708_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2756_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2756_combout  & ((\registers~392_q ))) # (\registers~2756_combout  & (\registers~424_q ))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2756_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2756_combout  & ((\registers~456_q ))) # (\registers~2756_combout  & (\registers~488_q ))))) ) )

	.dataa(!\registers~488_q ),
	.datab(!\registers~424_q ),
	.datac(!\registers~456_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2756_combout ),
	.datag(!\registers~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1708 .extended_lut = "on";
defparam \registers~1708 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N30
cyclonev_lcell_comb \registers~2752 (
// Equation(s):
// \registers~2752_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~8_q ))) # (\read_reg2[0]~input_o  & ((((\registers~40_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~72_q ))) # (\read_reg2[0]~input_o  & ((((\registers~104_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~72_q ),
	.datad(!\registers~104_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~40_q ),
	.datag(!\registers~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2752 .extended_lut = "on";
defparam \registers~2752 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2752 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \registers~1704 (
// Equation(s):
// \registers~1704_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2752_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2752_combout  & (((\registers~136_q )))) # (\registers~2752_combout  & (\registers~168_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2752_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2752_combout  & (\registers~200_q )) # (\registers~2752_combout  & ((\registers~232_q )))))) ) )

	.dataa(!\registers~168_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~200_q ),
	.datad(!\registers~2752_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~232_q ),
	.datag(!\registers~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1704 .extended_lut = "on";
defparam \registers~1704 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \registers~1720 (
// Equation(s):
// \registers~1720_combout  = ( \read_reg2[3]~input_o  & ( \registers~1704_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1708_combout ))) # (\read_reg2[4]~input_o  & (\registers~1716_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~1704_combout  & ( (!\read_reg2[4]~input_o ) # (\registers~1712_combout ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1704_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1708_combout ))) # (\read_reg2[4]~input_o  & 
// (\registers~1716_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~1704_combout  & ( (\registers~1712_combout  & \read_reg2[4]~input_o ) ) ) )

	.dataa(!\registers~1716_combout ),
	.datab(!\registers~1712_combout ),
	.datac(!\registers~1708_combout ),
	.datad(!\read_reg2[4]~input_o ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1704_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1720 .extended_lut = "off";
defparam \registers~1720 .lut_mask = 64'h00330F55FF330F55;
defparam \registers~1720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \registers~2780 (
// Equation(s):
// \registers~2780_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~777_q ))) # (\read_reg2[0]~input_o  & ((((\registers~809_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~841_q ))) # (\read_reg2[0]~input_o  & ((((\registers~873_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~841_q ),
	.datad(!\registers~873_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~809_q ),
	.datag(!\registers~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2780 .extended_lut = "on";
defparam \registers~2780 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2780 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \registers~1733 (
// Equation(s):
// \registers~1733_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2780_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2780_combout  & (\registers~905_q )) # (\registers~2780_combout  & ((\registers~937_q )))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2780_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2780_combout  & ((\registers~969_q ))) # (\registers~2780_combout  & (\registers~1001_q ))))) ) )

	.dataa(!\registers~1001_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~969_q ),
	.datad(!\registers~937_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2780_combout ),
	.datag(!\registers~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1733 .extended_lut = "on";
defparam \registers~1733 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1733 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \registers~2776 (
// Equation(s):
// \registers~2776_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~521_q ))) # (\read_reg2[0]~input_o  & ((((\registers~553_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~585_q ))) # (\read_reg2[0]~input_o  & ((((\registers~617_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~585_q ),
	.datad(!\registers~553_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~617_q ),
	.datag(!\registers~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2776 .extended_lut = "on";
defparam \registers~2776 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \registers~1729 (
// Equation(s):
// \registers~1729_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2776_combout  & (((\registers~649_q  & \read_reg2[2]~input_o )))) # (\registers~2776_combout  & (((!\read_reg2[2]~input_o )) # (\registers~681_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2776_combout  & (((\registers~713_q  & \read_reg2[2]~input_o )))) # (\registers~2776_combout  & (((!\read_reg2[2]~input_o )) # (\registers~745_q )))) ) )

	.dataa(!\registers~681_q ),
	.datab(!\registers~745_q ),
	.datac(!\registers~713_q ),
	.datad(!\registers~2776_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1729 .extended_lut = "on";
defparam \registers~1729 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \registers~2772 (
// Equation(s):
// \registers~2772_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~265_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~297_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~329_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~361_q ))) ) )

	.dataa(!\registers~361_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~329_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~297_q ),
	.datag(!\registers~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2772 .extended_lut = "on";
defparam \registers~2772 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2772 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N0
cyclonev_lcell_comb \registers~1725 (
// Equation(s):
// \registers~1725_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2772_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2772_combout  & (\registers~393_q )) # (\registers~2772_combout  & (((\registers~425_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2772_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2772_combout  & (\registers~457_q )) # (\registers~2772_combout  & (((\registers~489_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2772_combout ),
	.datac(!\registers~457_q ),
	.datad(!\registers~489_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~425_q ),
	.datag(!\registers~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1725 .extended_lut = "on";
defparam \registers~1725 .lut_mask = 64'h2626263737372637;
defparam \registers~1725 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \registers~2768 (
// Equation(s):
// \registers~2768_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~9_q )) # (\read_reg2[0]~input_o  & ((\registers~41_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~73_q )))) # (\read_reg2[0]~input_o  & (\registers~105_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~105_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~73_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~41_q ),
	.datag(!\registers~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2768 .extended_lut = "on";
defparam \registers~2768 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2768 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N54
cyclonev_lcell_comb \registers~1721 (
// Equation(s):
// \registers~1721_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2768_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2768_combout  & ((\registers~137_q ))) # (\registers~2768_combout  & (\registers~169_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2768_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2768_combout  & (\registers~201_q )) # (\registers~2768_combout  & ((\registers~233_q )))))) ) )

	.dataa(!\registers~169_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~201_q ),
	.datad(!\registers~233_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2768_combout ),
	.datag(!\registers~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1721 .extended_lut = "on";
defparam \registers~1721 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1721 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N15
cyclonev_lcell_comb \registers~1737 (
// Equation(s):
// \registers~1737_combout  = ( \registers~1725_combout  & ( \registers~1721_combout  & ( (!\read_reg2[4]~input_o ) # ((!\read_reg2[3]~input_o  & ((\registers~1729_combout ))) # (\read_reg2[3]~input_o  & (\registers~1733_combout ))) ) ) ) # ( 
// !\registers~1725_combout  & ( \registers~1721_combout  & ( (!\read_reg2[3]~input_o  & ((!\read_reg2[4]~input_o ) # ((\registers~1729_combout )))) # (\read_reg2[3]~input_o  & (\read_reg2[4]~input_o  & (\registers~1733_combout ))) ) ) ) # ( 
// \registers~1725_combout  & ( !\registers~1721_combout  & ( (!\read_reg2[3]~input_o  & (\read_reg2[4]~input_o  & ((\registers~1729_combout )))) # (\read_reg2[3]~input_o  & ((!\read_reg2[4]~input_o ) # ((\registers~1733_combout )))) ) ) ) # ( 
// !\registers~1725_combout  & ( !\registers~1721_combout  & ( (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~1729_combout ))) # (\read_reg2[3]~input_o  & (\registers~1733_combout )))) ) ) )

	.dataa(!\read_reg2[3]~input_o ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1733_combout ),
	.datad(!\registers~1729_combout ),
	.datae(!\registers~1725_combout ),
	.dataf(!\registers~1721_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1737 .extended_lut = "off";
defparam \registers~1737 .lut_mask = 64'h0123456789ABCDEF;
defparam \registers~1737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \registers~2784 (
// Equation(s):
// \registers~2784_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~10_q )) # (\read_reg2[0]~input_o  & (((\registers~42_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~74_q )) # (\read_reg2[0]~input_o  & (((\registers~106_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~74_q ),
	.datad(!\registers~106_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~42_q ),
	.datag(!\registers~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2784 .extended_lut = "on";
defparam \registers~2784 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N42
cyclonev_lcell_comb \registers~1738 (
// Equation(s):
// \registers~1738_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2784_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2784_combout  & (((\registers~138_q )))) # (\registers~2784_combout  & (\registers~170_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2784_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2784_combout  & (\registers~202_q )) # (\registers~2784_combout  & ((\registers~234_q )))))) ) )

	.dataa(!\registers~170_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~202_q ),
	.datad(!\registers~2784_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~234_q ),
	.datag(!\registers~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1738 .extended_lut = "on";
defparam \registers~1738 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1738 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \registers~2796 (
// Equation(s):
// \registers~2796_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (((\registers~778_q  & !\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o )) # (\registers~810_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (((\registers~842_q  & !\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o )) # (\registers~874_q )))) ) )

	.dataa(!\registers~810_q ),
	.datab(!\registers~874_q ),
	.datac(!\registers~842_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2796 .extended_lut = "on";
defparam \registers~2796 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2796 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N45
cyclonev_lcell_comb \registers~1750 (
// Equation(s):
// \registers~1750_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2796_combout  & (((\registers~906_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2796_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~938_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2796_combout  & (((\registers~970_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2796_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~1002_q ))))) ) )

	.dataa(!\registers~2796_combout ),
	.datab(!\registers~938_q ),
	.datac(!\registers~970_q ),
	.datad(!\registers~1002_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1750 .extended_lut = "on";
defparam \registers~1750 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \registers~2788 (
// Equation(s):
// \registers~2788_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~266_q )) # (\read_reg2[0]~input_o  & (((\registers~298_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~330_q )) # (\read_reg2[0]~input_o  & (((\registers~362_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~330_q ),
	.datad(!\registers~298_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~362_q ),
	.datag(!\registers~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2788 .extended_lut = "on";
defparam \registers~2788 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2788 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N6
cyclonev_lcell_comb \registers~1742 (
// Equation(s):
// \registers~1742_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2788_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2788_combout  & (\registers~394_q )) # (\registers~2788_combout  & ((\registers~426_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2788_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2788_combout  & ((\registers~458_q ))) # (\registers~2788_combout  & (\registers~490_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~490_q ),
	.datac(!\registers~458_q ),
	.datad(!\registers~426_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2788_combout ),
	.datag(!\registers~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1742 .extended_lut = "on";
defparam \registers~1742 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N36
cyclonev_lcell_comb \registers~2792 (
// Equation(s):
// \registers~2792_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~522_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~554_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~586_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~618_q ))) ) )

	.dataa(!\registers~618_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~586_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~554_q ),
	.datag(!\registers~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2792 .extended_lut = "on";
defparam \registers~2792 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2792 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N0
cyclonev_lcell_comb \registers~1746 (
// Equation(s):
// \registers~1746_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2792_combout  & (((\registers~650_q  & (\read_reg2[2]~input_o ))))) # (\registers~2792_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~682_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( (!\registers~2792_combout  & (((\registers~714_q  & (\read_reg2[2]~input_o ))))) # (\registers~2792_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~746_q ))))) ) )

	.dataa(!\registers~2792_combout ),
	.datab(!\registers~682_q ),
	.datac(!\registers~714_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~746_q ),
	.datag(!\registers~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1746 .extended_lut = "on";
defparam \registers~1746 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1746 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N48
cyclonev_lcell_comb \registers~1754 (
// Equation(s):
// \registers~1754_combout  = ( \registers~1746_combout  & ( \read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o ) # (\registers~1750_combout ) ) ) ) # ( !\registers~1746_combout  & ( \read_reg2[4]~input_o  & ( (\registers~1750_combout  & 
// \read_reg2[3]~input_o ) ) ) ) # ( \registers~1746_combout  & ( !\read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & (\registers~1738_combout )) # (\read_reg2[3]~input_o  & ((\registers~1742_combout ))) ) ) ) # ( !\registers~1746_combout  & ( 
// !\read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & (\registers~1738_combout )) # (\read_reg2[3]~input_o  & ((\registers~1742_combout ))) ) ) )

	.dataa(!\registers~1738_combout ),
	.datab(!\registers~1750_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1742_combout ),
	.datae(!\registers~1746_combout ),
	.dataf(!\read_reg2[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1754 .extended_lut = "off";
defparam \registers~1754 .lut_mask = 64'h505F505F0303F3F3;
defparam \registers~1754 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \registers~2800 (
// Equation(s):
// \registers~2800_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~11_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~43_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~75_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~107_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~43_q ),
	.datac(!\registers~75_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~107_q ),
	.datag(!\registers~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2800 .extended_lut = "on";
defparam \registers~2800 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~2800 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N9
cyclonev_lcell_comb \registers~1755 (
// Equation(s):
// \registers~1755_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2800_combout  & (((\registers~139_q  & (\read_reg2[2]~input_o ))))) # (\registers~2800_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~171_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( (!\registers~2800_combout  & (((\registers~203_q  & (\read_reg2[2]~input_o ))))) # (\registers~2800_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~235_q ))))) ) )

	.dataa(!\registers~2800_combout ),
	.datab(!\registers~171_q ),
	.datac(!\registers~203_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~235_q ),
	.datag(!\registers~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1755 .extended_lut = "on";
defparam \registers~1755 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1755 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \registers~2804 (
// Equation(s):
// \registers~2804_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~267_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~299_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~331_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~363_q ))))) ) )

	.dataa(!\registers~299_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~331_q ),
	.datad(!\registers~363_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2804 .extended_lut = "on";
defparam \registers~2804 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2804 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N0
cyclonev_lcell_comb \registers~1759 (
// Equation(s):
// \registers~1759_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2804_combout  & (((\registers~395_q  & (\read_reg2[2]~input_o ))))) # (\registers~2804_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~427_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( ((!\registers~2804_combout  & (\registers~459_q  & (\read_reg2[2]~input_o ))) # (\registers~2804_combout  & (((!\read_reg2[2]~input_o ) # (\registers~491_q ))))) ) )

	.dataa(!\registers~427_q ),
	.datab(!\registers~2804_combout ),
	.datac(!\registers~459_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~491_q ),
	.datag(!\registers~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1759 .extended_lut = "on";
defparam \registers~1759 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \registers~2812 (
// Equation(s):
// \registers~2812_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~779_q )) # (\read_reg2[0]~input_o  & (((\registers~811_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~843_q )) # (\read_reg2[0]~input_o  & (((\registers~875_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~843_q ),
	.datad(!\registers~875_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~811_q ),
	.datag(!\registers~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2812 .extended_lut = "on";
defparam \registers~2812 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2812 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N48
cyclonev_lcell_comb \registers~1767 (
// Equation(s):
// \registers~1767_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2812_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2812_combout  & (\registers~907_q )) # (\registers~2812_combout  & (((\registers~939_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2812_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2812_combout  & (\registers~971_q )) # (\registers~2812_combout  & (((\registers~1003_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2812_combout ),
	.datac(!\registers~971_q ),
	.datad(!\registers~1003_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~939_q ),
	.datag(!\registers~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1767 .extended_lut = "on";
defparam \registers~1767 .lut_mask = 64'h2626263737372637;
defparam \registers~1767 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \registers~2808 (
// Equation(s):
// \registers~2808_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~523_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~555_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~587_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~619_q ))) ) )

	.dataa(!\registers~619_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~587_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~555_q ),
	.datag(!\registers~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2808 .extended_lut = "on";
defparam \registers~2808 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2808 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N42
cyclonev_lcell_comb \registers~1763 (
// Equation(s):
// \registers~1763_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2808_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2808_combout  & (((\registers~651_q )))) # (\registers~2808_combout  & (\registers~683_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2808_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2808_combout  & (\registers~715_q )) # (\registers~2808_combout  & ((\registers~747_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~683_q ),
	.datac(!\registers~715_q ),
	.datad(!\registers~2808_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~747_q ),
	.datag(!\registers~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1763 .extended_lut = "on";
defparam \registers~1763 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N30
cyclonev_lcell_comb \registers~1771 (
// Equation(s):
// \registers~1771_combout  = ( \read_reg2[4]~input_o  & ( \registers~1763_combout  & ( (!\read_reg2[3]~input_o ) # (\registers~1767_combout ) ) ) ) # ( !\read_reg2[4]~input_o  & ( \registers~1763_combout  & ( (!\read_reg2[3]~input_o  & 
// (\registers~1755_combout )) # (\read_reg2[3]~input_o  & ((\registers~1759_combout ))) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1763_combout  & ( (\read_reg2[3]~input_o  & \registers~1767_combout ) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// !\registers~1763_combout  & ( (!\read_reg2[3]~input_o  & (\registers~1755_combout )) # (\read_reg2[3]~input_o  & ((\registers~1759_combout ))) ) ) )

	.dataa(!\read_reg2[3]~input_o ),
	.datab(!\registers~1755_combout ),
	.datac(!\registers~1759_combout ),
	.datad(!\registers~1767_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1763_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1771 .extended_lut = "off";
defparam \registers~1771 .lut_mask = 64'h272700552727AAFF;
defparam \registers~1771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \registers~2828 (
// Equation(s):
// \registers~2828_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~780_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~812_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~844_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~876_q ))) ) )

	.dataa(!\registers~876_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~844_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~812_q ),
	.datag(!\registers~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2828 .extended_lut = "on";
defparam \registers~2828 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2828 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N24
cyclonev_lcell_comb \registers~1784 (
// Equation(s):
// \registers~1784_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2828_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2828_combout  & (\registers~908_q )) # (\registers~2828_combout  & (((\registers~940_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2828_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2828_combout  & (\registers~972_q )) # (\registers~2828_combout  & (((\registers~1004_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2828_combout ),
	.datac(!\registers~972_q ),
	.datad(!\registers~1004_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~940_q ),
	.datag(!\registers~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1784 .extended_lut = "on";
defparam \registers~1784 .lut_mask = 64'h2626263737372637;
defparam \registers~1784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \registers~2820 (
// Equation(s):
// \registers~2820_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~268_q )) # (\read_reg2[0]~input_o  & (((\registers~300_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~332_q )) # (\read_reg2[0]~input_o  & (((\registers~364_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~332_q ),
	.datad(!\registers~300_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~364_q ),
	.datag(!\registers~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2820 .extended_lut = "on";
defparam \registers~2820 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2820 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \registers~1776 (
// Equation(s):
// \registers~1776_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2820_combout  & (\registers~396_q  & ((\read_reg2[2]~input_o )))) # (\registers~2820_combout  & (((!\read_reg2[2]~input_o ) # (\registers~428_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2820_combout  & (((\registers~460_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2820_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~492_q ))) ) )

	.dataa(!\registers~492_q ),
	.datab(!\registers~2820_combout ),
	.datac(!\registers~460_q ),
	.datad(!\registers~428_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1776 .extended_lut = "on";
defparam \registers~1776 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1776 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \registers~2824 (
// Equation(s):
// \registers~2824_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~524_q )) # (\read_reg2[0]~input_o  & (((\registers~556_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~588_q )) # (\read_reg2[0]~input_o  & (((\registers~620_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~588_q ),
	.datad(!\registers~620_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~556_q ),
	.datag(!\registers~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2824 .extended_lut = "on";
defparam \registers~2824 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2824 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \registers~1780 (
// Equation(s):
// \registers~1780_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2824_combout  & (((\registers~652_q  & \read_reg2[2]~input_o )))) # (\registers~2824_combout  & (((!\read_reg2[2]~input_o )) # (\registers~684_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2824_combout  & (((\registers~716_q  & \read_reg2[2]~input_o )))) # (\registers~2824_combout  & (((!\read_reg2[2]~input_o )) # (\registers~748_q )))) ) )

	.dataa(!\registers~684_q ),
	.datab(!\registers~748_q ),
	.datac(!\registers~716_q ),
	.datad(!\registers~2824_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1780 .extended_lut = "on";
defparam \registers~1780 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \registers~2816 (
// Equation(s):
// \registers~2816_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~12_q ))) # (\read_reg2[0]~input_o  & ((((\registers~44_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~76_q ))) # (\read_reg2[0]~input_o  & ((((\registers~108_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~76_q ),
	.datad(!\registers~44_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~108_q ),
	.datag(!\registers~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2816 .extended_lut = "on";
defparam \registers~2816 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2816 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \registers~1772 (
// Equation(s):
// \registers~1772_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2816_combout  & (((\registers~140_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2816_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~172_q ))))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2816_combout  & (((\registers~204_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2816_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~236_q ))) ) )

	.dataa(!\registers~2816_combout ),
	.datab(!\registers~236_q ),
	.datac(!\registers~204_q ),
	.datad(!\registers~172_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1772 .extended_lut = "on";
defparam \registers~1772 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1772 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \registers~1788 (
// Equation(s):
// \registers~1788_combout  = ( \read_reg2[3]~input_o  & ( \registers~1772_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1776_combout ))) # (\read_reg2[4]~input_o  & (\registers~1784_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~1772_combout  & ( (!\read_reg2[4]~input_o ) # (\registers~1780_combout ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1772_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1776_combout ))) # (\read_reg2[4]~input_o  & 
// (\registers~1784_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~1772_combout  & ( (\registers~1780_combout  & \read_reg2[4]~input_o ) ) ) )

	.dataa(!\registers~1784_combout ),
	.datab(!\registers~1776_combout ),
	.datac(!\registers~1780_combout ),
	.datad(!\read_reg2[4]~input_o ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1772_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1788 .extended_lut = "off";
defparam \registers~1788 .lut_mask = 64'h000F3355FF0F3355;
defparam \registers~1788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N0
cyclonev_lcell_comb \registers~2844 (
// Equation(s):
// \registers~2844_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~781_q ))) # (\read_reg2[0]~input_o  & (\registers~813_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~845_q )) # (\read_reg2[0]~input_o  & ((\registers~877_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~813_q ),
	.datac(!\registers~845_q ),
	.datad(!\registers~877_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2844 .extended_lut = "on";
defparam \registers~2844 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2844 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N48
cyclonev_lcell_comb \registers~1801 (
// Equation(s):
// \registers~1801_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2844_combout  & (((\registers~909_q  & \read_reg2[2]~input_o )))) # (\registers~2844_combout  & (((!\read_reg2[2]~input_o )) # (\registers~941_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2844_combout  & (((\registers~973_q  & \read_reg2[2]~input_o )))) # (\registers~2844_combout  & (((!\read_reg2[2]~input_o )) # (\registers~1005_q )))) ) )

	.dataa(!\registers~1005_q ),
	.datab(!\registers~941_q ),
	.datac(!\registers~973_q ),
	.datad(!\registers~2844_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1801 .extended_lut = "on";
defparam \registers~1801 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \registers~2840 (
// Equation(s):
// \registers~2840_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~525_q ))) # (\read_reg2[0]~input_o  & ((((\registers~557_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~589_q ))) # (\read_reg2[0]~input_o  & ((((\registers~621_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~589_q ),
	.datad(!\registers~621_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~557_q ),
	.datag(!\registers~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2840 .extended_lut = "on";
defparam \registers~2840 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \registers~1797 (
// Equation(s):
// \registers~1797_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2840_combout  & (\registers~653_q  & ((\read_reg2[2]~input_o )))) # (\registers~2840_combout  & (((!\read_reg2[2]~input_o ) # (\registers~685_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2840_combout  & (((\registers~717_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2840_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~749_q ))) ) )

	.dataa(!\registers~749_q ),
	.datab(!\registers~2840_combout ),
	.datac(!\registers~717_q ),
	.datad(!\registers~685_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1797 .extended_lut = "on";
defparam \registers~1797 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1797 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \registers~2836 (
// Equation(s):
// \registers~2836_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~269_q ))) # (\read_reg2[0]~input_o  & ((((\registers~301_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~333_q ))) # (\read_reg2[0]~input_o  & ((((\registers~365_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~333_q ),
	.datad(!\registers~365_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~301_q ),
	.datag(!\registers~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2836 .extended_lut = "on";
defparam \registers~2836 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2836 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \registers~1793 (
// Equation(s):
// \registers~1793_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2836_combout  & (\read_reg2[2]~input_o  & (\registers~397_q ))) # (\registers~2836_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~429_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2836_combout  & (\read_reg2[2]~input_o  & (\registers~461_q ))) # (\registers~2836_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~493_q ))))) ) )

	.dataa(!\registers~2836_combout ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~461_q ),
	.datad(!\registers~429_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~493_q ),
	.datag(!\registers~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1793 .extended_lut = "on";
defparam \registers~1793 .lut_mask = 64'h4657464646575757;
defparam \registers~1793 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \registers~2832 (
// Equation(s):
// \registers~2832_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (((\registers~13_q  & !\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o )) # (\registers~45_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (((\registers~77_q  & !\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o )) # (\registers~109_q )))) ) )

	.dataa(!\registers~109_q ),
	.datab(!\registers~45_q ),
	.datac(!\registers~77_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2832 .extended_lut = "on";
defparam \registers~2832 .lut_mask = 64'h0F330F5500FF00FF;
defparam \registers~2832 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \registers~1789 (
// Equation(s):
// \registers~1789_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2832_combout  & (((\registers~141_q  & \read_reg2[2]~input_o )))) # (\registers~2832_combout  & (((!\read_reg2[2]~input_o )) # (\registers~173_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2832_combout  & (((\registers~205_q  & \read_reg2[2]~input_o )))) # (\registers~2832_combout  & (((!\read_reg2[2]~input_o )) # (\registers~237_q )))) ) )

	.dataa(!\registers~173_q ),
	.datab(!\registers~237_q ),
	.datac(!\registers~205_q ),
	.datad(!\registers~2832_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1789 .extended_lut = "on";
defparam \registers~1789 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1789 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \registers~1805 (
// Equation(s):
// \registers~1805_combout  = ( \registers~1793_combout  & ( \registers~1789_combout  & ( (!\read_reg2[4]~input_o ) # ((!\read_reg2[3]~input_o  & ((\registers~1797_combout ))) # (\read_reg2[3]~input_o  & (\registers~1801_combout ))) ) ) ) # ( 
// !\registers~1793_combout  & ( \registers~1789_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~1797_combout ))) # (\read_reg2[3]~input_o  & (\registers~1801_combout 
// )))) ) ) ) # ( \registers~1793_combout  & ( !\registers~1789_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~1797_combout ))) # (\read_reg2[3]~input_o  & 
// (\registers~1801_combout )))) ) ) ) # ( !\registers~1793_combout  & ( !\registers~1789_combout  & ( (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~1797_combout ))) # (\read_reg2[3]~input_o  & (\registers~1801_combout )))) ) ) )

	.dataa(!\read_reg2[4]~input_o ),
	.datab(!\registers~1801_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1797_combout ),
	.datae(!\registers~1793_combout ),
	.dataf(!\registers~1789_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1805 .extended_lut = "off";
defparam \registers~1805 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \registers~1805 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \registers~2860 (
// Equation(s):
// \registers~2860_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~782_q )))) # (\read_reg2[0]~input_o  & (\registers~814_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~846_q )) # (\read_reg2[0]~input_o  & ((\registers~878_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~814_q ),
	.datac(!\registers~846_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~878_q ),
	.datag(!\registers~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2860 .extended_lut = "on";
defparam \registers~2860 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2860 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N54
cyclonev_lcell_comb \registers~1818 (
// Equation(s):
// \registers~1818_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2860_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2860_combout  & (\registers~910_q )) # (\registers~2860_combout  & (((\registers~942_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2860_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2860_combout  & (\registers~974_q )) # (\registers~2860_combout  & (((\registers~1006_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2860_combout ),
	.datac(!\registers~974_q ),
	.datad(!\registers~942_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~1006_q ),
	.datag(!\registers~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1818 .extended_lut = "on";
defparam \registers~1818 .lut_mask = 64'h2637262626373737;
defparam \registers~1818 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N6
cyclonev_lcell_comb \registers~2848 (
// Equation(s):
// \registers~2848_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~14_q ))) # (\read_reg2[0]~input_o  & (\registers~46_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~78_q )) # (\read_reg2[0]~input_o  & ((\registers~110_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~46_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~78_q ),
	.datad(!\registers~110_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2848 .extended_lut = "on";
defparam \registers~2848 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2848 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \registers~1806 (
// Equation(s):
// \registers~1806_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2848_combout  & (((\registers~142_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2848_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~174_q ))))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2848_combout  & (((\registers~206_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2848_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~238_q ))) ) )

	.dataa(!\registers~2848_combout ),
	.datab(!\registers~238_q ),
	.datac(!\registers~206_q ),
	.datad(!\registers~174_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1806 .extended_lut = "on";
defparam \registers~1806 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1806 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \registers~2856 (
// Equation(s):
// \registers~2856_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~526_q )) # (\read_reg2[0]~input_o  & (((\registers~558_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~590_q )) # (\read_reg2[0]~input_o  & (((\registers~622_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~590_q ),
	.datad(!\registers~622_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~558_q ),
	.datag(!\registers~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2856 .extended_lut = "on";
defparam \registers~2856 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2856 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \registers~1814 (
// Equation(s):
// \registers~1814_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2856_combout  & (\registers~654_q  & ((\read_reg2[2]~input_o )))) # (\registers~2856_combout  & (((!\read_reg2[2]~input_o ) # (\registers~686_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2856_combout  & (((\registers~718_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2856_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~750_q ))) ) )

	.dataa(!\registers~750_q ),
	.datab(!\registers~2856_combout ),
	.datac(!\registers~718_q ),
	.datad(!\registers~686_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1814 .extended_lut = "on";
defparam \registers~1814 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1814 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \registers~2852 (
// Equation(s):
// \registers~2852_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~270_q ))) # (\read_reg2[0]~input_o  & (\registers~302_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~334_q )) # (\read_reg2[0]~input_o  & ((\registers~366_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~302_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~334_q ),
	.datad(!\registers~366_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2852 .extended_lut = "on";
defparam \registers~2852 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2852 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \registers~1810 (
// Equation(s):
// \registers~1810_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2852_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2852_combout  & (\registers~398_q )) # (\registers~2852_combout  & (((\registers~430_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2852_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2852_combout  & (\registers~462_q )) # (\registers~2852_combout  & (((\registers~494_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2852_combout ),
	.datac(!\registers~462_q ),
	.datad(!\registers~430_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~494_q ),
	.datag(!\registers~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1810 .extended_lut = "on";
defparam \registers~1810 .lut_mask = 64'h2637262626373737;
defparam \registers~1810 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \registers~1822 (
// Equation(s):
// \registers~1822_combout  = ( \registers~1814_combout  & ( \registers~1810_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1806_combout ) # (\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # 
// (\registers~1818_combout ))) ) ) ) # ( !\registers~1814_combout  & ( \registers~1810_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1806_combout ) # (\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (\registers~1818_combout  & 
// (\read_reg2[3]~input_o ))) ) ) ) # ( \registers~1814_combout  & ( !\registers~1810_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o  & \registers~1806_combout )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # 
// (\registers~1818_combout ))) ) ) ) # ( !\registers~1814_combout  & ( !\registers~1810_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o  & \registers~1806_combout )))) # (\read_reg2[4]~input_o  & (\registers~1818_combout  & 
// (\read_reg2[3]~input_o ))) ) ) )

	.dataa(!\read_reg2[4]~input_o ),
	.datab(!\registers~1818_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1806_combout ),
	.datae(!\registers~1814_combout ),
	.dataf(!\registers~1810_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1822 .extended_lut = "off";
defparam \registers~1822 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \registers~1822 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \registers~2868 (
// Equation(s):
// \registers~2868_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~271_q )) # (\read_reg2[0]~input_o  & (((\registers~303_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~335_q )) # (\read_reg2[0]~input_o  & (((\registers~367_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~335_q ),
	.datad(!\registers~367_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~303_q ),
	.datag(!\registers~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2868 .extended_lut = "on";
defparam \registers~2868 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2868 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N6
cyclonev_lcell_comb \registers~1827 (
// Equation(s):
// \registers~1827_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2868_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2868_combout  & (((\registers~399_q )))) # (\registers~2868_combout  & (\registers~431_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2868_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2868_combout  & (\registers~463_q )) # (\registers~2868_combout  & ((\registers~495_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~431_q ),
	.datac(!\registers~463_q ),
	.datad(!\registers~2868_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~495_q ),
	.datag(!\registers~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1827_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1827 .extended_lut = "on";
defparam \registers~1827 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1827 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \registers~2872 (
// Equation(s):
// \registers~2872_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~527_q )) # (\read_reg2[0]~input_o  & (((\registers~559_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~591_q )) # (\read_reg2[0]~input_o  & (((\registers~623_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~591_q ),
	.datad(!\registers~623_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~559_q ),
	.datag(!\registers~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2872 .extended_lut = "on";
defparam \registers~2872 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \registers~1831 (
// Equation(s):
// \registers~1831_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2872_combout  & (((\registers~655_q  & \read_reg2[2]~input_o )))) # (\registers~2872_combout  & (((!\read_reg2[2]~input_o )) # (\registers~687_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2872_combout  & (((\registers~719_q  & \read_reg2[2]~input_o )))) # (\registers~2872_combout  & (((!\read_reg2[2]~input_o )) # (\registers~751_q )))) ) )

	.dataa(!\registers~687_q ),
	.datab(!\registers~751_q ),
	.datac(!\registers~719_q ),
	.datad(!\registers~2872_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1831_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1831 .extended_lut = "on";
defparam \registers~1831 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1831 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N18
cyclonev_lcell_comb \registers~2876 (
// Equation(s):
// \registers~2876_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~783_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~815_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~847_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ) # (\registers~879_q ))))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~815_q ),
	.datac(!\registers~847_q ),
	.datad(!\registers~879_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2876 .extended_lut = "on";
defparam \registers~2876 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~2876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \registers~1835 (
// Equation(s):
// \registers~1835_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2876_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2876_combout  & (\registers~911_q )) # (\registers~2876_combout  & ((\registers~943_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2876_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2876_combout  & ((\registers~975_q ))) # (\registers~2876_combout  & (\registers~1007_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~1007_q ),
	.datac(!\registers~975_q ),
	.datad(!\registers~943_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2876_combout ),
	.datag(!\registers~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1835_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1835 .extended_lut = "on";
defparam \registers~1835 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1835 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \registers~2864 (
// Equation(s):
// \registers~2864_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~15_q ))) # (\read_reg2[0]~input_o  & ((((\registers~47_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~79_q ))) # (\read_reg2[0]~input_o  & ((((\registers~111_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~79_q ),
	.datad(!\registers~111_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~47_q ),
	.datag(!\registers~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2864 .extended_lut = "on";
defparam \registers~2864 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2864 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \registers~1823 (
// Equation(s):
// \registers~1823_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2864_combout  & (((\registers~143_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2864_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~175_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~2864_combout  & (\registers~207_q  & ((\read_reg2[2]~input_o )))) # (\registers~2864_combout  & (((!\read_reg2[2]~input_o ) # (\registers~239_q ))))) ) )

	.dataa(!\registers~175_q ),
	.datab(!\registers~2864_combout ),
	.datac(!\registers~207_q ),
	.datad(!\registers~239_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1823_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1823 .extended_lut = "on";
defparam \registers~1823 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1823 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \registers~1839 (
// Equation(s):
// \registers~1839_combout  = ( \registers~1835_combout  & ( \registers~1823_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # (\registers~1827_combout ))) # (\read_reg2[4]~input_o  & (((\registers~1831_combout ) # (\read_reg2[3]~input_o 
// )))) ) ) ) # ( !\registers~1835_combout  & ( \registers~1823_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # (\registers~1827_combout ))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o  & \registers~1831_combout )))) ) ) ) # 
// ( \registers~1835_combout  & ( !\registers~1823_combout  & ( (!\read_reg2[4]~input_o  & (\registers~1827_combout  & (\read_reg2[3]~input_o ))) # (\read_reg2[4]~input_o  & (((\registers~1831_combout ) # (\read_reg2[3]~input_o )))) ) ) ) # ( 
// !\registers~1835_combout  & ( !\registers~1823_combout  & ( (!\read_reg2[4]~input_o  & (\registers~1827_combout  & (\read_reg2[3]~input_o ))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o  & \registers~1831_combout )))) ) ) )

	.dataa(!\registers~1827_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1831_combout ),
	.datae(!\registers~1835_combout ),
	.dataf(!\registers~1823_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1839 .extended_lut = "off";
defparam \registers~1839 .lut_mask = 64'h04340737C4F4C7F7;
defparam \registers~1839 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \registers~2892 (
// Equation(s):
// \registers~2892_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~784_q ))) # (\read_reg2[0]~input_o  & (\registers~816_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~848_q )) # (\read_reg2[0]~input_o  & ((\registers~880_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~816_q ),
	.datac(!\registers~848_q ),
	.datad(!\registers~880_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2892 .extended_lut = "on";
defparam \registers~2892 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2892 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \registers~1852 (
// Equation(s):
// \registers~1852_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2892_combout  & (((\registers~912_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2892_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~944_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2892_combout  & (((\registers~976_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2892_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~1008_q ))))) ) )

	.dataa(!\registers~2892_combout ),
	.datab(!\registers~944_q ),
	.datac(!\registers~976_q ),
	.datad(!\registers~1008_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1852 .extended_lut = "on";
defparam \registers~1852 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1852 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \registers~2880 (
// Equation(s):
// \registers~2880_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~16_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~48_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~80_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~112_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~112_q ),
	.datac(!\registers~80_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~48_q ),
	.datag(!\registers~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2880 .extended_lut = "on";
defparam \registers~2880 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \registers~1840 (
// Equation(s):
// \registers~1840_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2880_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2880_combout  & (\registers~144_q )) # (\registers~2880_combout  & ((\registers~176_q )))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2880_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2880_combout  & (((\registers~208_q )))) # (\registers~2880_combout  & (\registers~240_q )))) ) )

	.dataa(!\registers~240_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~208_q ),
	.datad(!\registers~2880_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~176_q ),
	.datag(!\registers~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1840 .extended_lut = "on";
defparam \registers~1840 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \registers~2884 (
// Equation(s):
// \registers~2884_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~272_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~304_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~336_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~368_q ))))) ) )

	.dataa(!\registers~304_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~336_q ),
	.datad(!\registers~368_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2884 .extended_lut = "on";
defparam \registers~2884 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2884 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \registers~1844 (
// Equation(s):
// \registers~1844_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2884_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2884_combout  & (\registers~400_q )) # (\registers~2884_combout  & ((\registers~432_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2884_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2884_combout  & ((\registers~464_q ))) # (\registers~2884_combout  & (\registers~496_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~496_q ),
	.datac(!\registers~464_q ),
	.datad(!\registers~432_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2884_combout ),
	.datag(!\registers~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1844 .extended_lut = "on";
defparam \registers~1844 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1844 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N48
cyclonev_lcell_comb \registers~2888 (
// Equation(s):
// \registers~2888_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~528_q )))) # (\read_reg2[0]~input_o  & (\registers~560_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~592_q )) # (\read_reg2[0]~input_o  & ((\registers~624_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~560_q ),
	.datac(!\registers~592_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~624_q ),
	.datag(!\registers~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2888 .extended_lut = "on";
defparam \registers~2888 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2888 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N36
cyclonev_lcell_comb \registers~1848 (
// Equation(s):
// \registers~1848_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2888_combout  & (\read_reg2[2]~input_o  & (\registers~656_q ))) # (\registers~2888_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~688_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2888_combout  & (\read_reg2[2]~input_o  & (\registers~720_q ))) # (\registers~2888_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~752_q ))))) ) )

	.dataa(!\registers~2888_combout ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~720_q ),
	.datad(!\registers~752_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~688_q ),
	.datag(!\registers~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1848 .extended_lut = "on";
defparam \registers~1848 .lut_mask = 64'h4646465757574657;
defparam \registers~1848 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \registers~1856 (
// Equation(s):
// \registers~1856_combout  = ( \read_reg2[3]~input_o  & ( \registers~1848_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1844_combout ))) # (\read_reg2[4]~input_o  & (\registers~1852_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~1848_combout  & ( (\read_reg2[4]~input_o ) # (\registers~1840_combout ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1848_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1844_combout ))) # (\read_reg2[4]~input_o  & 
// (\registers~1852_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~1848_combout  & ( (\registers~1840_combout  & !\read_reg2[4]~input_o ) ) ) )

	.dataa(!\registers~1852_combout ),
	.datab(!\registers~1840_combout ),
	.datac(!\read_reg2[4]~input_o ),
	.datad(!\registers~1844_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1848_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1856 .extended_lut = "off";
defparam \registers~1856 .lut_mask = 64'h303005F53F3F05F5;
defparam \registers~1856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \registers~2896 (
// Equation(s):
// \registers~2896_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~17_q )))) # (\read_reg2[0]~input_o  & (\registers~49_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~81_q )) # (\read_reg2[0]~input_o  & ((\registers~113_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~49_q ),
	.datac(!\registers~81_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~113_q ),
	.datag(!\registers~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2896 .extended_lut = "on";
defparam \registers~2896 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2896 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N36
cyclonev_lcell_comb \registers~1857 (
// Equation(s):
// \registers~1857_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2896_combout  & (((\registers~145_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2896_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~177_q ))))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2896_combout  & (((\registers~209_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2896_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~241_q ))) ) )

	.dataa(!\registers~2896_combout ),
	.datab(!\registers~241_q ),
	.datac(!\registers~209_q ),
	.datad(!\registers~177_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1857_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1857 .extended_lut = "on";
defparam \registers~1857 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1857 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \registers~2900 (
// Equation(s):
// \registers~2900_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~273_q ))) # (\read_reg2[0]~input_o  & (\registers~305_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~337_q )) # (\read_reg2[0]~input_o  & ((\registers~369_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~305_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~337_q ),
	.datad(!\registers~369_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2900 .extended_lut = "on";
defparam \registers~2900 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2900 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \registers~1861 (
// Equation(s):
// \registers~1861_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2900_combout  & (\read_reg2[2]~input_o  & (\registers~401_q ))) # (\registers~2900_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~433_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2900_combout  & (\read_reg2[2]~input_o  & (\registers~465_q ))) # (\registers~2900_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~497_q ))))) ) )

	.dataa(!\registers~2900_combout ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~465_q ),
	.datad(!\registers~497_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~433_q ),
	.datag(!\registers~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1861_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1861 .extended_lut = "on";
defparam \registers~1861 .lut_mask = 64'h4646465757574657;
defparam \registers~1861 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N6
cyclonev_lcell_comb \registers~2908 (
// Equation(s):
// \registers~2908_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~785_q )) # (\read_reg2[0]~input_o  & ((\registers~817_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~849_q ))) # (\read_reg2[0]~input_o  & (\registers~881_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~881_q ),
	.datac(!\registers~849_q ),
	.datad(!\registers~817_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2908 .extended_lut = "on";
defparam \registers~2908 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2908 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N30
cyclonev_lcell_comb \registers~1869 (
// Equation(s):
// \registers~1869_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2908_combout  & (((\registers~913_q  & \read_reg2[2]~input_o )))) # (\registers~2908_combout  & (((!\read_reg2[2]~input_o )) # (\registers~945_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2908_combout  & (((\registers~977_q  & \read_reg2[2]~input_o )))) # (\registers~2908_combout  & (((!\read_reg2[2]~input_o )) # (\registers~1009_q )))) ) )

	.dataa(!\registers~945_q ),
	.datab(!\registers~1009_q ),
	.datac(!\registers~977_q ),
	.datad(!\registers~2908_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1869_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1869 .extended_lut = "on";
defparam \registers~1869 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1869 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \registers~2904 (
// Equation(s):
// \registers~2904_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~529_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~561_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~593_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~625_q ))) ) )

	.dataa(!\registers~625_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~593_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~561_q ),
	.datag(!\registers~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2904 .extended_lut = "on";
defparam \registers~2904 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2904 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N42
cyclonev_lcell_comb \registers~1865 (
// Equation(s):
// \registers~1865_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2904_combout  & (((\registers~657_q  & \read_reg2[2]~input_o )))) # (\registers~2904_combout  & (((!\read_reg2[2]~input_o )) # (\registers~689_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2904_combout  & (((\registers~721_q  & \read_reg2[2]~input_o )))) # (\registers~2904_combout  & (((!\read_reg2[2]~input_o )) # (\registers~753_q )))) ) )

	.dataa(!\registers~689_q ),
	.datab(!\registers~753_q ),
	.datac(!\registers~721_q ),
	.datad(!\registers~2904_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1865_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1865 .extended_lut = "on";
defparam \registers~1865 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1865 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N18
cyclonev_lcell_comb \registers~1873 (
// Equation(s):
// \registers~1873_combout  = ( \read_reg2[3]~input_o  & ( \registers~1865_combout  & ( (!\read_reg2[4]~input_o  & (\registers~1861_combout )) # (\read_reg2[4]~input_o  & ((\registers~1869_combout ))) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~1865_combout  & ( (\read_reg2[4]~input_o ) # (\registers~1857_combout ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1865_combout  & ( (!\read_reg2[4]~input_o  & (\registers~1861_combout )) # (\read_reg2[4]~input_o  & 
// ((\registers~1869_combout ))) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~1865_combout  & ( (\registers~1857_combout  & !\read_reg2[4]~input_o ) ) ) )

	.dataa(!\registers~1857_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1861_combout ),
	.datad(!\registers~1869_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1865_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1873_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1873 .extended_lut = "off";
defparam \registers~1873 .lut_mask = 64'h44440C3F77770C3F;
defparam \registers~1873 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \registers~2924 (
// Equation(s):
// \registers~2924_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~786_q ))) # (\read_reg2[0]~input_o  & (\registers~818_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~850_q ))) # (\read_reg2[0]~input_o  & (\registers~882_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~882_q ),
	.datab(!\registers~818_q ),
	.datac(!\registers~850_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2924 .extended_lut = "on";
defparam \registers~2924 .lut_mask = 64'h0F000F0033FF55FF;
defparam \registers~2924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \registers~1886 (
// Equation(s):
// \registers~1886_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2924_combout  & (((\registers~914_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2924_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~946_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2924_combout  & (((\registers~978_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2924_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~1010_q ))))) ) )

	.dataa(!\registers~2924_combout ),
	.datab(!\registers~946_q ),
	.datac(!\registers~978_q ),
	.datad(!\registers~1010_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1886 .extended_lut = "on";
defparam \registers~1886 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1886 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \registers~2916 (
// Equation(s):
// \registers~2916_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~274_q ))) # (\read_reg2[0]~input_o  & (\registers~306_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~338_q ))) # (\read_reg2[0]~input_o  & (\registers~370_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~306_q ),
	.datab(!\registers~370_q ),
	.datac(!\registers~338_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2916 .extended_lut = "on";
defparam \registers~2916 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2916 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \registers~1878 (
// Equation(s):
// \registers~1878_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2916_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2916_combout  & ((\registers~402_q ))) # (\registers~2916_combout  & (\registers~434_q ))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2916_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2916_combout  & ((\registers~466_q ))) # (\registers~2916_combout  & (\registers~498_q ))))) ) )

	.dataa(!\registers~434_q ),
	.datab(!\registers~498_q ),
	.datac(!\registers~466_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2916_combout ),
	.datag(!\registers~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1878_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1878 .extended_lut = "on";
defparam \registers~1878 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1878 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \registers~2912 (
// Equation(s):
// \registers~2912_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~18_q )) # (\read_reg2[0]~input_o  & ((\registers~50_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~82_q )))) # (\read_reg2[0]~input_o  & (\registers~114_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~114_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~82_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~50_q ),
	.datag(!\registers~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2912 .extended_lut = "on";
defparam \registers~2912 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2912 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N24
cyclonev_lcell_comb \registers~1874 (
// Equation(s):
// \registers~1874_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2912_combout  & (((\registers~146_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2912_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~178_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2912_combout  & (((\registers~210_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2912_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~242_q ))))) ) )

	.dataa(!\registers~2912_combout ),
	.datab(!\registers~178_q ),
	.datac(!\registers~210_q ),
	.datad(!\registers~242_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1874_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1874 .extended_lut = "on";
defparam \registers~1874 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1874 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \registers~2920 (
// Equation(s):
// \registers~2920_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~530_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~562_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~594_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~626_q ))) ) )

	.dataa(!\registers~626_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~594_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~562_q ),
	.datag(!\registers~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2920 .extended_lut = "on";
defparam \registers~2920 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \registers~1882 (
// Equation(s):
// \registers~1882_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2920_combout  & (((\registers~658_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2920_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~690_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~2920_combout  & (\registers~722_q  & ((\read_reg2[2]~input_o )))) # (\registers~2920_combout  & (((!\read_reg2[2]~input_o ) # (\registers~754_q ))))) ) )

	.dataa(!\registers~690_q ),
	.datab(!\registers~2920_combout ),
	.datac(!\registers~722_q ),
	.datad(!\registers~754_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1882 .extended_lut = "on";
defparam \registers~1882 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1882 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \registers~1890 (
// Equation(s):
// \registers~1890_combout  = ( \read_reg2[3]~input_o  & ( \registers~1882_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1878_combout ))) # (\read_reg2[4]~input_o  & (\registers~1886_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~1882_combout  & ( (\registers~1874_combout ) # (\read_reg2[4]~input_o ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1882_combout  & ( (!\read_reg2[4]~input_o  & ((\registers~1878_combout ))) # (\read_reg2[4]~input_o  & 
// (\registers~1886_combout )) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~1882_combout  & ( (!\read_reg2[4]~input_o  & \registers~1874_combout ) ) ) )

	.dataa(!\registers~1886_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1878_combout ),
	.datad(!\registers~1874_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1882_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1890 .extended_lut = "off";
defparam \registers~1890 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \registers~1890 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N54
cyclonev_lcell_comb \registers~2932 (
// Equation(s):
// \registers~2932_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~275_q )) # (\read_reg2[0]~input_o  & (((\registers~307_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~339_q )) # (\read_reg2[0]~input_o  & (((\registers~371_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~339_q ),
	.datad(!\registers~307_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~371_q ),
	.datag(!\registers~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2932 .extended_lut = "on";
defparam \registers~2932 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2932 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \registers~1895 (
// Equation(s):
// \registers~1895_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2932_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2932_combout  & (((\registers~403_q )))) # (\registers~2932_combout  & (\registers~435_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2932_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2932_combout  & (\registers~467_q )) # (\registers~2932_combout  & ((\registers~499_q )))))) ) )

	.dataa(!\registers~435_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~467_q ),
	.datad(!\registers~2932_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~499_q ),
	.datag(!\registers~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1895 .extended_lut = "on";
defparam \registers~1895 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1895 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \registers~2928 (
// Equation(s):
// \registers~2928_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~19_q )) # (\read_reg2[0]~input_o  & ((\registers~51_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~83_q )))) # (\read_reg2[0]~input_o  & (\registers~115_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~115_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~83_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~51_q ),
	.datag(!\registers~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2928 .extended_lut = "on";
defparam \registers~2928 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2928 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N0
cyclonev_lcell_comb \registers~1891 (
// Equation(s):
// \registers~1891_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2928_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2928_combout  & ((\registers~147_q ))) # (\registers~2928_combout  & (\registers~179_q ))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2928_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2928_combout  & ((\registers~211_q ))) # (\registers~2928_combout  & (\registers~243_q ))))) ) )

	.dataa(!\registers~179_q ),
	.datab(!\registers~243_q ),
	.datac(!\registers~211_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2928_combout ),
	.datag(!\registers~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1891_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1891 .extended_lut = "on";
defparam \registers~1891 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1891 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \registers~2936 (
// Equation(s):
// \registers~2936_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~531_q ))) # (\read_reg2[0]~input_o  & (\registers~563_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~595_q )) # (\read_reg2[0]~input_o  & ((\registers~627_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~563_q ),
	.datac(!\registers~595_q ),
	.datad(!\registers~627_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2936 .extended_lut = "on";
defparam \registers~2936 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2936 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \registers~1899 (
// Equation(s):
// \registers~1899_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2936_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2936_combout  & ((\registers~659_q ))) # (\registers~2936_combout  & (\registers~691_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2936_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2936_combout  & (\registers~723_q )) # (\registers~2936_combout  & ((\registers~755_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~691_q ),
	.datac(!\registers~723_q ),
	.datad(!\registers~755_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2936_combout ),
	.datag(!\registers~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1899 .extended_lut = "on";
defparam \registers~1899 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1899 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \registers~2940 (
// Equation(s):
// \registers~2940_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~787_q ))) # (\read_reg2[0]~input_o  & ((((\registers~819_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~851_q ))) # (\read_reg2[0]~input_o  & ((((\registers~883_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~851_q ),
	.datad(!\registers~883_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~819_q ),
	.datag(!\registers~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2940 .extended_lut = "on";
defparam \registers~2940 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2940 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \registers~1903 (
// Equation(s):
// \registers~1903_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2940_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2940_combout  & (\registers~915_q )) # (\registers~2940_combout  & (((\registers~947_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2940_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2940_combout  & (\registers~979_q )) # (\registers~2940_combout  & (((\registers~1011_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2940_combout ),
	.datac(!\registers~979_q ),
	.datad(!\registers~947_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~1011_q ),
	.datag(!\registers~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1903 .extended_lut = "on";
defparam \registers~1903 .lut_mask = 64'h2637262626373737;
defparam \registers~1903 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \registers~1907 (
// Equation(s):
// \registers~1907_combout  = ( \read_reg2[3]~input_o  & ( \read_reg2[4]~input_o  & ( \registers~1903_combout  ) ) ) # ( !\read_reg2[3]~input_o  & ( \read_reg2[4]~input_o  & ( \registers~1899_combout  ) ) ) # ( \read_reg2[3]~input_o  & ( 
// !\read_reg2[4]~input_o  & ( \registers~1895_combout  ) ) ) # ( !\read_reg2[3]~input_o  & ( !\read_reg2[4]~input_o  & ( \registers~1891_combout  ) ) )

	.dataa(!\registers~1895_combout ),
	.datab(!\registers~1891_combout ),
	.datac(!\registers~1899_combout ),
	.datad(!\registers~1903_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\read_reg2[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1907 .extended_lut = "off";
defparam \registers~1907 .lut_mask = 64'h333355550F0F00FF;
defparam \registers~1907 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N54
cyclonev_lcell_comb \registers~2944 (
// Equation(s):
// \registers~2944_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~20_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~52_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~84_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~116_q ))) ) )

	.dataa(!\registers~116_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~84_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~52_q ),
	.datag(!\registers~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2944 .extended_lut = "on";
defparam \registers~2944 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2944 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \registers~1908 (
// Equation(s):
// \registers~1908_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2944_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2944_combout  & (\registers~148_q )) # (\registers~2944_combout  & ((\registers~180_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2944_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2944_combout  & (((\registers~212_q )))) # (\registers~2944_combout  & (\registers~244_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~244_q ),
	.datac(!\registers~212_q ),
	.datad(!\registers~2944_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~180_q ),
	.datag(!\registers~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1908 .extended_lut = "on";
defparam \registers~1908 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1908 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N0
cyclonev_lcell_comb \registers~2952 (
// Equation(s):
// \registers~2952_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~532_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~564_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~596_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~628_q ))) ) )

	.dataa(!\registers~628_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~596_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~564_q ),
	.datag(!\registers~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2952 .extended_lut = "on";
defparam \registers~2952 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2952 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N36
cyclonev_lcell_comb \registers~1916 (
// Equation(s):
// \registers~1916_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2952_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2952_combout  & (\registers~660_q )) # (\registers~2952_combout  & (((\registers~692_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2952_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2952_combout  & (\registers~724_q )) # (\registers~2952_combout  & (((\registers~756_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2952_combout ),
	.datac(!\registers~724_q ),
	.datad(!\registers~756_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~692_q ),
	.datag(!\registers~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1916 .extended_lut = "on";
defparam \registers~1916 .lut_mask = 64'h2626263737372637;
defparam \registers~1916 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N0
cyclonev_lcell_comb \registers~2948 (
// Equation(s):
// \registers~2948_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~276_q )) # (\read_reg2[0]~input_o  & (((\registers~308_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~340_q )) # (\read_reg2[0]~input_o  & (((\registers~372_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~340_q ),
	.datad(!\registers~372_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~308_q ),
	.datag(!\registers~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2948 .extended_lut = "on";
defparam \registers~2948 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2948 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N30
cyclonev_lcell_comb \registers~1912 (
// Equation(s):
// \registers~1912_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2948_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2948_combout  & ((\registers~404_q ))) # (\registers~2948_combout  & (\registers~436_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2948_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2948_combout  & (\registers~468_q )) # (\registers~2948_combout  & ((\registers~500_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~436_q ),
	.datac(!\registers~468_q ),
	.datad(!\registers~500_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~2948_combout ),
	.datag(!\registers~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1912 .extended_lut = "on";
defparam \registers~1912 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1912 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \registers~2956 (
// Equation(s):
// \registers~2956_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~788_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~820_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~852_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~884_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\registers~820_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~852_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~884_q ),
	.datag(!\registers~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2956 .extended_lut = "on";
defparam \registers~2956 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2956 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \registers~1920 (
// Equation(s):
// \registers~1920_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2956_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2956_combout  & (((\registers~916_q )))) # (\registers~2956_combout  & (\registers~948_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~2956_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~2956_combout  & (\registers~980_q )) # (\registers~2956_combout  & ((\registers~1012_q )))))) ) )

	.dataa(!\registers~948_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~980_q ),
	.datad(!\registers~2956_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~1012_q ),
	.datag(!\registers~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1920 .extended_lut = "on";
defparam \registers~1920 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N51
cyclonev_lcell_comb \registers~1924 (
// Equation(s):
// \registers~1924_combout  = ( \registers~1920_combout  & ( \read_reg2[4]~input_o  & ( (\registers~1916_combout ) # (\read_reg2[3]~input_o ) ) ) ) # ( !\registers~1920_combout  & ( \read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & 
// \registers~1916_combout ) ) ) ) # ( \registers~1920_combout  & ( !\read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & (\registers~1908_combout )) # (\read_reg2[3]~input_o  & ((\registers~1912_combout ))) ) ) ) # ( !\registers~1920_combout  & ( 
// !\read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & (\registers~1908_combout )) # (\read_reg2[3]~input_o  & ((\registers~1912_combout ))) ) ) )

	.dataa(!\read_reg2[3]~input_o ),
	.datab(!\registers~1908_combout ),
	.datac(!\registers~1916_combout ),
	.datad(!\registers~1912_combout ),
	.datae(!\registers~1920_combout ),
	.dataf(!\read_reg2[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1924 .extended_lut = "off";
defparam \registers~1924 .lut_mask = 64'h227722770A0A5F5F;
defparam \registers~1924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \registers~2972 (
// Equation(s):
// \registers~2972_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~789_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~821_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~853_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~885_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~885_q ),
	.datac(!\registers~853_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~821_q ),
	.datag(!\registers~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2972 .extended_lut = "on";
defparam \registers~2972 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2972 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \registers~1937 (
// Equation(s):
// \registers~1937_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2972_combout  & (((\registers~917_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2972_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~949_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~2972_combout  & (\registers~981_q  & ((\read_reg2[2]~input_o )))) # (\registers~2972_combout  & (((!\read_reg2[2]~input_o ) # (\registers~1013_q ))))) ) )

	.dataa(!\registers~949_q ),
	.datab(!\registers~2972_combout ),
	.datac(!\registers~981_q ),
	.datad(!\registers~1013_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1937_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1937 .extended_lut = "on";
defparam \registers~1937 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1937 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \registers~2960 (
// Equation(s):
// \registers~2960_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (((\registers~21_q  & !\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o )) # (\registers~53_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (((\registers~85_q  & !\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o )) # (\registers~117_q )))) ) )

	.dataa(!\registers~117_q ),
	.datab(!\registers~53_q ),
	.datac(!\registers~85_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2960 .extended_lut = "on";
defparam \registers~2960 .lut_mask = 64'h0F330F5500FF00FF;
defparam \registers~2960 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \registers~1925 (
// Equation(s):
// \registers~1925_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2960_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2960_combout  & (\registers~149_q )) # (\registers~2960_combout  & (((\registers~181_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2960_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2960_combout  & (\registers~213_q )) # (\registers~2960_combout  & (((\registers~245_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2960_combout ),
	.datac(!\registers~213_q ),
	.datad(!\registers~181_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~245_q ),
	.datag(!\registers~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1925_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1925 .extended_lut = "on";
defparam \registers~1925 .lut_mask = 64'h2637262626373737;
defparam \registers~1925 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N0
cyclonev_lcell_comb \registers~2968 (
// Equation(s):
// \registers~2968_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~533_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~565_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~597_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~629_q ))))) ) )

	.dataa(!\registers~565_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~597_q ),
	.datad(!\registers~629_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2968 .extended_lut = "on";
defparam \registers~2968 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2968 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \registers~1933 (
// Equation(s):
// \registers~1933_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2968_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2968_combout  & (\registers~661_q )) # (\registers~2968_combout  & (((\registers~693_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2968_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2968_combout  & (\registers~725_q )) # (\registers~2968_combout  & (((\registers~757_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2968_combout ),
	.datac(!\registers~725_q ),
	.datad(!\registers~693_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~757_q ),
	.datag(!\registers~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1933_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1933 .extended_lut = "on";
defparam \registers~1933 .lut_mask = 64'h2637262626373737;
defparam \registers~1933 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \registers~2964 (
// Equation(s):
// \registers~2964_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~277_q )) # (\read_reg2[0]~input_o  & (((\registers~309_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~341_q )) # (\read_reg2[0]~input_o  & (((\registers~373_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~341_q ),
	.datad(!\registers~309_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~373_q ),
	.datag(!\registers~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2964 .extended_lut = "on";
defparam \registers~2964 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2964 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \registers~1929 (
// Equation(s):
// \registers~1929_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2964_combout  & (\registers~405_q  & ((\read_reg2[2]~input_o )))) # (\registers~2964_combout  & (((!\read_reg2[2]~input_o ) # (\registers~437_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2964_combout  & (((\registers~469_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2964_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~501_q ))) ) )

	.dataa(!\registers~501_q ),
	.datab(!\registers~2964_combout ),
	.datac(!\registers~469_q ),
	.datad(!\registers~437_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1929_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1929 .extended_lut = "on";
defparam \registers~1929 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1929 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \registers~1941 (
// Equation(s):
// \registers~1941_combout  = ( \registers~1933_combout  & ( \registers~1929_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1925_combout ) # (\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # 
// (\registers~1937_combout ))) ) ) ) # ( !\registers~1933_combout  & ( \registers~1929_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1925_combout ) # (\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (\registers~1937_combout  & 
// (\read_reg2[3]~input_o ))) ) ) ) # ( \registers~1933_combout  & ( !\registers~1929_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o  & \registers~1925_combout )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # 
// (\registers~1937_combout ))) ) ) ) # ( !\registers~1933_combout  & ( !\registers~1929_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o  & \registers~1925_combout )))) # (\read_reg2[4]~input_o  & (\registers~1937_combout  & 
// (\read_reg2[3]~input_o ))) ) ) )

	.dataa(!\read_reg2[4]~input_o ),
	.datab(!\registers~1937_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~1925_combout ),
	.datae(!\registers~1933_combout ),
	.dataf(!\registers~1929_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1941_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1941 .extended_lut = "off";
defparam \registers~1941 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \registers~1941 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N36
cyclonev_lcell_comb \registers~2984 (
// Equation(s):
// \registers~2984_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~534_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~566_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~598_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~630_q ))) ) )

	.dataa(!\registers~630_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~598_q ),
	.datad(!\registers~566_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2984 .extended_lut = "on";
defparam \registers~2984 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2984 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \registers~1950 (
// Equation(s):
// \registers~1950_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2984_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~2984_combout  & (\registers~662_q )) # (\registers~2984_combout  & ((\registers~694_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~2984_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~2984_combout  & (((\registers~726_q )))) # (\registers~2984_combout  & (\registers~758_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~758_q ),
	.datac(!\registers~726_q ),
	.datad(!\registers~2984_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~694_q ),
	.datag(!\registers~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1950_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1950 .extended_lut = "on";
defparam \registers~1950 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1950 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \registers~2988 (
// Equation(s):
// \registers~2988_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~790_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~822_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~854_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~886_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~886_q ),
	.datac(!\registers~854_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~822_q ),
	.datag(!\registers~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2988 .extended_lut = "on";
defparam \registers~2988 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \registers~1954 (
// Equation(s):
// \registers~1954_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2988_combout  & (((\registers~918_q  & \read_reg2[2]~input_o )))) # (\registers~2988_combout  & (((!\read_reg2[2]~input_o )) # (\registers~950_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~2988_combout  & (((\registers~982_q  & \read_reg2[2]~input_o )))) # (\registers~2988_combout  & (((!\read_reg2[2]~input_o )) # (\registers~1014_q )))) ) )

	.dataa(!\registers~1014_q ),
	.datab(!\registers~950_q ),
	.datac(!\registers~982_q ),
	.datad(!\registers~2988_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1954 .extended_lut = "on";
defparam \registers~1954 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1954 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \registers~2976 (
// Equation(s):
// \registers~2976_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~22_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~54_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~86_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~118_q ))))) ) )

	.dataa(!\registers~54_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~86_q ),
	.datad(!\registers~118_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2976 .extended_lut = "on";
defparam \registers~2976 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2976 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \registers~1942 (
// Equation(s):
// \registers~1942_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2976_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2976_combout  & (\registers~150_q )) # (\registers~2976_combout  & (((\registers~182_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~2976_combout )) # (\read_reg2[2]~input_o  & ((!\registers~2976_combout  & (\registers~214_q )) # (\registers~2976_combout  & (((\registers~246_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~2976_combout ),
	.datac(!\registers~214_q ),
	.datad(!\registers~246_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~182_q ),
	.datag(!\registers~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1942_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1942 .extended_lut = "on";
defparam \registers~1942 .lut_mask = 64'h2626263737372637;
defparam \registers~1942 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \registers~2980 (
// Equation(s):
// \registers~2980_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~278_q ))) # (\read_reg2[0]~input_o  & (\registers~310_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & ((\registers~342_q ))) # (\read_reg2[0]~input_o  & (\registers~374_q )))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~374_q ),
	.datab(!\registers~310_q ),
	.datac(!\registers~342_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2980 .extended_lut = "on";
defparam \registers~2980 .lut_mask = 64'h0F000F0033FF55FF;
defparam \registers~2980 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \registers~1946 (
// Equation(s):
// \registers~1946_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2980_combout  & (((\registers~406_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2980_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~438_q ))))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~2980_combout  & (((\registers~470_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2980_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~502_q ))) ) )

	.dataa(!\registers~2980_combout ),
	.datab(!\registers~502_q ),
	.datac(!\registers~470_q ),
	.datad(!\registers~438_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1946 .extended_lut = "on";
defparam \registers~1946 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1946 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \registers~1958 (
// Equation(s):
// \registers~1958_combout  = ( \read_reg2[4]~input_o  & ( \registers~1946_combout  & ( (!\read_reg2[3]~input_o  & (\registers~1950_combout )) # (\read_reg2[3]~input_o  & ((\registers~1954_combout ))) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// \registers~1946_combout  & ( (\registers~1942_combout ) # (\read_reg2[3]~input_o ) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~1946_combout  & ( (!\read_reg2[3]~input_o  & (\registers~1950_combout )) # (\read_reg2[3]~input_o  & 
// ((\registers~1954_combout ))) ) ) ) # ( !\read_reg2[4]~input_o  & ( !\registers~1946_combout  & ( (!\read_reg2[3]~input_o  & \registers~1942_combout ) ) ) )

	.dataa(!\read_reg2[3]~input_o ),
	.datab(!\registers~1950_combout ),
	.datac(!\registers~1954_combout ),
	.datad(!\registers~1942_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~1946_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1958 .extended_lut = "off";
defparam \registers~1958 .lut_mask = 64'h00AA272755FF2727;
defparam \registers~1958 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \registers~3004 (
// Equation(s):
// \registers~3004_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~791_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~823_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~855_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~887_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\registers~823_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~855_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~887_q ),
	.datag(!\registers~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3004 .extended_lut = "on";
defparam \registers~3004 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~3004 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \registers~1971 (
// Equation(s):
// \registers~1971_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~3004_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~3004_combout  & (\registers~919_q )) # (\registers~3004_combout  & ((\registers~951_q )))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3004_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3004_combout  & ((\registers~983_q ))) # (\registers~3004_combout  & (\registers~1015_q ))))) ) )

	.dataa(!\registers~1015_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~983_q ),
	.datad(!\registers~951_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3004_combout ),
	.datag(!\registers~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1971_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1971 .extended_lut = "on";
defparam \registers~1971 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1971 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \registers~2996 (
// Equation(s):
// \registers~2996_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~279_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~311_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~343_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~375_q ))) ) )

	.dataa(!\registers~375_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~343_q ),
	.datad(!\registers~311_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2996 .extended_lut = "on";
defparam \registers~2996 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2996 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \registers~1963 (
// Equation(s):
// \registers~1963_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~2996_combout  & (\registers~407_q  & ((\read_reg2[2]~input_o )))) # (\registers~2996_combout  & (((!\read_reg2[2]~input_o ) # (\registers~439_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~2996_combout  & (((\registers~471_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2996_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~503_q ))) ) )

	.dataa(!\registers~503_q ),
	.datab(!\registers~2996_combout ),
	.datac(!\registers~471_q ),
	.datad(!\registers~439_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1963_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1963 .extended_lut = "on";
defparam \registers~1963 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1963 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N6
cyclonev_lcell_comb \registers~2992 (
// Equation(s):
// \registers~2992_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~23_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~55_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~87_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~119_q ))) ) )

	.dataa(!\registers~119_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~87_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~55_q ),
	.datag(!\registers~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2992 .extended_lut = "on";
defparam \registers~2992 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2992 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \registers~1959 (
// Equation(s):
// \registers~1959_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~2992_combout  & (((\registers~151_q  & ((\read_reg2[2]~input_o )))))) # (\registers~2992_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~183_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~2992_combout  & (\registers~215_q  & ((\read_reg2[2]~input_o )))) # (\registers~2992_combout  & (((!\read_reg2[2]~input_o ) # (\registers~247_q ))))) ) )

	.dataa(!\registers~183_q ),
	.datab(!\registers~2992_combout ),
	.datac(!\registers~215_q ),
	.datad(!\registers~247_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1959_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1959 .extended_lut = "on";
defparam \registers~1959 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1959 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N42
cyclonev_lcell_comb \registers~3000 (
// Equation(s):
// \registers~3000_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~535_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~567_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~599_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~631_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\registers~567_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~599_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~631_q ),
	.datag(!\registers~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3000 .extended_lut = "on";
defparam \registers~3000 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~3000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N42
cyclonev_lcell_comb \registers~1967 (
// Equation(s):
// \registers~1967_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3000_combout  & (\read_reg2[2]~input_o  & (\registers~663_q ))) # (\registers~3000_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~695_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~3000_combout  & (\read_reg2[2]~input_o  & (\registers~727_q ))) # (\registers~3000_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~759_q ))))) ) )

	.dataa(!\registers~3000_combout ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~727_q ),
	.datad(!\registers~759_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~695_q ),
	.datag(!\registers~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1967_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1967 .extended_lut = "on";
defparam \registers~1967 .lut_mask = 64'h4646465757574657;
defparam \registers~1967 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \registers~1975 (
// Equation(s):
// \registers~1975_combout  = ( \registers~1959_combout  & ( \registers~1967_combout  & ( (!\read_reg2[3]~input_o ) # ((!\read_reg2[4]~input_o  & ((\registers~1963_combout ))) # (\read_reg2[4]~input_o  & (\registers~1971_combout ))) ) ) ) # ( 
// !\registers~1959_combout  & ( \registers~1967_combout  & ( (!\read_reg2[4]~input_o  & (((\registers~1963_combout  & \read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )) # (\registers~1971_combout ))) ) ) ) # ( 
// \registers~1959_combout  & ( !\registers~1967_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o ) # (\registers~1963_combout )))) # (\read_reg2[4]~input_o  & (\registers~1971_combout  & ((\read_reg2[3]~input_o )))) ) ) ) # ( 
// !\registers~1959_combout  & ( !\registers~1967_combout  & ( (\read_reg2[3]~input_o  & ((!\read_reg2[4]~input_o  & ((\registers~1963_combout ))) # (\read_reg2[4]~input_o  & (\registers~1971_combout )))) ) ) )

	.dataa(!\registers~1971_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1963_combout ),
	.datad(!\read_reg2[3]~input_o ),
	.datae(!\registers~1959_combout ),
	.dataf(!\registers~1967_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1975_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1975 .extended_lut = "off";
defparam \registers~1975 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \registers~1975 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \registers~3012 (
// Equation(s):
// \registers~3012_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~280_q )) # (\read_reg2[0]~input_o  & (((\registers~312_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~344_q )) # (\read_reg2[0]~input_o  & (((\registers~376_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~344_q ),
	.datad(!\registers~312_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~376_q ),
	.datag(!\registers~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3012 .extended_lut = "on";
defparam \registers~3012 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~3012 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N54
cyclonev_lcell_comb \registers~1980 (
// Equation(s):
// \registers~1980_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3012_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3012_combout  & (\registers~408_q )) # (\registers~3012_combout  & (((\registers~440_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3012_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3012_combout  & (\registers~472_q )) # (\registers~3012_combout  & (((\registers~504_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~3012_combout ),
	.datac(!\registers~472_q ),
	.datad(!\registers~504_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~440_q ),
	.datag(!\registers~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1980 .extended_lut = "on";
defparam \registers~1980 .lut_mask = 64'h2626263737372637;
defparam \registers~1980 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N36
cyclonev_lcell_comb \registers~3016 (
// Equation(s):
// \registers~3016_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~536_q )) # (\read_reg2[0]~input_o  & ((\registers~568_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~600_q )))) # (\read_reg2[0]~input_o  & (\registers~632_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~632_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~600_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~568_q ),
	.datag(!\registers~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3016 .extended_lut = "on";
defparam \registers~3016 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~3016 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \registers~1984 (
// Equation(s):
// \registers~1984_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3016_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3016_combout  & (\registers~664_q )) # (\registers~3016_combout  & ((\registers~696_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3016_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~3016_combout  & (((\registers~728_q )))) # (\registers~3016_combout  & (\registers~760_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~760_q ),
	.datac(!\registers~728_q ),
	.datad(!\registers~3016_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~696_q ),
	.datag(!\registers~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1984 .extended_lut = "on";
defparam \registers~1984 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1984 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \registers~3020 (
// Equation(s):
// \registers~3020_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~792_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~824_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~856_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ) # (\registers~888_q ))))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~824_q ),
	.datac(!\registers~856_q ),
	.datad(!\registers~888_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3020 .extended_lut = "on";
defparam \registers~3020 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~3020 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \registers~1988 (
// Equation(s):
// \registers~1988_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3020_combout  & (\read_reg2[2]~input_o  & (\registers~920_q ))) # (\registers~3020_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~952_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~3020_combout  & (\read_reg2[2]~input_o  & (\registers~984_q ))) # (\registers~3020_combout  & ((!\read_reg2[2]~input_o ) # (((\registers~1016_q ))))) ) )

	.dataa(!\registers~3020_combout ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~984_q ),
	.datad(!\registers~952_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~1016_q ),
	.datag(!\registers~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1988 .extended_lut = "on";
defparam \registers~1988 .lut_mask = 64'h4657464646575757;
defparam \registers~1988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N6
cyclonev_lcell_comb \registers~3008 (
// Equation(s):
// \registers~3008_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~24_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~56_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~88_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~120_q ))) ) )

	.dataa(!\registers~120_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~88_q ),
	.datad(!\registers~56_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3008 .extended_lut = "on";
defparam \registers~3008 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~3008 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \registers~1976 (
// Equation(s):
// \registers~1976_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3008_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3008_combout  & (\registers~152_q )) # (\registers~3008_combout  & (((\registers~184_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3008_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3008_combout  & (\registers~216_q )) # (\registers~3008_combout  & (((\registers~248_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~3008_combout ),
	.datac(!\registers~216_q ),
	.datad(!\registers~184_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~248_q ),
	.datag(!\registers~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1976 .extended_lut = "on";
defparam \registers~1976 .lut_mask = 64'h2637262626373737;
defparam \registers~1976 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N45
cyclonev_lcell_comb \registers~1992 (
// Equation(s):
// \registers~1992_combout  = ( \read_reg2[3]~input_o  & ( \registers~1976_combout  & ( (!\read_reg2[4]~input_o  & (\registers~1980_combout )) # (\read_reg2[4]~input_o  & ((\registers~1988_combout ))) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~1976_combout  & ( (!\read_reg2[4]~input_o ) # (\registers~1984_combout ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~1976_combout  & ( (!\read_reg2[4]~input_o  & (\registers~1980_combout )) # (\read_reg2[4]~input_o  & 
// ((\registers~1988_combout ))) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~1976_combout  & ( (\read_reg2[4]~input_o  & \registers~1984_combout ) ) ) )

	.dataa(!\registers~1980_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~1984_combout ),
	.datad(!\registers~1988_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~1976_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1992 .extended_lut = "off";
defparam \registers~1992 .lut_mask = 64'h03034477CFCF4477;
defparam \registers~1992 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \registers~3032 (
// Equation(s):
// \registers~3032_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~537_q ))) # (\read_reg2[0]~input_o  & ((((\registers~569_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~601_q ))) # (\read_reg2[0]~input_o  & ((((\registers~633_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~601_q ),
	.datad(!\registers~569_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~633_q ),
	.datag(!\registers~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3032 .extended_lut = "on";
defparam \registers~3032 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~3032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \registers~2001 (
// Equation(s):
// \registers~2001_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3032_combout  & (((\registers~665_q  & (\read_reg2[2]~input_o ))))) # (\registers~3032_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~697_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( ((!\registers~3032_combout  & (\registers~729_q  & (\read_reg2[2]~input_o ))) # (\registers~3032_combout  & (((!\read_reg2[2]~input_o ) # (\registers~761_q ))))) ) )

	.dataa(!\registers~697_q ),
	.datab(!\registers~3032_combout ),
	.datac(!\registers~729_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~761_q ),
	.datag(!\registers~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2001_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2001 .extended_lut = "on";
defparam \registers~2001 .lut_mask = 64'h331D330C331D333F;
defparam \registers~2001 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \registers~3036 (
// Equation(s):
// \registers~3036_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~793_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~825_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~857_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~889_q ))) ) )

	.dataa(!\registers~889_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~857_q ),
	.datad(!\registers~825_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3036 .extended_lut = "on";
defparam \registers~3036 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~3036 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \registers~2005 (
// Equation(s):
// \registers~2005_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3036_combout  & (((\registers~921_q  & ((\read_reg2[2]~input_o )))))) # (\registers~3036_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~953_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~3036_combout  & (\registers~985_q  & ((\read_reg2[2]~input_o )))) # (\registers~3036_combout  & (((!\read_reg2[2]~input_o ) # (\registers~1017_q ))))) ) )

	.dataa(!\registers~953_q ),
	.datab(!\registers~3036_combout ),
	.datac(!\registers~985_q ),
	.datad(!\registers~1017_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2005_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2005 .extended_lut = "on";
defparam \registers~2005 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~2005 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \registers~3028 (
// Equation(s):
// \registers~3028_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~281_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~313_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~345_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~377_q ))) ) )

	.dataa(!\registers~377_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~345_q ),
	.datad(!\registers~313_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3028 .extended_lut = "on";
defparam \registers~3028 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~3028 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N12
cyclonev_lcell_comb \registers~1997 (
// Equation(s):
// \registers~1997_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3028_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3028_combout  & (\registers~409_q )) # (\registers~3028_combout  & (((\registers~441_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3028_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3028_combout  & (\registers~473_q )) # (\registers~3028_combout  & (((\registers~505_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~3028_combout ),
	.datac(!\registers~473_q ),
	.datad(!\registers~505_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~441_q ),
	.datag(!\registers~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1997_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1997 .extended_lut = "on";
defparam \registers~1997 .lut_mask = 64'h2626263737372637;
defparam \registers~1997 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \registers~3024 (
// Equation(s):
// \registers~3024_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~25_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~57_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~89_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~121_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~57_q ),
	.datac(!\registers~89_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~121_q ),
	.datag(!\registers~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3024 .extended_lut = "on";
defparam \registers~3024 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~3024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \registers~1993 (
// Equation(s):
// \registers~1993_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~3024_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~3024_combout  & ((\registers~153_q ))) # (\registers~3024_combout  & (\registers~185_q ))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~3024_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~3024_combout  & ((\registers~217_q ))) # (\registers~3024_combout  & (\registers~249_q ))))) ) )

	.dataa(!\registers~249_q ),
	.datab(!\registers~185_q ),
	.datac(!\registers~217_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3024_combout ),
	.datag(!\registers~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1993_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1993 .extended_lut = "on";
defparam \registers~1993 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1993 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N51
cyclonev_lcell_comb \registers~2009 (
// Equation(s):
// \registers~2009_combout  = ( \registers~1993_combout  & ( \read_reg2[3]~input_o  & ( (!\read_reg2[4]~input_o  & ((\registers~1997_combout ))) # (\read_reg2[4]~input_o  & (\registers~2005_combout )) ) ) ) # ( !\registers~1993_combout  & ( 
// \read_reg2[3]~input_o  & ( (!\read_reg2[4]~input_o  & ((\registers~1997_combout ))) # (\read_reg2[4]~input_o  & (\registers~2005_combout )) ) ) ) # ( \registers~1993_combout  & ( !\read_reg2[3]~input_o  & ( (!\read_reg2[4]~input_o ) # 
// (\registers~2001_combout ) ) ) ) # ( !\registers~1993_combout  & ( !\read_reg2[3]~input_o  & ( (\read_reg2[4]~input_o  & \registers~2001_combout ) ) ) )

	.dataa(!\read_reg2[4]~input_o ),
	.datab(!\registers~2001_combout ),
	.datac(!\registers~2005_combout ),
	.datad(!\registers~1997_combout ),
	.datae(!\registers~1993_combout ),
	.dataf(!\read_reg2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2009 .extended_lut = "off";
defparam \registers~2009 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \registers~2009 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \registers~3052 (
// Equation(s):
// \registers~3052_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~794_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~826_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~858_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~890_q ))) ) )

	.dataa(!\registers~890_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~858_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~826_q ),
	.datag(!\registers~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3052 .extended_lut = "on";
defparam \registers~3052 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~3052 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \registers~2022 (
// Equation(s):
// \registers~2022_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3052_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3052_combout  & (\registers~922_q )) # (\registers~3052_combout  & ((\registers~954_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3052_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3052_combout  & ((\registers~986_q ))) # (\registers~3052_combout  & (\registers~1018_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~1018_q ),
	.datac(!\registers~986_q ),
	.datad(!\registers~954_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3052_combout ),
	.datag(!\registers~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2022 .extended_lut = "on";
defparam \registers~2022 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2022 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \registers~3048 (
// Equation(s):
// \registers~3048_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~538_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~570_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~602_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~634_q ))) ) )

	.dataa(!\registers~634_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~602_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~570_q ),
	.datag(!\registers~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3048 .extended_lut = "on";
defparam \registers~3048 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~3048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \registers~2018 (
// Equation(s):
// \registers~2018_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3048_combout  & (((\registers~666_q  & ((\read_reg2[2]~input_o )))))) # (\registers~3048_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~698_q ))))) ) ) # ( \read_reg2[1]~input_o  
// & ( (!\registers~3048_combout  & (((\registers~730_q  & ((\read_reg2[2]~input_o )))))) # (\registers~3048_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~762_q ))) ) )

	.dataa(!\registers~3048_combout ),
	.datab(!\registers~762_q ),
	.datac(!\registers~730_q ),
	.datad(!\registers~698_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2018 .extended_lut = "on";
defparam \registers~2018 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~2018 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \registers~3044 (
// Equation(s):
// \registers~3044_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~282_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~314_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~346_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~378_q ))) ) )

	.dataa(!\registers~378_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~346_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~314_q ),
	.datag(!\registers~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3044 .extended_lut = "on";
defparam \registers~3044 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~3044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \registers~2014 (
// Equation(s):
// \registers~2014_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3044_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3044_combout  & (\registers~410_q )) # (\registers~3044_combout  & (((\registers~442_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3044_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3044_combout  & (\registers~474_q )) # (\registers~3044_combout  & (((\registers~506_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~3044_combout ),
	.datac(!\registers~474_q ),
	.datad(!\registers~442_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~506_q ),
	.datag(!\registers~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2014 .extended_lut = "on";
defparam \registers~2014 .lut_mask = 64'h2637262626373737;
defparam \registers~2014 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \registers~3040 (
// Equation(s):
// \registers~3040_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~26_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~58_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~90_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~122_q ))) ) )

	.dataa(!\registers~122_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~90_q ),
	.datad(!\registers~58_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3040 .extended_lut = "on";
defparam \registers~3040 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~3040 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \registers~2010 (
// Equation(s):
// \registers~2010_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3040_combout  & (((\registers~154_q  & \read_reg2[2]~input_o )))) # (\registers~3040_combout  & (((!\read_reg2[2]~input_o )) # (\registers~186_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~3040_combout  & (((\registers~218_q  & \read_reg2[2]~input_o )))) # (\registers~3040_combout  & (((!\read_reg2[2]~input_o )) # (\registers~250_q )))) ) )

	.dataa(!\registers~186_q ),
	.datab(!\registers~250_q ),
	.datac(!\registers~218_q ),
	.datad(!\registers~3040_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2010_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2010 .extended_lut = "on";
defparam \registers~2010 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~2010 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \registers~2026 (
// Equation(s):
// \registers~2026_combout  = ( \registers~2014_combout  & ( \registers~2010_combout  & ( (!\read_reg2[4]~input_o ) # ((!\read_reg2[3]~input_o  & ((\registers~2018_combout ))) # (\read_reg2[3]~input_o  & (\registers~2022_combout ))) ) ) ) # ( 
// !\registers~2014_combout  & ( \registers~2010_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~2018_combout ))) # (\read_reg2[3]~input_o  & (\registers~2022_combout 
// )))) ) ) ) # ( \registers~2014_combout  & ( !\registers~2010_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o )))) # (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~2018_combout ))) # (\read_reg2[3]~input_o  & 
// (\registers~2022_combout )))) ) ) ) # ( !\registers~2014_combout  & ( !\registers~2010_combout  & ( (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~2018_combout ))) # (\read_reg2[3]~input_o  & (\registers~2022_combout )))) ) ) )

	.dataa(!\read_reg2[4]~input_o ),
	.datab(!\registers~2022_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~2018_combout ),
	.datae(!\registers~2014_combout ),
	.dataf(!\registers~2010_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2026 .extended_lut = "off";
defparam \registers~2026 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \registers~2026 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \registers~3064 (
// Equation(s):
// \registers~3064_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~539_q )) # (\read_reg2[0]~input_o  & (((\registers~571_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~603_q )) # (\read_reg2[0]~input_o  & (((\registers~635_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~603_q ),
	.datad(!\registers~635_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~571_q ),
	.datag(!\registers~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3064 .extended_lut = "on";
defparam \registers~3064 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~3064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \registers~2035 (
// Equation(s):
// \registers~2035_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3064_combout  & (((\registers~667_q  & \read_reg2[2]~input_o )))) # (\registers~3064_combout  & (((!\read_reg2[2]~input_o )) # (\registers~699_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~3064_combout  & (((\registers~731_q  & \read_reg2[2]~input_o )))) # (\registers~3064_combout  & (((!\read_reg2[2]~input_o )) # (\registers~763_q )))) ) )

	.dataa(!\registers~699_q ),
	.datab(!\registers~763_q ),
	.datac(!\registers~731_q ),
	.datad(!\registers~3064_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2035_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2035 .extended_lut = "on";
defparam \registers~2035 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~2035 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N6
cyclonev_lcell_comb \registers~3060 (
// Equation(s):
// \registers~3060_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~283_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~315_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~347_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~379_q ))) ) )

	.dataa(!\registers~379_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~347_q ),
	.datad(!\registers~315_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3060 .extended_lut = "on";
defparam \registers~3060 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~3060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \registers~2031 (
// Equation(s):
// \registers~2031_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~3060_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~3060_combout  & ((\registers~411_q ))) # (\registers~3060_combout  & (\registers~443_q ))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~3060_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~3060_combout  & ((\registers~475_q ))) # (\registers~3060_combout  & (\registers~507_q ))))) ) )

	.dataa(!\registers~443_q ),
	.datab(!\registers~507_q ),
	.datac(!\registers~475_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3060_combout ),
	.datag(!\registers~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2031 .extended_lut = "on";
defparam \registers~2031 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~2031 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N24
cyclonev_lcell_comb \registers~3068 (
// Equation(s):
// \registers~3068_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~795_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~827_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~859_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ) # (\registers~891_q ))))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~827_q ),
	.datac(!\registers~859_q ),
	.datad(!\registers~891_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3068 .extended_lut = "on";
defparam \registers~3068 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~3068 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N36
cyclonev_lcell_comb \registers~2039 (
// Equation(s):
// \registers~2039_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3068_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3068_combout  & (\registers~923_q )) # (\registers~3068_combout  & ((\registers~955_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3068_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3068_combout  & ((\registers~987_q ))) # (\registers~3068_combout  & (\registers~1019_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~1019_q ),
	.datac(!\registers~987_q ),
	.datad(!\registers~955_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3068_combout ),
	.datag(!\registers~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2039 .extended_lut = "on";
defparam \registers~2039 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2039 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N18
cyclonev_lcell_comb \registers~3056 (
// Equation(s):
// \registers~3056_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~27_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ) # (\registers~59_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~91_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~123_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~123_q ),
	.datac(!\registers~91_q ),
	.datad(!\registers~59_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3056 .extended_lut = "on";
defparam \registers~3056 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~3056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \registers~2027 (
// Equation(s):
// \registers~2027_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3056_combout  & (\registers~155_q  & (\read_reg2[2]~input_o ))) # (\registers~3056_combout  & (((!\read_reg2[2]~input_o ) # (\registers~187_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~3056_combout  & (((\registers~219_q  & (\read_reg2[2]~input_o ))))) # (\registers~3056_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~251_q ))) ) )

	.dataa(!\registers~251_q ),
	.datab(!\registers~3056_combout ),
	.datac(!\registers~219_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~187_q ),
	.datag(!\registers~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2027 .extended_lut = "on";
defparam \registers~2027 .lut_mask = 64'h330C331D333F331D;
defparam \registers~2027 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \registers~2043 (
// Equation(s):
// \registers~2043_combout  = ( \read_reg2[3]~input_o  & ( \registers~2027_combout  & ( (!\read_reg2[4]~input_o  & (\registers~2031_combout )) # (\read_reg2[4]~input_o  & ((\registers~2039_combout ))) ) ) ) # ( !\read_reg2[3]~input_o  & ( 
// \registers~2027_combout  & ( (!\read_reg2[4]~input_o ) # (\registers~2035_combout ) ) ) ) # ( \read_reg2[3]~input_o  & ( !\registers~2027_combout  & ( (!\read_reg2[4]~input_o  & (\registers~2031_combout )) # (\read_reg2[4]~input_o  & 
// ((\registers~2039_combout ))) ) ) ) # ( !\read_reg2[3]~input_o  & ( !\registers~2027_combout  & ( (\registers~2035_combout  & \read_reg2[4]~input_o ) ) ) )

	.dataa(!\registers~2035_combout ),
	.datab(!\registers~2031_combout ),
	.datac(!\read_reg2[4]~input_o ),
	.datad(!\registers~2039_combout ),
	.datae(!\read_reg2[3]~input_o ),
	.dataf(!\registers~2027_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2043 .extended_lut = "off";
defparam \registers~2043 .lut_mask = 64'h0505303FF5F5303F;
defparam \registers~2043 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N12
cyclonev_lcell_comb \registers~3080 (
// Equation(s):
// \registers~3080_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~540_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ) # (\registers~572_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~604_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~636_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~636_q ),
	.datac(!\registers~604_q ),
	.datad(!\registers~572_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3080 .extended_lut = "on";
defparam \registers~3080 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~3080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N6
cyclonev_lcell_comb \registers~2052 (
// Equation(s):
// \registers~2052_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3080_combout  & (\registers~668_q  & ((\read_reg2[2]~input_o )))) # (\registers~3080_combout  & (((!\read_reg2[2]~input_o ) # (\registers~700_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~3080_combout  & (((\registers~732_q  & ((\read_reg2[2]~input_o )))))) # (\registers~3080_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~764_q ))) ) )

	.dataa(!\registers~764_q ),
	.datab(!\registers~3080_combout ),
	.datac(!\registers~732_q ),
	.datad(!\registers~700_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2052 .extended_lut = "on";
defparam \registers~2052 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~2052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \registers~3072 (
// Equation(s):
// \registers~3072_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & ((\registers~28_q ))) # (\read_reg2[0]~input_o  & (\registers~60_q ))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~92_q )) # (\read_reg2[0]~input_o  & ((\registers~124_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~60_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~92_q ),
	.datad(!\registers~124_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[0]~input_o ),
	.datag(!\registers~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3072 .extended_lut = "on";
defparam \registers~3072 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~3072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \registers~2044 (
// Equation(s):
// \registers~2044_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3072_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3072_combout  & (\registers~156_q )) # (\registers~3072_combout  & ((\registers~188_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3072_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~3072_combout  & (((\registers~220_q )))) # (\registers~3072_combout  & (\registers~252_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~252_q ),
	.datac(!\registers~220_q ),
	.datad(!\registers~3072_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~188_q ),
	.datag(!\registers~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2044 .extended_lut = "on";
defparam \registers~2044 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~2044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \registers~3084 (
// Equation(s):
// \registers~3084_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~796_q )) # (\read_reg2[0]~input_o  & (((\registers~828_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~860_q )) # (\read_reg2[0]~input_o  & (((\registers~892_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~860_q ),
	.datad(!\registers~892_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~828_q ),
	.datag(!\registers~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3084 .extended_lut = "on";
defparam \registers~3084 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~3084 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \registers~2056 (
// Equation(s):
// \registers~2056_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3084_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3084_combout  & (\registers~924_q )) # (\registers~3084_combout  & ((\registers~956_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3084_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3084_combout  & ((\registers~988_q ))) # (\registers~3084_combout  & (\registers~1020_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~1020_q ),
	.datac(!\registers~988_q ),
	.datad(!\registers~956_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3084_combout ),
	.datag(!\registers~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2056 .extended_lut = "on";
defparam \registers~2056 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \registers~3076 (
// Equation(s):
// \registers~3076_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~284_q )) # (\read_reg2[0]~input_o  & (((\registers~316_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~348_q )) # (\read_reg2[0]~input_o  & (((\registers~380_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~348_q ),
	.datad(!\registers~316_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~380_q ),
	.datag(!\registers~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3076 .extended_lut = "on";
defparam \registers~3076 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~3076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \registers~2048 (
// Equation(s):
// \registers~2048_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3076_combout  & (((\registers~412_q  & ((\read_reg2[2]~input_o )))))) # (\registers~3076_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~444_q ))) ) ) # ( \read_reg2[1]~input_o  
// & ( ((!\registers~3076_combout  & (\registers~476_q  & ((\read_reg2[2]~input_o )))) # (\registers~3076_combout  & (((!\read_reg2[2]~input_o ) # (\registers~508_q ))))) ) )

	.dataa(!\registers~444_q ),
	.datab(!\registers~3076_combout ),
	.datac(!\registers~476_q ),
	.datad(!\registers~508_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2048 .extended_lut = "on";
defparam \registers~2048 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~2048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \registers~2060 (
// Equation(s):
// \registers~2060_combout  = ( \read_reg2[4]~input_o  & ( \registers~2048_combout  & ( (!\read_reg2[3]~input_o  & (\registers~2052_combout )) # (\read_reg2[3]~input_o  & ((\registers~2056_combout ))) ) ) ) # ( !\read_reg2[4]~input_o  & ( 
// \registers~2048_combout  & ( (\read_reg2[3]~input_o ) # (\registers~2044_combout ) ) ) ) # ( \read_reg2[4]~input_o  & ( !\registers~2048_combout  & ( (!\read_reg2[3]~input_o  & (\registers~2052_combout )) # (\read_reg2[3]~input_o  & 
// ((\registers~2056_combout ))) ) ) ) # ( !\read_reg2[4]~input_o  & ( !\registers~2048_combout  & ( (\registers~2044_combout  & !\read_reg2[3]~input_o ) ) ) )

	.dataa(!\registers~2052_combout ),
	.datab(!\registers~2044_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~2056_combout ),
	.datae(!\read_reg2[4]~input_o ),
	.dataf(!\registers~2048_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2060 .extended_lut = "off";
defparam \registers~2060 .lut_mask = 64'h3030505F3F3F505F;
defparam \registers~2060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N48
cyclonev_lcell_comb \registers~3096 (
// Equation(s):
// \registers~3096_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[0]~input_o  & (\registers~541_q  & ((!\read_reg2[2]~input_o )))) # (\read_reg2[0]~input_o  & (((\read_reg2[2]~input_o ) # (\registers~573_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~605_q  & ((!\read_reg2[2]~input_o )))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~637_q ))) ) )

	.dataa(!\registers~637_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~605_q ),
	.datad(!\registers~573_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3096 .extended_lut = "on";
defparam \registers~3096 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~3096 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N42
cyclonev_lcell_comb \registers~2069 (
// Equation(s):
// \registers~2069_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3096_combout  & (((\registers~669_q  & \read_reg2[2]~input_o )))) # (\registers~3096_combout  & (((!\read_reg2[2]~input_o )) # (\registers~701_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~3096_combout  & (((\registers~733_q  & \read_reg2[2]~input_o )))) # (\registers~3096_combout  & (((!\read_reg2[2]~input_o )) # (\registers~765_q )))) ) )

	.dataa(!\registers~701_q ),
	.datab(!\registers~765_q ),
	.datac(!\registers~733_q ),
	.datad(!\registers~3096_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2069 .extended_lut = "on";
defparam \registers~2069 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~2069 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \registers~3092 (
// Equation(s):
// \registers~3092_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~285_q )) # (\read_reg2[0]~input_o  & (((\registers~317_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~349_q )) # (\read_reg2[0]~input_o  & (((\registers~381_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~349_q ),
	.datad(!\registers~317_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~381_q ),
	.datag(!\registers~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3092 .extended_lut = "on";
defparam \registers~3092 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~3092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \registers~2065 (
// Equation(s):
// \registers~2065_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3092_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3092_combout  & (\registers~413_q )) # (\registers~3092_combout  & ((\registers~445_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3092_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3092_combout  & ((\registers~477_q ))) # (\registers~3092_combout  & (\registers~509_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~509_q ),
	.datac(!\registers~477_q ),
	.datad(!\registers~445_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3092_combout ),
	.datag(!\registers~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2065 .extended_lut = "on";
defparam \registers~2065 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2065 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \registers~3100 (
// Equation(s):
// \registers~3100_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~797_q )) # (\read_reg2[0]~input_o  & (((\registers~829_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~861_q )) # (\read_reg2[0]~input_o  & (((\registers~893_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~861_q ),
	.datad(!\registers~893_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~829_q ),
	.datag(!\registers~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3100 .extended_lut = "on";
defparam \registers~3100 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~3100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \registers~2073 (
// Equation(s):
// \registers~2073_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3100_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3100_combout  & (\registers~925_q )) # (\registers~3100_combout  & ((\registers~957_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3100_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~3100_combout  & (((\registers~989_q )))) # (\registers~3100_combout  & (\registers~1021_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~1021_q ),
	.datac(!\registers~989_q ),
	.datad(!\registers~3100_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~957_q ),
	.datag(!\registers~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2073 .extended_lut = "on";
defparam \registers~2073 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~2073 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \registers~3088 (
// Equation(s):
// \registers~3088_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~29_q )))) # (\read_reg2[0]~input_o  & (\registers~61_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~93_q )) # (\read_reg2[0]~input_o  & ((\registers~125_q ))))) # (\read_reg2[2]~input_o  & (((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\registers~61_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~93_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~125_q ),
	.datag(!\registers~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3088 .extended_lut = "on";
defparam \registers~3088 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~3088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \registers~2061 (
// Equation(s):
// \registers~2061_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3088_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3088_combout  & (\registers~157_q )) # (\registers~3088_combout  & ((\registers~189_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3088_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~3088_combout  & (((\registers~221_q )))) # (\registers~3088_combout  & (\registers~253_q )))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~253_q ),
	.datac(!\registers~221_q ),
	.datad(!\registers~3088_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~189_q ),
	.datag(!\registers~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2061 .extended_lut = "on";
defparam \registers~2061 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~2061 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \registers~2077 (
// Equation(s):
// \registers~2077_combout  = ( \registers~2073_combout  & ( \registers~2061_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o ) # (\registers~2065_combout )))) # (\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o )) # 
// (\registers~2069_combout ))) ) ) ) # ( !\registers~2073_combout  & ( \registers~2061_combout  & ( (!\read_reg2[4]~input_o  & (((!\read_reg2[3]~input_o ) # (\registers~2065_combout )))) # (\read_reg2[4]~input_o  & (\registers~2069_combout  & 
// (!\read_reg2[3]~input_o ))) ) ) ) # ( \registers~2073_combout  & ( !\registers~2061_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o  & \registers~2065_combout )))) # (\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o )) # 
// (\registers~2069_combout ))) ) ) ) # ( !\registers~2073_combout  & ( !\registers~2061_combout  & ( (!\read_reg2[4]~input_o  & (((\read_reg2[3]~input_o  & \registers~2065_combout )))) # (\read_reg2[4]~input_o  & (\registers~2069_combout  & 
// (!\read_reg2[3]~input_o ))) ) ) )

	.dataa(!\registers~2069_combout ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~2065_combout ),
	.datae(!\registers~2073_combout ),
	.dataf(!\registers~2061_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2077 .extended_lut = "off";
defparam \registers~2077 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \registers~2077 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N42
cyclonev_lcell_comb \registers~3112 (
// Equation(s):
// \registers~3112_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~542_q )) # (\read_reg2[0]~input_o  & (((\registers~574_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~606_q )) # (\read_reg2[0]~input_o  & (((\registers~638_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~606_q ),
	.datad(!\registers~638_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~574_q ),
	.datag(!\registers~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3112 .extended_lut = "on";
defparam \registers~3112 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~3112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \registers~2086 (
// Equation(s):
// \registers~2086_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3112_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3112_combout  & (\registers~670_q )) # (\registers~3112_combout  & ((\registers~702_q )))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3112_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3112_combout  & ((\registers~734_q ))) # (\registers~3112_combout  & (\registers~766_q ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~766_q ),
	.datac(!\registers~734_q ),
	.datad(!\registers~702_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3112_combout ),
	.datag(!\registers~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2086 .extended_lut = "on";
defparam \registers~2086 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2086 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \registers~3116 (
// Equation(s):
// \registers~3116_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~798_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\registers~830_q ) # (\read_reg2[2]~input_o ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (((\registers~862_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~894_q ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\registers~894_q ),
	.datac(!\registers~862_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~830_q ),
	.datag(!\registers~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3116 .extended_lut = "on";
defparam \registers~3116 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~3116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \registers~2090 (
// Equation(s):
// \registers~2090_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3116_combout  & (\registers~926_q  & ((\read_reg2[2]~input_o )))) # (\registers~3116_combout  & (((!\read_reg2[2]~input_o ) # (\registers~958_q ))))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\registers~3116_combout  & (((\registers~990_q  & ((\read_reg2[2]~input_o )))))) # (\registers~3116_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~1022_q ))) ) )

	.dataa(!\registers~1022_q ),
	.datab(!\registers~3116_combout ),
	.datac(!\registers~990_q ),
	.datad(!\registers~958_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2090 .extended_lut = "on";
defparam \registers~2090 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~2090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \registers~3104 (
// Equation(s):
// \registers~3104_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (((\registers~30_q  & (!\read_reg2[2]~input_o ))))) # (\read_reg2[0]~input_o  & ((((\read_reg2[2]~input_o ))) # (\registers~62_q ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\read_reg2[0]~input_o  & (\registers~94_q  & (!\read_reg2[2]~input_o ))) # (\read_reg2[0]~input_o  & (((\registers~126_q ) # (\read_reg2[2]~input_o ))))) ) )

	.dataa(!\registers~62_q ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~94_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~126_q ),
	.datag(!\registers~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3104 .extended_lut = "on";
defparam \registers~3104 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~3104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \registers~2078 (
// Equation(s):
// \registers~2078_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3104_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~3104_combout  & (((\registers~158_q )))) # (\registers~3104_combout  & (\registers~190_q )))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3104_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3104_combout  & (\registers~222_q )) # (\registers~3104_combout  & ((\registers~254_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~190_q ),
	.datac(!\registers~222_q ),
	.datad(!\registers~3104_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~254_q ),
	.datag(!\registers~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2078 .extended_lut = "on";
defparam \registers~2078 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~2078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \registers~3108 (
// Equation(s):
// \registers~3108_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~286_q )) # (\read_reg2[0]~input_o  & (((\registers~318_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (\registers~350_q )) # (\read_reg2[0]~input_o  & (((\registers~382_q )))))) # (\read_reg2[2]~input_o  & (\read_reg2[0]~input_o )) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\read_reg2[0]~input_o ),
	.datac(!\registers~350_q ),
	.datad(!\registers~382_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~318_q ),
	.datag(!\registers~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3108 .extended_lut = "on";
defparam \registers~3108 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~3108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \registers~2082 (
// Equation(s):
// \registers~2082_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3108_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3108_combout  & (\registers~414_q )) # (\registers~3108_combout  & (((\registers~446_q )))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (\registers~3108_combout )) # (\read_reg2[2]~input_o  & ((!\registers~3108_combout  & (\registers~478_q )) # (\registers~3108_combout  & (((\registers~510_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~3108_combout ),
	.datac(!\registers~478_q ),
	.datad(!\registers~446_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~510_q ),
	.datag(!\registers~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2082 .extended_lut = "on";
defparam \registers~2082 .lut_mask = 64'h2637262626373737;
defparam \registers~2082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \registers~2094 (
// Equation(s):
// \registers~2094_combout  = ( \registers~2082_combout  & ( \read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & (\registers~2086_combout )) # (\read_reg2[3]~input_o  & ((\registers~2090_combout ))) ) ) ) # ( !\registers~2082_combout  & ( 
// \read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & (\registers~2086_combout )) # (\read_reg2[3]~input_o  & ((\registers~2090_combout ))) ) ) ) # ( \registers~2082_combout  & ( !\read_reg2[4]~input_o  & ( (\registers~2078_combout ) # 
// (\read_reg2[3]~input_o ) ) ) ) # ( !\registers~2082_combout  & ( !\read_reg2[4]~input_o  & ( (!\read_reg2[3]~input_o  & \registers~2078_combout ) ) ) )

	.dataa(!\registers~2086_combout ),
	.datab(!\registers~2090_combout ),
	.datac(!\read_reg2[3]~input_o ),
	.datad(!\registers~2078_combout ),
	.datae(!\registers~2082_combout ),
	.dataf(!\read_reg2[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2094 .extended_lut = "off";
defparam \registers~2094 .lut_mask = 64'h00F00FFF53535353;
defparam \registers~2094 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N42
cyclonev_lcell_comb \registers~3132 (
// Equation(s):
// \registers~3132_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & (((!\read_reg2[0]~input_o  & (\registers~799_q )) # (\read_reg2[0]~input_o  & ((\registers~831_q )))))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) ) # ( 
// \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((!\read_reg2[0]~input_o  & (((\registers~863_q )))) # (\read_reg2[0]~input_o  & (\registers~895_q )))) # (\read_reg2[2]~input_o  & ((((\read_reg2[0]~input_o ))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~895_q ),
	.datac(!\registers~863_q ),
	.datad(!\read_reg2[0]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~831_q ),
	.datag(!\registers~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3132 .extended_lut = "on";
defparam \registers~3132 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~3132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N48
cyclonev_lcell_comb \registers~2107 (
// Equation(s):
// \registers~2107_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3132_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3132_combout  & ((\registers~927_q ))) # (\registers~3132_combout  & (\registers~959_q ))))) ) 
// ) # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3132_combout ))))) # (\read_reg2[2]~input_o  & (((!\registers~3132_combout  & (\registers~991_q )) # (\registers~3132_combout  & ((\registers~1023_q )))))) ) )

	.dataa(!\read_reg2[2]~input_o ),
	.datab(!\registers~959_q ),
	.datac(!\registers~991_q ),
	.datad(!\registers~1023_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~3132_combout ),
	.datag(!\registers~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2107 .extended_lut = "on";
defparam \registers~2107 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~2107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \registers~3128 (
// Equation(s):
// \registers~3128_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~543_q ))) # (\read_reg2[0]~input_o  & ((((\registers~575_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~607_q ))) # (\read_reg2[0]~input_o  & ((((\registers~639_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~607_q ),
	.datad(!\registers~639_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~575_q ),
	.datag(!\registers~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3128 .extended_lut = "on";
defparam \registers~3128 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~3128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N42
cyclonev_lcell_comb \registers~2103 (
// Equation(s):
// \registers~2103_combout  = ( !\read_reg2[1]~input_o  & ( (!\registers~3128_combout  & (((\registers~671_q  & (\read_reg2[2]~input_o ))))) # (\registers~3128_combout  & ((((!\read_reg2[2]~input_o ))) # (\registers~703_q ))) ) ) # ( \read_reg2[1]~input_o  & 
// ( (!\registers~3128_combout  & (((\registers~735_q  & (\read_reg2[2]~input_o ))))) # (\registers~3128_combout  & ((((!\read_reg2[2]~input_o ) # (\registers~767_q ))))) ) )

	.dataa(!\registers~3128_combout ),
	.datab(!\registers~703_q ),
	.datac(!\registers~735_q ),
	.datad(!\read_reg2[2]~input_o ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~767_q ),
	.datag(!\registers~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2103 .extended_lut = "on";
defparam \registers~2103 .lut_mask = 64'h551B550A551B555F;
defparam \registers~2103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \registers~3120 (
// Equation(s):
// \registers~3120_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~31_q ))) # (\read_reg2[0]~input_o  & ((((\registers~63_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~95_q ))) # (\read_reg2[0]~input_o  & ((((\registers~127_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~95_q ),
	.datad(!\registers~127_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~63_q ),
	.datag(!\registers~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3120 .extended_lut = "on";
defparam \registers~3120 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~3120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N42
cyclonev_lcell_comb \registers~2095 (
// Equation(s):
// \registers~2095_combout  = ( !\read_reg2[1]~input_o  & ( ((!\registers~3120_combout  & (((\registers~159_q  & \read_reg2[2]~input_o )))) # (\registers~3120_combout  & (((!\read_reg2[2]~input_o )) # (\registers~191_q )))) ) ) # ( \read_reg2[1]~input_o  & ( 
// ((!\registers~3120_combout  & (((\registers~223_q  & \read_reg2[2]~input_o )))) # (\registers~3120_combout  & (((!\read_reg2[2]~input_o )) # (\registers~255_q )))) ) )

	.dataa(!\registers~255_q ),
	.datab(!\registers~191_q ),
	.datac(!\registers~223_q ),
	.datad(!\registers~3120_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\read_reg2[2]~input_o ),
	.datag(!\registers~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2095 .extended_lut = "on";
defparam \registers~2095 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~2095 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \registers~3124 (
// Equation(s):
// \registers~3124_combout  = ( !\read_reg2[1]~input_o  & ( (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~287_q ))) # (\read_reg2[0]~input_o  & ((((\registers~319_q ))) # (\read_reg2[2]~input_o ))) ) ) # ( \read_reg2[1]~input_o  & ( 
// (!\read_reg2[0]~input_o  & (!\read_reg2[2]~input_o  & (\registers~351_q ))) # (\read_reg2[0]~input_o  & ((((\registers~383_q ))) # (\read_reg2[2]~input_o ))) ) )

	.dataa(!\read_reg2[0]~input_o ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~351_q ),
	.datad(!\registers~383_q ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~319_q ),
	.datag(!\registers~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~3124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~3124 .extended_lut = "on";
defparam \registers~3124 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~3124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \registers~2099 (
// Equation(s):
// \registers~2099_combout  = ( !\read_reg2[1]~input_o  & ( ((!\read_reg2[2]~input_o  & (((\registers~3124_combout )))) # (\read_reg2[2]~input_o  & ((!\registers~3124_combout  & (\registers~415_q )) # (\registers~3124_combout  & ((\registers~447_q )))))) ) ) 
// # ( \read_reg2[1]~input_o  & ( (!\read_reg2[2]~input_o  & ((((\registers~3124_combout ))))) # (\read_reg2[2]~input_o  & ((!\registers~3124_combout  & (((\registers~479_q )))) # (\registers~3124_combout  & (\registers~511_q )))) ) )

	.dataa(!\registers~511_q ),
	.datab(!\read_reg2[2]~input_o ),
	.datac(!\registers~479_q ),
	.datad(!\registers~3124_combout ),
	.datae(!\read_reg2[1]~input_o ),
	.dataf(!\registers~447_q ),
	.datag(!\registers~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2099 .extended_lut = "on";
defparam \registers~2099 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~2099 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \registers~2111 (
// Equation(s):
// \registers~2111_combout  = ( \registers~2095_combout  & ( \registers~2099_combout  & ( (!\read_reg2[4]~input_o ) # ((!\read_reg2[3]~input_o  & ((\registers~2103_combout ))) # (\read_reg2[3]~input_o  & (\registers~2107_combout ))) ) ) ) # ( 
// !\registers~2095_combout  & ( \registers~2099_combout  & ( (!\read_reg2[3]~input_o  & (\read_reg2[4]~input_o  & ((\registers~2103_combout )))) # (\read_reg2[3]~input_o  & ((!\read_reg2[4]~input_o ) # ((\registers~2107_combout )))) ) ) ) # ( 
// \registers~2095_combout  & ( !\registers~2099_combout  & ( (!\read_reg2[3]~input_o  & ((!\read_reg2[4]~input_o ) # ((\registers~2103_combout )))) # (\read_reg2[3]~input_o  & (\read_reg2[4]~input_o  & (\registers~2107_combout ))) ) ) ) # ( 
// !\registers~2095_combout  & ( !\registers~2099_combout  & ( (\read_reg2[4]~input_o  & ((!\read_reg2[3]~input_o  & ((\registers~2103_combout ))) # (\read_reg2[3]~input_o  & (\registers~2107_combout )))) ) ) )

	.dataa(!\read_reg2[3]~input_o ),
	.datab(!\read_reg2[4]~input_o ),
	.datac(!\registers~2107_combout ),
	.datad(!\registers~2103_combout ),
	.datae(!\registers~2095_combout ),
	.dataf(!\registers~2099_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2111 .extended_lut = "off";
defparam \registers~2111 .lut_mask = 64'h012389AB4567CDEF;
defparam \registers~2111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y26_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
