
---------- Begin Simulation Statistics ----------
final_tick                                53219047500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248031                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678024                       # Number of bytes of host memory used
host_op_rate                                   270661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   403.18                       # Real time elapsed on the host
host_tick_rate                              131999615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109123914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053219                       # Number of seconds simulated
sim_ticks                                 53219047500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.729889                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9338732                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9858274                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            665096                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          18652920                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             349227                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          349482                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.lookups                22999301                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1171737                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1346                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 394660306                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 69201311                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            511094                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   21269206                       # Number of branches committed
system.cpu.commit.bw_lim_events                814620                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          180205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3158495                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              109123914                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     84474685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.291794                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.617593                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     33110775     39.20%     39.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25519051     30.21%     69.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12024444     14.23%     83.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5672390      6.71%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3557985      4.21%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1784843      2.11%     96.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1068349      1.26%     97.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       922228      1.09%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       814620      0.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     84474685                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1101808                       # Number of function calls committed.
system.cpu.commit.int_insts                  87226989                       # Number of committed integer instructions.
system.cpu.commit.loads                      21632611                       # Number of loads committed
system.cpu.commit.membars                       90058                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71426305     65.45%     65.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          424190      0.39%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        21632611     19.82%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15640808     14.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         109123914                       # Class of committed instruction
system.cpu.commit.refs                       37273419                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     109123914                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.851505                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.851505                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               7361401                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                154054                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              9329311                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              115318542                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 28546784                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  48145563                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 511667                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts               2340884                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                553843                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    22999301                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  27484389                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      56465528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                109819                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      109210495                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           229                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1331346                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.270102                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           27987823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10859696                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.282559                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           85119258                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.396991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.326357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35548616     41.76%     41.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9365386     11.00%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11070284     13.01%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 29134972     34.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             85119258                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           31219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               513934                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21482583                       # Number of branches executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.300361                       # Inst execution rate
system.cpu.iew.exec_refs                     37786663                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15744687                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  132906                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              22581943                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              90159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15888508                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           113017950                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              22041976                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            729301                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             110726384                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 96961                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 511667                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 96961                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           845671                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          839                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       949332                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       247699                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            490                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       336112                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         177822                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76736831                       # num instructions consuming a value
system.cpu.iew.wb_count                     110417397                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.671919                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51560963                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.296733                       # insts written-back per cycle
system.cpu.iew.wb_sent                      110506023                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                109755831                       # number of integer regfile reads
system.cpu.int_regfile_writes                55445567                       # number of integer regfile writes
system.cpu.ipc                               1.174392                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.174392                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72779859     65.30%     65.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               424191      0.38%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 1      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 25      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22491644     20.18%     85.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15759936     14.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              111455687                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    21408609                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.192082                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 9854596     46.03%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5345382     24.97%     71.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6208631     29.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              132864292                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          329600951                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    110417397                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         116912424                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  112837707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 111455687                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              180223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3894011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            161712                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10211798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      85119258                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.309406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.021733                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22369424     26.28%     26.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26068924     30.63%     56.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25597374     30.07%     86.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10142129     11.92%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              941407      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        85119258                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.308926                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            941513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           246135                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             22581943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15888508                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                40234130                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 360229                       # number of misc regfile writes
system.cpu.numCycles                         85150477                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  766155                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             124074827                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                 29839380                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                  9347                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             497994243                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              113743372                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           129930695                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  47392162                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1539580                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 511667                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts               1173791                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles               1871965                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5855860                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        115423715                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        4737929                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              90189                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    872264                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          90165                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            97290                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    195941291                       # The number of ROB reads
system.cpu.rob.rob_writes                   225209398                       # The number of ROB writes
system.cpu.timesIdled                             313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    93676                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   93618                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            395                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26402                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39027                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39027                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4457088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4457088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43240                       # Request fanout histogram
system.membus.respLayer1.occupancy          230961500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           200453000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20709                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       178702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                179531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7170432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7198144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26863                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1689728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            86997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074997                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  86517     99.45%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              86997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          140044375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         112011246                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            744372                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16875                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16887                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               16875                       # number of overall hits
system.l2.overall_hits::total                   16887                       # number of overall hits
system.l2.demand_misses::.cpu.inst                384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42863                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43247                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               384                       # number of overall misses
system.l2.overall_misses::.cpu.data             42863                       # number of overall misses
system.l2.overall_misses::total                 43247                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32399375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3706337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3738736875                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32399375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3706337500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3738736875                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59738                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59738                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.717516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719177                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.717516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719177                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84373.372396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86469.390850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86450.779823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84373.372396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86469.390850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86450.779823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26402                       # number of writebacks
system.l2.writebacks::total                     26402                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27303875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3159707375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3187011250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27303875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3159707375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3187011250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.717450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.717450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.719061                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71663.713911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73723.310740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73705.163043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71663.713911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73723.310740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73705.163043                       # average overall mshr miss latency
system.l2.replacements                          26863                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52300                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52300                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52300                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39027                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3344748125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3344748125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85703.439286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85703.439286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2847217250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2847217250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72955.063161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72955.063161                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32399375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32399375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84373.372396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84373.372396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27303875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27303875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71663.713911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71663.713911                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    361589375                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    361589375                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.185233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.185233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94262.089416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94262.089416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    312490125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    312490125                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.185040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.185040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81547.527401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81547.527401                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15653.382090                       # Cycle average of tags in use
system.l2.tags.total_refs                      119309                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43247                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.758781                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.006676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.684777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15611.690637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.952862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955407                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10964                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    997775                       # Number of tag accesses
system.l2.tags.data_accesses                   997775                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2742976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2767360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1689728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1689728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            458182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          51541246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51999427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       458182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           458182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31750437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31750437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31750437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           458182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         51541246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83749864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001288629500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              126026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26402                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1680                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    477992125                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  216175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1288648375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11055.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29805.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    28850                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19630                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26402                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.790935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.901905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.694583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8388     39.68%     39.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7183     33.98%     73.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1888      8.93%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1771      8.38%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          397      1.88%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          440      2.08%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          591      2.80%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          152      0.72%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          327      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.091521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.173717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    420.067047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1485     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.753701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.737159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              214     14.40%     14.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1212     81.56%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      3.90%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1486                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2767040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1688448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2767360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1689728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53218158125                       # Total gap between requests
system.mem_ctrls.avgGap                     764167.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2742656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1688448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 458181.819206741755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 51535232.756655409932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31726385.181921944022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10569500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1278078875                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1143295901125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27741.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29820.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43303382.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             76362300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             40587525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153103020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           68460300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4201064400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13845746310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8776627200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27161951055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.380255                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22672586125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1776855000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28769606375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             74555880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39627390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155594880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69253740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4201064400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13782480300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8829903840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27152480430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.202300                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22822076250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1776855000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28620116250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27483891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27483891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27483891                       # number of overall hits
system.cpu.icache.overall_hits::total        27483891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          498                       # number of overall misses
system.cpu.icache.overall_misses::total           498                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39325000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39325000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39325000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39325000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27484389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27484389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27484389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27484389                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78965.863454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78965.863454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78965.863454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78965.863454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33311250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33311250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33311250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33311250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84119.318182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84119.318182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84119.318182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84119.318182                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27483891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27483891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27484389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27484389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78965.863454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78965.863454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33311250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33311250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84119.318182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84119.318182                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           358.536560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27484287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          69404.765152                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   358.536560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.700267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.700267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         109937952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        109937952                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35497191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35497191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35500562                       # number of overall hits
system.cpu.dcache.overall_hits::total        35500562                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       138346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         138346                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138387                       # number of overall misses
system.cpu.dcache.overall_misses::total        138387                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9938053125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9938053125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9938053125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9938053125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35635537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35635537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35638949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35638949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003883                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71834.770250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71834.770250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71813.487719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71813.487719                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52300                       # number of writebacks
system.cpu.dcache.writebacks::total             52300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        78647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        78647                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78647                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4038165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4038165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4039608125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4039608125                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67642.087807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67642.087807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67624.349220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67624.349220                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59226                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20888086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20888086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1227514375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1227514375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20920487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20920487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37885.076849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37885.076849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    620199375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    620199375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000988                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30004.807692                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30004.807692                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14609105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14609105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       105945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       105945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8710538750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8710538750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82217.553919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82217.553919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        66916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3417965625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3417965625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002652                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87575.024341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87575.024341                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1443125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1443125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39003.378378                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39003.378378                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90058                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90058                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       542500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       542500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       135625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       135625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       356250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       356250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       178125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       178125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  53219047500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.305943                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35740415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            598.286099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            116875                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.305943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143336010                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143336010                       # Number of data accesses

---------- End Simulation Statistics   ----------
