
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vipw_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401f90 <.init>:
  401f90:	stp	x29, x30, [sp, #-16]!
  401f94:	mov	x29, sp
  401f98:	bl	402670 <ferror@plt+0x60>
  401f9c:	ldp	x29, x30, [sp], #16
  401fa0:	ret

Disassembly of section .plt:

0000000000401fb0 <strtoul@plt-0x20>:
  401fb0:	stp	x16, x30, [sp, #-16]!
  401fb4:	adrp	x16, 41d000 <putsgent@@Base+0x12274>
  401fb8:	ldr	x17, [x16, #4088]
  401fbc:	add	x16, x16, #0xff8
  401fc0:	br	x17
  401fc4:	nop
  401fc8:	nop
  401fcc:	nop

0000000000401fd0 <strtoul@plt>:
  401fd0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  401fd4:	ldr	x17, [x16]
  401fd8:	add	x16, x16, #0x0
  401fdc:	br	x17

0000000000401fe0 <strlen@plt>:
  401fe0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  401fe4:	ldr	x17, [x16, #8]
  401fe8:	add	x16, x16, #0x8
  401fec:	br	x17

0000000000401ff0 <fputs@plt>:
  401ff0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  401ff4:	ldr	x17, [x16, #16]
  401ff8:	add	x16, x16, #0x10
  401ffc:	br	x17

0000000000402000 <syslog@plt>:
  402000:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402004:	ldr	x17, [x16, #24]
  402008:	add	x16, x16, #0x18
  40200c:	br	x17

0000000000402010 <putpwent@plt>:
  402010:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402014:	ldr	x17, [x16, #32]
  402018:	add	x16, x16, #0x20
  40201c:	br	x17

0000000000402020 <exit@plt>:
  402020:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402024:	ldr	x17, [x16, #40]
  402028:	add	x16, x16, #0x28
  40202c:	br	x17

0000000000402030 <tcsetpgrp@plt>:
  402030:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402034:	ldr	x17, [x16, #48]
  402038:	add	x16, x16, #0x30
  40203c:	br	x17

0000000000402040 <perror@plt>:
  402040:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402044:	ldr	x17, [x16, #56]
  402048:	add	x16, x16, #0x38
  40204c:	br	x17

0000000000402050 <ulckpwdf@plt>:
  402050:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402054:	ldr	x17, [x16, #64]
  402058:	add	x16, x16, #0x40
  40205c:	br	x17

0000000000402060 <strtoll@plt>:
  402060:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402064:	ldr	x17, [x16, #72]
  402068:	add	x16, x16, #0x48
  40206c:	br	x17

0000000000402070 <sigprocmask@plt>:
  402070:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402074:	ldr	x17, [x16, #80]
  402078:	add	x16, x16, #0x50
  40207c:	br	x17

0000000000402080 <geteuid@plt>:
  402080:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402084:	ldr	x17, [x16, #88]
  402088:	add	x16, x16, #0x58
  40208c:	br	x17

0000000000402090 <getuid@plt>:
  402090:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402094:	ldr	x17, [x16, #96]
  402098:	add	x16, x16, #0x60
  40209c:	br	x17

00000000004020a0 <putc@plt>:
  4020a0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4020a4:	ldr	x17, [x16, #104]
  4020a8:	add	x16, x16, #0x68
  4020ac:	br	x17

00000000004020b0 <fputc@plt>:
  4020b0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4020b4:	ldr	x17, [x16, #112]
  4020b8:	add	x16, x16, #0x70
  4020bc:	br	x17

00000000004020c0 <qsort@plt>:
  4020c0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4020c4:	ldr	x17, [x16, #120]
  4020c8:	add	x16, x16, #0x78
  4020cc:	br	x17

00000000004020d0 <kill@plt>:
  4020d0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4020d4:	ldr	x17, [x16, #128]
  4020d8:	add	x16, x16, #0x80
  4020dc:	br	x17

00000000004020e0 <fork@plt>:
  4020e0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4020e4:	ldr	x17, [x16, #136]
  4020e8:	add	x16, x16, #0x88
  4020ec:	br	x17

00000000004020f0 <snprintf@plt>:
  4020f0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4020f4:	ldr	x17, [x16, #144]
  4020f8:	add	x16, x16, #0x90
  4020fc:	br	x17

0000000000402100 <fileno@plt>:
  402100:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402104:	ldr	x17, [x16, #152]
  402108:	add	x16, x16, #0x98
  40210c:	br	x17

0000000000402110 <fclose@plt>:
  402110:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402114:	ldr	x17, [x16, #160]
  402118:	add	x16, x16, #0xa0
  40211c:	br	x17

0000000000402120 <fsync@plt>:
  402120:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402124:	ldr	x17, [x16, #168]
  402128:	add	x16, x16, #0xa8
  40212c:	br	x17

0000000000402130 <getpid@plt>:
  402130:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402134:	ldr	x17, [x16, #176]
  402138:	add	x16, x16, #0xb0
  40213c:	br	x17

0000000000402140 <fopen@plt>:
  402140:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402144:	ldr	x17, [x16, #184]
  402148:	add	x16, x16, #0xb8
  40214c:	br	x17

0000000000402150 <malloc@plt>:
  402150:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402154:	ldr	x17, [x16, #192]
  402158:	add	x16, x16, #0xc0
  40215c:	br	x17

0000000000402160 <chmod@plt>:
  402160:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402164:	ldr	x17, [x16, #200]
  402168:	add	x16, x16, #0xc8
  40216c:	br	x17

0000000000402170 <open@plt>:
  402170:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402174:	ldr	x17, [x16, #208]
  402178:	add	x16, x16, #0xd0
  40217c:	br	x17

0000000000402180 <sigemptyset@plt>:
  402180:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402184:	ldr	x17, [x16, #216]
  402188:	add	x16, x16, #0xd8
  40218c:	br	x17

0000000000402190 <bindtextdomain@plt>:
  402190:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402194:	ldr	x17, [x16, #224]
  402198:	add	x16, x16, #0xe0
  40219c:	br	x17

00000000004021a0 <__libc_start_main@plt>:
  4021a0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4021a4:	ldr	x17, [x16, #232]
  4021a8:	add	x16, x16, #0xe8
  4021ac:	br	x17

00000000004021b0 <memset@plt>:
  4021b0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4021b4:	ldr	x17, [x16, #240]
  4021b8:	add	x16, x16, #0xf0
  4021bc:	br	x17

00000000004021c0 <fdopen@plt>:
  4021c0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4021c4:	ldr	x17, [x16, #248]
  4021c8:	add	x16, x16, #0xf8
  4021cc:	br	x17

00000000004021d0 <sleep@plt>:
  4021d0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4021d4:	ldr	x17, [x16, #256]
  4021d8:	add	x16, x16, #0x100
  4021dc:	br	x17

00000000004021e0 <fchmod@plt>:
  4021e0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4021e4:	ldr	x17, [x16, #264]
  4021e8:	add	x16, x16, #0x108
  4021ec:	br	x17

00000000004021f0 <calloc@plt>:
  4021f0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4021f4:	ldr	x17, [x16, #272]
  4021f8:	add	x16, x16, #0x110
  4021fc:	br	x17

0000000000402200 <strcasecmp@plt>:
  402200:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402204:	ldr	x17, [x16, #280]
  402208:	add	x16, x16, #0x118
  40220c:	br	x17

0000000000402210 <realloc@plt>:
  402210:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402214:	ldr	x17, [x16, #288]
  402218:	add	x16, x16, #0x120
  40221c:	br	x17

0000000000402220 <rewind@plt>:
  402220:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402224:	ldr	x17, [x16, #296]
  402228:	add	x16, x16, #0x128
  40222c:	br	x17

0000000000402230 <putspent@plt>:
  402230:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402234:	ldr	x17, [x16, #304]
  402238:	add	x16, x16, #0x130
  40223c:	br	x17

0000000000402240 <getc@plt>:
  402240:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402244:	ldr	x17, [x16, #312]
  402248:	add	x16, x16, #0x138
  40224c:	br	x17

0000000000402250 <lckpwdf@plt>:
  402250:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402254:	ldr	x17, [x16, #320]
  402258:	add	x16, x16, #0x140
  40225c:	br	x17

0000000000402260 <system@plt>:
  402260:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402264:	ldr	x17, [x16, #328]
  402268:	add	x16, x16, #0x148
  40226c:	br	x17

0000000000402270 <strdup@plt>:
  402270:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402274:	ldr	x17, [x16, #336]
  402278:	add	x16, x16, #0x150
  40227c:	br	x17

0000000000402280 <strerror@plt>:
  402280:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402284:	ldr	x17, [x16, #344]
  402288:	add	x16, x16, #0x158
  40228c:	br	x17

0000000000402290 <close@plt>:
  402290:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402294:	ldr	x17, [x16, #352]
  402298:	add	x16, x16, #0x160
  40229c:	br	x17

00000000004022a0 <strrchr@plt>:
  4022a0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #360]
  4022a8:	add	x16, x16, #0x168
  4022ac:	br	x17

00000000004022b0 <tcgetpgrp@plt>:
  4022b0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #368]
  4022b8:	add	x16, x16, #0x170
  4022bc:	br	x17

00000000004022c0 <__gmon_start__@plt>:
  4022c0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #376]
  4022c8:	add	x16, x16, #0x178
  4022cc:	br	x17

00000000004022d0 <write@plt>:
  4022d0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #384]
  4022d8:	add	x16, x16, #0x180
  4022dc:	br	x17

00000000004022e0 <fseek@plt>:
  4022e0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #392]
  4022e8:	add	x16, x16, #0x188
  4022ec:	br	x17

00000000004022f0 <abort@plt>:
  4022f0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #400]
  4022f8:	add	x16, x16, #0x190
  4022fc:	br	x17

0000000000402300 <openlog@plt>:
  402300:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402304:	ldr	x17, [x16, #408]
  402308:	add	x16, x16, #0x198
  40230c:	br	x17

0000000000402310 <access@plt>:
  402310:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402314:	ldr	x17, [x16, #416]
  402318:	add	x16, x16, #0x1a0
  40231c:	br	x17

0000000000402320 <feof@plt>:
  402320:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402324:	ldr	x17, [x16, #424]
  402328:	add	x16, x16, #0x1a8
  40232c:	br	x17

0000000000402330 <textdomain@plt>:
  402330:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402334:	ldr	x17, [x16, #432]
  402338:	add	x16, x16, #0x1b0
  40233c:	br	x17

0000000000402340 <getopt_long@plt>:
  402340:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402344:	ldr	x17, [x16, #440]
  402348:	add	x16, x16, #0x1b8
  40234c:	br	x17

0000000000402350 <strcmp@plt>:
  402350:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402354:	ldr	x17, [x16, #448]
  402358:	add	x16, x16, #0x1c0
  40235c:	br	x17

0000000000402360 <__ctype_b_loc@plt>:
  402360:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402364:	ldr	x17, [x16, #456]
  402368:	add	x16, x16, #0x1c8
  40236c:	br	x17

0000000000402370 <strtol@plt>:
  402370:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402374:	ldr	x17, [x16, #464]
  402378:	add	x16, x16, #0x1d0
  40237c:	br	x17

0000000000402380 <fseeko@plt>:
  402380:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402384:	ldr	x17, [x16, #472]
  402388:	add	x16, x16, #0x1d8
  40238c:	br	x17

0000000000402390 <setpgid@plt>:
  402390:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402394:	ldr	x17, [x16, #480]
  402398:	add	x16, x16, #0x1e0
  40239c:	br	x17

00000000004023a0 <setreuid@plt>:
  4023a0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #488]
  4023a8:	add	x16, x16, #0x1e8
  4023ac:	br	x17

00000000004023b0 <chdir@plt>:
  4023b0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #496]
  4023b8:	add	x16, x16, #0x1f0
  4023bc:	br	x17

00000000004023c0 <free@plt>:
  4023c0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #504]
  4023c8:	add	x16, x16, #0x1f8
  4023cc:	br	x17

00000000004023d0 <getgid@plt>:
  4023d0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #512]
  4023d8:	add	x16, x16, #0x200
  4023dc:	br	x17

00000000004023e0 <setregid@plt>:
  4023e0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #520]
  4023e8:	add	x16, x16, #0x208
  4023ec:	br	x17

00000000004023f0 <strspn@plt>:
  4023f0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #528]
  4023f8:	add	x16, x16, #0x210
  4023fc:	br	x17

0000000000402400 <killpg@plt>:
  402400:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402404:	ldr	x17, [x16, #536]
  402408:	add	x16, x16, #0x218
  40240c:	br	x17

0000000000402410 <strchr@plt>:
  402410:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402414:	ldr	x17, [x16, #544]
  402418:	add	x16, x16, #0x220
  40241c:	br	x17

0000000000402420 <execve@plt>:
  402420:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402424:	ldr	x17, [x16, #552]
  402428:	add	x16, x16, #0x228
  40242c:	br	x17

0000000000402430 <rename@plt>:
  402430:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402434:	ldr	x17, [x16, #560]
  402438:	add	x16, x16, #0x230
  40243c:	br	x17

0000000000402440 <utime@plt>:
  402440:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402444:	ldr	x17, [x16, #568]
  402448:	add	x16, x16, #0x238
  40244c:	br	x17

0000000000402450 <sgetspent@plt>:
  402450:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402454:	ldr	x17, [x16, #576]
  402458:	add	x16, x16, #0x240
  40245c:	br	x17

0000000000402460 <fcntl@plt>:
  402460:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402464:	ldr	x17, [x16, #584]
  402468:	add	x16, x16, #0x248
  40246c:	br	x17

0000000000402470 <fflush@plt>:
  402470:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402474:	ldr	x17, [x16, #592]
  402478:	add	x16, x16, #0x250
  40247c:	br	x17

0000000000402480 <strcpy@plt>:
  402480:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402484:	ldr	x17, [x16, #600]
  402488:	add	x16, x16, #0x258
  40248c:	br	x17

0000000000402490 <chroot@plt>:
  402490:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402494:	ldr	x17, [x16, #608]
  402498:	add	x16, x16, #0x260
  40249c:	br	x17

00000000004024a0 <__lxstat@plt>:
  4024a0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #616]
  4024a8:	add	x16, x16, #0x268
  4024ac:	br	x17

00000000004024b0 <read@plt>:
  4024b0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #624]
  4024b8:	add	x16, x16, #0x270
  4024bc:	br	x17

00000000004024c0 <__fxstat@plt>:
  4024c0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #632]
  4024c8:	add	x16, x16, #0x278
  4024cc:	br	x17

00000000004024d0 <link@plt>:
  4024d0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #640]
  4024d8:	add	x16, x16, #0x280
  4024dc:	br	x17

00000000004024e0 <realpath@plt>:
  4024e0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #648]
  4024e8:	add	x16, x16, #0x288
  4024ec:	br	x17

00000000004024f0 <strncpy@plt>:
  4024f0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #656]
  4024f8:	add	x16, x16, #0x290
  4024fc:	br	x17

0000000000402500 <putgrent@plt>:
  402500:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402504:	ldr	x17, [x16, #664]
  402508:	add	x16, x16, #0x298
  40250c:	br	x17

0000000000402510 <sigaddset@plt>:
  402510:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402514:	ldr	x17, [x16, #672]
  402518:	add	x16, x16, #0x2a0
  40251c:	br	x17

0000000000402520 <umask@plt>:
  402520:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402524:	ldr	x17, [x16, #680]
  402528:	add	x16, x16, #0x2a8
  40252c:	br	x17

0000000000402530 <strcspn@plt>:
  402530:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402534:	ldr	x17, [x16, #688]
  402538:	add	x16, x16, #0x2b0
  40253c:	br	x17

0000000000402540 <printf@plt>:
  402540:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402544:	ldr	x17, [x16, #696]
  402548:	add	x16, x16, #0x2b8
  40254c:	br	x17

0000000000402550 <__assert_fail@plt>:
  402550:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402554:	ldr	x17, [x16, #704]
  402558:	add	x16, x16, #0x2c0
  40255c:	br	x17

0000000000402560 <__errno_location@plt>:
  402560:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402564:	ldr	x17, [x16, #712]
  402568:	add	x16, x16, #0x2c8
  40256c:	br	x17

0000000000402570 <getenv@plt>:
  402570:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402574:	ldr	x17, [x16, #720]
  402578:	add	x16, x16, #0x2d0
  40257c:	br	x17

0000000000402580 <__xstat@plt>:
  402580:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402584:	ldr	x17, [x16, #728]
  402588:	add	x16, x16, #0x2d8
  40258c:	br	x17

0000000000402590 <chown@plt>:
  402590:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402594:	ldr	x17, [x16, #736]
  402598:	add	x16, x16, #0x2e0
  40259c:	br	x17

00000000004025a0 <waitpid@plt>:
  4025a0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #744]
  4025a8:	add	x16, x16, #0x2e8
  4025ac:	br	x17

00000000004025b0 <unlink@plt>:
  4025b0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #752]
  4025b8:	add	x16, x16, #0x2f0
  4025bc:	br	x17

00000000004025c0 <gettext@plt>:
  4025c0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #760]
  4025c8:	add	x16, x16, #0x2f8
  4025cc:	br	x17

00000000004025d0 <fchown@plt>:
  4025d0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #768]
  4025d8:	add	x16, x16, #0x300
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #776]
  4025e8:	add	x16, x16, #0x308
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #784]
  4025f8:	add	x16, x16, #0x310
  4025fc:	br	x17

0000000000402600 <setlocale@plt>:
  402600:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402604:	ldr	x17, [x16, #792]
  402608:	add	x16, x16, #0x318
  40260c:	br	x17

0000000000402610 <ferror@plt>:
  402610:	adrp	x16, 41e000 <strtoul@GLIBC_2.17>
  402614:	ldr	x17, [x16, #800]
  402618:	add	x16, x16, #0x320
  40261c:	br	x17

Disassembly of section .text:

0000000000402620 <setsgent@@Base-0x8190>:
  402620:	mov	x29, #0x0                   	// #0
  402624:	mov	x30, #0x0                   	// #0
  402628:	mov	x5, x0
  40262c:	ldr	x1, [sp]
  402630:	add	x2, sp, #0x8
  402634:	mov	x6, sp
  402638:	movz	x0, #0x0, lsl #48
  40263c:	movk	x0, #0x0, lsl #32
  402640:	movk	x0, #0x40, lsl #16
  402644:	movk	x0, #0x3608
  402648:	movz	x3, #0x0, lsl #48
  40264c:	movk	x3, #0x0, lsl #32
  402650:	movk	x3, #0x40, lsl #16
  402654:	movk	x3, #0xb110
  402658:	movz	x4, #0x0, lsl #48
  40265c:	movk	x4, #0x0, lsl #32
  402660:	movk	x4, #0x40, lsl #16
  402664:	movk	x4, #0xb190
  402668:	bl	4021a0 <__libc_start_main@plt>
  40266c:	bl	4022f0 <abort@plt>
  402670:	adrp	x0, 41d000 <putsgent@@Base+0x12274>
  402674:	ldr	x0, [x0, #4064]
  402678:	cbz	x0, 402680 <ferror@plt+0x70>
  40267c:	b	4022c0 <__gmon_start__@plt>
  402680:	ret
  402684:	nop
  402688:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40268c:	add	x0, x0, #0xb10
  402690:	adrp	x1, 41f000 <putsgent@@Base+0x14274>
  402694:	add	x1, x1, #0xb10
  402698:	cmp	x1, x0
  40269c:	b.eq	4026b4 <ferror@plt+0xa4>  // b.none
  4026a0:	adrp	x1, 40b000 <putsgent@@Base+0x274>
  4026a4:	ldr	x1, [x1, #480]
  4026a8:	cbz	x1, 4026b4 <ferror@plt+0xa4>
  4026ac:	mov	x16, x1
  4026b0:	br	x16
  4026b4:	ret
  4026b8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4026bc:	add	x0, x0, #0xb10
  4026c0:	adrp	x1, 41f000 <putsgent@@Base+0x14274>
  4026c4:	add	x1, x1, #0xb10
  4026c8:	sub	x1, x1, x0
  4026cc:	lsr	x2, x1, #63
  4026d0:	add	x1, x2, x1, asr #3
  4026d4:	cmp	xzr, x1, asr #1
  4026d8:	asr	x1, x1, #1
  4026dc:	b.eq	4026f4 <ferror@plt+0xe4>  // b.none
  4026e0:	adrp	x2, 40b000 <putsgent@@Base+0x274>
  4026e4:	ldr	x2, [x2, #488]
  4026e8:	cbz	x2, 4026f4 <ferror@plt+0xe4>
  4026ec:	mov	x16, x2
  4026f0:	br	x16
  4026f4:	ret
  4026f8:	stp	x29, x30, [sp, #-32]!
  4026fc:	mov	x29, sp
  402700:	str	x19, [sp, #16]
  402704:	adrp	x19, 41f000 <putsgent@@Base+0x14274>
  402708:	ldrb	w0, [x19, #2872]
  40270c:	cbnz	w0, 40271c <ferror@plt+0x10c>
  402710:	bl	402688 <ferror@plt+0x78>
  402714:	mov	w0, #0x1                   	// #1
  402718:	strb	w0, [x19, #2872]
  40271c:	ldr	x19, [sp, #16]
  402720:	ldp	x29, x30, [sp], #32
  402724:	ret
  402728:	b	4026b8 <ferror@plt+0xa8>
  40272c:	stp	x29, x30, [sp, #-64]!
  402730:	mov	x29, sp
  402734:	str	x19, [sp, #16]
  402738:	str	w0, [sp, #44]
  40273c:	ldr	w0, [sp, #44]
  402740:	cmp	w0, #0x0
  402744:	b.eq	402758 <ferror@plt+0x148>  // b.none
  402748:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40274c:	add	x0, x0, #0xb10
  402750:	ldr	x0, [x0]
  402754:	b	402764 <ferror@plt+0x154>
  402758:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40275c:	add	x0, x0, #0xb20
  402760:	ldr	x0, [x0]
  402764:	str	x0, [sp, #56]
  402768:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40276c:	add	x0, x0, #0xb10
  402770:	ldr	x19, [x0]
  402774:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402778:	add	x0, x0, #0x1f0
  40277c:	bl	4025c0 <gettext@plt>
  402780:	mov	x1, x0
  402784:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  402788:	add	x0, x0, #0x80
  40278c:	ldr	x0, [x0]
  402790:	mov	x2, x0
  402794:	mov	x0, x19
  402798:	bl	4025e0 <fprintf@plt>
  40279c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4027a0:	add	x0, x0, #0x210
  4027a4:	bl	4025c0 <gettext@plt>
  4027a8:	ldr	x1, [sp, #56]
  4027ac:	bl	401ff0 <fputs@plt>
  4027b0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4027b4:	add	x0, x0, #0x248
  4027b8:	bl	4025c0 <gettext@plt>
  4027bc:	ldr	x1, [sp, #56]
  4027c0:	bl	401ff0 <fputs@plt>
  4027c4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4027c8:	add	x0, x0, #0x290
  4027cc:	bl	4025c0 <gettext@plt>
  4027d0:	ldr	x1, [sp, #56]
  4027d4:	bl	401ff0 <fputs@plt>
  4027d8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4027dc:	add	x0, x0, #0x2c8
  4027e0:	bl	4025c0 <gettext@plt>
  4027e4:	ldr	x1, [sp, #56]
  4027e8:	bl	401ff0 <fputs@plt>
  4027ec:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4027f0:	add	x0, x0, #0x2f8
  4027f4:	bl	4025c0 <gettext@plt>
  4027f8:	ldr	x1, [sp, #56]
  4027fc:	bl	401ff0 <fputs@plt>
  402800:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402804:	add	x0, x0, #0x338
  402808:	bl	4025c0 <gettext@plt>
  40280c:	ldr	x1, [sp, #56]
  402810:	bl	401ff0 <fputs@plt>
  402814:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402818:	add	x0, x0, #0x380
  40281c:	bl	4025c0 <gettext@plt>
  402820:	ldr	x1, [sp, #56]
  402824:	bl	401ff0 <fputs@plt>
  402828:	ldr	w0, [sp, #44]
  40282c:	bl	402020 <exit@plt>
  402830:	stp	x29, x30, [sp, #-80]!
  402834:	mov	x29, sp
  402838:	str	x0, [sp, #40]
  40283c:	str	x1, [sp, #32]
  402840:	str	x2, [sp, #24]
  402844:	mov	w0, #0x3f                  	// #63
  402848:	bl	402520 <umask@plt>
  40284c:	str	w0, [sp, #72]
  402850:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402854:	add	x1, x0, #0x388
  402858:	ldr	x0, [sp, #32]
  40285c:	bl	402140 <fopen@plt>
  402860:	str	x0, [sp, #64]
  402864:	ldr	w0, [sp, #72]
  402868:	bl	402520 <umask@plt>
  40286c:	ldr	x0, [sp, #64]
  402870:	cmp	x0, #0x0
  402874:	b.ne	402880 <ferror@plt+0x270>  // b.any
  402878:	mov	w0, #0xffffffff            	// #-1
  40287c:	b	4029e8 <ferror@plt+0x3d8>
  402880:	str	wzr, [sp, #76]
  402884:	mov	w2, #0x0                   	// #0
  402888:	mov	x1, #0x0                   	// #0
  40288c:	ldr	x0, [sp, #40]
  402890:	bl	402380 <fseeko@plt>
  402894:	cmp	w0, #0x0
  402898:	b.ne	4028d4 <ferror@plt+0x2c4>  // b.any
  40289c:	b	4028b4 <ferror@plt+0x2a4>
  4028a0:	ldr	x1, [sp, #64]
  4028a4:	ldr	w0, [sp, #76]
  4028a8:	bl	4020a0 <putc@plt>
  4028ac:	cmn	w0, #0x1
  4028b0:	b.eq	4028d0 <ferror@plt+0x2c0>  // b.none
  4028b4:	ldr	x0, [sp, #40]
  4028b8:	bl	402240 <getc@plt>
  4028bc:	str	w0, [sp, #76]
  4028c0:	ldr	w0, [sp, #76]
  4028c4:	cmn	w0, #0x1
  4028c8:	b.ne	4028a0 <ferror@plt+0x290>  // b.any
  4028cc:	b	4028d4 <ferror@plt+0x2c4>
  4028d0:	nop
  4028d4:	ldr	w0, [sp, #76]
  4028d8:	cmn	w0, #0x1
  4028dc:	b.ne	402900 <ferror@plt+0x2f0>  // b.any
  4028e0:	ldr	x0, [sp, #40]
  4028e4:	bl	402610 <ferror@plt>
  4028e8:	cmp	w0, #0x0
  4028ec:	b.ne	402900 <ferror@plt+0x2f0>  // b.any
  4028f0:	ldr	x0, [sp, #64]
  4028f4:	bl	402470 <fflush@plt>
  4028f8:	cmp	w0, #0x0
  4028fc:	b.eq	402918 <ferror@plt+0x308>  // b.none
  402900:	ldr	x0, [sp, #64]
  402904:	bl	402110 <fclose@plt>
  402908:	ldr	x0, [sp, #32]
  40290c:	bl	4025b0 <unlink@plt>
  402910:	mov	w0, #0xffffffff            	// #-1
  402914:	b	4029e8 <ferror@plt+0x3d8>
  402918:	ldr	x0, [sp, #64]
  40291c:	bl	402100 <fileno@plt>
  402920:	bl	402120 <fsync@plt>
  402924:	cmp	w0, #0x0
  402928:	b.eq	402944 <ferror@plt+0x334>  // b.none
  40292c:	ldr	x0, [sp, #64]
  402930:	bl	402110 <fclose@plt>
  402934:	ldr	x0, [sp, #32]
  402938:	bl	4025b0 <unlink@plt>
  40293c:	mov	w0, #0xffffffff            	// #-1
  402940:	b	4029e8 <ferror@plt+0x3d8>
  402944:	ldr	x0, [sp, #64]
  402948:	bl	402110 <fclose@plt>
  40294c:	cmp	w0, #0x0
  402950:	b.eq	402964 <ferror@plt+0x354>  // b.none
  402954:	ldr	x0, [sp, #32]
  402958:	bl	4025b0 <unlink@plt>
  40295c:	mov	w0, #0xffffffff            	// #-1
  402960:	b	4029e8 <ferror@plt+0x3d8>
  402964:	ldr	x0, [sp, #24]
  402968:	ldr	x0, [x0, #72]
  40296c:	str	x0, [sp, #48]
  402970:	ldr	x0, [sp, #24]
  402974:	ldr	x0, [x0, #88]
  402978:	str	x0, [sp, #56]
  40297c:	add	x0, sp, #0x30
  402980:	mov	x1, x0
  402984:	ldr	x0, [sp, #32]
  402988:	bl	402440 <utime@plt>
  40298c:	cmp	w0, #0x0
  402990:	b.ne	4029d4 <ferror@plt+0x3c4>  // b.any
  402994:	ldr	x0, [sp, #24]
  402998:	ldr	w0, [x0, #16]
  40299c:	mov	w1, w0
  4029a0:	ldr	x0, [sp, #32]
  4029a4:	bl	402160 <chmod@plt>
  4029a8:	cmp	w0, #0x0
  4029ac:	b.ne	4029d4 <ferror@plt+0x3c4>  // b.any
  4029b0:	ldr	x0, [sp, #24]
  4029b4:	ldr	w1, [x0, #24]
  4029b8:	ldr	x0, [sp, #24]
  4029bc:	ldr	w0, [x0, #28]
  4029c0:	mov	w2, w0
  4029c4:	ldr	x0, [sp, #32]
  4029c8:	bl	402590 <chown@plt>
  4029cc:	cmp	w0, #0x0
  4029d0:	b.eq	4029e4 <ferror@plt+0x3d4>  // b.none
  4029d4:	ldr	x0, [sp, #32]
  4029d8:	bl	4025b0 <unlink@plt>
  4029dc:	mov	w0, #0xffffffff            	// #-1
  4029e0:	b	4029e8 <ferror@plt+0x3d8>
  4029e4:	mov	w0, #0x0                   	// #0
  4029e8:	ldp	x29, x30, [sp], #80
  4029ec:	ret
  4029f0:	stp	x29, x30, [sp, #-80]!
  4029f4:	mov	x29, sp
  4029f8:	str	x19, [sp, #16]
  4029fc:	str	x0, [sp, #40]
  402a00:	str	w1, [sp, #36]
  402a04:	str	w2, [sp, #32]
  402a08:	bl	402560 <__errno_location@plt>
  402a0c:	ldr	w0, [x0]
  402a10:	str	w0, [sp, #68]
  402a14:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402a18:	add	x0, x0, #0xb51
  402a1c:	ldrb	w0, [x0]
  402a20:	cmp	w0, #0x0
  402a24:	b.eq	402a88 <ferror@plt+0x478>  // b.none
  402a28:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402a2c:	add	x0, x0, #0xb48
  402a30:	ldr	x0, [x0]
  402a34:	bl	4025b0 <unlink@plt>
  402a38:	cmp	w0, #0x0
  402a3c:	b.eq	402a88 <ferror@plt+0x478>  // b.none
  402a40:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402a44:	add	x0, x0, #0xb10
  402a48:	ldr	x19, [x0]
  402a4c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402a50:	add	x0, x0, #0x390
  402a54:	bl	4025c0 <gettext@plt>
  402a58:	mov	x4, x0
  402a5c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  402a60:	add	x0, x0, #0x80
  402a64:	ldr	x1, [x0]
  402a68:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402a6c:	add	x0, x0, #0xb48
  402a70:	ldr	x0, [x0]
  402a74:	mov	x3, x0
  402a78:	mov	x2, x1
  402a7c:	mov	x1, x4
  402a80:	mov	x0, x19
  402a84:	bl	4025e0 <fprintf@plt>
  402a88:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402a8c:	add	x0, x0, #0xb50
  402a90:	ldrb	w0, [x0]
  402a94:	cmp	w0, #0x0
  402a98:	b.eq	402b84 <ferror@plt+0x574>  // b.none
  402a9c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402aa0:	add	x0, x0, #0xb58
  402aa4:	ldr	x0, [x0]
  402aa8:	blr	x0
  402aac:	cmp	w0, #0x0
  402ab0:	b.ne	402b84 <ferror@plt+0x574>  // b.any
  402ab4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402ab8:	add	x0, x0, #0xb10
  402abc:	ldr	x19, [x0]
  402ac0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402ac4:	add	x0, x0, #0x3b0
  402ac8:	bl	4025c0 <gettext@plt>
  402acc:	mov	x4, x0
  402ad0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  402ad4:	add	x0, x0, #0x80
  402ad8:	ldr	x1, [x0]
  402adc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402ae0:	add	x0, x0, #0xb48
  402ae4:	ldr	x0, [x0]
  402ae8:	mov	x3, x0
  402aec:	mov	x2, x1
  402af0:	mov	x1, x4
  402af4:	mov	x0, x19
  402af8:	bl	4025e0 <fprintf@plt>
  402afc:	mov	x1, #0x0                   	// #0
  402b00:	mov	w0, #0x6                   	// #6
  402b04:	bl	402600 <setlocale@plt>
  402b08:	str	x0, [sp, #56]
  402b0c:	str	xzr, [sp, #72]
  402b10:	ldr	x0, [sp, #56]
  402b14:	cmp	x0, #0x0
  402b18:	b.eq	402b28 <ferror@plt+0x518>  // b.none
  402b1c:	ldr	x0, [sp, #56]
  402b20:	bl	402270 <strdup@plt>
  402b24:	str	x0, [sp, #72]
  402b28:	ldr	x0, [sp, #72]
  402b2c:	cmp	x0, #0x0
  402b30:	b.eq	402b44 <ferror@plt+0x534>  // b.none
  402b34:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402b38:	add	x1, x0, #0x3d0
  402b3c:	mov	w0, #0x6                   	// #6
  402b40:	bl	402600 <setlocale@plt>
  402b44:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402b48:	add	x0, x0, #0xb48
  402b4c:	ldr	x0, [x0]
  402b50:	mov	x2, x0
  402b54:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402b58:	add	x1, x0, #0x3d8
  402b5c:	mov	w0, #0x3                   	// #3
  402b60:	bl	402000 <syslog@plt>
  402b64:	ldr	x0, [sp, #72]
  402b68:	cmp	x0, #0x0
  402b6c:	b.eq	402b84 <ferror@plt+0x574>  // b.none
  402b70:	ldr	x1, [sp, #72]
  402b74:	mov	w0, #0x6                   	// #6
  402b78:	bl	402600 <setlocale@plt>
  402b7c:	ldr	x0, [sp, #72]
  402b80:	bl	4023c0 <free@plt>
  402b84:	ldr	x0, [sp, #40]
  402b88:	cmp	x0, #0x0
  402b8c:	b.eq	402bc0 <ferror@plt+0x5b0>  // b.none
  402b90:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402b94:	add	x0, x0, #0xb10
  402b98:	ldr	x4, [x0]
  402b9c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  402ba0:	add	x0, x0, #0x80
  402ba4:	ldr	x0, [x0]
  402ba8:	ldr	x3, [sp, #40]
  402bac:	mov	x2, x0
  402bb0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402bb4:	add	x1, x0, #0x3f0
  402bb8:	mov	x0, x4
  402bbc:	bl	4025e0 <fprintf@plt>
  402bc0:	ldr	w0, [sp, #36]
  402bc4:	cmp	w0, #0x0
  402bc8:	b.eq	402bf4 <ferror@plt+0x5e4>  // b.none
  402bcc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402bd0:	add	x0, x0, #0xb10
  402bd4:	ldr	x19, [x0]
  402bd8:	ldr	w0, [sp, #68]
  402bdc:	bl	402280 <strerror@plt>
  402be0:	mov	x2, x0
  402be4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402be8:	add	x1, x0, #0x3f8
  402bec:	mov	x0, x19
  402bf0:	bl	4025e0 <fprintf@plt>
  402bf4:	ldr	x0, [sp, #40]
  402bf8:	cmp	x0, #0x0
  402bfc:	b.ne	402c0c <ferror@plt+0x5fc>  // b.any
  402c00:	ldr	w0, [sp, #36]
  402c04:	cmp	w0, #0x0
  402c08:	b.eq	402c24 <ferror@plt+0x614>  // b.none
  402c0c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402c10:	add	x0, x0, #0xb10
  402c14:	ldr	x0, [x0]
  402c18:	mov	x1, x0
  402c1c:	mov	w0, #0xa                   	// #10
  402c20:	bl	4020b0 <fputc@plt>
  402c24:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402c28:	add	x0, x0, #0xb60
  402c2c:	ldrb	w0, [x0]
  402c30:	eor	w0, w0, #0x1
  402c34:	and	w0, w0, #0xff
  402c38:	cmp	w0, #0x0
  402c3c:	b.eq	402c88 <ferror@plt+0x678>  // b.none
  402c40:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402c44:	add	x0, x0, #0xb20
  402c48:	ldr	x19, [x0]
  402c4c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402c50:	add	x0, x0, #0x400
  402c54:	bl	4025c0 <gettext@plt>
  402c58:	mov	x4, x0
  402c5c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  402c60:	add	x0, x0, #0x80
  402c64:	ldr	x1, [x0]
  402c68:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402c6c:	add	x0, x0, #0xb40
  402c70:	ldr	x0, [x0]
  402c74:	mov	x3, x0
  402c78:	mov	x2, x1
  402c7c:	mov	x1, x4
  402c80:	mov	x0, x19
  402c84:	bl	4025e0 <fprintf@plt>
  402c88:	ldr	w0, [sp, #32]
  402c8c:	bl	402020 <exit@plt>
  402c90:	sub	sp, sp, #0xab0
  402c94:	stp	x29, x30, [sp]
  402c98:	mov	x29, sp
  402c9c:	stp	x19, x20, [sp, #16]
  402ca0:	str	x21, [sp, #32]
  402ca4:	str	x0, [sp, #72]
  402ca8:	str	x1, [sp, #64]
  402cac:	str	x2, [sp, #56]
  402cb0:	mov	w0, #0xffffffff            	// #-1
  402cb4:	str	w0, [sp, #2720]
  402cb8:	add	x4, sp, #0x450
  402cbc:	ldr	x3, [sp, #72]
  402cc0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402cc4:	add	x2, x0, #0x418
  402cc8:	mov	x1, #0x400                 	// #1024
  402ccc:	mov	x0, x4
  402cd0:	bl	4020f0 <snprintf@plt>
  402cd4:	add	x4, sp, #0x50
  402cd8:	ldr	x3, [sp, #72]
  402cdc:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402ce0:	add	x2, x0, #0x420
  402ce4:	mov	x1, #0x400                 	// #1024
  402ce8:	mov	x0, x4
  402cec:	bl	4020f0 <snprintf@plt>
  402cf0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402cf4:	add	x0, x0, #0xb58
  402cf8:	ldr	x1, [sp, #56]
  402cfc:	str	x1, [x0]
  402d00:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402d04:	add	x0, x0, #0xb40
  402d08:	ldr	x1, [sp, #72]
  402d0c:	str	x1, [x0]
  402d10:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402d14:	add	x0, x0, #0xb48
  402d18:	add	x1, sp, #0x50
  402d1c:	str	x1, [x0]
  402d20:	mov	w1, #0x0                   	// #0
  402d24:	ldr	x0, [sp, #72]
  402d28:	bl	402310 <access@plt>
  402d2c:	cmp	w0, #0x0
  402d30:	b.eq	402d44 <ferror@plt+0x734>  // b.none
  402d34:	mov	w2, #0x1                   	// #1
  402d38:	mov	w1, #0x1                   	// #1
  402d3c:	ldr	x0, [sp, #72]
  402d40:	bl	4029f0 <ferror@plt+0x3e0>
  402d44:	ldr	x0, [sp, #64]
  402d48:	blr	x0
  402d4c:	cmp	w0, #0x0
  402d50:	b.ne	402d7c <ferror@plt+0x76c>  // b.any
  402d54:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402d58:	add	x0, x0, #0x428
  402d5c:	bl	4025c0 <gettext@plt>
  402d60:	mov	x19, x0
  402d64:	bl	402560 <__errno_location@plt>
  402d68:	ldr	w0, [x0]
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	mov	w1, w0
  402d74:	mov	x0, x19
  402d78:	bl	4029f0 <ferror@plt+0x3e0>
  402d7c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402d80:	add	x0, x0, #0xb50
  402d84:	mov	w1, #0x1                   	// #1
  402d88:	strb	w1, [x0]
  402d8c:	add	x0, sp, #0x9d8
  402d90:	mov	x1, x0
  402d94:	ldr	x0, [sp, #72]
  402d98:	bl	40b198 <putsgent@@Base+0x40c>
  402d9c:	cmp	w0, #0x0
  402da0:	b.eq	402db4 <ferror@plt+0x7a4>  // b.none
  402da4:	mov	w2, #0x1                   	// #1
  402da8:	mov	w1, #0x1                   	// #1
  402dac:	ldr	x0, [sp, #72]
  402db0:	bl	4029f0 <ferror@plt+0x3e0>
  402db4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402db8:	add	x1, x0, #0x440
  402dbc:	ldr	x0, [sp, #72]
  402dc0:	bl	402140 <fopen@plt>
  402dc4:	str	x0, [sp, #2696]
  402dc8:	ldr	x0, [sp, #2696]
  402dcc:	cmp	x0, #0x0
  402dd0:	b.ne	402de4 <ferror@plt+0x7d4>  // b.any
  402dd4:	mov	w2, #0x1                   	// #1
  402dd8:	mov	w1, #0x1                   	// #1
  402ddc:	ldr	x0, [sp, #72]
  402de0:	bl	4029f0 <ferror@plt+0x3e0>
  402de4:	add	x1, sp, #0x9d8
  402de8:	add	x0, sp, #0x50
  402dec:	mov	x2, x1
  402df0:	mov	x1, x0
  402df4:	ldr	x0, [sp, #2696]
  402df8:	bl	402830 <ferror@plt+0x220>
  402dfc:	cmp	w0, #0x0
  402e00:	b.eq	402e2c <ferror@plt+0x81c>  // b.none
  402e04:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402e08:	add	x0, x0, #0x448
  402e0c:	bl	4025c0 <gettext@plt>
  402e10:	mov	x19, x0
  402e14:	bl	402560 <__errno_location@plt>
  402e18:	ldr	w0, [x0]
  402e1c:	mov	w2, #0x1                   	// #1
  402e20:	mov	w1, w0
  402e24:	mov	x0, x19
  402e28:	bl	4029f0 <ferror@plt+0x3e0>
  402e2c:	ldr	x0, [sp, #2696]
  402e30:	bl	402110 <fclose@plt>
  402e34:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402e38:	add	x0, x0, #0xb51
  402e3c:	mov	w1, #0x1                   	// #1
  402e40:	strb	w1, [x0]
  402e44:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402e48:	add	x0, x0, #0x460
  402e4c:	bl	402570 <getenv@plt>
  402e50:	str	x0, [sp, #2728]
  402e54:	ldr	x0, [sp, #2728]
  402e58:	cmp	x0, #0x0
  402e5c:	b.ne	402e70 <ferror@plt+0x860>  // b.any
  402e60:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402e64:	add	x0, x0, #0x468
  402e68:	bl	402570 <getenv@plt>
  402e6c:	str	x0, [sp, #2728]
  402e70:	ldr	x0, [sp, #2728]
  402e74:	cmp	x0, #0x0
  402e78:	b.ne	402e88 <ferror@plt+0x878>  // b.any
  402e7c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402e80:	add	x0, x0, #0x470
  402e84:	str	x0, [sp, #2728]
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	bl	4022b0 <tcgetpgrp@plt>
  402e90:	str	w0, [sp, #2692]
  402e94:	bl	4020e0 <fork@plt>
  402e98:	str	w0, [sp, #2724]
  402e9c:	ldr	w0, [sp, #2724]
  402ea0:	cmn	w0, #0x1
  402ea4:	b.ne	402ec0 <ferror@plt+0x8b0>  // b.any
  402ea8:	mov	w2, #0x1                   	// #1
  402eac:	mov	w1, #0x1                   	// #1
  402eb0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402eb4:	add	x0, x0, #0x478
  402eb8:	bl	4029f0 <ferror@plt+0x3e0>
  402ebc:	b	4030d8 <ferror@plt+0xac8>
  402ec0:	ldr	w0, [sp, #2724]
  402ec4:	cmp	w0, #0x0
  402ec8:	b.ne	4030d8 <ferror@plt+0xac8>  // b.any
  402ecc:	ldr	w0, [sp, #2692]
  402ed0:	cmn	w0, #0x1
  402ed4:	b.eq	402f0c <ferror@plt+0x8fc>  // b.none
  402ed8:	bl	402130 <getpid@plt>
  402edc:	str	w0, [sp, #2724]
  402ee0:	mov	w1, #0x0                   	// #0
  402ee4:	mov	w0, #0x0                   	// #0
  402ee8:	bl	402390 <setpgid@plt>
  402eec:	b	402ef4 <ferror@plt+0x8e4>
  402ef0:	nop
  402ef4:	mov	w0, #0x0                   	// #0
  402ef8:	bl	4022b0 <tcgetpgrp@plt>
  402efc:	mov	w1, w0
  402f00:	ldr	w0, [sp, #2724]
  402f04:	cmp	w0, w1
  402f08:	b.ne	402ef0 <ferror@plt+0x8e0>  // b.any
  402f0c:	ldr	x0, [sp, #2728]
  402f10:	bl	401fe0 <strlen@plt>
  402f14:	mov	x19, x0
  402f18:	add	x0, sp, #0x50
  402f1c:	bl	401fe0 <strlen@plt>
  402f20:	add	x0, x19, x0
  402f24:	add	x0, x0, #0x2
  402f28:	bl	402150 <malloc@plt>
  402f2c:	str	x0, [sp, #2680]
  402f30:	ldr	x0, [sp, #2728]
  402f34:	bl	401fe0 <strlen@plt>
  402f38:	mov	x19, x0
  402f3c:	add	x0, sp, #0x50
  402f40:	bl	401fe0 <strlen@plt>
  402f44:	add	x0, x19, x0
  402f48:	add	x1, x0, #0x2
  402f4c:	add	x0, sp, #0x50
  402f50:	mov	x4, x0
  402f54:	ldr	x3, [sp, #2728]
  402f58:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402f5c:	add	x2, x0, #0x480
  402f60:	ldr	x0, [sp, #2680]
  402f64:	bl	4020f0 <snprintf@plt>
  402f68:	ldr	x0, [sp, #2680]
  402f6c:	bl	402260 <system@plt>
  402f70:	str	w0, [sp, #2676]
  402f74:	ldr	w0, [sp, #2676]
  402f78:	cmn	w0, #0x1
  402f7c:	b.ne	402fd4 <ferror@plt+0x9c4>  // b.any
  402f80:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402f84:	add	x0, x0, #0xb10
  402f88:	ldr	x19, [x0]
  402f8c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  402f90:	add	x0, x0, #0x488
  402f94:	bl	4025c0 <gettext@plt>
  402f98:	mov	x21, x0
  402f9c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  402fa0:	add	x0, x0, #0x80
  402fa4:	ldr	x20, [x0]
  402fa8:	bl	402560 <__errno_location@plt>
  402fac:	ldr	w0, [x0]
  402fb0:	bl	402280 <strerror@plt>
  402fb4:	mov	x4, x0
  402fb8:	ldr	x3, [sp, #2728]
  402fbc:	mov	x2, x20
  402fc0:	mov	x1, x21
  402fc4:	mov	x0, x19
  402fc8:	bl	4025e0 <fprintf@plt>
  402fcc:	mov	w0, #0x1                   	// #1
  402fd0:	bl	402020 <exit@plt>
  402fd4:	ldr	w0, [sp, #2676]
  402fd8:	and	w0, w0, #0x7f
  402fdc:	cmp	w0, #0x0
  402fe0:	b.ne	403054 <ferror@plt+0xa44>  // b.any
  402fe4:	ldr	w0, [sp, #2676]
  402fe8:	asr	w0, w0, #8
  402fec:	and	w0, w0, #0xff
  402ff0:	cmp	w0, #0x0
  402ff4:	b.eq	403054 <ferror@plt+0xa44>  // b.none
  402ff8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  402ffc:	add	x0, x0, #0xb10
  403000:	ldr	x19, [x0]
  403004:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403008:	add	x0, x0, #0x498
  40300c:	bl	4025c0 <gettext@plt>
  403010:	mov	x5, x0
  403014:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403018:	add	x0, x0, #0x80
  40301c:	ldr	x1, [x0]
  403020:	ldr	w0, [sp, #2676]
  403024:	asr	w0, w0, #8
  403028:	and	w0, w0, #0xff
  40302c:	mov	w4, w0
  403030:	ldr	x3, [sp, #2728]
  403034:	mov	x2, x1
  403038:	mov	x1, x5
  40303c:	mov	x0, x19
  403040:	bl	4025e0 <fprintf@plt>
  403044:	ldr	w0, [sp, #2676]
  403048:	asr	w0, w0, #8
  40304c:	and	w0, w0, #0xff
  403050:	bl	402020 <exit@plt>
  403054:	ldr	w0, [sp, #2676]
  403058:	and	w0, w0, #0xff
  40305c:	and	w0, w0, #0x7f
  403060:	and	w0, w0, #0xff
  403064:	add	w0, w0, #0x1
  403068:	and	w0, w0, #0xff
  40306c:	sxtb	w0, w0
  403070:	asr	w0, w0, #1
  403074:	sxtb	w0, w0
  403078:	cmp	w0, #0x0
  40307c:	b.le	4030d0 <ferror@plt+0xac0>
  403080:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403084:	add	x0, x0, #0xb10
  403088:	ldr	x19, [x0]
  40308c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403090:	add	x0, x0, #0x4b8
  403094:	bl	4025c0 <gettext@plt>
  403098:	mov	x5, x0
  40309c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4030a0:	add	x0, x0, #0x80
  4030a4:	ldr	x1, [x0]
  4030a8:	ldr	w0, [sp, #2676]
  4030ac:	and	w0, w0, #0x7f
  4030b0:	mov	w4, w0
  4030b4:	ldr	x3, [sp, #2728]
  4030b8:	mov	x2, x1
  4030bc:	mov	x1, x5
  4030c0:	mov	x0, x19
  4030c4:	bl	4025e0 <fprintf@plt>
  4030c8:	mov	w0, #0x1                   	// #1
  4030cc:	bl	402020 <exit@plt>
  4030d0:	mov	w0, #0x0                   	// #0
  4030d4:	bl	402020 <exit@plt>
  4030d8:	ldr	w0, [sp, #2692]
  4030dc:	cmn	w0, #0x1
  4030e0:	b.eq	403128 <ferror@plt+0xb18>  // b.none
  4030e4:	ldr	w1, [sp, #2724]
  4030e8:	ldr	w0, [sp, #2724]
  4030ec:	bl	402390 <setpgid@plt>
  4030f0:	ldr	w1, [sp, #2724]
  4030f4:	mov	w0, #0x0                   	// #0
  4030f8:	bl	402030 <tcsetpgrp@plt>
  4030fc:	add	x0, sp, #0x8d0
  403100:	bl	402180 <sigemptyset@plt>
  403104:	add	x0, sp, #0x8d0
  403108:	mov	w1, #0x16                  	// #22
  40310c:	bl	402510 <sigaddset@plt>
  403110:	add	x1, sp, #0x850
  403114:	add	x0, sp, #0x8d0
  403118:	mov	x2, x1
  40311c:	mov	x1, x0
  403120:	mov	w0, #0x0                   	// #0
  403124:	bl	402070 <sigprocmask@plt>
  403128:	add	x0, sp, #0x954
  40312c:	mov	w2, #0x2                   	// #2
  403130:	mov	x1, x0
  403134:	ldr	w0, [sp, #2724]
  403138:	bl	4025a0 <waitpid@plt>
  40313c:	str	w0, [sp, #2724]
  403140:	ldr	w0, [sp, #2724]
  403144:	cmn	w0, #0x1
  403148:	b.eq	40329c <ferror@plt+0xc8c>  // b.none
  40314c:	ldr	w0, [sp, #2388]
  403150:	and	w0, w0, #0xff
  403154:	cmp	w0, #0x7f
  403158:	b.ne	40329c <ferror@plt+0xc8c>  // b.any
  40315c:	ldr	w0, [sp, #2692]
  403160:	cmn	w0, #0x1
  403164:	b.eq	40321c <ferror@plt+0xc0c>  // b.none
  403168:	mov	w0, #0x0                   	// #0
  40316c:	bl	4022b0 <tcgetpgrp@plt>
  403170:	str	w0, [sp, #2720]
  403174:	ldr	w0, [sp, #2720]
  403178:	cmn	w0, #0x1
  40317c:	b.ne	4031c4 <ferror@plt+0xbb4>  // b.any
  403180:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403184:	add	x0, x0, #0xb10
  403188:	ldr	x19, [x0]
  40318c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403190:	add	x0, x0, #0x80
  403194:	ldr	x20, [x0]
  403198:	bl	402560 <__errno_location@plt>
  40319c:	ldr	w0, [x0]
  4031a0:	bl	402280 <strerror@plt>
  4031a4:	mov	x4, x0
  4031a8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4031ac:	add	x3, x0, #0x4d8
  4031b0:	mov	x2, x20
  4031b4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4031b8:	add	x1, x0, #0x4e8
  4031bc:	mov	x0, x19
  4031c0:	bl	4025e0 <fprintf@plt>
  4031c4:	ldr	w1, [sp, #2692]
  4031c8:	mov	w0, #0x0                   	// #0
  4031cc:	bl	402030 <tcsetpgrp@plt>
  4031d0:	cmn	w0, #0x1
  4031d4:	b.ne	40321c <ferror@plt+0xc0c>  // b.any
  4031d8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4031dc:	add	x0, x0, #0xb10
  4031e0:	ldr	x19, [x0]
  4031e4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4031e8:	add	x0, x0, #0x80
  4031ec:	ldr	x20, [x0]
  4031f0:	bl	402560 <__errno_location@plt>
  4031f4:	ldr	w0, [x0]
  4031f8:	bl	402280 <strerror@plt>
  4031fc:	mov	x4, x0
  403200:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403204:	add	x3, x0, #0x4f8
  403208:	mov	x2, x20
  40320c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403210:	add	x1, x0, #0x4e8
  403214:	mov	x0, x19
  403218:	bl	4025e0 <fprintf@plt>
  40321c:	bl	402130 <getpid@plt>
  403220:	mov	w1, #0x13                  	// #19
  403224:	bl	4020d0 <kill@plt>
  403228:	ldr	w0, [sp, #2720]
  40322c:	cmn	w0, #0x1
  403230:	b.eq	40328c <ferror@plt+0xc7c>  // b.none
  403234:	ldr	w1, [sp, #2720]
  403238:	mov	w0, #0x0                   	// #0
  40323c:	bl	402030 <tcsetpgrp@plt>
  403240:	cmn	w0, #0x1
  403244:	b.ne	40328c <ferror@plt+0xc7c>  // b.any
  403248:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40324c:	add	x0, x0, #0xb10
  403250:	ldr	x19, [x0]
  403254:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403258:	add	x0, x0, #0x80
  40325c:	ldr	x20, [x0]
  403260:	bl	402560 <__errno_location@plt>
  403264:	ldr	w0, [x0]
  403268:	bl	402280 <strerror@plt>
  40326c:	mov	x4, x0
  403270:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403274:	add	x3, x0, #0x4f8
  403278:	mov	x2, x20
  40327c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403280:	add	x1, x0, #0x4e8
  403284:	mov	x0, x19
  403288:	bl	4025e0 <fprintf@plt>
  40328c:	mov	w1, #0x12                  	// #18
  403290:	ldr	w0, [sp, #2724]
  403294:	bl	402400 <killpg@plt>
  403298:	b	403128 <ferror@plt+0xb18>
  40329c:	ldr	w0, [sp, #2692]
  4032a0:	cmn	w0, #0x1
  4032a4:	b.eq	4032bc <ferror@plt+0xcac>  // b.none
  4032a8:	add	x0, sp, #0x850
  4032ac:	mov	x2, #0x0                   	// #0
  4032b0:	mov	x1, x0
  4032b4:	mov	w0, #0x2                   	// #2
  4032b8:	bl	402070 <sigprocmask@plt>
  4032bc:	ldr	w0, [sp, #2724]
  4032c0:	cmn	w0, #0x1
  4032c4:	b.ne	4032dc <ferror@plt+0xccc>  // b.any
  4032c8:	mov	w2, #0x1                   	// #1
  4032cc:	mov	w1, #0x1                   	// #1
  4032d0:	ldr	x0, [sp, #2728]
  4032d4:	bl	4029f0 <ferror@plt+0x3e0>
  4032d8:	b	4033a4 <ferror@plt+0xd94>
  4032dc:	ldr	w0, [sp, #2388]
  4032e0:	and	w0, w0, #0x7f
  4032e4:	cmp	w0, #0x0
  4032e8:	b.ne	403320 <ferror@plt+0xd10>  // b.any
  4032ec:	ldr	w0, [sp, #2388]
  4032f0:	asr	w0, w0, #8
  4032f4:	and	w0, w0, #0xff
  4032f8:	cmp	w0, #0x0
  4032fc:	b.eq	403320 <ferror@plt+0xd10>  // b.none
  403300:	ldr	w0, [sp, #2388]
  403304:	asr	w0, w0, #8
  403308:	and	w0, w0, #0xff
  40330c:	mov	w2, w0
  403310:	mov	w1, #0x0                   	// #0
  403314:	mov	x0, #0x0                   	// #0
  403318:	bl	4029f0 <ferror@plt+0x3e0>
  40331c:	b	4033a4 <ferror@plt+0xd94>
  403320:	ldr	w0, [sp, #2388]
  403324:	and	w0, w0, #0xff
  403328:	and	w0, w0, #0x7f
  40332c:	and	w0, w0, #0xff
  403330:	add	w0, w0, #0x1
  403334:	and	w0, w0, #0xff
  403338:	sxtb	w0, w0
  40333c:	asr	w0, w0, #1
  403340:	sxtb	w0, w0
  403344:	cmp	w0, #0x0
  403348:	b.le	4033a4 <ferror@plt+0xd94>
  40334c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403350:	add	x0, x0, #0xb10
  403354:	ldr	x19, [x0]
  403358:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40335c:	add	x0, x0, #0x4b8
  403360:	bl	4025c0 <gettext@plt>
  403364:	mov	x5, x0
  403368:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40336c:	add	x0, x0, #0x80
  403370:	ldr	x1, [x0]
  403374:	ldr	w0, [sp, #2388]
  403378:	and	w0, w0, #0x7f
  40337c:	mov	w4, w0
  403380:	ldr	x3, [sp, #2728]
  403384:	mov	x2, x1
  403388:	mov	x1, x5
  40338c:	mov	x0, x19
  403390:	bl	4025e0 <fprintf@plt>
  403394:	mov	w2, #0x1                   	// #1
  403398:	mov	w1, #0x0                   	// #0
  40339c:	mov	x0, #0x0                   	// #0
  4033a0:	bl	4029f0 <ferror@plt+0x3e0>
  4033a4:	add	x1, sp, #0x958
  4033a8:	add	x0, sp, #0x50
  4033ac:	bl	40b198 <putsgent@@Base+0x40c>
  4033b0:	cmp	w0, #0x0
  4033b4:	b.eq	4033c8 <ferror@plt+0xdb8>  // b.none
  4033b8:	add	x0, sp, #0x50
  4033bc:	mov	w2, #0x1                   	// #1
  4033c0:	mov	w1, #0x1                   	// #1
  4033c4:	bl	4029f0 <ferror@plt+0x3e0>
  4033c8:	ldr	x1, [sp, #2608]
  4033cc:	ldr	x0, [sp, #2480]
  4033d0:	cmp	x1, x0
  4033d4:	b.ne	4033e8 <ferror@plt+0xdd8>  // b.any
  4033d8:	mov	w2, #0x0                   	// #0
  4033dc:	mov	w1, #0x0                   	// #0
  4033e0:	mov	x0, #0x0                   	// #0
  4033e4:	bl	4029f0 <ferror@plt+0x3e0>
  4033e8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4033ec:	add	x0, x0, #0xb51
  4033f0:	strb	wzr, [x0]
  4033f4:	add	x0, sp, #0x50
  4033f8:	str	x0, [sp, #2664]
  4033fc:	add	x0, sp, #0x450
  403400:	bl	4025b0 <unlink@plt>
  403404:	add	x0, sp, #0x450
  403408:	mov	x1, x0
  40340c:	ldr	x0, [sp, #72]
  403410:	bl	4024d0 <link@plt>
  403414:	ldr	x1, [sp, #72]
  403418:	ldr	x0, [sp, #2664]
  40341c:	bl	402430 <rename@plt>
  403420:	cmn	w0, #0x1
  403424:	b.ne	403488 <ferror@plt+0xe78>  // b.any
  403428:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40342c:	add	x0, x0, #0xb10
  403430:	ldr	x19, [x0]
  403434:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403438:	add	x0, x0, #0x508
  40343c:	bl	4025c0 <gettext@plt>
  403440:	mov	x21, x0
  403444:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403448:	add	x0, x0, #0x80
  40344c:	ldr	x20, [x0]
  403450:	bl	402560 <__errno_location@plt>
  403454:	ldr	w0, [x0]
  403458:	bl	402280 <strerror@plt>
  40345c:	ldr	x5, [sp, #2664]
  403460:	mov	x4, x0
  403464:	ldr	x3, [sp, #72]
  403468:	mov	x2, x20
  40346c:	mov	x1, x21
  403470:	mov	x0, x19
  403474:	bl	4025e0 <fprintf@plt>
  403478:	mov	w2, #0x1                   	// #1
  40347c:	mov	w1, #0x0                   	// #0
  403480:	mov	x0, #0x0                   	// #0
  403484:	bl	4029f0 <ferror@plt+0x3e0>
  403488:	ldr	x0, [sp, #56]
  40348c:	blr	x0
  403490:	cmp	w0, #0x0
  403494:	b.ne	403568 <ferror@plt+0xf58>  // b.any
  403498:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40349c:	add	x0, x0, #0xb10
  4034a0:	ldr	x19, [x0]
  4034a4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4034a8:	add	x0, x0, #0x3b0
  4034ac:	bl	4025c0 <gettext@plt>
  4034b0:	mov	x4, x0
  4034b4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4034b8:	add	x0, x0, #0x80
  4034bc:	ldr	x1, [x0]
  4034c0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4034c4:	add	x0, x0, #0xb48
  4034c8:	ldr	x0, [x0]
  4034cc:	mov	x3, x0
  4034d0:	mov	x2, x1
  4034d4:	mov	x1, x4
  4034d8:	mov	x0, x19
  4034dc:	bl	4025e0 <fprintf@plt>
  4034e0:	mov	x1, #0x0                   	// #0
  4034e4:	mov	w0, #0x6                   	// #6
  4034e8:	bl	402600 <setlocale@plt>
  4034ec:	str	x0, [sp, #2656]
  4034f0:	str	xzr, [sp, #2712]
  4034f4:	ldr	x0, [sp, #2656]
  4034f8:	cmp	x0, #0x0
  4034fc:	b.eq	40350c <ferror@plt+0xefc>  // b.none
  403500:	ldr	x0, [sp, #2656]
  403504:	bl	402270 <strdup@plt>
  403508:	str	x0, [sp, #2712]
  40350c:	ldr	x0, [sp, #2712]
  403510:	cmp	x0, #0x0
  403514:	b.eq	403528 <ferror@plt+0xf18>  // b.none
  403518:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40351c:	add	x1, x0, #0x3d0
  403520:	mov	w0, #0x6                   	// #6
  403524:	bl	402600 <setlocale@plt>
  403528:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40352c:	add	x0, x0, #0xb48
  403530:	ldr	x0, [x0]
  403534:	mov	x2, x0
  403538:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40353c:	add	x1, x0, #0x3d8
  403540:	mov	w0, #0x3                   	// #3
  403544:	bl	402000 <syslog@plt>
  403548:	ldr	x0, [sp, #2712]
  40354c:	cmp	x0, #0x0
  403550:	b.eq	403568 <ferror@plt+0xf58>  // b.none
  403554:	ldr	x1, [sp, #2712]
  403558:	mov	w0, #0x6                   	// #6
  40355c:	bl	402600 <setlocale@plt>
  403560:	ldr	x0, [sp, #2712]
  403564:	bl	4023c0 <free@plt>
  403568:	mov	x1, #0x0                   	// #0
  40356c:	mov	w0, #0x6                   	// #6
  403570:	bl	402600 <setlocale@plt>
  403574:	str	x0, [sp, #2648]
  403578:	str	xzr, [sp, #2704]
  40357c:	ldr	x0, [sp, #2648]
  403580:	cmp	x0, #0x0
  403584:	b.eq	403594 <ferror@plt+0xf84>  // b.none
  403588:	ldr	x0, [sp, #2648]
  40358c:	bl	402270 <strdup@plt>
  403590:	str	x0, [sp, #2704]
  403594:	ldr	x0, [sp, #2704]
  403598:	cmp	x0, #0x0
  40359c:	b.eq	4035b0 <ferror@plt+0xfa0>  // b.none
  4035a0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4035a4:	add	x1, x0, #0x3d0
  4035a8:	mov	w0, #0x6                   	// #6
  4035ac:	bl	402600 <setlocale@plt>
  4035b0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4035b4:	add	x0, x0, #0xb48
  4035b8:	ldr	x0, [x0]
  4035bc:	mov	x2, x0
  4035c0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4035c4:	add	x1, x0, #0x540
  4035c8:	mov	w0, #0x6                   	// #6
  4035cc:	bl	402000 <syslog@plt>
  4035d0:	ldr	x0, [sp, #2704]
  4035d4:	cmp	x0, #0x0
  4035d8:	b.eq	4035f0 <ferror@plt+0xfe0>  // b.none
  4035dc:	ldr	x1, [sp, #2704]
  4035e0:	mov	w0, #0x6                   	// #6
  4035e4:	bl	402600 <setlocale@plt>
  4035e8:	ldr	x0, [sp, #2704]
  4035ec:	bl	4023c0 <free@plt>
  4035f0:	nop
  4035f4:	ldp	x19, x20, [sp, #16]
  4035f8:	ldr	x21, [sp, #32]
  4035fc:	ldp	x29, x30, [sp]
  403600:	add	sp, sp, #0xab0
  403604:	ret
  403608:	stp	x29, x30, [sp, #-64]!
  40360c:	mov	x29, sp
  403610:	stp	x19, x20, [sp, #16]
  403614:	str	w0, [sp, #44]
  403618:	str	x1, [sp, #32]
  40361c:	strb	wzr, [sp, #63]
  403620:	ldr	x0, [sp, #32]
  403624:	ldr	x0, [x0]
  403628:	bl	4039c8 <ferror@plt+0x13b8>
  40362c:	mov	x1, x0
  403630:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403634:	add	x0, x0, #0x80
  403638:	str	x1, [x0]
  40363c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403640:	add	x1, x0, #0x550
  403644:	mov	w0, #0x6                   	// #6
  403648:	bl	402600 <setlocale@plt>
  40364c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403650:	add	x1, x0, #0x558
  403654:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403658:	add	x0, x0, #0x570
  40365c:	bl	402190 <bindtextdomain@plt>
  403660:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403664:	add	x0, x0, #0x570
  403668:	bl	402330 <textdomain@plt>
  40366c:	ldr	x2, [sp, #32]
  403670:	ldr	w1, [sp, #44]
  403674:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403678:	add	x0, x0, #0x578
  40367c:	bl	403a08 <ferror@plt+0x13f8>
  403680:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403684:	add	x0, x0, #0x80
  403688:	ldr	x2, [x0]
  40368c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403690:	add	x1, x0, #0x580
  403694:	mov	x0, x2
  403698:	bl	402350 <strcmp@plt>
  40369c:	cmp	w0, #0x0
  4036a0:	cset	w0, ne  // ne = any
  4036a4:	strb	w0, [sp, #62]
  4036a8:	ldrb	w0, [sp, #62]
  4036ac:	cmp	w0, #0x0
  4036b0:	b.eq	4036c0 <ferror@plt+0x10b0>  // b.none
  4036b4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4036b8:	add	x0, x0, #0x588
  4036bc:	b	4036c8 <ferror@plt+0x10b8>
  4036c0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4036c4:	add	x0, x0, #0x580
  4036c8:	mov	w2, #0x50                  	// #80
  4036cc:	mov	w1, #0x1                   	// #1
  4036d0:	bl	402300 <openlog@plt>
  4036d4:	b	403798 <ferror@plt+0x1188>
  4036d8:	ldr	w0, [sp, #56]
  4036dc:	cmp	w0, #0x73
  4036e0:	b.eq	403784 <ferror@plt+0x1174>  // b.none
  4036e4:	ldr	w0, [sp, #56]
  4036e8:	cmp	w0, #0x73
  4036ec:	b.gt	403790 <ferror@plt+0x1180>
  4036f0:	ldr	w0, [sp, #56]
  4036f4:	cmp	w0, #0x71
  4036f8:	b.eq	403770 <ferror@plt+0x1160>  // b.none
  4036fc:	ldr	w0, [sp, #56]
  403700:	cmp	w0, #0x71
  403704:	b.gt	403790 <ferror@plt+0x1180>
  403708:	ldr	w0, [sp, #56]
  40370c:	cmp	w0, #0x70
  403710:	b.eq	403764 <ferror@plt+0x1154>  // b.none
  403714:	ldr	w0, [sp, #56]
  403718:	cmp	w0, #0x70
  40371c:	b.gt	403790 <ferror@plt+0x1180>
  403720:	ldr	w0, [sp, #56]
  403724:	cmp	w0, #0x68
  403728:	b.eq	403758 <ferror@plt+0x1148>  // b.none
  40372c:	ldr	w0, [sp, #56]
  403730:	cmp	w0, #0x68
  403734:	b.gt	403790 <ferror@plt+0x1180>
  403738:	ldr	w0, [sp, #56]
  40373c:	cmp	w0, #0x52
  403740:	b.eq	403798 <ferror@plt+0x1188>  // b.none
  403744:	ldr	w0, [sp, #56]
  403748:	cmp	w0, #0x67
  40374c:	b.ne	403790 <ferror@plt+0x1180>  // b.any
  403750:	strb	wzr, [sp, #62]
  403754:	b	403798 <ferror@plt+0x1188>
  403758:	mov	w0, #0x0                   	// #0
  40375c:	bl	40272c <ferror@plt+0x11c>
  403760:	b	403798 <ferror@plt+0x1188>
  403764:	mov	w0, #0x1                   	// #1
  403768:	strb	w0, [sp, #62]
  40376c:	b	403798 <ferror@plt+0x1188>
  403770:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403774:	add	x0, x0, #0xb60
  403778:	mov	w1, #0x1                   	// #1
  40377c:	strb	w1, [x0]
  403780:	b	403798 <ferror@plt+0x1188>
  403784:	mov	w0, #0x1                   	// #1
  403788:	strb	w0, [sp, #63]
  40378c:	b	403798 <ferror@plt+0x1188>
  403790:	mov	w0, #0x2                   	// #2
  403794:	bl	40272c <ferror@plt+0x11c>
  403798:	mov	x4, #0x0                   	// #0
  40379c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4037a0:	add	x3, x0, #0x338
  4037a4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4037a8:	add	x2, x0, #0x590
  4037ac:	ldr	x1, [sp, #32]
  4037b0:	ldr	w0, [sp, #44]
  4037b4:	bl	402340 <getopt_long@plt>
  4037b8:	str	w0, [sp, #56]
  4037bc:	ldr	w0, [sp, #56]
  4037c0:	cmn	w0, #0x1
  4037c4:	b.ne	4036d8 <ferror@plt+0x10c8>  // b.any
  4037c8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4037cc:	add	x0, x0, #0xb18
  4037d0:	ldr	w0, [x0]
  4037d4:	ldr	w1, [sp, #44]
  4037d8:	cmp	w1, w0
  4037dc:	b.eq	4037e8 <ferror@plt+0x11d8>  // b.none
  4037e0:	mov	w0, #0x2                   	// #2
  4037e4:	bl	40272c <ferror@plt+0x11c>
  4037e8:	ldrb	w0, [sp, #62]
  4037ec:	cmp	w0, #0x0
  4037f0:	b.eq	4038c8 <ferror@plt+0x12b8>  // b.none
  4037f4:	ldrb	w0, [sp, #63]
  4037f8:	cmp	w0, #0x0
  4037fc:	b.eq	40385c <ferror@plt+0x124c>  // b.none
  403800:	bl	406a34 <ferror@plt+0x4424>
  403804:	mov	x3, x0
  403808:	adrp	x0, 406000 <ferror@plt+0x39f0>
  40380c:	add	x2, x0, #0xb98
  403810:	adrp	x0, 406000 <ferror@plt+0x39f0>
  403814:	add	x1, x0, #0xa80
  403818:	mov	x0, x3
  40381c:	bl	402c90 <ferror@plt+0x680>
  403820:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403824:	add	x0, x0, #0x598
  403828:	bl	4025c0 <gettext@plt>
  40382c:	mov	x19, x0
  403830:	bl	406a34 <ferror@plt+0x4424>
  403834:	mov	x20, x0
  403838:	bl	40547c <ferror@plt+0x2e6c>
  40383c:	mov	x1, x0
  403840:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403844:	add	x3, x0, #0x588
  403848:	mov	x2, x1
  40384c:	mov	x1, x20
  403850:	mov	x0, x19
  403854:	bl	402540 <printf@plt>
  403858:	b	403998 <ferror@plt+0x1388>
  40385c:	bl	40547c <ferror@plt+0x2e6c>
  403860:	mov	x3, x0
  403864:	adrp	x0, 405000 <ferror@plt+0x29f0>
  403868:	add	x2, x0, #0x5d0
  40386c:	adrp	x0, 405000 <ferror@plt+0x29f0>
  403870:	add	x1, x0, #0x488
  403874:	mov	x0, x3
  403878:	bl	402c90 <ferror@plt+0x680>
  40387c:	bl	406a40 <ferror@plt+0x4430>
  403880:	and	w0, w0, #0xff
  403884:	cmp	w0, #0x0
  403888:	b.eq	403998 <ferror@plt+0x1388>  // b.none
  40388c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403890:	add	x0, x0, #0x598
  403894:	bl	4025c0 <gettext@plt>
  403898:	mov	x19, x0
  40389c:	bl	40547c <ferror@plt+0x2e6c>
  4038a0:	mov	x20, x0
  4038a4:	bl	406a34 <ferror@plt+0x4424>
  4038a8:	mov	x1, x0
  4038ac:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4038b0:	add	x3, x0, #0x600
  4038b4:	mov	x2, x1
  4038b8:	mov	x1, x20
  4038bc:	mov	x0, x19
  4038c0:	bl	402540 <printf@plt>
  4038c4:	b	403998 <ferror@plt+0x1388>
  4038c8:	ldrb	w0, [sp, #63]
  4038cc:	cmp	w0, #0x0
  4038d0:	b.eq	403930 <ferror@plt+0x1320>  // b.none
  4038d4:	bl	406714 <ferror@plt+0x4104>
  4038d8:	mov	x3, x0
  4038dc:	adrp	x0, 406000 <ferror@plt+0x39f0>
  4038e0:	add	x2, x0, #0x860
  4038e4:	adrp	x0, 406000 <ferror@plt+0x39f0>
  4038e8:	add	x1, x0, #0x760
  4038ec:	mov	x0, x3
  4038f0:	bl	402c90 <ferror@plt+0x680>
  4038f4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4038f8:	add	x0, x0, #0x598
  4038fc:	bl	4025c0 <gettext@plt>
  403900:	mov	x19, x0
  403904:	bl	406714 <ferror@plt+0x4104>
  403908:	mov	x20, x0
  40390c:	bl	403fcc <ferror@plt+0x19bc>
  403910:	mov	x1, x0
  403914:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403918:	add	x3, x0, #0x580
  40391c:	mov	x2, x1
  403920:	mov	x1, x20
  403924:	mov	x0, x19
  403928:	bl	402540 <printf@plt>
  40392c:	b	403998 <ferror@plt+0x1388>
  403930:	bl	403fcc <ferror@plt+0x19bc>
  403934:	mov	x3, x0
  403938:	adrp	x0, 404000 <ferror@plt+0x19f0>
  40393c:	add	x2, x0, #0x120
  403940:	adrp	x0, 403000 <ferror@plt+0x9f0>
  403944:	add	x1, x0, #0xfd8
  403948:	mov	x0, x3
  40394c:	bl	402c90 <ferror@plt+0x680>
  403950:	bl	406720 <ferror@plt+0x4110>
  403954:	and	w0, w0, #0xff
  403958:	cmp	w0, #0x0
  40395c:	b.eq	403998 <ferror@plt+0x1388>  // b.none
  403960:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403964:	add	x0, x0, #0x598
  403968:	bl	4025c0 <gettext@plt>
  40396c:	mov	x19, x0
  403970:	bl	403fcc <ferror@plt+0x19bc>
  403974:	mov	x20, x0
  403978:	bl	406714 <ferror@plt+0x4104>
  40397c:	mov	x1, x0
  403980:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403984:	add	x3, x0, #0x608
  403988:	mov	x2, x1
  40398c:	mov	x1, x20
  403990:	mov	x0, x19
  403994:	bl	402540 <printf@plt>
  403998:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40399c:	add	x0, x0, #0x610
  4039a0:	bl	404e40 <ferror@plt+0x2830>
  4039a4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4039a8:	add	x0, x0, #0x618
  4039ac:	bl	404e40 <ferror@plt+0x2830>
  4039b0:	mov	w0, #0x3                   	// #3
  4039b4:	bl	40501c <ferror@plt+0x2a0c>
  4039b8:	mov	w0, #0x0                   	// #0
  4039bc:	ldp	x19, x20, [sp, #16]
  4039c0:	ldp	x29, x30, [sp], #64
  4039c4:	ret
  4039c8:	stp	x29, x30, [sp, #-48]!
  4039cc:	mov	x29, sp
  4039d0:	str	x0, [sp, #24]
  4039d4:	mov	w1, #0x2f                  	// #47
  4039d8:	ldr	x0, [sp, #24]
  4039dc:	bl	4022a0 <strrchr@plt>
  4039e0:	str	x0, [sp, #40]
  4039e4:	ldr	x0, [sp, #40]
  4039e8:	cmp	x0, #0x0
  4039ec:	b.eq	4039fc <ferror@plt+0x13ec>  // b.none
  4039f0:	ldr	x0, [sp, #40]
  4039f4:	add	x0, x0, #0x1
  4039f8:	b	403a00 <ferror@plt+0x13f0>
  4039fc:	ldr	x0, [sp, #24]
  403a00:	ldp	x29, x30, [sp], #48
  403a04:	ret
  403a08:	stp	x29, x30, [sp, #-80]!
  403a0c:	mov	x29, sp
  403a10:	str	x19, [sp, #16]
  403a14:	str	x0, [sp, #56]
  403a18:	str	w1, [sp, #52]
  403a1c:	str	x2, [sp, #40]
  403a20:	str	xzr, [sp, #64]
  403a24:	str	wzr, [sp, #76]
  403a28:	b	403b54 <ferror@plt+0x1544>
  403a2c:	ldrsw	x0, [sp, #76]
  403a30:	lsl	x0, x0, #3
  403a34:	ldr	x1, [sp, #40]
  403a38:	add	x0, x1, x0
  403a3c:	ldr	x2, [x0]
  403a40:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403a44:	add	x1, x0, #0x638
  403a48:	mov	x0, x2
  403a4c:	bl	402350 <strcmp@plt>
  403a50:	cmp	w0, #0x0
  403a54:	b.eq	403a7c <ferror@plt+0x146c>  // b.none
  403a58:	ldrsw	x0, [sp, #76]
  403a5c:	lsl	x0, x0, #3
  403a60:	ldr	x1, [sp, #40]
  403a64:	add	x0, x1, x0
  403a68:	ldr	x0, [x0]
  403a6c:	ldr	x1, [sp, #56]
  403a70:	bl	402350 <strcmp@plt>
  403a74:	cmp	w0, #0x0
  403a78:	b.ne	403b48 <ferror@plt+0x1538>  // b.any
  403a7c:	ldr	x0, [sp, #64]
  403a80:	cmp	x0, #0x0
  403a84:	b.eq	403ac4 <ferror@plt+0x14b4>  // b.none
  403a88:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403a8c:	add	x0, x0, #0xb10
  403a90:	ldr	x19, [x0]
  403a94:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403a98:	add	x0, x0, #0x640
  403a9c:	bl	4025c0 <gettext@plt>
  403aa0:	mov	x1, x0
  403aa4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403aa8:	add	x0, x0, #0x80
  403aac:	ldr	x0, [x0]
  403ab0:	mov	x2, x0
  403ab4:	mov	x0, x19
  403ab8:	bl	4025e0 <fprintf@plt>
  403abc:	mov	w0, #0x3                   	// #3
  403ac0:	bl	402020 <exit@plt>
  403ac4:	ldr	w0, [sp, #76]
  403ac8:	add	w0, w0, #0x1
  403acc:	ldr	w1, [sp, #52]
  403ad0:	cmp	w1, w0
  403ad4:	b.ne	403b2c <ferror@plt+0x151c>  // b.any
  403ad8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403adc:	add	x0, x0, #0xb10
  403ae0:	ldr	x19, [x0]
  403ae4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403ae8:	add	x0, x0, #0x660
  403aec:	bl	4025c0 <gettext@plt>
  403af0:	mov	x4, x0
  403af4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403af8:	add	x0, x0, #0x80
  403afc:	ldr	x2, [x0]
  403b00:	ldrsw	x0, [sp, #76]
  403b04:	lsl	x0, x0, #3
  403b08:	ldr	x1, [sp, #40]
  403b0c:	add	x0, x1, x0
  403b10:	ldr	x0, [x0]
  403b14:	mov	x3, x0
  403b18:	mov	x1, x4
  403b1c:	mov	x0, x19
  403b20:	bl	4025e0 <fprintf@plt>
  403b24:	mov	w0, #0x3                   	// #3
  403b28:	bl	402020 <exit@plt>
  403b2c:	ldrsw	x0, [sp, #76]
  403b30:	add	x0, x0, #0x1
  403b34:	lsl	x0, x0, #3
  403b38:	ldr	x1, [sp, #40]
  403b3c:	add	x0, x1, x0
  403b40:	ldr	x0, [x0]
  403b44:	str	x0, [sp, #64]
  403b48:	ldr	w0, [sp, #76]
  403b4c:	add	w0, w0, #0x1
  403b50:	str	w0, [sp, #76]
  403b54:	ldr	w1, [sp, #76]
  403b58:	ldr	w0, [sp, #52]
  403b5c:	cmp	w1, w0
  403b60:	b.lt	403a2c <ferror@plt+0x141c>  // b.tstop
  403b64:	ldr	x0, [sp, #64]
  403b68:	cmp	x0, #0x0
  403b6c:	b.eq	403b78 <ferror@plt+0x1568>  // b.none
  403b70:	ldr	x0, [sp, #64]
  403b74:	bl	403b88 <ferror@plt+0x1578>
  403b78:	nop
  403b7c:	ldr	x19, [sp, #16]
  403b80:	ldp	x29, x30, [sp], #80
  403b84:	ret
  403b88:	stp	x29, x30, [sp, #-64]!
  403b8c:	mov	x29, sp
  403b90:	stp	x19, x20, [sp, #16]
  403b94:	str	x21, [sp, #32]
  403b98:	str	x0, [sp, #56]
  403b9c:	bl	4023d0 <getgid@plt>
  403ba0:	mov	w19, w0
  403ba4:	bl	4023d0 <getgid@plt>
  403ba8:	mov	w1, w0
  403bac:	mov	w0, w19
  403bb0:	bl	4023e0 <setregid@plt>
  403bb4:	cmp	w0, #0x0
  403bb8:	b.ne	403bdc <ferror@plt+0x15cc>  // b.any
  403bbc:	bl	402090 <getuid@plt>
  403bc0:	mov	w19, w0
  403bc4:	bl	402090 <getuid@plt>
  403bc8:	mov	w1, w0
  403bcc:	mov	w0, w19
  403bd0:	bl	4023a0 <setreuid@plt>
  403bd4:	cmp	w0, #0x0
  403bd8:	b.eq	403c2c <ferror@plt+0x161c>  // b.none
  403bdc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403be0:	add	x0, x0, #0xb10
  403be4:	ldr	x19, [x0]
  403be8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403bec:	add	x0, x0, #0x688
  403bf0:	bl	4025c0 <gettext@plt>
  403bf4:	mov	x21, x0
  403bf8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403bfc:	add	x0, x0, #0x80
  403c00:	ldr	x20, [x0]
  403c04:	bl	402560 <__errno_location@plt>
  403c08:	ldr	w0, [x0]
  403c0c:	bl	402280 <strerror@plt>
  403c10:	mov	x3, x0
  403c14:	mov	x2, x20
  403c18:	mov	x1, x21
  403c1c:	mov	x0, x19
  403c20:	bl	4025e0 <fprintf@plt>
  403c24:	mov	w0, #0x1                   	// #1
  403c28:	bl	402020 <exit@plt>
  403c2c:	ldr	x0, [sp, #56]
  403c30:	ldrb	w0, [x0]
  403c34:	cmp	w0, #0x2f
  403c38:	b.eq	403c7c <ferror@plt+0x166c>  // b.none
  403c3c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403c40:	add	x0, x0, #0xb10
  403c44:	ldr	x19, [x0]
  403c48:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403c4c:	add	x0, x0, #0x6b0
  403c50:	bl	4025c0 <gettext@plt>
  403c54:	mov	x1, x0
  403c58:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403c5c:	add	x0, x0, #0x80
  403c60:	ldr	x0, [x0]
  403c64:	ldr	x3, [sp, #56]
  403c68:	mov	x2, x0
  403c6c:	mov	x0, x19
  403c70:	bl	4025e0 <fprintf@plt>
  403c74:	mov	w0, #0x3                   	// #3
  403c78:	bl	402020 <exit@plt>
  403c7c:	mov	w1, #0x0                   	// #0
  403c80:	ldr	x0, [sp, #56]
  403c84:	bl	402310 <access@plt>
  403c88:	cmp	w0, #0x0
  403c8c:	b.eq	403ce4 <ferror@plt+0x16d4>  // b.none
  403c90:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403c94:	add	x0, x0, #0xb10
  403c98:	ldr	x19, [x0]
  403c9c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403ca0:	add	x0, x0, #0x6d0
  403ca4:	bl	4025c0 <gettext@plt>
  403ca8:	mov	x21, x0
  403cac:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403cb0:	add	x0, x0, #0x80
  403cb4:	ldr	x20, [x0]
  403cb8:	bl	402560 <__errno_location@plt>
  403cbc:	ldr	w0, [x0]
  403cc0:	bl	402280 <strerror@plt>
  403cc4:	mov	x4, x0
  403cc8:	ldr	x3, [sp, #56]
  403ccc:	mov	x2, x20
  403cd0:	mov	x1, x21
  403cd4:	mov	x0, x19
  403cd8:	bl	4025e0 <fprintf@plt>
  403cdc:	mov	w0, #0x3                   	// #3
  403ce0:	bl	402020 <exit@plt>
  403ce4:	ldr	x0, [sp, #56]
  403ce8:	bl	4023b0 <chdir@plt>
  403cec:	cmp	w0, #0x0
  403cf0:	b.eq	403d48 <ferror@plt+0x1738>  // b.none
  403cf4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403cf8:	add	x0, x0, #0xb10
  403cfc:	ldr	x19, [x0]
  403d00:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403d04:	add	x0, x0, #0x700
  403d08:	bl	4025c0 <gettext@plt>
  403d0c:	mov	x21, x0
  403d10:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403d14:	add	x0, x0, #0x80
  403d18:	ldr	x20, [x0]
  403d1c:	bl	402560 <__errno_location@plt>
  403d20:	ldr	w0, [x0]
  403d24:	bl	402280 <strerror@plt>
  403d28:	mov	x4, x0
  403d2c:	ldr	x3, [sp, #56]
  403d30:	mov	x2, x20
  403d34:	mov	x1, x21
  403d38:	mov	x0, x19
  403d3c:	bl	4025e0 <fprintf@plt>
  403d40:	mov	w0, #0x3                   	// #3
  403d44:	bl	402020 <exit@plt>
  403d48:	ldr	x0, [sp, #56]
  403d4c:	bl	402490 <chroot@plt>
  403d50:	cmp	w0, #0x0
  403d54:	b.eq	403dac <ferror@plt+0x179c>  // b.none
  403d58:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  403d5c:	add	x0, x0, #0xb10
  403d60:	ldr	x19, [x0]
  403d64:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403d68:	add	x0, x0, #0x730
  403d6c:	bl	4025c0 <gettext@plt>
  403d70:	mov	x21, x0
  403d74:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  403d78:	add	x0, x0, #0x80
  403d7c:	ldr	x20, [x0]
  403d80:	bl	402560 <__errno_location@plt>
  403d84:	ldr	w0, [x0]
  403d88:	bl	402280 <strerror@plt>
  403d8c:	mov	x4, x0
  403d90:	ldr	x3, [sp, #56]
  403d94:	mov	x2, x20
  403d98:	mov	x1, x21
  403d9c:	mov	x0, x19
  403da0:	bl	4025e0 <fprintf@plt>
  403da4:	mov	w0, #0x3                   	// #3
  403da8:	bl	402020 <exit@plt>
  403dac:	nop
  403db0:	ldp	x19, x20, [sp, #16]
  403db4:	ldr	x21, [sp, #32]
  403db8:	ldp	x29, x30, [sp], #64
  403dbc:	ret
  403dc0:	stp	x29, x30, [sp, #-48]!
  403dc4:	mov	x29, sp
  403dc8:	str	x0, [sp, #24]
  403dcc:	ldr	x0, [sp, #24]
  403dd0:	str	x0, [sp, #40]
  403dd4:	ldr	x0, [sp, #40]
  403dd8:	bl	404b68 <ferror@plt+0x2558>
  403ddc:	ldp	x29, x30, [sp], #48
  403de0:	ret
  403de4:	stp	x29, x30, [sp, #-48]!
  403de8:	mov	x29, sp
  403dec:	str	x0, [sp, #24]
  403df0:	ldr	x0, [sp, #24]
  403df4:	str	x0, [sp, #40]
  403df8:	ldr	x0, [sp, #40]
  403dfc:	bl	404d60 <ferror@plt+0x2750>
  403e00:	nop
  403e04:	ldp	x29, x30, [sp], #48
  403e08:	ret
  403e0c:	sub	sp, sp, #0x20
  403e10:	str	x0, [sp, #8]
  403e14:	ldr	x0, [sp, #8]
  403e18:	str	x0, [sp, #24]
  403e1c:	ldr	x0, [sp, #24]
  403e20:	ldr	x0, [x0]
  403e24:	add	sp, sp, #0x20
  403e28:	ret
  403e2c:	stp	x29, x30, [sp, #-32]!
  403e30:	mov	x29, sp
  403e34:	str	x0, [sp, #24]
  403e38:	ldr	x0, [sp, #24]
  403e3c:	bl	405ae0 <ferror@plt+0x34d0>
  403e40:	ldp	x29, x30, [sp], #32
  403e44:	ret
  403e48:	stp	x29, x30, [sp, #-48]!
  403e4c:	mov	x29, sp
  403e50:	str	x0, [sp, #24]
  403e54:	str	x1, [sp, #16]
  403e58:	ldr	x0, [sp, #24]
  403e5c:	str	x0, [sp, #32]
  403e60:	ldr	x0, [sp, #32]
  403e64:	cmp	x0, #0x0
  403e68:	b.eq	403ebc <ferror@plt+0x18ac>  // b.none
  403e6c:	ldr	x0, [sp, #32]
  403e70:	ldr	x2, [x0]
  403e74:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403e78:	add	x1, x0, #0x760
  403e7c:	mov	x0, x2
  403e80:	bl	409574 <ferror@plt+0x6f64>
  403e84:	cmn	w0, #0x1
  403e88:	b.eq	403ebc <ferror@plt+0x18ac>  // b.none
  403e8c:	ldr	x0, [sp, #32]
  403e90:	ldr	x2, [x0, #8]
  403e94:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403e98:	add	x1, x0, #0x760
  403e9c:	mov	x0, x2
  403ea0:	bl	409574 <ferror@plt+0x6f64>
  403ea4:	cmn	w0, #0x1
  403ea8:	b.eq	403ebc <ferror@plt+0x18ac>  // b.none
  403eac:	ldr	x0, [sp, #32]
  403eb0:	ldr	w0, [x0, #16]
  403eb4:	cmn	w0, #0x1
  403eb8:	b.ne	403ec4 <ferror@plt+0x18b4>  // b.any
  403ebc:	mov	w0, #0xffffffff            	// #-1
  403ec0:	b	403f60 <ferror@plt+0x1950>
  403ec4:	ldr	x0, [sp, #32]
  403ec8:	ldr	x0, [x0, #24]
  403ecc:	cmp	x0, #0x0
  403ed0:	b.eq	403f40 <ferror@plt+0x1930>  // b.none
  403ed4:	str	xzr, [sp, #40]
  403ed8:	b	403f20 <ferror@plt+0x1910>
  403edc:	ldr	x0, [sp, #32]
  403ee0:	ldr	x1, [x0, #24]
  403ee4:	ldr	x0, [sp, #40]
  403ee8:	lsl	x0, x0, #3
  403eec:	add	x0, x1, x0
  403ef0:	ldr	x2, [x0]
  403ef4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403ef8:	add	x1, x0, #0x768
  403efc:	mov	x0, x2
  403f00:	bl	409574 <ferror@plt+0x6f64>
  403f04:	cmn	w0, #0x1
  403f08:	b.ne	403f14 <ferror@plt+0x1904>  // b.any
  403f0c:	mov	w0, #0xffffffff            	// #-1
  403f10:	b	403f60 <ferror@plt+0x1950>
  403f14:	ldr	x0, [sp, #40]
  403f18:	add	x0, x0, #0x1
  403f1c:	str	x0, [sp, #40]
  403f20:	ldr	x0, [sp, #32]
  403f24:	ldr	x1, [x0, #24]
  403f28:	ldr	x0, [sp, #40]
  403f2c:	lsl	x0, x0, #3
  403f30:	add	x0, x1, x0
  403f34:	ldr	x0, [x0]
  403f38:	cmp	x0, #0x0
  403f3c:	b.ne	403edc <ferror@plt+0x18cc>  // b.any
  403f40:	ldr	x1, [sp, #16]
  403f44:	ldr	x0, [sp, #32]
  403f48:	bl	402500 <putgrent@plt>
  403f4c:	cmn	w0, #0x1
  403f50:	b.ne	403f5c <ferror@plt+0x194c>  // b.any
  403f54:	mov	w0, #0xffffffff            	// #-1
  403f58:	b	403f60 <ferror@plt+0x1950>
  403f5c:	mov	w0, #0x0                   	// #0
  403f60:	ldp	x29, x30, [sp], #48
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-32]!
  403f6c:	mov	x29, sp
  403f70:	mov	w1, #0x0                   	// #0
  403f74:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  403f78:	add	x0, x0, #0x770
  403f7c:	bl	409b1c <ferror@plt+0x750c>
  403f80:	str	w0, [sp, #28]
  403f84:	ldr	w0, [sp, #28]
  403f88:	cmp	w0, #0x0
  403f8c:	b.ne	403f98 <ferror@plt+0x1988>  // b.any
  403f90:	mov	w0, #0x1                   	// #1
  403f94:	b	403fa0 <ferror@plt+0x1990>
  403f98:	ldr	w0, [sp, #28]
  403f9c:	bl	40481c <ferror@plt+0x220c>
  403fa0:	ldp	x29, x30, [sp], #32
  403fa4:	ret
  403fa8:	stp	x29, x30, [sp, #-32]!
  403fac:	mov	x29, sp
  403fb0:	str	x0, [sp, #24]
  403fb4:	ldr	x1, [sp, #24]
  403fb8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  403fbc:	add	x0, x0, #0x460
  403fc0:	bl	4078a8 <ferror@plt+0x5298>
  403fc4:	ldp	x29, x30, [sp], #32
  403fc8:	ret
  403fcc:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  403fd0:	add	x0, x0, #0x460
  403fd4:	ret
  403fd8:	stp	x29, x30, [sp, #-16]!
  403fdc:	mov	x29, sp
  403fe0:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  403fe4:	add	x0, x0, #0x460
  403fe8:	bl	407a8c <ferror@plt+0x547c>
  403fec:	ldp	x29, x30, [sp], #16
  403ff0:	ret
  403ff4:	stp	x29, x30, [sp, #-32]!
  403ff8:	mov	x29, sp
  403ffc:	str	w0, [sp, #28]
  404000:	ldr	w1, [sp, #28]
  404004:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  404008:	add	x0, x0, #0x460
  40400c:	bl	407f08 <ferror@plt+0x58f8>
  404010:	ldp	x29, x30, [sp], #32
  404014:	ret
  404018:	stp	x29, x30, [sp, #-32]!
  40401c:	mov	x29, sp
  404020:	str	x0, [sp, #24]
  404024:	ldr	x1, [sp, #24]
  404028:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40402c:	add	x0, x0, #0x460
  404030:	bl	4093b0 <ferror@plt+0x6da0>
  404034:	ldp	x29, x30, [sp], #32
  404038:	ret
  40403c:	stp	x29, x30, [sp, #-48]!
  404040:	mov	x29, sp
  404044:	str	w0, [sp, #28]
  404048:	bl	4040cc <ferror@plt+0x1abc>
  40404c:	nop
  404050:	bl	4040e8 <ferror@plt+0x1ad8>
  404054:	str	x0, [sp, #40]
  404058:	ldr	x0, [sp, #40]
  40405c:	cmp	x0, #0x0
  404060:	b.eq	404078 <ferror@plt+0x1a68>  // b.none
  404064:	ldr	x0, [sp, #40]
  404068:	ldr	w0, [x0, #16]
  40406c:	ldr	w1, [sp, #28]
  404070:	cmp	w1, w0
  404074:	b.ne	404050 <ferror@plt+0x1a40>  // b.any
  404078:	ldr	x0, [sp, #40]
  40407c:	ldp	x29, x30, [sp], #48
  404080:	ret
  404084:	stp	x29, x30, [sp, #-32]!
  404088:	mov	x29, sp
  40408c:	str	x0, [sp, #24]
  404090:	ldr	x1, [sp, #24]
  404094:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  404098:	add	x0, x0, #0x460
  40409c:	bl	408e20 <ferror@plt+0x6810>
  4040a0:	ldp	x29, x30, [sp], #32
  4040a4:	ret
  4040a8:	stp	x29, x30, [sp, #-32]!
  4040ac:	mov	x29, sp
  4040b0:	str	x0, [sp, #24]
  4040b4:	ldr	x1, [sp, #24]
  4040b8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4040bc:	add	x0, x0, #0x460
  4040c0:	bl	409260 <ferror@plt+0x6c50>
  4040c4:	ldp	x29, x30, [sp], #32
  4040c8:	ret
  4040cc:	stp	x29, x30, [sp, #-16]!
  4040d0:	mov	x29, sp
  4040d4:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4040d8:	add	x0, x0, #0x460
  4040dc:	bl	409448 <ferror@plt+0x6e38>
  4040e0:	ldp	x29, x30, [sp], #16
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-16]!
  4040ec:	mov	x29, sp
  4040f0:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4040f4:	add	x0, x0, #0x460
  4040f8:	bl	4094a0 <ferror@plt+0x6e90>
  4040fc:	ldp	x29, x30, [sp], #16
  404100:	ret
  404104:	stp	x29, x30, [sp, #-16]!
  404108:	mov	x29, sp
  40410c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  404110:	add	x0, x0, #0x460
  404114:	bl	408a00 <ferror@plt+0x63f0>
  404118:	ldp	x29, x30, [sp], #16
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-16]!
  404124:	mov	x29, sp
  404128:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40412c:	add	x0, x0, #0x460
  404130:	bl	407c88 <ferror@plt+0x5678>
  404134:	ldp	x29, x30, [sp], #16
  404138:	ret
  40413c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  404140:	add	x0, x0, #0x460
  404144:	ldrb	w1, [x0, #1080]
  404148:	orr	w1, w1, #0x1
  40414c:	strb	w1, [x0, #1080]
  404150:	nop
  404154:	ret
  404158:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40415c:	add	x0, x0, #0x460
  404160:	ldr	x0, [x0, #1056]
  404164:	ret
  404168:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40416c:	add	x0, x0, #0x460
  404170:	ret
  404174:	stp	x29, x30, [sp, #-32]!
  404178:	mov	x29, sp
  40417c:	str	x0, [sp, #24]
  404180:	ldr	x1, [sp, #24]
  404184:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  404188:	add	x0, x0, #0x460
  40418c:	bl	4091a4 <ferror@plt+0x6b94>
  404190:	nop
  404194:	ldp	x29, x30, [sp], #32
  404198:	ret
  40419c:	sub	sp, sp, #0x20
  4041a0:	str	x0, [sp, #8]
  4041a4:	str	x1, [sp]
  4041a8:	ldr	x0, [sp, #8]
  4041ac:	ldr	x0, [x0]
  4041b0:	ldr	x0, [x0, #8]
  4041b4:	cmp	x0, #0x0
  4041b8:	b.ne	4041c4 <ferror@plt+0x1bb4>  // b.any
  4041bc:	mov	w0, #0x1                   	// #1
  4041c0:	b	40423c <ferror@plt+0x1c2c>
  4041c4:	ldr	x0, [sp]
  4041c8:	ldr	x0, [x0]
  4041cc:	ldr	x0, [x0, #8]
  4041d0:	cmp	x0, #0x0
  4041d4:	b.ne	4041e0 <ferror@plt+0x1bd0>  // b.any
  4041d8:	mov	w0, #0xffffffff            	// #-1
  4041dc:	b	40423c <ferror@plt+0x1c2c>
  4041e0:	ldr	x0, [sp, #8]
  4041e4:	ldr	x0, [x0]
  4041e8:	ldr	x0, [x0, #8]
  4041ec:	ldr	w0, [x0, #16]
  4041f0:	str	w0, [sp, #28]
  4041f4:	ldr	x0, [sp]
  4041f8:	ldr	x0, [x0]
  4041fc:	ldr	x0, [x0, #8]
  404200:	ldr	w0, [x0, #16]
  404204:	str	w0, [sp, #24]
  404208:	ldr	w1, [sp, #28]
  40420c:	ldr	w0, [sp, #24]
  404210:	cmp	w1, w0
  404214:	b.cs	404220 <ferror@plt+0x1c10>  // b.hs, b.nlast
  404218:	mov	w0, #0xffffffff            	// #-1
  40421c:	b	40423c <ferror@plt+0x1c2c>
  404220:	ldr	w1, [sp, #28]
  404224:	ldr	w0, [sp, #24]
  404228:	cmp	w1, w0
  40422c:	b.ls	404238 <ferror@plt+0x1c28>  // b.plast
  404230:	mov	w0, #0x1                   	// #1
  404234:	b	40423c <ferror@plt+0x1c2c>
  404238:	mov	w0, #0x0                   	// #0
  40423c:	add	sp, sp, #0x20
  404240:	ret
  404244:	stp	x29, x30, [sp, #-16]!
  404248:	mov	x29, sp
  40424c:	adrp	x0, 404000 <ferror@plt+0x19f0>
  404250:	add	x1, x0, #0x19c
  404254:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  404258:	add	x0, x0, #0x460
  40425c:	bl	408474 <ferror@plt+0x5e64>
  404260:	ldp	x29, x30, [sp], #16
  404264:	ret
  404268:	stp	x29, x30, [sp, #-64]!
  40426c:	mov	x29, sp
  404270:	mov	w1, #0x0                   	// #0
  404274:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404278:	add	x0, x0, #0x770
  40427c:	bl	409b1c <ferror@plt+0x750c>
  404280:	str	w0, [sp, #44]
  404284:	ldr	w0, [sp, #44]
  404288:	cmp	w0, #0x0
  40428c:	b.ne	404298 <ferror@plt+0x1c88>  // b.any
  404290:	mov	w0, #0x1                   	// #1
  404294:	b	404438 <ferror@plt+0x1e28>
  404298:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40429c:	add	x0, x0, #0x460
  4042a0:	ldr	x0, [x0, #1056]
  4042a4:	str	x0, [sp, #56]
  4042a8:	b	404428 <ferror@plt+0x1e18>
  4042ac:	ldr	x0, [sp, #56]
  4042b0:	ldr	x0, [x0, #24]
  4042b4:	str	x0, [sp, #48]
  4042b8:	b	4043e4 <ferror@plt+0x1dd4>
  4042bc:	ldr	x0, [sp, #56]
  4042c0:	ldr	x0, [x0, #8]
  4042c4:	str	x0, [sp, #32]
  4042c8:	ldr	x0, [sp, #48]
  4042cc:	ldr	x0, [x0, #8]
  4042d0:	str	x0, [sp, #24]
  4042d4:	ldr	x0, [sp, #32]
  4042d8:	cmp	x0, #0x0
  4042dc:	b.eq	4043d8 <ferror@plt+0x1dc8>  // b.none
  4042e0:	ldr	x0, [sp, #24]
  4042e4:	cmp	x0, #0x0
  4042e8:	b.eq	4043d8 <ferror@plt+0x1dc8>  // b.none
  4042ec:	ldr	x0, [sp, #32]
  4042f0:	ldr	x2, [x0]
  4042f4:	ldr	x0, [sp, #24]
  4042f8:	ldr	x0, [x0]
  4042fc:	mov	x1, x0
  404300:	mov	x0, x2
  404304:	bl	402350 <strcmp@plt>
  404308:	cmp	w0, #0x0
  40430c:	b.ne	4043d8 <ferror@plt+0x1dc8>  // b.any
  404310:	ldr	x0, [sp, #32]
  404314:	ldr	x2, [x0, #8]
  404318:	ldr	x0, [sp, #24]
  40431c:	ldr	x0, [x0, #8]
  404320:	mov	x1, x0
  404324:	mov	x0, x2
  404328:	bl	402350 <strcmp@plt>
  40432c:	cmp	w0, #0x0
  404330:	b.ne	4043d8 <ferror@plt+0x1dc8>  // b.any
  404334:	ldr	x0, [sp, #32]
  404338:	ldr	w1, [x0, #16]
  40433c:	ldr	x0, [sp, #24]
  404340:	ldr	w0, [x0, #16]
  404344:	cmp	w1, w0
  404348:	b.ne	4043d8 <ferror@plt+0x1dc8>  // b.any
  40434c:	ldr	x1, [sp, #48]
  404350:	ldr	x0, [sp, #56]
  404354:	bl	404440 <ferror@plt+0x1e30>
  404358:	str	x0, [sp, #56]
  40435c:	ldr	x0, [sp, #56]
  404360:	cmp	x0, #0x0
  404364:	b.ne	404370 <ferror@plt+0x1d60>  // b.any
  404368:	mov	w0, #0x0                   	// #0
  40436c:	b	404438 <ferror@plt+0x1e28>
  404370:	ldr	x0, [sp, #48]
  404374:	ldr	x0, [x0, #24]
  404378:	cmp	x0, #0x0
  40437c:	b.eq	404394 <ferror@plt+0x1d84>  // b.none
  404380:	ldr	x0, [sp, #48]
  404384:	ldr	x0, [x0, #24]
  404388:	ldr	x1, [sp, #48]
  40438c:	ldr	x1, [x1, #16]
  404390:	str	x1, [x0, #16]
  404394:	ldr	x0, [sp, #48]
  404398:	ldr	x0, [x0, #16]
  40439c:	cmp	x0, #0x0
  4043a0:	b.ne	4043c4 <ferror@plt+0x1db4>  // b.any
  4043a4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4043a8:	add	x3, x0, #0x7c8
  4043ac:	mov	w2, #0x123                 	// #291
  4043b0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4043b4:	add	x1, x0, #0x788
  4043b8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4043bc:	add	x0, x0, #0x798
  4043c0:	bl	402550 <__assert_fail@plt>
  4043c4:	ldr	x0, [sp, #48]
  4043c8:	ldr	x0, [x0, #16]
  4043cc:	ldr	x1, [sp, #48]
  4043d0:	ldr	x1, [x1, #24]
  4043d4:	str	x1, [x0, #24]
  4043d8:	ldr	x0, [sp, #48]
  4043dc:	ldr	x0, [x0, #24]
  4043e0:	str	x0, [sp, #48]
  4043e4:	ldr	x0, [sp, #48]
  4043e8:	cmp	x0, #0x0
  4043ec:	b.ne	4042bc <ferror@plt+0x1cac>  // b.any
  4043f0:	ldr	x0, [sp, #56]
  4043f4:	cmp	x0, #0x0
  4043f8:	b.ne	40441c <ferror@plt+0x1e0c>  // b.any
  4043fc:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404400:	add	x3, x0, #0x7c8
  404404:	mov	w2, #0x127                 	// #295
  404408:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40440c:	add	x1, x0, #0x788
  404410:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404414:	add	x0, x0, #0x7b0
  404418:	bl	402550 <__assert_fail@plt>
  40441c:	ldr	x0, [sp, #56]
  404420:	ldr	x0, [x0, #24]
  404424:	str	x0, [sp, #56]
  404428:	ldr	x0, [sp, #56]
  40442c:	cmp	x0, #0x0
  404430:	b.ne	4042ac <ferror@plt+0x1c9c>  // b.any
  404434:	mov	w0, #0x1                   	// #1
  404438:	ldp	x29, x30, [sp], #64
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-128]!
  404444:	mov	x29, sp
  404448:	str	x19, [sp, #16]
  40444c:	str	x0, [sp, #40]
  404450:	str	x1, [sp, #32]
  404454:	str	xzr, [sp, #120]
  404458:	ldr	x0, [sp, #32]
  40445c:	cmp	x0, #0x0
  404460:	b.eq	404470 <ferror@plt+0x1e60>  // b.none
  404464:	ldr	x0, [sp, #40]
  404468:	cmp	x0, #0x0
  40446c:	b.ne	404488 <ferror@plt+0x1e78>  // b.any
  404470:	bl	402560 <__errno_location@plt>
  404474:	mov	x1, x0
  404478:	mov	w0, #0x16                  	// #22
  40447c:	str	w0, [x1]
  404480:	mov	x0, #0x0                   	// #0
  404484:	b	404810 <ferror@plt+0x2200>
  404488:	ldr	x0, [sp, #40]
  40448c:	ldr	x0, [x0, #8]
  404490:	str	x0, [sp, #88]
  404494:	ldr	x0, [sp, #32]
  404498:	ldr	x0, [x0, #8]
  40449c:	str	x0, [sp, #80]
  4044a0:	ldr	x0, [sp, #80]
  4044a4:	cmp	x0, #0x0
  4044a8:	b.eq	4044b8 <ferror@plt+0x1ea8>  // b.none
  4044ac:	ldr	x0, [sp, #88]
  4044b0:	cmp	x0, #0x0
  4044b4:	b.ne	4044d0 <ferror@plt+0x1ec0>  // b.any
  4044b8:	bl	402560 <__errno_location@plt>
  4044bc:	mov	x1, x0
  4044c0:	mov	w0, #0x16                  	// #22
  4044c4:	str	w0, [x1]
  4044c8:	mov	x0, #0x0                   	// #0
  4044cc:	b	404810 <ferror@plt+0x2200>
  4044d0:	ldr	x0, [sp, #40]
  4044d4:	ldr	x0, [x0]
  4044d8:	bl	401fe0 <strlen@plt>
  4044dc:	mov	x19, x0
  4044e0:	ldr	x0, [sp, #32]
  4044e4:	ldr	x0, [x0]
  4044e8:	bl	401fe0 <strlen@plt>
  4044ec:	add	x0, x19, x0
  4044f0:	add	x0, x0, #0x1
  4044f4:	str	x0, [sp, #72]
  4044f8:	ldr	x0, [sp, #72]
  4044fc:	add	x0, x0, #0x1
  404500:	bl	402150 <malloc@plt>
  404504:	str	x0, [sp, #64]
  404508:	ldr	x0, [sp, #64]
  40450c:	cmp	x0, #0x0
  404510:	b.ne	40452c <ferror@plt+0x1f1c>  // b.any
  404514:	bl	402560 <__errno_location@plt>
  404518:	mov	x1, x0
  40451c:	mov	w0, #0xc                   	// #12
  404520:	str	w0, [x1]
  404524:	mov	x0, #0x0                   	// #0
  404528:	b	404810 <ferror@plt+0x2200>
  40452c:	ldr	x0, [sp, #72]
  404530:	add	x1, x0, #0x1
  404534:	ldr	x0, [sp, #40]
  404538:	ldr	x2, [x0]
  40453c:	ldr	x0, [sp, #32]
  404540:	ldr	x0, [x0]
  404544:	mov	x4, x0
  404548:	mov	x3, x2
  40454c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404550:	add	x2, x0, #0x7c0
  404554:	ldr	x0, [sp, #64]
  404558:	bl	4020f0 <snprintf@plt>
  40455c:	str	xzr, [sp, #112]
  404560:	b	404570 <ferror@plt+0x1f60>
  404564:	ldr	x0, [sp, #112]
  404568:	add	x0, x0, #0x1
  40456c:	str	x0, [sp, #112]
  404570:	ldr	x0, [sp, #88]
  404574:	ldr	x1, [x0, #24]
  404578:	ldr	x0, [sp, #112]
  40457c:	lsl	x0, x0, #3
  404580:	add	x0, x1, x0
  404584:	ldr	x0, [x0]
  404588:	cmp	x0, #0x0
  40458c:	b.ne	404564 <ferror@plt+0x1f54>  // b.any
  404590:	ldr	x1, [sp, #120]
  404594:	ldr	x0, [sp, #112]
  404598:	add	x0, x1, x0
  40459c:	str	x0, [sp, #120]
  4045a0:	str	xzr, [sp, #112]
  4045a4:	b	404638 <ferror@plt+0x2028>
  4045a8:	ldr	x0, [sp, #88]
  4045ac:	ldr	x0, [x0, #24]
  4045b0:	str	x0, [sp, #104]
  4045b4:	b	4045f8 <ferror@plt+0x1fe8>
  4045b8:	ldr	x0, [sp, #104]
  4045bc:	ldr	x2, [x0]
  4045c0:	ldr	x0, [sp, #80]
  4045c4:	ldr	x1, [x0, #24]
  4045c8:	ldr	x0, [sp, #112]
  4045cc:	lsl	x0, x0, #3
  4045d0:	add	x0, x1, x0
  4045d4:	ldr	x0, [x0]
  4045d8:	mov	x1, x0
  4045dc:	mov	x0, x2
  4045e0:	bl	402350 <strcmp@plt>
  4045e4:	cmp	w0, #0x0
  4045e8:	b.eq	40460c <ferror@plt+0x1ffc>  // b.none
  4045ec:	ldr	x0, [sp, #104]
  4045f0:	add	x0, x0, #0x8
  4045f4:	str	x0, [sp, #104]
  4045f8:	ldr	x0, [sp, #104]
  4045fc:	ldr	x0, [x0]
  404600:	cmp	x0, #0x0
  404604:	b.ne	4045b8 <ferror@plt+0x1fa8>  // b.any
  404608:	b	404610 <ferror@plt+0x2000>
  40460c:	nop
  404610:	ldr	x0, [sp, #104]
  404614:	ldr	x0, [x0]
  404618:	cmp	x0, #0x0
  40461c:	b.ne	40462c <ferror@plt+0x201c>  // b.any
  404620:	ldr	x0, [sp, #120]
  404624:	add	x0, x0, #0x1
  404628:	str	x0, [sp, #120]
  40462c:	ldr	x0, [sp, #112]
  404630:	add	x0, x0, #0x1
  404634:	str	x0, [sp, #112]
  404638:	ldr	x0, [sp, #80]
  40463c:	ldr	x1, [x0, #24]
  404640:	ldr	x0, [sp, #112]
  404644:	lsl	x0, x0, #3
  404648:	add	x0, x1, x0
  40464c:	ldr	x0, [x0]
  404650:	cmp	x0, #0x0
  404654:	b.ne	4045a8 <ferror@plt+0x1f98>  // b.any
  404658:	ldr	x0, [sp, #120]
  40465c:	add	x0, x0, #0x1
  404660:	mov	x1, #0x8                   	// #8
  404664:	bl	4021f0 <calloc@plt>
  404668:	str	x0, [sp, #56]
  40466c:	ldr	x0, [sp, #56]
  404670:	cmp	x0, #0x0
  404674:	b.ne	404698 <ferror@plt+0x2088>  // b.any
  404678:	ldr	x0, [sp, #64]
  40467c:	bl	4023c0 <free@plt>
  404680:	bl	402560 <__errno_location@plt>
  404684:	mov	x1, x0
  404688:	mov	w0, #0xc                   	// #12
  40468c:	str	w0, [x1]
  404690:	mov	x0, #0x0                   	// #0
  404694:	b	404810 <ferror@plt+0x2200>
  404698:	str	xzr, [sp, #112]
  40469c:	b	4046d8 <ferror@plt+0x20c8>
  4046a0:	ldr	x0, [sp, #88]
  4046a4:	ldr	x1, [x0, #24]
  4046a8:	ldr	x0, [sp, #112]
  4046ac:	lsl	x0, x0, #3
  4046b0:	add	x1, x1, x0
  4046b4:	ldr	x0, [sp, #112]
  4046b8:	lsl	x0, x0, #3
  4046bc:	ldr	x2, [sp, #56]
  4046c0:	add	x0, x2, x0
  4046c4:	ldr	x1, [x1]
  4046c8:	str	x1, [x0]
  4046cc:	ldr	x0, [sp, #112]
  4046d0:	add	x0, x0, #0x1
  4046d4:	str	x0, [sp, #112]
  4046d8:	ldr	x0, [sp, #88]
  4046dc:	ldr	x1, [x0, #24]
  4046e0:	ldr	x0, [sp, #112]
  4046e4:	lsl	x0, x0, #3
  4046e8:	add	x0, x1, x0
  4046ec:	ldr	x0, [x0]
  4046f0:	cmp	x0, #0x0
  4046f4:	b.ne	4046a0 <ferror@plt+0x2090>  // b.any
  4046f8:	ldr	x0, [sp, #112]
  4046fc:	str	x0, [sp, #120]
  404700:	str	xzr, [sp, #112]
  404704:	b	4047d4 <ferror@plt+0x21c4>
  404708:	ldr	x0, [sp, #56]
  40470c:	str	x0, [sp, #96]
  404710:	b	404754 <ferror@plt+0x2144>
  404714:	ldr	x0, [sp, #96]
  404718:	ldr	x2, [x0]
  40471c:	ldr	x0, [sp, #80]
  404720:	ldr	x1, [x0, #24]
  404724:	ldr	x0, [sp, #112]
  404728:	lsl	x0, x0, #3
  40472c:	add	x0, x1, x0
  404730:	ldr	x0, [x0]
  404734:	mov	x1, x0
  404738:	mov	x0, x2
  40473c:	bl	402350 <strcmp@plt>
  404740:	cmp	w0, #0x0
  404744:	b.eq	404768 <ferror@plt+0x2158>  // b.none
  404748:	ldr	x0, [sp, #96]
  40474c:	add	x0, x0, #0x8
  404750:	str	x0, [sp, #96]
  404754:	ldr	x0, [sp, #96]
  404758:	ldr	x0, [x0]
  40475c:	cmp	x0, #0x0
  404760:	b.ne	404714 <ferror@plt+0x2104>  // b.any
  404764:	b	40476c <ferror@plt+0x215c>
  404768:	nop
  40476c:	ldr	x0, [sp, #96]
  404770:	ldr	x0, [x0]
  404774:	cmp	x0, #0x0
  404778:	b.ne	4047c8 <ferror@plt+0x21b8>  // b.any
  40477c:	ldr	x0, [sp, #80]
  404780:	ldr	x1, [x0, #24]
  404784:	ldr	x0, [sp, #112]
  404788:	lsl	x0, x0, #3
  40478c:	add	x1, x1, x0
  404790:	ldr	x0, [sp, #120]
  404794:	lsl	x0, x0, #3
  404798:	ldr	x2, [sp, #56]
  40479c:	add	x0, x2, x0
  4047a0:	ldr	x1, [x1]
  4047a4:	str	x1, [x0]
  4047a8:	ldr	x0, [sp, #120]
  4047ac:	add	x0, x0, #0x1
  4047b0:	str	x0, [sp, #120]
  4047b4:	ldr	x0, [sp, #120]
  4047b8:	lsl	x0, x0, #3
  4047bc:	ldr	x1, [sp, #56]
  4047c0:	add	x0, x1, x0
  4047c4:	str	xzr, [x0]
  4047c8:	ldr	x0, [sp, #112]
  4047cc:	add	x0, x0, #0x1
  4047d0:	str	x0, [sp, #112]
  4047d4:	ldr	x0, [sp, #80]
  4047d8:	ldr	x1, [x0, #24]
  4047dc:	ldr	x0, [sp, #112]
  4047e0:	lsl	x0, x0, #3
  4047e4:	add	x0, x1, x0
  4047e8:	ldr	x0, [x0]
  4047ec:	cmp	x0, #0x0
  4047f0:	b.ne	404708 <ferror@plt+0x20f8>  // b.any
  4047f4:	ldr	x0, [sp, #40]
  4047f8:	ldr	x1, [sp, #64]
  4047fc:	str	x1, [x0]
  404800:	ldr	x0, [sp, #88]
  404804:	ldr	x1, [sp, #56]
  404808:	str	x1, [x0, #24]
  40480c:	ldr	x0, [sp, #40]
  404810:	ldr	x19, [sp, #16]
  404814:	ldp	x29, x30, [sp], #128
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-80]!
  404820:	mov	x29, sp
  404824:	str	w0, [sp, #28]
  404828:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40482c:	add	x0, x0, #0x460
  404830:	ldr	x0, [x0, #1056]
  404834:	str	x0, [sp, #72]
  404838:	b	404b50 <ferror@plt+0x2540>
  40483c:	ldr	x0, [sp, #72]
  404840:	ldr	x0, [x0, #8]
  404844:	str	x0, [sp, #56]
  404848:	str	wzr, [sp, #68]
  40484c:	ldr	x0, [sp, #72]
  404850:	ldrb	w0, [x0, #32]
  404854:	ubfx	x0, x0, #0, #1
  404858:	and	w0, w0, #0xff
  40485c:	eor	w0, w0, #0x1
  404860:	and	w0, w0, #0xff
  404864:	cmp	w0, #0x0
  404868:	b.ne	404b30 <ferror@plt+0x2520>  // b.any
  40486c:	ldr	x0, [sp, #56]
  404870:	cmp	x0, #0x0
  404874:	b.eq	404b38 <ferror@plt+0x2528>  // b.none
  404878:	str	wzr, [sp, #68]
  40487c:	b	40488c <ferror@plt+0x227c>
  404880:	ldr	w0, [sp, #68]
  404884:	add	w0, w0, #0x1
  404888:	str	w0, [sp, #68]
  40488c:	ldr	x0, [sp, #56]
  404890:	ldr	x1, [x0, #24]
  404894:	ldr	w0, [sp, #68]
  404898:	lsl	x0, x0, #3
  40489c:	add	x0, x1, x0
  4048a0:	ldr	x0, [x0]
  4048a4:	cmp	x0, #0x0
  4048a8:	b.ne	404880 <ferror@plt+0x2270>  // b.any
  4048ac:	ldr	w1, [sp, #68]
  4048b0:	ldr	w0, [sp, #28]
  4048b4:	cmp	w1, w0
  4048b8:	b.ls	404b40 <ferror@plt+0x2530>  // b.plast
  4048bc:	mov	x0, #0x28                  	// #40
  4048c0:	bl	402150 <malloc@plt>
  4048c4:	str	x0, [sp, #48]
  4048c8:	ldr	x0, [sp, #48]
  4048cc:	cmp	x0, #0x0
  4048d0:	b.ne	4048ec <ferror@plt+0x22dc>  // b.any
  4048d4:	bl	402560 <__errno_location@plt>
  4048d8:	mov	x1, x0
  4048dc:	mov	w0, #0xc                   	// #12
  4048e0:	str	w0, [x1]
  4048e4:	mov	w0, #0x0                   	// #0
  4048e8:	b	404b60 <ferror@plt+0x2550>
  4048ec:	ldr	x0, [sp, #72]
  4048f0:	ldr	x0, [x0, #8]
  4048f4:	bl	403dc0 <ferror@plt+0x17b0>
  4048f8:	mov	x1, x0
  4048fc:	ldr	x0, [sp, #48]
  404900:	str	x1, [x0, #8]
  404904:	ldr	x0, [sp, #48]
  404908:	ldr	x0, [x0, #8]
  40490c:	cmp	x0, #0x0
  404910:	b.ne	404934 <ferror@plt+0x2324>  // b.any
  404914:	ldr	x0, [sp, #48]
  404918:	bl	4023c0 <free@plt>
  40491c:	bl	402560 <__errno_location@plt>
  404920:	mov	x1, x0
  404924:	mov	w0, #0xc                   	// #12
  404928:	str	w0, [x1]
  40492c:	mov	w0, #0x0                   	// #0
  404930:	b	404b60 <ferror@plt+0x2550>
  404934:	ldr	x0, [sp, #48]
  404938:	ldr	x0, [x0, #8]
  40493c:	str	x0, [sp, #40]
  404940:	ldr	x0, [sp, #48]
  404944:	str	xzr, [x0]
  404948:	ldr	x0, [sp, #48]
  40494c:	ldrb	w1, [x0, #32]
  404950:	orr	w1, w1, #0x1
  404954:	strb	w1, [x0, #32]
  404958:	ldr	w0, [sp, #28]
  40495c:	str	w0, [sp, #64]
  404960:	b	4049a4 <ferror@plt+0x2394>
  404964:	ldr	x0, [sp, #56]
  404968:	ldr	x1, [x0, #24]
  40496c:	ldr	w0, [sp, #64]
  404970:	lsl	x0, x0, #3
  404974:	add	x0, x1, x0
  404978:	ldr	x0, [x0]
  40497c:	bl	4023c0 <free@plt>
  404980:	ldr	x0, [sp, #56]
  404984:	ldr	x1, [x0, #24]
  404988:	ldr	w0, [sp, #64]
  40498c:	lsl	x0, x0, #3
  404990:	add	x0, x1, x0
  404994:	str	xzr, [x0]
  404998:	ldr	w0, [sp, #64]
  40499c:	add	w0, w0, #0x1
  4049a0:	str	w0, [sp, #64]
  4049a4:	ldr	x0, [sp, #56]
  4049a8:	ldr	x1, [x0, #24]
  4049ac:	ldr	w0, [sp, #64]
  4049b0:	lsl	x0, x0, #3
  4049b4:	add	x0, x1, x0
  4049b8:	ldr	x0, [x0]
  4049bc:	cmp	x0, #0x0
  4049c0:	b.ne	404964 <ferror@plt+0x2354>  // b.any
  4049c4:	str	wzr, [sp, #64]
  4049c8:	b	404a74 <ferror@plt+0x2464>
  4049cc:	ldr	x0, [sp, #40]
  4049d0:	ldr	x1, [x0, #24]
  4049d4:	ldr	w0, [sp, #64]
  4049d8:	lsl	x0, x0, #3
  4049dc:	add	x0, x1, x0
  4049e0:	ldr	x0, [x0]
  4049e4:	cmp	x0, #0x0
  4049e8:	b.eq	404a08 <ferror@plt+0x23f8>  // b.none
  4049ec:	ldr	x0, [sp, #40]
  4049f0:	ldr	x1, [x0, #24]
  4049f4:	ldr	w0, [sp, #64]
  4049f8:	lsl	x0, x0, #3
  4049fc:	add	x0, x1, x0
  404a00:	ldr	x0, [x0]
  404a04:	bl	4023c0 <free@plt>
  404a08:	ldr	x0, [sp, #40]
  404a0c:	ldr	x1, [x0, #24]
  404a10:	ldr	w2, [sp, #64]
  404a14:	ldr	w0, [sp, #28]
  404a18:	add	w0, w2, w0
  404a1c:	mov	w0, w0
  404a20:	lsl	x0, x0, #3
  404a24:	add	x1, x1, x0
  404a28:	ldr	x0, [sp, #40]
  404a2c:	ldr	x2, [x0, #24]
  404a30:	ldr	w0, [sp, #64]
  404a34:	lsl	x0, x0, #3
  404a38:	add	x0, x2, x0
  404a3c:	ldr	x1, [x1]
  404a40:	str	x1, [x0]
  404a44:	ldr	x0, [sp, #40]
  404a48:	ldr	x1, [x0, #24]
  404a4c:	ldr	w2, [sp, #64]
  404a50:	ldr	w0, [sp, #28]
  404a54:	add	w0, w2, w0
  404a58:	mov	w0, w0
  404a5c:	lsl	x0, x0, #3
  404a60:	add	x0, x1, x0
  404a64:	str	xzr, [x0]
  404a68:	ldr	w0, [sp, #64]
  404a6c:	add	w0, w0, #0x1
  404a70:	str	w0, [sp, #64]
  404a74:	ldr	x0, [sp, #40]
  404a78:	ldr	x1, [x0, #24]
  404a7c:	ldr	w2, [sp, #64]
  404a80:	ldr	w0, [sp, #28]
  404a84:	add	w0, w2, w0
  404a88:	mov	w0, w0
  404a8c:	lsl	x0, x0, #3
  404a90:	add	x0, x1, x0
  404a94:	ldr	x0, [x0]
  404a98:	cmp	x0, #0x0
  404a9c:	b.ne	4049cc <ferror@plt+0x23bc>  // b.any
  404aa0:	b	404ae4 <ferror@plt+0x24d4>
  404aa4:	ldr	x0, [sp, #40]
  404aa8:	ldr	x1, [x0, #24]
  404aac:	ldr	w0, [sp, #64]
  404ab0:	lsl	x0, x0, #3
  404ab4:	add	x0, x1, x0
  404ab8:	ldr	x0, [x0]
  404abc:	bl	4023c0 <free@plt>
  404ac0:	ldr	x0, [sp, #40]
  404ac4:	ldr	x1, [x0, #24]
  404ac8:	ldr	w0, [sp, #64]
  404acc:	lsl	x0, x0, #3
  404ad0:	add	x0, x1, x0
  404ad4:	str	xzr, [x0]
  404ad8:	ldr	w0, [sp, #64]
  404adc:	add	w0, w0, #0x1
  404ae0:	str	w0, [sp, #64]
  404ae4:	ldr	x0, [sp, #40]
  404ae8:	ldr	x1, [x0, #24]
  404aec:	ldr	w0, [sp, #64]
  404af0:	lsl	x0, x0, #3
  404af4:	add	x0, x1, x0
  404af8:	ldr	x0, [x0]
  404afc:	cmp	x0, #0x0
  404b00:	b.ne	404aa4 <ferror@plt+0x2494>  // b.any
  404b04:	ldr	x0, [sp, #48]
  404b08:	ldr	x1, [sp, #72]
  404b0c:	str	x1, [x0, #16]
  404b10:	ldr	x0, [sp, #72]
  404b14:	ldr	x1, [x0, #24]
  404b18:	ldr	x0, [sp, #48]
  404b1c:	str	x1, [x0, #24]
  404b20:	ldr	x0, [sp, #72]
  404b24:	ldr	x1, [sp, #48]
  404b28:	str	x1, [x0, #24]
  404b2c:	b	404b44 <ferror@plt+0x2534>
  404b30:	nop
  404b34:	b	404b44 <ferror@plt+0x2534>
  404b38:	nop
  404b3c:	b	404b44 <ferror@plt+0x2534>
  404b40:	nop
  404b44:	ldr	x0, [sp, #72]
  404b48:	ldr	x0, [x0, #24]
  404b4c:	str	x0, [sp, #72]
  404b50:	ldr	x0, [sp, #72]
  404b54:	cmp	x0, #0x0
  404b58:	b.ne	40483c <ferror@plt+0x222c>  // b.any
  404b5c:	mov	w0, #0x1                   	// #1
  404b60:	ldp	x29, x30, [sp], #80
  404b64:	ret
  404b68:	stp	x29, x30, [sp, #-64]!
  404b6c:	mov	x29, sp
  404b70:	str	x19, [sp, #16]
  404b74:	str	x0, [sp, #40]
  404b78:	mov	x0, #0x20                  	// #32
  404b7c:	bl	402150 <malloc@plt>
  404b80:	str	x0, [sp, #48]
  404b84:	ldr	x0, [sp, #48]
  404b88:	cmp	x0, #0x0
  404b8c:	b.ne	404b98 <ferror@plt+0x2588>  // b.any
  404b90:	mov	x0, #0x0                   	// #0
  404b94:	b	404d54 <ferror@plt+0x2744>
  404b98:	mov	x2, #0x20                  	// #32
  404b9c:	mov	w1, #0x0                   	// #0
  404ba0:	ldr	x0, [sp, #48]
  404ba4:	bl	4021b0 <memset@plt>
  404ba8:	ldr	x0, [sp, #40]
  404bac:	ldr	w1, [x0, #16]
  404bb0:	ldr	x0, [sp, #48]
  404bb4:	str	w1, [x0, #16]
  404bb8:	ldr	x0, [sp, #40]
  404bbc:	ldr	x0, [x0]
  404bc0:	bl	402270 <strdup@plt>
  404bc4:	mov	x1, x0
  404bc8:	ldr	x0, [sp, #48]
  404bcc:	str	x1, [x0]
  404bd0:	ldr	x0, [sp, #48]
  404bd4:	ldr	x0, [x0]
  404bd8:	cmp	x0, #0x0
  404bdc:	b.ne	404bf0 <ferror@plt+0x25e0>  // b.any
  404be0:	ldr	x0, [sp, #48]
  404be4:	bl	404d60 <ferror@plt+0x2750>
  404be8:	mov	x0, #0x0                   	// #0
  404bec:	b	404d54 <ferror@plt+0x2744>
  404bf0:	ldr	x0, [sp, #40]
  404bf4:	ldr	x0, [x0, #8]
  404bf8:	bl	402270 <strdup@plt>
  404bfc:	mov	x1, x0
  404c00:	ldr	x0, [sp, #48]
  404c04:	str	x1, [x0, #8]
  404c08:	ldr	x0, [sp, #48]
  404c0c:	ldr	x0, [x0, #8]
  404c10:	cmp	x0, #0x0
  404c14:	b.ne	404c28 <ferror@plt+0x2618>  // b.any
  404c18:	ldr	x0, [sp, #48]
  404c1c:	bl	404d60 <ferror@plt+0x2750>
  404c20:	mov	x0, #0x0                   	// #0
  404c24:	b	404d54 <ferror@plt+0x2744>
  404c28:	str	wzr, [sp, #60]
  404c2c:	b	404c3c <ferror@plt+0x262c>
  404c30:	ldr	w0, [sp, #60]
  404c34:	add	w0, w0, #0x1
  404c38:	str	w0, [sp, #60]
  404c3c:	ldr	x0, [sp, #40]
  404c40:	ldr	x1, [x0, #24]
  404c44:	ldrsw	x0, [sp, #60]
  404c48:	lsl	x0, x0, #3
  404c4c:	add	x0, x1, x0
  404c50:	ldr	x0, [x0]
  404c54:	cmp	x0, #0x0
  404c58:	b.ne	404c30 <ferror@plt+0x2620>  // b.any
  404c5c:	ldr	w0, [sp, #60]
  404c60:	add	w0, w0, #0x1
  404c64:	sxtw	x0, w0
  404c68:	lsl	x0, x0, #3
  404c6c:	bl	402150 <malloc@plt>
  404c70:	mov	x1, x0
  404c74:	ldr	x0, [sp, #48]
  404c78:	str	x1, [x0, #24]
  404c7c:	ldr	x0, [sp, #48]
  404c80:	ldr	x0, [x0, #24]
  404c84:	cmp	x0, #0x0
  404c88:	b.ne	404c9c <ferror@plt+0x268c>  // b.any
  404c8c:	ldr	x0, [sp, #48]
  404c90:	bl	404d60 <ferror@plt+0x2750>
  404c94:	mov	x0, #0x0                   	// #0
  404c98:	b	404d54 <ferror@plt+0x2744>
  404c9c:	str	wzr, [sp, #60]
  404ca0:	b	404d18 <ferror@plt+0x2708>
  404ca4:	ldr	x0, [sp, #40]
  404ca8:	ldr	x1, [x0, #24]
  404cac:	ldrsw	x0, [sp, #60]
  404cb0:	lsl	x0, x0, #3
  404cb4:	add	x0, x1, x0
  404cb8:	ldr	x2, [x0]
  404cbc:	ldr	x0, [sp, #48]
  404cc0:	ldr	x1, [x0, #24]
  404cc4:	ldrsw	x0, [sp, #60]
  404cc8:	lsl	x0, x0, #3
  404ccc:	add	x19, x1, x0
  404cd0:	mov	x0, x2
  404cd4:	bl	402270 <strdup@plt>
  404cd8:	str	x0, [x19]
  404cdc:	ldr	x0, [sp, #48]
  404ce0:	ldr	x1, [x0, #24]
  404ce4:	ldrsw	x0, [sp, #60]
  404ce8:	lsl	x0, x0, #3
  404cec:	add	x0, x1, x0
  404cf0:	ldr	x0, [x0]
  404cf4:	cmp	x0, #0x0
  404cf8:	b.ne	404d0c <ferror@plt+0x26fc>  // b.any
  404cfc:	ldr	x0, [sp, #48]
  404d00:	bl	404d60 <ferror@plt+0x2750>
  404d04:	mov	x0, #0x0                   	// #0
  404d08:	b	404d54 <ferror@plt+0x2744>
  404d0c:	ldr	w0, [sp, #60]
  404d10:	add	w0, w0, #0x1
  404d14:	str	w0, [sp, #60]
  404d18:	ldr	x0, [sp, #40]
  404d1c:	ldr	x1, [x0, #24]
  404d20:	ldrsw	x0, [sp, #60]
  404d24:	lsl	x0, x0, #3
  404d28:	add	x0, x1, x0
  404d2c:	ldr	x0, [x0]
  404d30:	cmp	x0, #0x0
  404d34:	b.ne	404ca4 <ferror@plt+0x2694>  // b.any
  404d38:	ldr	x0, [sp, #48]
  404d3c:	ldr	x1, [x0, #24]
  404d40:	ldrsw	x0, [sp, #60]
  404d44:	lsl	x0, x0, #3
  404d48:	add	x0, x1, x0
  404d4c:	str	xzr, [x0]
  404d50:	ldr	x0, [sp, #48]
  404d54:	ldr	x19, [sp, #16]
  404d58:	ldp	x29, x30, [sp], #64
  404d5c:	ret
  404d60:	stp	x29, x30, [sp, #-64]!
  404d64:	mov	x29, sp
  404d68:	str	x19, [sp, #16]
  404d6c:	str	x0, [sp, #40]
  404d70:	ldr	x0, [sp, #40]
  404d74:	ldr	x0, [x0]
  404d78:	bl	4023c0 <free@plt>
  404d7c:	ldr	x0, [sp, #40]
  404d80:	ldr	x0, [x0, #8]
  404d84:	cmp	x0, #0x0
  404d88:	b.eq	404dbc <ferror@plt+0x27ac>  // b.none
  404d8c:	ldr	x0, [sp, #40]
  404d90:	ldr	x19, [x0, #8]
  404d94:	ldr	x0, [sp, #40]
  404d98:	ldr	x0, [x0, #8]
  404d9c:	bl	401fe0 <strlen@plt>
  404da0:	mov	x2, x0
  404da4:	mov	w1, #0x0                   	// #0
  404da8:	mov	x0, x19
  404dac:	bl	4021b0 <memset@plt>
  404db0:	ldr	x0, [sp, #40]
  404db4:	ldr	x0, [x0, #8]
  404db8:	bl	4023c0 <free@plt>
  404dbc:	ldr	x0, [sp, #40]
  404dc0:	ldr	x0, [x0, #24]
  404dc4:	cmp	x0, #0x0
  404dc8:	b.eq	404e28 <ferror@plt+0x2818>  // b.none
  404dcc:	str	xzr, [sp, #56]
  404dd0:	b	404dfc <ferror@plt+0x27ec>
  404dd4:	ldr	x0, [sp, #40]
  404dd8:	ldr	x1, [x0, #24]
  404ddc:	ldr	x0, [sp, #56]
  404de0:	lsl	x0, x0, #3
  404de4:	add	x0, x1, x0
  404de8:	ldr	x0, [x0]
  404dec:	bl	4023c0 <free@plt>
  404df0:	ldr	x0, [sp, #56]
  404df4:	add	x0, x0, #0x1
  404df8:	str	x0, [sp, #56]
  404dfc:	ldr	x0, [sp, #40]
  404e00:	ldr	x1, [x0, #24]
  404e04:	ldr	x0, [sp, #56]
  404e08:	lsl	x0, x0, #3
  404e0c:	add	x0, x1, x0
  404e10:	ldr	x0, [x0]
  404e14:	cmp	x0, #0x0
  404e18:	b.ne	404dd4 <ferror@plt+0x27c4>  // b.any
  404e1c:	ldr	x0, [sp, #40]
  404e20:	ldr	x0, [x0, #24]
  404e24:	bl	4023c0 <free@plt>
  404e28:	ldr	x0, [sp, #40]
  404e2c:	bl	4023c0 <free@plt>
  404e30:	nop
  404e34:	ldr	x19, [sp, #16]
  404e38:	ldp	x29, x30, [sp], #64
  404e3c:	ret
  404e40:	stp	x29, x30, [sp, #-112]!
  404e44:	mov	x29, sp
  404e48:	str	x19, [sp, #16]
  404e4c:	str	x0, [sp, #40]
  404e50:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404e54:	add	x0, x0, #0x7d8
  404e58:	str	x0, [sp, #104]
  404e5c:	add	x0, sp, #0x40
  404e60:	adrp	x1, 40b000 <putsgent@@Base+0x274>
  404e64:	add	x1, x1, #0x7e8
  404e68:	str	x1, [x0]
  404e6c:	add	x0, sp, #0x40
  404e70:	adrp	x1, 40b000 <putsgent@@Base+0x274>
  404e74:	add	x1, x1, #0x7f0
  404e78:	str	x1, [x0, #8]
  404e7c:	add	x0, sp, #0x40
  404e80:	ldr	x1, [sp, #40]
  404e84:	str	x1, [x0, #16]
  404e88:	add	x0, sp, #0x40
  404e8c:	str	xzr, [x0, #24]
  404e90:	str	xzr, [sp, #56]
  404e94:	add	x2, sp, #0x60
  404e98:	add	x1, sp, #0x38
  404e9c:	add	x0, sp, #0x40
  404ea0:	mov	x3, x2
  404ea4:	mov	x2, x1
  404ea8:	mov	x1, x0
  404eac:	ldr	x0, [sp, #104]
  404eb0:	bl	406db8 <ferror@plt+0x47a8>
  404eb4:	cmp	w0, #0x0
  404eb8:	b.eq	404ef8 <ferror@plt+0x28e8>  // b.none
  404ebc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  404ec0:	add	x0, x0, #0xb10
  404ec4:	ldr	x19, [x0]
  404ec8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404ecc:	add	x0, x0, #0x7f8
  404ed0:	bl	4025c0 <gettext@plt>
  404ed4:	mov	x1, x0
  404ed8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  404edc:	add	x0, x0, #0x80
  404ee0:	ldr	x0, [x0]
  404ee4:	mov	x2, x0
  404ee8:	mov	x0, x19
  404eec:	bl	4025e0 <fprintf@plt>
  404ef0:	mov	w0, #0xffffffff            	// #-1
  404ef4:	b	405010 <ferror@plt+0x2a00>
  404ef8:	ldr	w0, [sp, #96]
  404efc:	asr	w0, w0, #8
  404f00:	and	w0, w0, #0xff
  404f04:	str	w0, [sp, #100]
  404f08:	ldr	w0, [sp, #96]
  404f0c:	and	w0, w0, #0x7f
  404f10:	cmp	w0, #0x0
  404f14:	b.eq	404f64 <ferror@plt+0x2954>  // b.none
  404f18:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  404f1c:	add	x0, x0, #0xb10
  404f20:	ldr	x19, [x0]
  404f24:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404f28:	add	x0, x0, #0x820
  404f2c:	bl	4025c0 <gettext@plt>
  404f30:	mov	x4, x0
  404f34:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  404f38:	add	x0, x0, #0x80
  404f3c:	ldr	x1, [x0]
  404f40:	ldr	w0, [sp, #96]
  404f44:	and	w0, w0, #0x7f
  404f48:	mov	w3, w0
  404f4c:	mov	x2, x1
  404f50:	mov	x1, x4
  404f54:	mov	x0, x19
  404f58:	bl	4025e0 <fprintf@plt>
  404f5c:	mov	w0, #0xffffffff            	// #-1
  404f60:	b	405010 <ferror@plt+0x2a00>
  404f64:	ldr	w0, [sp, #100]
  404f68:	cmp	w0, #0x7f
  404f6c:	b.ne	404f78 <ferror@plt+0x2968>  // b.any
  404f70:	mov	w0, #0x0                   	// #0
  404f74:	b	405010 <ferror@plt+0x2a00>
  404f78:	ldr	w0, [sp, #100]
  404f7c:	cmp	w0, #0x1
  404f80:	b.ne	404f8c <ferror@plt+0x297c>  // b.any
  404f84:	mov	w0, #0x0                   	// #0
  404f88:	b	405010 <ferror@plt+0x2a00>
  404f8c:	ldr	w0, [sp, #100]
  404f90:	cmp	w0, #0x0
  404f94:	b.eq	40500c <ferror@plt+0x29fc>  // b.none
  404f98:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  404f9c:	add	x0, x0, #0xb10
  404fa0:	ldr	x19, [x0]
  404fa4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404fa8:	add	x0, x0, #0x858
  404fac:	bl	4025c0 <gettext@plt>
  404fb0:	mov	x1, x0
  404fb4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  404fb8:	add	x0, x0, #0x80
  404fbc:	ldr	x0, [x0]
  404fc0:	ldr	w3, [sp, #100]
  404fc4:	mov	x2, x0
  404fc8:	mov	x0, x19
  404fcc:	bl	4025e0 <fprintf@plt>
  404fd0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  404fd4:	add	x0, x0, #0xb10
  404fd8:	ldr	x19, [x0]
  404fdc:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  404fe0:	add	x0, x0, #0x7f8
  404fe4:	bl	4025c0 <gettext@plt>
  404fe8:	mov	x1, x0
  404fec:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  404ff0:	add	x0, x0, #0x80
  404ff4:	ldr	x0, [x0]
  404ff8:	mov	x2, x0
  404ffc:	mov	x0, x19
  405000:	bl	4025e0 <fprintf@plt>
  405004:	mov	w0, #0xffffffff            	// #-1
  405008:	b	405010 <ferror@plt+0x2a00>
  40500c:	mov	w0, #0x0                   	// #0
  405010:	ldr	x19, [sp, #16]
  405014:	ldp	x29, x30, [sp], #112
  405018:	ret
  40501c:	stp	x29, x30, [sp, #-128]!
  405020:	mov	x29, sp
  405024:	str	x19, [sp, #16]
  405028:	str	w0, [sp, #44]
  40502c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405030:	add	x0, x0, #0x878
  405034:	str	x0, [sp, #112]
  405038:	str	xzr, [sp, #104]
  40503c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405040:	add	x0, x0, #0x890
  405044:	str	x0, [sp, #64]
  405048:	str	xzr, [sp, #72]
  40504c:	str	xzr, [sp, #80]
  405050:	str	xzr, [sp, #56]
  405054:	str	wzr, [sp, #124]
  405058:	mov	x0, #0x4                   	// #4
  40505c:	bl	402150 <malloc@plt>
  405060:	str	x0, [sp, #104]
  405064:	ldr	x0, [sp, #104]
  405068:	cmp	x0, #0x0
  40506c:	b.ne	405078 <ferror@plt+0x2a68>  // b.any
  405070:	mov	w0, #0xffffffff            	// #-1
  405074:	b	4052b0 <ferror@plt+0x2ca0>
  405078:	ldr	w0, [sp, #124]
  40507c:	add	w1, w0, #0x1
  405080:	str	w1, [sp, #124]
  405084:	sxtw	x0, w0
  405088:	ldr	x1, [sp, #104]
  40508c:	add	x0, x1, x0
  405090:	mov	w1, #0x2d                  	// #45
  405094:	strb	w1, [x0]
  405098:	ldr	w0, [sp, #44]
  40509c:	and	w0, w0, #0x1
  4050a0:	cmp	w0, #0x0
  4050a4:	b.eq	4050c8 <ferror@plt+0x2ab8>  // b.none
  4050a8:	ldr	w0, [sp, #124]
  4050ac:	add	w1, w0, #0x1
  4050b0:	str	w1, [sp, #124]
  4050b4:	sxtw	x0, w0
  4050b8:	ldr	x1, [sp, #104]
  4050bc:	add	x0, x1, x0
  4050c0:	mov	w1, #0x55                  	// #85
  4050c4:	strb	w1, [x0]
  4050c8:	ldr	w0, [sp, #44]
  4050cc:	and	w0, w0, #0x2
  4050d0:	cmp	w0, #0x0
  4050d4:	b.eq	4050f8 <ferror@plt+0x2ae8>  // b.none
  4050d8:	ldr	w0, [sp, #124]
  4050dc:	add	w1, w0, #0x1
  4050e0:	str	w1, [sp, #124]
  4050e4:	sxtw	x0, w0
  4050e8:	ldr	x1, [sp, #104]
  4050ec:	add	x0, x1, x0
  4050f0:	mov	w1, #0x47                  	// #71
  4050f4:	strb	w1, [x0]
  4050f8:	ldr	w0, [sp, #124]
  4050fc:	add	w1, w0, #0x1
  405100:	str	w1, [sp, #124]
  405104:	sxtw	x0, w0
  405108:	ldr	x1, [sp, #104]
  40510c:	add	x0, x1, x0
  405110:	strb	wzr, [x0]
  405114:	ldr	w0, [sp, #124]
  405118:	cmp	w0, #0x2
  40511c:	b.ne	405130 <ferror@plt+0x2b20>  // b.any
  405120:	ldr	x0, [sp, #104]
  405124:	bl	4023c0 <free@plt>
  405128:	mov	w0, #0x0                   	// #0
  40512c:	b	4052b0 <ferror@plt+0x2ca0>
  405130:	ldr	x0, [sp, #104]
  405134:	str	x0, [sp, #72]
  405138:	add	x2, sp, #0x5c
  40513c:	add	x1, sp, #0x38
  405140:	add	x0, sp, #0x40
  405144:	mov	x3, x2
  405148:	mov	x2, x1
  40514c:	mov	x1, x0
  405150:	ldr	x0, [sp, #112]
  405154:	bl	406db8 <ferror@plt+0x47a8>
  405158:	str	w0, [sp, #100]
  40515c:	ldr	x0, [sp, #104]
  405160:	bl	4023c0 <free@plt>
  405164:	ldr	w0, [sp, #100]
  405168:	cmp	w0, #0x0
  40516c:	b.eq	4051ac <ferror@plt+0x2b9c>  // b.none
  405170:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405174:	add	x0, x0, #0xb10
  405178:	ldr	x19, [x0]
  40517c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405180:	add	x0, x0, #0x8a0
  405184:	bl	4025c0 <gettext@plt>
  405188:	mov	x1, x0
  40518c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  405190:	add	x0, x0, #0x80
  405194:	ldr	x0, [x0]
  405198:	mov	x2, x0
  40519c:	mov	x0, x19
  4051a0:	bl	4025e0 <fprintf@plt>
  4051a4:	mov	w0, #0xffffffff            	// #-1
  4051a8:	b	4052b0 <ferror@plt+0x2ca0>
  4051ac:	ldr	w0, [sp, #92]
  4051b0:	asr	w0, w0, #8
  4051b4:	and	w0, w0, #0xff
  4051b8:	str	w0, [sp, #96]
  4051bc:	ldr	w0, [sp, #92]
  4051c0:	and	w0, w0, #0x7f
  4051c4:	cmp	w0, #0x0
  4051c8:	b.eq	405218 <ferror@plt+0x2c08>  // b.none
  4051cc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4051d0:	add	x0, x0, #0xb10
  4051d4:	ldr	x19, [x0]
  4051d8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4051dc:	add	x0, x0, #0x8c8
  4051e0:	bl	4025c0 <gettext@plt>
  4051e4:	mov	x4, x0
  4051e8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4051ec:	add	x0, x0, #0x80
  4051f0:	ldr	x1, [x0]
  4051f4:	ldr	w0, [sp, #92]
  4051f8:	and	w0, w0, #0x7f
  4051fc:	mov	w3, w0
  405200:	mov	x2, x1
  405204:	mov	x1, x4
  405208:	mov	x0, x19
  40520c:	bl	4025e0 <fprintf@plt>
  405210:	mov	w0, #0xffffffff            	// #-1
  405214:	b	4052b0 <ferror@plt+0x2ca0>
  405218:	ldr	w0, [sp, #96]
  40521c:	cmp	w0, #0x7f
  405220:	b.ne	40522c <ferror@plt+0x2c1c>  // b.any
  405224:	mov	w0, #0x0                   	// #0
  405228:	b	4052b0 <ferror@plt+0x2ca0>
  40522c:	ldr	w0, [sp, #96]
  405230:	cmp	w0, #0x0
  405234:	b.eq	4052ac <ferror@plt+0x2c9c>  // b.none
  405238:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40523c:	add	x0, x0, #0xb10
  405240:	ldr	x19, [x0]
  405244:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405248:	add	x0, x0, #0x900
  40524c:	bl	4025c0 <gettext@plt>
  405250:	mov	x1, x0
  405254:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  405258:	add	x0, x0, #0x80
  40525c:	ldr	x0, [x0]
  405260:	ldr	w3, [sp, #96]
  405264:	mov	x2, x0
  405268:	mov	x0, x19
  40526c:	bl	4025e0 <fprintf@plt>
  405270:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405274:	add	x0, x0, #0xb10
  405278:	ldr	x19, [x0]
  40527c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405280:	add	x0, x0, #0x8a0
  405284:	bl	4025c0 <gettext@plt>
  405288:	mov	x1, x0
  40528c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  405290:	add	x0, x0, #0x80
  405294:	ldr	x0, [x0]
  405298:	mov	x2, x0
  40529c:	mov	x0, x19
  4052a0:	bl	4025e0 <fprintf@plt>
  4052a4:	mov	w0, #0xffffffff            	// #-1
  4052a8:	b	4052b0 <ferror@plt+0x2ca0>
  4052ac:	mov	w0, #0x0                   	// #0
  4052b0:	ldr	x19, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #128
  4052b8:	ret
  4052bc:	stp	x29, x30, [sp, #-48]!
  4052c0:	mov	x29, sp
  4052c4:	str	x0, [sp, #24]
  4052c8:	ldr	x0, [sp, #24]
  4052cc:	str	x0, [sp, #40]
  4052d0:	ldr	x0, [sp, #40]
  4052d4:	bl	4056fc <ferror@plt+0x30ec>
  4052d8:	ldp	x29, x30, [sp], #48
  4052dc:	ret
  4052e0:	stp	x29, x30, [sp, #-48]!
  4052e4:	mov	x29, sp
  4052e8:	str	x0, [sp, #24]
  4052ec:	ldr	x0, [sp, #24]
  4052f0:	str	x0, [sp, #40]
  4052f4:	ldr	x0, [sp, #40]
  4052f8:	bl	40587c <ferror@plt+0x326c>
  4052fc:	nop
  405300:	ldp	x29, x30, [sp], #48
  405304:	ret
  405308:	sub	sp, sp, #0x20
  40530c:	str	x0, [sp, #8]
  405310:	ldr	x0, [sp, #8]
  405314:	str	x0, [sp, #24]
  405318:	ldr	x0, [sp, #24]
  40531c:	ldr	x0, [x0]
  405320:	add	sp, sp, #0x20
  405324:	ret
  405328:	stp	x29, x30, [sp, #-32]!
  40532c:	mov	x29, sp
  405330:	str	x0, [sp, #24]
  405334:	ldr	x0, [sp, #24]
  405338:	bl	405d30 <ferror@plt+0x3720>
  40533c:	ldp	x29, x30, [sp], #32
  405340:	ret
  405344:	stp	x29, x30, [sp, #-48]!
  405348:	mov	x29, sp
  40534c:	str	x0, [sp, #24]
  405350:	str	x1, [sp, #16]
  405354:	ldr	x0, [sp, #24]
  405358:	str	x0, [sp, #40]
  40535c:	ldr	x0, [sp, #40]
  405360:	cmp	x0, #0x0
  405364:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  405368:	ldr	x0, [sp, #40]
  40536c:	ldr	x2, [x0]
  405370:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405374:	add	x1, x0, #0x928
  405378:	mov	x0, x2
  40537c:	bl	409574 <ferror@plt+0x6f64>
  405380:	cmn	w0, #0x1
  405384:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  405388:	ldr	x0, [sp, #40]
  40538c:	ldr	x2, [x0, #8]
  405390:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405394:	add	x1, x0, #0x928
  405398:	mov	x0, x2
  40539c:	bl	409574 <ferror@plt+0x6f64>
  4053a0:	cmn	w0, #0x1
  4053a4:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  4053a8:	ldr	x0, [sp, #40]
  4053ac:	ldr	w0, [x0, #16]
  4053b0:	cmn	w0, #0x1
  4053b4:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  4053b8:	ldr	x0, [sp, #40]
  4053bc:	ldr	w0, [x0, #20]
  4053c0:	cmn	w0, #0x1
  4053c4:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  4053c8:	ldr	x0, [sp, #40]
  4053cc:	ldr	x2, [x0, #24]
  4053d0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4053d4:	add	x1, x0, #0x928
  4053d8:	mov	x0, x2
  4053dc:	bl	409574 <ferror@plt+0x6f64>
  4053e0:	cmn	w0, #0x1
  4053e4:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  4053e8:	ldr	x0, [sp, #40]
  4053ec:	ldr	x2, [x0, #32]
  4053f0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4053f4:	add	x1, x0, #0x928
  4053f8:	mov	x0, x2
  4053fc:	bl	409574 <ferror@plt+0x6f64>
  405400:	cmn	w0, #0x1
  405404:	b.eq	405428 <ferror@plt+0x2e18>  // b.none
  405408:	ldr	x0, [sp, #40]
  40540c:	ldr	x2, [x0, #40]
  405410:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  405414:	add	x1, x0, #0x928
  405418:	mov	x0, x2
  40541c:	bl	409574 <ferror@plt+0x6f64>
  405420:	cmn	w0, #0x1
  405424:	b.ne	405430 <ferror@plt+0x2e20>  // b.any
  405428:	mov	w0, #0xffffffff            	// #-1
  40542c:	b	405450 <ferror@plt+0x2e40>
  405430:	ldr	x1, [sp, #16]
  405434:	ldr	x0, [sp, #40]
  405438:	bl	402010 <putpwent@plt>
  40543c:	cmn	w0, #0x1
  405440:	b.ne	40544c <ferror@plt+0x2e3c>  // b.any
  405444:	mov	w0, #0xffffffff            	// #-1
  405448:	b	405450 <ferror@plt+0x2e40>
  40544c:	mov	w0, #0x0                   	// #0
  405450:	ldp	x29, x30, [sp], #48
  405454:	ret
  405458:	stp	x29, x30, [sp, #-32]!
  40545c:	mov	x29, sp
  405460:	str	x0, [sp, #24]
  405464:	ldr	x1, [sp, #24]
  405468:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40546c:	add	x0, x0, #0x8e8
  405470:	bl	4078a8 <ferror@plt+0x5298>
  405474:	ldp	x29, x30, [sp], #32
  405478:	ret
  40547c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  405480:	add	x0, x0, #0x8e8
  405484:	ret
  405488:	stp	x29, x30, [sp, #-16]!
  40548c:	mov	x29, sp
  405490:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  405494:	add	x0, x0, #0x8e8
  405498:	bl	407a8c <ferror@plt+0x547c>
  40549c:	ldp	x29, x30, [sp], #16
  4054a0:	ret
  4054a4:	stp	x29, x30, [sp, #-32]!
  4054a8:	mov	x29, sp
  4054ac:	str	w0, [sp, #28]
  4054b0:	ldr	w1, [sp, #28]
  4054b4:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4054b8:	add	x0, x0, #0x8e8
  4054bc:	bl	407f08 <ferror@plt+0x58f8>
  4054c0:	ldp	x29, x30, [sp], #32
  4054c4:	ret
  4054c8:	stp	x29, x30, [sp, #-32]!
  4054cc:	mov	x29, sp
  4054d0:	str	x0, [sp, #24]
  4054d4:	ldr	x1, [sp, #24]
  4054d8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4054dc:	add	x0, x0, #0x8e8
  4054e0:	bl	4093b0 <ferror@plt+0x6da0>
  4054e4:	ldp	x29, x30, [sp], #32
  4054e8:	ret
  4054ec:	stp	x29, x30, [sp, #-48]!
  4054f0:	mov	x29, sp
  4054f4:	str	w0, [sp, #28]
  4054f8:	bl	40557c <ferror@plt+0x2f6c>
  4054fc:	nop
  405500:	bl	405598 <ferror@plt+0x2f88>
  405504:	str	x0, [sp, #40]
  405508:	ldr	x0, [sp, #40]
  40550c:	cmp	x0, #0x0
  405510:	b.eq	405528 <ferror@plt+0x2f18>  // b.none
  405514:	ldr	x0, [sp, #40]
  405518:	ldr	w0, [x0, #16]
  40551c:	ldr	w1, [sp, #28]
  405520:	cmp	w1, w0
  405524:	b.ne	405500 <ferror@plt+0x2ef0>  // b.any
  405528:	ldr	x0, [sp, #40]
  40552c:	ldp	x29, x30, [sp], #48
  405530:	ret
  405534:	stp	x29, x30, [sp, #-32]!
  405538:	mov	x29, sp
  40553c:	str	x0, [sp, #24]
  405540:	ldr	x1, [sp, #24]
  405544:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  405548:	add	x0, x0, #0x8e8
  40554c:	bl	408e20 <ferror@plt+0x6810>
  405550:	ldp	x29, x30, [sp], #32
  405554:	ret
  405558:	stp	x29, x30, [sp, #-32]!
  40555c:	mov	x29, sp
  405560:	str	x0, [sp, #24]
  405564:	ldr	x1, [sp, #24]
  405568:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40556c:	add	x0, x0, #0x8e8
  405570:	bl	409260 <ferror@plt+0x6c50>
  405574:	ldp	x29, x30, [sp], #32
  405578:	ret
  40557c:	stp	x29, x30, [sp, #-16]!
  405580:	mov	x29, sp
  405584:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  405588:	add	x0, x0, #0x8e8
  40558c:	bl	409448 <ferror@plt+0x6e38>
  405590:	ldp	x29, x30, [sp], #16
  405594:	ret
  405598:	stp	x29, x30, [sp, #-16]!
  40559c:	mov	x29, sp
  4055a0:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4055a4:	add	x0, x0, #0x8e8
  4055a8:	bl	4094a0 <ferror@plt+0x6e90>
  4055ac:	ldp	x29, x30, [sp], #16
  4055b0:	ret
  4055b4:	stp	x29, x30, [sp, #-16]!
  4055b8:	mov	x29, sp
  4055bc:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4055c0:	add	x0, x0, #0x8e8
  4055c4:	bl	408a00 <ferror@plt+0x63f0>
  4055c8:	ldp	x29, x30, [sp], #16
  4055cc:	ret
  4055d0:	stp	x29, x30, [sp, #-16]!
  4055d4:	mov	x29, sp
  4055d8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4055dc:	add	x0, x0, #0x8e8
  4055e0:	bl	407c88 <ferror@plt+0x5678>
  4055e4:	ldp	x29, x30, [sp], #16
  4055e8:	ret
  4055ec:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4055f0:	add	x0, x0, #0x8e8
  4055f4:	ldr	x0, [x0, #1056]
  4055f8:	ret
  4055fc:	stp	x29, x30, [sp, #-32]!
  405600:	mov	x29, sp
  405604:	str	x0, [sp, #24]
  405608:	ldr	x1, [sp, #24]
  40560c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  405610:	add	x0, x0, #0x8e8
  405614:	bl	4091a4 <ferror@plt+0x6b94>
  405618:	nop
  40561c:	ldp	x29, x30, [sp], #32
  405620:	ret
  405624:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  405628:	add	x0, x0, #0x8e8
  40562c:	ret
  405630:	sub	sp, sp, #0x20
  405634:	str	x0, [sp, #8]
  405638:	str	x1, [sp]
  40563c:	ldr	x0, [sp, #8]
  405640:	ldr	x0, [x0]
  405644:	ldr	x0, [x0, #8]
  405648:	cmp	x0, #0x0
  40564c:	b.ne	405658 <ferror@plt+0x3048>  // b.any
  405650:	mov	w0, #0x1                   	// #1
  405654:	b	4056d0 <ferror@plt+0x30c0>
  405658:	ldr	x0, [sp]
  40565c:	ldr	x0, [x0]
  405660:	ldr	x0, [x0, #8]
  405664:	cmp	x0, #0x0
  405668:	b.ne	405674 <ferror@plt+0x3064>  // b.any
  40566c:	mov	w0, #0xffffffff            	// #-1
  405670:	b	4056d0 <ferror@plt+0x30c0>
  405674:	ldr	x0, [sp, #8]
  405678:	ldr	x0, [x0]
  40567c:	ldr	x0, [x0, #8]
  405680:	ldr	w0, [x0, #16]
  405684:	str	w0, [sp, #28]
  405688:	ldr	x0, [sp]
  40568c:	ldr	x0, [x0]
  405690:	ldr	x0, [x0, #8]
  405694:	ldr	w0, [x0, #16]
  405698:	str	w0, [sp, #24]
  40569c:	ldr	w1, [sp, #28]
  4056a0:	ldr	w0, [sp, #24]
  4056a4:	cmp	w1, w0
  4056a8:	b.cs	4056b4 <ferror@plt+0x30a4>  // b.hs, b.nlast
  4056ac:	mov	w0, #0xffffffff            	// #-1
  4056b0:	b	4056d0 <ferror@plt+0x30c0>
  4056b4:	ldr	w1, [sp, #28]
  4056b8:	ldr	w0, [sp, #24]
  4056bc:	cmp	w1, w0
  4056c0:	b.ls	4056cc <ferror@plt+0x30bc>  // b.plast
  4056c4:	mov	w0, #0x1                   	// #1
  4056c8:	b	4056d0 <ferror@plt+0x30c0>
  4056cc:	mov	w0, #0x0                   	// #0
  4056d0:	add	sp, sp, #0x20
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-16]!
  4056dc:	mov	x29, sp
  4056e0:	adrp	x0, 405000 <ferror@plt+0x29f0>
  4056e4:	add	x1, x0, #0x630
  4056e8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4056ec:	add	x0, x0, #0x8e8
  4056f0:	bl	408474 <ferror@plt+0x5e64>
  4056f4:	ldp	x29, x30, [sp], #16
  4056f8:	ret
  4056fc:	stp	x29, x30, [sp, #-48]!
  405700:	mov	x29, sp
  405704:	str	x0, [sp, #24]
  405708:	mov	x0, #0x30                  	// #48
  40570c:	bl	402150 <malloc@plt>
  405710:	str	x0, [sp, #40]
  405714:	ldr	x0, [sp, #40]
  405718:	cmp	x0, #0x0
  40571c:	b.ne	405728 <ferror@plt+0x3118>  // b.any
  405720:	mov	x0, #0x0                   	// #0
  405724:	b	405874 <ferror@plt+0x3264>
  405728:	mov	x2, #0x30                  	// #48
  40572c:	mov	w1, #0x0                   	// #0
  405730:	ldr	x0, [sp, #40]
  405734:	bl	4021b0 <memset@plt>
  405738:	ldr	x0, [sp, #24]
  40573c:	ldr	w1, [x0, #16]
  405740:	ldr	x0, [sp, #40]
  405744:	str	w1, [x0, #16]
  405748:	ldr	x0, [sp, #24]
  40574c:	ldr	w1, [x0, #20]
  405750:	ldr	x0, [sp, #40]
  405754:	str	w1, [x0, #20]
  405758:	ldr	x0, [sp, #24]
  40575c:	ldr	x0, [x0]
  405760:	bl	402270 <strdup@plt>
  405764:	mov	x1, x0
  405768:	ldr	x0, [sp, #40]
  40576c:	str	x1, [x0]
  405770:	ldr	x0, [sp, #40]
  405774:	ldr	x0, [x0]
  405778:	cmp	x0, #0x0
  40577c:	b.ne	405790 <ferror@plt+0x3180>  // b.any
  405780:	ldr	x0, [sp, #40]
  405784:	bl	40587c <ferror@plt+0x326c>
  405788:	mov	x0, #0x0                   	// #0
  40578c:	b	405874 <ferror@plt+0x3264>
  405790:	ldr	x0, [sp, #24]
  405794:	ldr	x0, [x0, #8]
  405798:	bl	402270 <strdup@plt>
  40579c:	mov	x1, x0
  4057a0:	ldr	x0, [sp, #40]
  4057a4:	str	x1, [x0, #8]
  4057a8:	ldr	x0, [sp, #40]
  4057ac:	ldr	x0, [x0, #8]
  4057b0:	cmp	x0, #0x0
  4057b4:	b.ne	4057c8 <ferror@plt+0x31b8>  // b.any
  4057b8:	ldr	x0, [sp, #40]
  4057bc:	bl	40587c <ferror@plt+0x326c>
  4057c0:	mov	x0, #0x0                   	// #0
  4057c4:	b	405874 <ferror@plt+0x3264>
  4057c8:	ldr	x0, [sp, #24]
  4057cc:	ldr	x0, [x0, #24]
  4057d0:	bl	402270 <strdup@plt>
  4057d4:	mov	x1, x0
  4057d8:	ldr	x0, [sp, #40]
  4057dc:	str	x1, [x0, #24]
  4057e0:	ldr	x0, [sp, #40]
  4057e4:	ldr	x0, [x0, #24]
  4057e8:	cmp	x0, #0x0
  4057ec:	b.ne	405800 <ferror@plt+0x31f0>  // b.any
  4057f0:	ldr	x0, [sp, #40]
  4057f4:	bl	40587c <ferror@plt+0x326c>
  4057f8:	mov	x0, #0x0                   	// #0
  4057fc:	b	405874 <ferror@plt+0x3264>
  405800:	ldr	x0, [sp, #24]
  405804:	ldr	x0, [x0, #32]
  405808:	bl	402270 <strdup@plt>
  40580c:	mov	x1, x0
  405810:	ldr	x0, [sp, #40]
  405814:	str	x1, [x0, #32]
  405818:	ldr	x0, [sp, #40]
  40581c:	ldr	x0, [x0, #32]
  405820:	cmp	x0, #0x0
  405824:	b.ne	405838 <ferror@plt+0x3228>  // b.any
  405828:	ldr	x0, [sp, #40]
  40582c:	bl	40587c <ferror@plt+0x326c>
  405830:	mov	x0, #0x0                   	// #0
  405834:	b	405874 <ferror@plt+0x3264>
  405838:	ldr	x0, [sp, #24]
  40583c:	ldr	x0, [x0, #40]
  405840:	bl	402270 <strdup@plt>
  405844:	mov	x1, x0
  405848:	ldr	x0, [sp, #40]
  40584c:	str	x1, [x0, #40]
  405850:	ldr	x0, [sp, #40]
  405854:	ldr	x0, [x0, #40]
  405858:	cmp	x0, #0x0
  40585c:	b.ne	405870 <ferror@plt+0x3260>  // b.any
  405860:	ldr	x0, [sp, #40]
  405864:	bl	40587c <ferror@plt+0x326c>
  405868:	mov	x0, #0x0                   	// #0
  40586c:	b	405874 <ferror@plt+0x3264>
  405870:	ldr	x0, [sp, #40]
  405874:	ldp	x29, x30, [sp], #48
  405878:	ret
  40587c:	stp	x29, x30, [sp, #-48]!
  405880:	mov	x29, sp
  405884:	str	x19, [sp, #16]
  405888:	str	x0, [sp, #40]
  40588c:	ldr	x0, [sp, #40]
  405890:	ldr	x0, [x0]
  405894:	bl	4023c0 <free@plt>
  405898:	ldr	x0, [sp, #40]
  40589c:	ldr	x0, [x0, #8]
  4058a0:	cmp	x0, #0x0
  4058a4:	b.eq	4058d8 <ferror@plt+0x32c8>  // b.none
  4058a8:	ldr	x0, [sp, #40]
  4058ac:	ldr	x19, [x0, #8]
  4058b0:	ldr	x0, [sp, #40]
  4058b4:	ldr	x0, [x0, #8]
  4058b8:	bl	401fe0 <strlen@plt>
  4058bc:	mov	x2, x0
  4058c0:	mov	w1, #0x0                   	// #0
  4058c4:	mov	x0, x19
  4058c8:	bl	4021b0 <memset@plt>
  4058cc:	ldr	x0, [sp, #40]
  4058d0:	ldr	x0, [x0, #8]
  4058d4:	bl	4023c0 <free@plt>
  4058d8:	ldr	x0, [sp, #40]
  4058dc:	ldr	x0, [x0, #24]
  4058e0:	bl	4023c0 <free@plt>
  4058e4:	ldr	x0, [sp, #40]
  4058e8:	ldr	x0, [x0, #32]
  4058ec:	bl	4023c0 <free@plt>
  4058f0:	ldr	x0, [sp, #40]
  4058f4:	ldr	x0, [x0, #40]
  4058f8:	bl	4023c0 <free@plt>
  4058fc:	ldr	x0, [sp, #40]
  405900:	bl	4023c0 <free@plt>
  405904:	nop
  405908:	ldr	x19, [sp, #16]
  40590c:	ldp	x29, x30, [sp], #48
  405910:	ret
  405914:	stp	x29, x30, [sp, #-48]!
  405918:	mov	x29, sp
  40591c:	str	x0, [sp, #24]
  405920:	str	wzr, [sp, #44]
  405924:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405928:	add	x0, x0, #0xb68
  40592c:	ldr	w0, [x0]
  405930:	ldr	w1, [sp, #44]
  405934:	cmp	w1, w0
  405938:	b.lt	405a14 <ferror@plt+0x3404>  // b.tstop
  40593c:	ldr	w0, [sp, #44]
  405940:	add	w1, w0, #0x64
  405944:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405948:	add	x0, x0, #0xb68
  40594c:	str	w1, [x0]
  405950:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405954:	add	x0, x0, #0xb70
  405958:	ldr	x0, [x0]
  40595c:	cmp	x0, #0x0
  405960:	b.eq	405998 <ferror@plt+0x3388>  // b.none
  405964:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405968:	add	x0, x0, #0xb70
  40596c:	ldr	x2, [x0]
  405970:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405974:	add	x0, x0, #0xb68
  405978:	ldr	w0, [x0]
  40597c:	sxtw	x0, w0
  405980:	lsl	x0, x0, #3
  405984:	mov	x1, x0
  405988:	mov	x0, x2
  40598c:	bl	402210 <realloc@plt>
  405990:	str	x0, [sp, #32]
  405994:	b	4059b4 <ferror@plt+0x33a4>
  405998:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40599c:	add	x0, x0, #0xb68
  4059a0:	ldr	w0, [x0]
  4059a4:	sxtw	x0, w0
  4059a8:	lsl	x0, x0, #3
  4059ac:	bl	402150 <malloc@plt>
  4059b0:	str	x0, [sp, #32]
  4059b4:	ldr	x0, [sp, #32]
  4059b8:	cmp	x0, #0x0
  4059bc:	b.ne	405a04 <ferror@plt+0x33f4>  // b.any
  4059c0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4059c4:	add	x0, x0, #0xb70
  4059c8:	ldr	x0, [x0]
  4059cc:	cmp	x0, #0x0
  4059d0:	b.eq	4059e4 <ferror@plt+0x33d4>  // b.none
  4059d4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4059d8:	add	x0, x0, #0xb70
  4059dc:	ldr	x0, [x0]
  4059e0:	bl	4023c0 <free@plt>
  4059e4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4059e8:	add	x0, x0, #0xb70
  4059ec:	str	xzr, [x0]
  4059f0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4059f4:	add	x0, x0, #0xb68
  4059f8:	str	wzr, [x0]
  4059fc:	mov	x0, #0x0                   	// #0
  405a00:	b	405ad8 <ferror@plt+0x34c8>
  405a04:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405a08:	add	x0, x0, #0xb70
  405a0c:	ldr	x1, [sp, #32]
  405a10:	str	x1, [x0]
  405a14:	ldr	x0, [sp, #24]
  405a18:	cmp	x0, #0x0
  405a1c:	b.eq	405ab0 <ferror@plt+0x34a0>  // b.none
  405a20:	ldr	x0, [sp, #24]
  405a24:	ldrb	w0, [x0]
  405a28:	cmp	w0, #0x0
  405a2c:	b.eq	405ab0 <ferror@plt+0x34a0>  // b.none
  405a30:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405a34:	add	x0, x0, #0xb70
  405a38:	ldr	x1, [x0]
  405a3c:	ldr	w0, [sp, #44]
  405a40:	add	w2, w0, #0x1
  405a44:	str	w2, [sp, #44]
  405a48:	sxtw	x0, w0
  405a4c:	lsl	x0, x0, #3
  405a50:	add	x0, x1, x0
  405a54:	ldr	x1, [sp, #24]
  405a58:	str	x1, [x0]
  405a5c:	b	405a6c <ferror@plt+0x345c>
  405a60:	ldr	x0, [sp, #24]
  405a64:	add	x0, x0, #0x1
  405a68:	str	x0, [sp, #24]
  405a6c:	ldr	x0, [sp, #24]
  405a70:	ldrb	w0, [x0]
  405a74:	cmp	w0, #0x0
  405a78:	b.eq	405a8c <ferror@plt+0x347c>  // b.none
  405a7c:	ldr	x0, [sp, #24]
  405a80:	ldrb	w0, [x0]
  405a84:	cmp	w0, #0x2c
  405a88:	b.ne	405a60 <ferror@plt+0x3450>  // b.any
  405a8c:	ldr	x0, [sp, #24]
  405a90:	ldrb	w0, [x0]
  405a94:	cmp	w0, #0x0
  405a98:	b.eq	405924 <ferror@plt+0x3314>  // b.none
  405a9c:	ldr	x0, [sp, #24]
  405aa0:	add	x1, x0, #0x1
  405aa4:	str	x1, [sp, #24]
  405aa8:	strb	wzr, [x0]
  405aac:	b	405924 <ferror@plt+0x3314>
  405ab0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405ab4:	add	x0, x0, #0xb70
  405ab8:	ldr	x1, [x0]
  405abc:	ldrsw	x0, [sp, #44]
  405ac0:	lsl	x0, x0, #3
  405ac4:	add	x0, x1, x0
  405ac8:	str	xzr, [x0]
  405acc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405ad0:	add	x0, x0, #0xb70
  405ad4:	ldr	x0, [x0]
  405ad8:	ldp	x29, x30, [sp], #48
  405adc:	ret
  405ae0:	stp	x29, x30, [sp, #-48]!
  405ae4:	mov	x29, sp
  405ae8:	str	x0, [sp, #24]
  405aec:	ldr	x0, [sp, #24]
  405af0:	bl	401fe0 <strlen@plt>
  405af4:	add	x1, x0, #0x1
  405af8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405afc:	add	x0, x0, #0xb78
  405b00:	ldr	x0, [x0]
  405b04:	cmp	x1, x0
  405b08:	b.ls	405b90 <ferror@plt+0x3580>  // b.plast
  405b0c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b10:	add	x0, x0, #0xb80
  405b14:	ldr	x0, [x0]
  405b18:	cmp	x0, #0x0
  405b1c:	b.eq	405b30 <ferror@plt+0x3520>  // b.none
  405b20:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b24:	add	x0, x0, #0xb80
  405b28:	ldr	x0, [x0]
  405b2c:	bl	4023c0 <free@plt>
  405b30:	ldr	x0, [sp, #24]
  405b34:	bl	401fe0 <strlen@plt>
  405b38:	add	x1, x0, #0x3e8
  405b3c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b40:	add	x0, x0, #0xb78
  405b44:	str	x1, [x0]
  405b48:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b4c:	add	x0, x0, #0xb78
  405b50:	ldr	x0, [x0]
  405b54:	bl	402150 <malloc@plt>
  405b58:	mov	x1, x0
  405b5c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b60:	add	x0, x0, #0xb80
  405b64:	str	x1, [x0]
  405b68:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b6c:	add	x0, x0, #0xb80
  405b70:	ldr	x0, [x0]
  405b74:	cmp	x0, #0x0
  405b78:	b.ne	405b90 <ferror@plt+0x3580>  // b.any
  405b7c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b80:	add	x0, x0, #0xb78
  405b84:	str	xzr, [x0]
  405b88:	mov	x0, #0x0                   	// #0
  405b8c:	b	405d28 <ferror@plt+0x3718>
  405b90:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405b94:	add	x0, x0, #0xb80
  405b98:	ldr	x0, [x0]
  405b9c:	ldr	x1, [sp, #24]
  405ba0:	bl	402480 <strcpy@plt>
  405ba4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405ba8:	add	x0, x0, #0xb80
  405bac:	ldr	x0, [x0]
  405bb0:	mov	w1, #0xa                   	// #10
  405bb4:	bl	4022a0 <strrchr@plt>
  405bb8:	str	x0, [sp, #32]
  405bbc:	ldr	x0, [sp, #32]
  405bc0:	cmp	x0, #0x0
  405bc4:	b.eq	405bd0 <ferror@plt+0x35c0>  // b.none
  405bc8:	ldr	x0, [sp, #32]
  405bcc:	strb	wzr, [x0]
  405bd0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405bd4:	add	x0, x0, #0xb80
  405bd8:	ldr	x0, [x0]
  405bdc:	str	x0, [sp, #32]
  405be0:	str	wzr, [sp, #44]
  405be4:	b	405c38 <ferror@plt+0x3628>
  405be8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405bec:	add	x0, x0, #0xb88
  405bf0:	ldrsw	x1, [sp, #44]
  405bf4:	ldr	x2, [sp, #32]
  405bf8:	str	x2, [x0, x1, lsl #3]
  405bfc:	mov	w1, #0x3a                  	// #58
  405c00:	ldr	x0, [sp, #32]
  405c04:	bl	402410 <strchr@plt>
  405c08:	str	x0, [sp, #32]
  405c0c:	ldr	x0, [sp, #32]
  405c10:	cmp	x0, #0x0
  405c14:	b.eq	405c2c <ferror@plt+0x361c>  // b.none
  405c18:	ldr	x0, [sp, #32]
  405c1c:	strb	wzr, [x0]
  405c20:	ldr	x0, [sp, #32]
  405c24:	add	x0, x0, #0x1
  405c28:	str	x0, [sp, #32]
  405c2c:	ldr	w0, [sp, #44]
  405c30:	add	w0, w0, #0x1
  405c34:	str	w0, [sp, #44]
  405c38:	ldr	w0, [sp, #44]
  405c3c:	cmp	w0, #0x3
  405c40:	b.gt	405c50 <ferror@plt+0x3640>
  405c44:	ldr	x0, [sp, #32]
  405c48:	cmp	x0, #0x0
  405c4c:	b.ne	405be8 <ferror@plt+0x35d8>  // b.any
  405c50:	ldr	w0, [sp, #44]
  405c54:	cmp	w0, #0x2
  405c58:	b.le	405c80 <ferror@plt+0x3670>
  405c5c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405c60:	add	x0, x0, #0xb88
  405c64:	ldr	x0, [x0, #16]
  405c68:	ldrb	w0, [x0]
  405c6c:	cmp	w0, #0x0
  405c70:	b.eq	405c80 <ferror@plt+0x3670>  // b.none
  405c74:	ldr	x0, [sp, #32]
  405c78:	cmp	x0, #0x0
  405c7c:	b.eq	405c88 <ferror@plt+0x3678>  // b.none
  405c80:	mov	x0, #0x0                   	// #0
  405c84:	b	405d28 <ferror@plt+0x3718>
  405c88:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405c8c:	add	x0, x0, #0xb88
  405c90:	ldr	x1, [x0]
  405c94:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405c98:	add	x0, x0, #0xba8
  405c9c:	str	x1, [x0]
  405ca0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405ca4:	add	x0, x0, #0xb88
  405ca8:	ldr	x1, [x0, #8]
  405cac:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405cb0:	add	x0, x0, #0xba8
  405cb4:	str	x1, [x0, #8]
  405cb8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405cbc:	add	x0, x0, #0xb88
  405cc0:	ldr	x2, [x0, #16]
  405cc4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405cc8:	add	x1, x0, #0xbb8
  405ccc:	mov	x0, x2
  405cd0:	bl	40a3a4 <ferror@plt+0x7d94>
  405cd4:	cmp	w0, #0x0
  405cd8:	b.ne	405ce4 <ferror@plt+0x36d4>  // b.any
  405cdc:	mov	x0, #0x0                   	// #0
  405ce0:	b	405d28 <ferror@plt+0x3718>
  405ce4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405ce8:	add	x0, x0, #0xb88
  405cec:	ldr	x0, [x0, #24]
  405cf0:	bl	405914 <ferror@plt+0x3304>
  405cf4:	mov	x1, x0
  405cf8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405cfc:	add	x0, x0, #0xba8
  405d00:	str	x1, [x0, #24]
  405d04:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405d08:	add	x0, x0, #0xba8
  405d0c:	ldr	x0, [x0, #24]
  405d10:	cmp	x0, #0x0
  405d14:	b.ne	405d20 <ferror@plt+0x3710>  // b.any
  405d18:	mov	x0, #0x0                   	// #0
  405d1c:	b	405d28 <ferror@plt+0x3718>
  405d20:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405d24:	add	x0, x0, #0xba8
  405d28:	ldp	x29, x30, [sp], #48
  405d2c:	ret
  405d30:	stp	x29, x30, [sp, #-112]!
  405d34:	mov	x29, sp
  405d38:	stp	x19, x20, [sp, #16]
  405d3c:	str	x0, [sp, #40]
  405d40:	ldr	x0, [sp, #40]
  405d44:	bl	401fe0 <strlen@plt>
  405d48:	cmp	x0, #0x3ff
  405d4c:	b.ls	405d58 <ferror@plt+0x3748>  // b.plast
  405d50:	mov	x0, #0x0                   	// #0
  405d54:	b	405eb8 <ferror@plt+0x38a8>
  405d58:	ldr	x1, [sp, #40]
  405d5c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405d60:	add	x0, x0, #0xbc8
  405d64:	bl	402480 <strcpy@plt>
  405d68:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405d6c:	add	x19, x0, #0xbc8
  405d70:	mov	w20, #0x0                   	// #0
  405d74:	b	405dc8 <ferror@plt+0x37b8>
  405d78:	sxtw	x0, w20
  405d7c:	lsl	x0, x0, #3
  405d80:	add	x1, sp, #0x38
  405d84:	str	x19, [x1, x0]
  405d88:	b	405d90 <ferror@plt+0x3780>
  405d8c:	add	x19, x19, #0x1
  405d90:	ldrb	w0, [x19]
  405d94:	cmp	w0, #0x0
  405d98:	b.eq	405da8 <ferror@plt+0x3798>  // b.none
  405d9c:	ldrb	w0, [x19]
  405da0:	cmp	w0, #0x3a
  405da4:	b.ne	405d8c <ferror@plt+0x377c>  // b.any
  405da8:	ldrb	w0, [x19]
  405dac:	cmp	w0, #0x0
  405db0:	b.eq	405dc0 <ferror@plt+0x37b0>  // b.none
  405db4:	strb	wzr, [x19]
  405db8:	add	x19, x19, #0x1
  405dbc:	b	405dc4 <ferror@plt+0x37b4>
  405dc0:	mov	x19, #0x0                   	// #0
  405dc4:	add	w20, w20, #0x1
  405dc8:	cmp	w20, #0x6
  405dcc:	b.gt	405dd8 <ferror@plt+0x37c8>
  405dd0:	cmp	x19, #0x0
  405dd4:	b.ne	405d78 <ferror@plt+0x3768>  // b.any
  405dd8:	cmp	x19, #0x0
  405ddc:	b.eq	405de8 <ferror@plt+0x37d8>  // b.none
  405de0:	mov	x0, #0x0                   	// #0
  405de4:	b	405eb8 <ferror@plt+0x38a8>
  405de8:	cmp	w20, #0x7
  405dec:	b.ne	405e10 <ferror@plt+0x3800>  // b.any
  405df0:	ldr	x0, [sp, #72]
  405df4:	ldrb	w0, [x0]
  405df8:	cmp	w0, #0x0
  405dfc:	b.eq	405e10 <ferror@plt+0x3800>  // b.none
  405e00:	ldr	x0, [sp, #80]
  405e04:	ldrb	w0, [x0]
  405e08:	cmp	w0, #0x0
  405e0c:	b.ne	405e18 <ferror@plt+0x3808>  // b.any
  405e10:	mov	x0, #0x0                   	// #0
  405e14:	b	405eb8 <ferror@plt+0x38a8>
  405e18:	ldr	x1, [sp, #56]
  405e1c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405e20:	add	x0, x0, #0xfc8
  405e24:	str	x1, [x0]
  405e28:	ldr	x1, [sp, #64]
  405e2c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405e30:	add	x0, x0, #0xfc8
  405e34:	str	x1, [x0, #8]
  405e38:	ldr	x2, [sp, #72]
  405e3c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405e40:	add	x1, x0, #0xfd8
  405e44:	mov	x0, x2
  405e48:	bl	40a554 <ferror@plt+0x7f44>
  405e4c:	cmp	w0, #0x0
  405e50:	b.ne	405e5c <ferror@plt+0x384c>  // b.any
  405e54:	mov	x0, #0x0                   	// #0
  405e58:	b	405eb8 <ferror@plt+0x38a8>
  405e5c:	ldr	x2, [sp, #80]
  405e60:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405e64:	add	x1, x0, #0xfdc
  405e68:	mov	x0, x2
  405e6c:	bl	40a3a4 <ferror@plt+0x7d94>
  405e70:	cmp	w0, #0x0
  405e74:	b.ne	405e80 <ferror@plt+0x3870>  // b.any
  405e78:	mov	x0, #0x0                   	// #0
  405e7c:	b	405eb8 <ferror@plt+0x38a8>
  405e80:	ldr	x1, [sp, #88]
  405e84:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405e88:	add	x0, x0, #0xfc8
  405e8c:	str	x1, [x0, #24]
  405e90:	ldr	x1, [sp, #96]
  405e94:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405e98:	add	x0, x0, #0xfc8
  405e9c:	str	x1, [x0, #32]
  405ea0:	ldr	x1, [sp, #104]
  405ea4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405ea8:	add	x0, x0, #0xfc8
  405eac:	str	x1, [x0, #40]
  405eb0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  405eb4:	add	x0, x0, #0xfc8
  405eb8:	ldp	x19, x20, [sp, #16]
  405ebc:	ldp	x29, x30, [sp], #112
  405ec0:	ret
  405ec4:	stp	x29, x30, [sp, #-64]!
  405ec8:	mov	x29, sp
  405ecc:	str	x19, [sp, #16]
  405ed0:	str	x0, [sp, #40]
  405ed4:	mov	x0, #0x20                  	// #32
  405ed8:	bl	402150 <malloc@plt>
  405edc:	str	x0, [sp, #48]
  405ee0:	ldr	x0, [sp, #48]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.ne	405ef4 <ferror@plt+0x38e4>  // b.any
  405eec:	mov	x0, #0x0                   	// #0
  405ef0:	b	4063a4 <ferror@plt+0x3d94>
  405ef4:	mov	x2, #0x20                  	// #32
  405ef8:	mov	w1, #0x0                   	// #0
  405efc:	ldr	x0, [sp, #48]
  405f00:	bl	4021b0 <memset@plt>
  405f04:	ldr	x0, [sp, #40]
  405f08:	ldr	x0, [x0]
  405f0c:	bl	402270 <strdup@plt>
  405f10:	mov	x1, x0
  405f14:	ldr	x0, [sp, #48]
  405f18:	str	x1, [x0]
  405f1c:	ldr	x0, [sp, #48]
  405f20:	ldr	x0, [x0]
  405f24:	cmp	x0, #0x0
  405f28:	b.ne	405f3c <ferror@plt+0x392c>  // b.any
  405f2c:	ldr	x0, [sp, #48]
  405f30:	bl	4023c0 <free@plt>
  405f34:	mov	x0, #0x0                   	// #0
  405f38:	b	4063a4 <ferror@plt+0x3d94>
  405f3c:	ldr	x0, [sp, #40]
  405f40:	ldr	x0, [x0, #8]
  405f44:	bl	402270 <strdup@plt>
  405f48:	mov	x1, x0
  405f4c:	ldr	x0, [sp, #48]
  405f50:	str	x1, [x0, #8]
  405f54:	ldr	x0, [sp, #48]
  405f58:	ldr	x0, [x0, #8]
  405f5c:	cmp	x0, #0x0
  405f60:	b.ne	405f80 <ferror@plt+0x3970>  // b.any
  405f64:	ldr	x0, [sp, #48]
  405f68:	ldr	x0, [x0]
  405f6c:	bl	4023c0 <free@plt>
  405f70:	ldr	x0, [sp, #48]
  405f74:	bl	4023c0 <free@plt>
  405f78:	mov	x0, #0x0                   	// #0
  405f7c:	b	4063a4 <ferror@plt+0x3d94>
  405f80:	str	wzr, [sp, #60]
  405f84:	b	405f94 <ferror@plt+0x3984>
  405f88:	ldr	w0, [sp, #60]
  405f8c:	add	w0, w0, #0x1
  405f90:	str	w0, [sp, #60]
  405f94:	ldr	x0, [sp, #40]
  405f98:	ldr	x1, [x0, #16]
  405f9c:	ldrsw	x0, [sp, #60]
  405fa0:	lsl	x0, x0, #3
  405fa4:	add	x0, x1, x0
  405fa8:	ldr	x0, [x0]
  405fac:	cmp	x0, #0x0
  405fb0:	b.ne	405f88 <ferror@plt+0x3978>  // b.any
  405fb4:	ldr	w0, [sp, #60]
  405fb8:	add	w0, w0, #0x1
  405fbc:	sxtw	x0, w0
  405fc0:	lsl	x0, x0, #3
  405fc4:	bl	402150 <malloc@plt>
  405fc8:	mov	x1, x0
  405fcc:	ldr	x0, [sp, #48]
  405fd0:	str	x1, [x0, #16]
  405fd4:	ldr	x0, [sp, #48]
  405fd8:	ldr	x0, [x0, #16]
  405fdc:	cmp	x0, #0x0
  405fe0:	b.ne	40600c <ferror@plt+0x39fc>  // b.any
  405fe4:	ldr	x0, [sp, #48]
  405fe8:	ldr	x0, [x0, #8]
  405fec:	bl	4023c0 <free@plt>
  405ff0:	ldr	x0, [sp, #48]
  405ff4:	ldr	x0, [x0]
  405ff8:	bl	4023c0 <free@plt>
  405ffc:	ldr	x0, [sp, #48]
  406000:	bl	4023c0 <free@plt>
  406004:	mov	x0, #0x0                   	// #0
  406008:	b	4063a4 <ferror@plt+0x3d94>
  40600c:	str	wzr, [sp, #60]
  406010:	b	4060fc <ferror@plt+0x3aec>
  406014:	ldr	x0, [sp, #40]
  406018:	ldr	x1, [x0, #16]
  40601c:	ldrsw	x0, [sp, #60]
  406020:	lsl	x0, x0, #3
  406024:	add	x0, x1, x0
  406028:	ldr	x2, [x0]
  40602c:	ldr	x0, [sp, #48]
  406030:	ldr	x1, [x0, #16]
  406034:	ldrsw	x0, [sp, #60]
  406038:	lsl	x0, x0, #3
  40603c:	add	x19, x1, x0
  406040:	mov	x0, x2
  406044:	bl	402270 <strdup@plt>
  406048:	str	x0, [x19]
  40604c:	ldr	x0, [sp, #48]
  406050:	ldr	x1, [x0, #16]
  406054:	ldrsw	x0, [sp, #60]
  406058:	lsl	x0, x0, #3
  40605c:	add	x0, x1, x0
  406060:	ldr	x0, [x0]
  406064:	cmp	x0, #0x0
  406068:	b.ne	4060f0 <ferror@plt+0x3ae0>  // b.any
  40606c:	str	wzr, [sp, #60]
  406070:	b	40609c <ferror@plt+0x3a8c>
  406074:	ldr	x0, [sp, #48]
  406078:	ldr	x1, [x0, #16]
  40607c:	ldrsw	x0, [sp, #60]
  406080:	lsl	x0, x0, #3
  406084:	add	x0, x1, x0
  406088:	ldr	x0, [x0]
  40608c:	bl	4023c0 <free@plt>
  406090:	ldr	w0, [sp, #60]
  406094:	add	w0, w0, #0x1
  406098:	str	w0, [sp, #60]
  40609c:	ldr	x0, [sp, #48]
  4060a0:	ldr	x1, [x0, #16]
  4060a4:	ldrsw	x0, [sp, #60]
  4060a8:	lsl	x0, x0, #3
  4060ac:	add	x0, x1, x0
  4060b0:	ldr	x0, [x0]
  4060b4:	cmp	x0, #0x0
  4060b8:	b.ne	406074 <ferror@plt+0x3a64>  // b.any
  4060bc:	ldr	x0, [sp, #48]
  4060c0:	ldr	x0, [x0, #16]
  4060c4:	bl	4023c0 <free@plt>
  4060c8:	ldr	x0, [sp, #48]
  4060cc:	ldr	x0, [x0, #8]
  4060d0:	bl	4023c0 <free@plt>
  4060d4:	ldr	x0, [sp, #48]
  4060d8:	ldr	x0, [x0]
  4060dc:	bl	4023c0 <free@plt>
  4060e0:	ldr	x0, [sp, #48]
  4060e4:	bl	4023c0 <free@plt>
  4060e8:	mov	x0, #0x0                   	// #0
  4060ec:	b	4063a4 <ferror@plt+0x3d94>
  4060f0:	ldr	w0, [sp, #60]
  4060f4:	add	w0, w0, #0x1
  4060f8:	str	w0, [sp, #60]
  4060fc:	ldr	x0, [sp, #40]
  406100:	ldr	x1, [x0, #16]
  406104:	ldrsw	x0, [sp, #60]
  406108:	lsl	x0, x0, #3
  40610c:	add	x0, x1, x0
  406110:	ldr	x0, [x0]
  406114:	cmp	x0, #0x0
  406118:	b.ne	406014 <ferror@plt+0x3a04>  // b.any
  40611c:	ldr	x0, [sp, #48]
  406120:	ldr	x1, [x0, #16]
  406124:	ldrsw	x0, [sp, #60]
  406128:	lsl	x0, x0, #3
  40612c:	add	x0, x1, x0
  406130:	str	xzr, [x0]
  406134:	str	wzr, [sp, #60]
  406138:	b	406148 <ferror@plt+0x3b38>
  40613c:	ldr	w0, [sp, #60]
  406140:	add	w0, w0, #0x1
  406144:	str	w0, [sp, #60]
  406148:	ldr	x0, [sp, #40]
  40614c:	ldr	x1, [x0, #24]
  406150:	ldrsw	x0, [sp, #60]
  406154:	lsl	x0, x0, #3
  406158:	add	x0, x1, x0
  40615c:	ldr	x0, [x0]
  406160:	cmp	x0, #0x0
  406164:	b.ne	40613c <ferror@plt+0x3b2c>  // b.any
  406168:	ldr	w0, [sp, #60]
  40616c:	add	w0, w0, #0x1
  406170:	sxtw	x0, w0
  406174:	lsl	x0, x0, #3
  406178:	bl	402150 <malloc@plt>
  40617c:	mov	x1, x0
  406180:	ldr	x0, [sp, #48]
  406184:	str	x1, [x0, #24]
  406188:	ldr	x0, [sp, #48]
  40618c:	ldr	x0, [x0, #24]
  406190:	cmp	x0, #0x0
  406194:	b.ne	40621c <ferror@plt+0x3c0c>  // b.any
  406198:	str	wzr, [sp, #60]
  40619c:	b	4061c8 <ferror@plt+0x3bb8>
  4061a0:	ldr	x0, [sp, #48]
  4061a4:	ldr	x1, [x0, #16]
  4061a8:	ldrsw	x0, [sp, #60]
  4061ac:	lsl	x0, x0, #3
  4061b0:	add	x0, x1, x0
  4061b4:	ldr	x0, [x0]
  4061b8:	bl	4023c0 <free@plt>
  4061bc:	ldr	w0, [sp, #60]
  4061c0:	add	w0, w0, #0x1
  4061c4:	str	w0, [sp, #60]
  4061c8:	ldr	x0, [sp, #48]
  4061cc:	ldr	x1, [x0, #16]
  4061d0:	ldrsw	x0, [sp, #60]
  4061d4:	lsl	x0, x0, #3
  4061d8:	add	x0, x1, x0
  4061dc:	ldr	x0, [x0]
  4061e0:	cmp	x0, #0x0
  4061e4:	b.ne	4061a0 <ferror@plt+0x3b90>  // b.any
  4061e8:	ldr	x0, [sp, #48]
  4061ec:	ldr	x0, [x0, #16]
  4061f0:	bl	4023c0 <free@plt>
  4061f4:	ldr	x0, [sp, #48]
  4061f8:	ldr	x0, [x0, #8]
  4061fc:	bl	4023c0 <free@plt>
  406200:	ldr	x0, [sp, #48]
  406204:	ldr	x0, [x0]
  406208:	bl	4023c0 <free@plt>
  40620c:	ldr	x0, [sp, #48]
  406210:	bl	4023c0 <free@plt>
  406214:	mov	x0, #0x0                   	// #0
  406218:	b	4063a4 <ferror@plt+0x3d94>
  40621c:	str	wzr, [sp, #60]
  406220:	b	406368 <ferror@plt+0x3d58>
  406224:	ldr	x0, [sp, #40]
  406228:	ldr	x1, [x0, #24]
  40622c:	ldrsw	x0, [sp, #60]
  406230:	lsl	x0, x0, #3
  406234:	add	x0, x1, x0
  406238:	ldr	x2, [x0]
  40623c:	ldr	x0, [sp, #48]
  406240:	ldr	x1, [x0, #24]
  406244:	ldrsw	x0, [sp, #60]
  406248:	lsl	x0, x0, #3
  40624c:	add	x19, x1, x0
  406250:	mov	x0, x2
  406254:	bl	402270 <strdup@plt>
  406258:	str	x0, [x19]
  40625c:	ldr	x0, [sp, #48]
  406260:	ldr	x1, [x0, #24]
  406264:	ldrsw	x0, [sp, #60]
  406268:	lsl	x0, x0, #3
  40626c:	add	x0, x1, x0
  406270:	ldr	x0, [x0]
  406274:	cmp	x0, #0x0
  406278:	b.ne	40635c <ferror@plt+0x3d4c>  // b.any
  40627c:	str	wzr, [sp, #60]
  406280:	b	4062ac <ferror@plt+0x3c9c>
  406284:	ldr	x0, [sp, #48]
  406288:	ldr	x1, [x0, #24]
  40628c:	ldrsw	x0, [sp, #60]
  406290:	lsl	x0, x0, #3
  406294:	add	x0, x1, x0
  406298:	ldr	x0, [x0]
  40629c:	bl	4023c0 <free@plt>
  4062a0:	ldr	w0, [sp, #60]
  4062a4:	add	w0, w0, #0x1
  4062a8:	str	w0, [sp, #60]
  4062ac:	ldr	x0, [sp, #48]
  4062b0:	ldr	x1, [x0, #24]
  4062b4:	ldrsw	x0, [sp, #60]
  4062b8:	lsl	x0, x0, #3
  4062bc:	add	x0, x1, x0
  4062c0:	ldr	x0, [x0]
  4062c4:	cmp	x0, #0x0
  4062c8:	b.ne	406284 <ferror@plt+0x3c74>  // b.any
  4062cc:	ldr	x0, [sp, #48]
  4062d0:	ldr	x0, [x0, #24]
  4062d4:	bl	4023c0 <free@plt>
  4062d8:	str	wzr, [sp, #60]
  4062dc:	b	406308 <ferror@plt+0x3cf8>
  4062e0:	ldr	x0, [sp, #48]
  4062e4:	ldr	x1, [x0, #16]
  4062e8:	ldrsw	x0, [sp, #60]
  4062ec:	lsl	x0, x0, #3
  4062f0:	add	x0, x1, x0
  4062f4:	ldr	x0, [x0]
  4062f8:	bl	4023c0 <free@plt>
  4062fc:	ldr	w0, [sp, #60]
  406300:	add	w0, w0, #0x1
  406304:	str	w0, [sp, #60]
  406308:	ldr	x0, [sp, #48]
  40630c:	ldr	x1, [x0, #16]
  406310:	ldrsw	x0, [sp, #60]
  406314:	lsl	x0, x0, #3
  406318:	add	x0, x1, x0
  40631c:	ldr	x0, [x0]
  406320:	cmp	x0, #0x0
  406324:	b.ne	4062e0 <ferror@plt+0x3cd0>  // b.any
  406328:	ldr	x0, [sp, #48]
  40632c:	ldr	x0, [x0, #16]
  406330:	bl	4023c0 <free@plt>
  406334:	ldr	x0, [sp, #48]
  406338:	ldr	x0, [x0, #8]
  40633c:	bl	4023c0 <free@plt>
  406340:	ldr	x0, [sp, #48]
  406344:	ldr	x0, [x0]
  406348:	bl	4023c0 <free@plt>
  40634c:	ldr	x0, [sp, #48]
  406350:	bl	4023c0 <free@plt>
  406354:	mov	x0, #0x0                   	// #0
  406358:	b	4063a4 <ferror@plt+0x3d94>
  40635c:	ldr	w0, [sp, #60]
  406360:	add	w0, w0, #0x1
  406364:	str	w0, [sp, #60]
  406368:	ldr	x0, [sp, #40]
  40636c:	ldr	x1, [x0, #24]
  406370:	ldrsw	x0, [sp, #60]
  406374:	lsl	x0, x0, #3
  406378:	add	x0, x1, x0
  40637c:	ldr	x0, [x0]
  406380:	cmp	x0, #0x0
  406384:	b.ne	406224 <ferror@plt+0x3c14>  // b.any
  406388:	ldr	x0, [sp, #48]
  40638c:	ldr	x1, [x0, #24]
  406390:	ldrsw	x0, [sp, #60]
  406394:	lsl	x0, x0, #3
  406398:	add	x0, x1, x0
  40639c:	str	xzr, [x0]
  4063a0:	ldr	x0, [sp, #48]
  4063a4:	ldr	x19, [sp, #16]
  4063a8:	ldp	x29, x30, [sp], #64
  4063ac:	ret
  4063b0:	stp	x29, x30, [sp, #-48]!
  4063b4:	mov	x29, sp
  4063b8:	str	x0, [sp, #24]
  4063bc:	ldr	x0, [sp, #24]
  4063c0:	str	x0, [sp, #40]
  4063c4:	ldr	x0, [sp, #40]
  4063c8:	bl	405ec4 <ferror@plt+0x38b4>
  4063cc:	ldp	x29, x30, [sp], #48
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-48]!
  4063d8:	mov	x29, sp
  4063dc:	str	x0, [sp, #24]
  4063e0:	ldr	x0, [sp, #24]
  4063e4:	str	x0, [sp, #40]
  4063e8:	ldr	x0, [sp, #40]
  4063ec:	bl	4063fc <ferror@plt+0x3dec>
  4063f0:	nop
  4063f4:	ldp	x29, x30, [sp], #48
  4063f8:	ret
  4063fc:	stp	x29, x30, [sp, #-64]!
  406400:	mov	x29, sp
  406404:	str	x19, [sp, #16]
  406408:	str	x0, [sp, #40]
  40640c:	ldr	x0, [sp, #40]
  406410:	ldr	x0, [x0]
  406414:	bl	4023c0 <free@plt>
  406418:	ldr	x0, [sp, #40]
  40641c:	ldr	x0, [x0, #8]
  406420:	cmp	x0, #0x0
  406424:	b.eq	406458 <ferror@plt+0x3e48>  // b.none
  406428:	ldr	x0, [sp, #40]
  40642c:	ldr	x19, [x0, #8]
  406430:	ldr	x0, [sp, #40]
  406434:	ldr	x0, [x0, #8]
  406438:	bl	401fe0 <strlen@plt>
  40643c:	mov	x2, x0
  406440:	mov	w1, #0x0                   	// #0
  406444:	mov	x0, x19
  406448:	bl	4021b0 <memset@plt>
  40644c:	ldr	x0, [sp, #40]
  406450:	ldr	x0, [x0, #8]
  406454:	bl	4023c0 <free@plt>
  406458:	str	xzr, [sp, #56]
  40645c:	b	406488 <ferror@plt+0x3e78>
  406460:	ldr	x0, [sp, #40]
  406464:	ldr	x1, [x0, #16]
  406468:	ldr	x0, [sp, #56]
  40646c:	lsl	x0, x0, #3
  406470:	add	x0, x1, x0
  406474:	ldr	x0, [x0]
  406478:	bl	4023c0 <free@plt>
  40647c:	ldr	x0, [sp, #56]
  406480:	add	x0, x0, #0x1
  406484:	str	x0, [sp, #56]
  406488:	ldr	x0, [sp, #40]
  40648c:	ldr	x1, [x0, #16]
  406490:	ldr	x0, [sp, #56]
  406494:	lsl	x0, x0, #3
  406498:	add	x0, x1, x0
  40649c:	ldr	x0, [x0]
  4064a0:	cmp	x0, #0x0
  4064a4:	b.ne	406460 <ferror@plt+0x3e50>  // b.any
  4064a8:	ldr	x0, [sp, #40]
  4064ac:	ldr	x0, [x0, #16]
  4064b0:	bl	4023c0 <free@plt>
  4064b4:	str	xzr, [sp, #56]
  4064b8:	b	4064e4 <ferror@plt+0x3ed4>
  4064bc:	ldr	x0, [sp, #40]
  4064c0:	ldr	x1, [x0, #24]
  4064c4:	ldr	x0, [sp, #56]
  4064c8:	lsl	x0, x0, #3
  4064cc:	add	x0, x1, x0
  4064d0:	ldr	x0, [x0]
  4064d4:	bl	4023c0 <free@plt>
  4064d8:	ldr	x0, [sp, #56]
  4064dc:	add	x0, x0, #0x1
  4064e0:	str	x0, [sp, #56]
  4064e4:	ldr	x0, [sp, #40]
  4064e8:	ldr	x1, [x0, #24]
  4064ec:	ldr	x0, [sp, #56]
  4064f0:	lsl	x0, x0, #3
  4064f4:	add	x0, x1, x0
  4064f8:	ldr	x0, [x0]
  4064fc:	cmp	x0, #0x0
  406500:	b.ne	4064bc <ferror@plt+0x3eac>  // b.any
  406504:	ldr	x0, [sp, #40]
  406508:	ldr	x0, [x0, #24]
  40650c:	bl	4023c0 <free@plt>
  406510:	ldr	x0, [sp, #40]
  406514:	bl	4023c0 <free@plt>
  406518:	nop
  40651c:	ldr	x19, [sp, #16]
  406520:	ldp	x29, x30, [sp], #64
  406524:	ret
  406528:	sub	sp, sp, #0x20
  40652c:	str	x0, [sp, #8]
  406530:	ldr	x0, [sp, #8]
  406534:	str	x0, [sp, #24]
  406538:	ldr	x0, [sp, #24]
  40653c:	ldr	x0, [x0]
  406540:	add	sp, sp, #0x20
  406544:	ret
  406548:	stp	x29, x30, [sp, #-32]!
  40654c:	mov	x29, sp
  406550:	str	x0, [sp, #24]
  406554:	ldr	x0, [sp, #24]
  406558:	bl	40a854 <sgetsgent@@Base>
  40655c:	ldp	x29, x30, [sp], #32
  406560:	ret
  406564:	stp	x29, x30, [sp, #-64]!
  406568:	mov	x29, sp
  40656c:	str	x0, [sp, #24]
  406570:	str	x1, [sp, #16]
  406574:	ldr	x0, [sp, #24]
  406578:	str	x0, [sp, #40]
  40657c:	ldr	x0, [sp, #40]
  406580:	cmp	x0, #0x0
  406584:	b.eq	4065c8 <ferror@plt+0x3fb8>  // b.none
  406588:	ldr	x0, [sp, #40]
  40658c:	ldr	x2, [x0]
  406590:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406594:	add	x1, x0, #0x930
  406598:	mov	x0, x2
  40659c:	bl	409574 <ferror@plt+0x6f64>
  4065a0:	cmn	w0, #0x1
  4065a4:	b.eq	4065c8 <ferror@plt+0x3fb8>  // b.none
  4065a8:	ldr	x0, [sp, #40]
  4065ac:	ldr	x2, [x0, #8]
  4065b0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4065b4:	add	x1, x0, #0x930
  4065b8:	mov	x0, x2
  4065bc:	bl	409574 <ferror@plt+0x6f64>
  4065c0:	cmn	w0, #0x1
  4065c4:	b.ne	4065d0 <ferror@plt+0x3fc0>  // b.any
  4065c8:	mov	w0, #0xffffffff            	// #-1
  4065cc:	b	4066e8 <ferror@plt+0x40d8>
  4065d0:	ldr	x0, [sp, #40]
  4065d4:	ldr	x0, [x0, #16]
  4065d8:	cmp	x0, #0x0
  4065dc:	b.eq	40664c <ferror@plt+0x403c>  // b.none
  4065e0:	str	xzr, [sp, #56]
  4065e4:	b	40662c <ferror@plt+0x401c>
  4065e8:	ldr	x0, [sp, #40]
  4065ec:	ldr	x1, [x0, #16]
  4065f0:	ldr	x0, [sp, #56]
  4065f4:	lsl	x0, x0, #3
  4065f8:	add	x0, x1, x0
  4065fc:	ldr	x2, [x0]
  406600:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406604:	add	x1, x0, #0x938
  406608:	mov	x0, x2
  40660c:	bl	409574 <ferror@plt+0x6f64>
  406610:	cmn	w0, #0x1
  406614:	b.ne	406620 <ferror@plt+0x4010>  // b.any
  406618:	mov	w0, #0xffffffff            	// #-1
  40661c:	b	4066e8 <ferror@plt+0x40d8>
  406620:	ldr	x0, [sp, #56]
  406624:	add	x0, x0, #0x1
  406628:	str	x0, [sp, #56]
  40662c:	ldr	x0, [sp, #40]
  406630:	ldr	x1, [x0, #16]
  406634:	ldr	x0, [sp, #56]
  406638:	lsl	x0, x0, #3
  40663c:	add	x0, x1, x0
  406640:	ldr	x0, [x0]
  406644:	cmp	x0, #0x0
  406648:	b.ne	4065e8 <ferror@plt+0x3fd8>  // b.any
  40664c:	ldr	x0, [sp, #40]
  406650:	ldr	x0, [x0, #24]
  406654:	cmp	x0, #0x0
  406658:	b.eq	4066c8 <ferror@plt+0x40b8>  // b.none
  40665c:	str	xzr, [sp, #48]
  406660:	b	4066a8 <ferror@plt+0x4098>
  406664:	ldr	x0, [sp, #40]
  406668:	ldr	x1, [x0, #24]
  40666c:	ldr	x0, [sp, #48]
  406670:	lsl	x0, x0, #3
  406674:	add	x0, x1, x0
  406678:	ldr	x2, [x0]
  40667c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406680:	add	x1, x0, #0x938
  406684:	mov	x0, x2
  406688:	bl	409574 <ferror@plt+0x6f64>
  40668c:	cmn	w0, #0x1
  406690:	b.ne	40669c <ferror@plt+0x408c>  // b.any
  406694:	mov	w0, #0xffffffff            	// #-1
  406698:	b	4066e8 <ferror@plt+0x40d8>
  40669c:	ldr	x0, [sp, #48]
  4066a0:	add	x0, x0, #0x1
  4066a4:	str	x0, [sp, #48]
  4066a8:	ldr	x0, [sp, #40]
  4066ac:	ldr	x1, [x0, #24]
  4066b0:	ldr	x0, [sp, #48]
  4066b4:	lsl	x0, x0, #3
  4066b8:	add	x0, x1, x0
  4066bc:	ldr	x0, [x0]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.ne	406664 <ferror@plt+0x4054>  // b.any
  4066c8:	ldr	x1, [sp, #16]
  4066cc:	ldr	x0, [sp, #40]
  4066d0:	bl	40ad8c <putsgent@@Base>
  4066d4:	cmn	w0, #0x1
  4066d8:	b.ne	4066e4 <ferror@plt+0x40d4>  // b.any
  4066dc:	mov	w0, #0xffffffff            	// #-1
  4066e0:	b	4066e8 <ferror@plt+0x40d8>
  4066e4:	mov	w0, #0x0                   	// #0
  4066e8:	ldp	x29, x30, [sp], #64
  4066ec:	ret
  4066f0:	stp	x29, x30, [sp, #-32]!
  4066f4:	mov	x29, sp
  4066f8:	str	x0, [sp, #24]
  4066fc:	ldr	x1, [sp, #24]
  406700:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406704:	add	x0, x0, #0xd70
  406708:	bl	4078a8 <ferror@plt+0x5298>
  40670c:	ldp	x29, x30, [sp], #32
  406710:	ret
  406714:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406718:	add	x0, x0, #0xd70
  40671c:	ret
  406720:	stp	x29, x30, [sp, #-16]!
  406724:	mov	x29, sp
  406728:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40672c:	add	x0, x0, #0x940
  406730:	bl	4099ac <ferror@plt+0x739c>
  406734:	and	w0, w0, #0xff
  406738:	cmp	w0, #0x0
  40673c:	b.eq	406748 <ferror@plt+0x4138>  // b.none
  406740:	mov	w0, #0x1                   	// #1
  406744:	b	406758 <ferror@plt+0x4148>
  406748:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40674c:	add	x0, x0, #0xd70
  406750:	bl	4078f0 <ferror@plt+0x52e0>
  406754:	and	w0, w0, #0xff
  406758:	ldp	x29, x30, [sp], #16
  40675c:	ret
  406760:	stp	x29, x30, [sp, #-16]!
  406764:	mov	x29, sp
  406768:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40676c:	add	x0, x0, #0xd70
  406770:	bl	407a8c <ferror@plt+0x547c>
  406774:	ldp	x29, x30, [sp], #16
  406778:	ret
  40677c:	stp	x29, x30, [sp, #-32]!
  406780:	mov	x29, sp
  406784:	str	w0, [sp, #28]
  406788:	ldr	w1, [sp, #28]
  40678c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406790:	add	x0, x0, #0xd70
  406794:	bl	407f08 <ferror@plt+0x58f8>
  406798:	ldp	x29, x30, [sp], #32
  40679c:	ret
  4067a0:	stp	x29, x30, [sp, #-32]!
  4067a4:	mov	x29, sp
  4067a8:	str	x0, [sp, #24]
  4067ac:	ldr	x1, [sp, #24]
  4067b0:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4067b4:	add	x0, x0, #0xd70
  4067b8:	bl	4093b0 <ferror@plt+0x6da0>
  4067bc:	ldp	x29, x30, [sp], #32
  4067c0:	ret
  4067c4:	stp	x29, x30, [sp, #-32]!
  4067c8:	mov	x29, sp
  4067cc:	str	x0, [sp, #24]
  4067d0:	ldr	x1, [sp, #24]
  4067d4:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4067d8:	add	x0, x0, #0xd70
  4067dc:	bl	408e20 <ferror@plt+0x6810>
  4067e0:	ldp	x29, x30, [sp], #32
  4067e4:	ret
  4067e8:	stp	x29, x30, [sp, #-32]!
  4067ec:	mov	x29, sp
  4067f0:	str	x0, [sp, #24]
  4067f4:	ldr	x1, [sp, #24]
  4067f8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4067fc:	add	x0, x0, #0xd70
  406800:	bl	409260 <ferror@plt+0x6c50>
  406804:	ldp	x29, x30, [sp], #32
  406808:	ret
  40680c:	stp	x29, x30, [sp, #-16]!
  406810:	mov	x29, sp
  406814:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406818:	add	x0, x0, #0xd70
  40681c:	bl	409448 <ferror@plt+0x6e38>
  406820:	ldp	x29, x30, [sp], #16
  406824:	ret
  406828:	stp	x29, x30, [sp, #-16]!
  40682c:	mov	x29, sp
  406830:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406834:	add	x0, x0, #0xd70
  406838:	bl	4094a0 <ferror@plt+0x6e90>
  40683c:	ldp	x29, x30, [sp], #16
  406840:	ret
  406844:	stp	x29, x30, [sp, #-16]!
  406848:	mov	x29, sp
  40684c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406850:	add	x0, x0, #0xd70
  406854:	bl	408a00 <ferror@plt+0x63f0>
  406858:	ldp	x29, x30, [sp], #16
  40685c:	ret
  406860:	stp	x29, x30, [sp, #-16]!
  406864:	mov	x29, sp
  406868:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40686c:	add	x0, x0, #0xd70
  406870:	bl	407c88 <ferror@plt+0x5678>
  406874:	ldp	x29, x30, [sp], #16
  406878:	ret
  40687c:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  406880:	add	x0, x0, #0xd70
  406884:	ldrb	w1, [x0, #1080]
  406888:	orr	w1, w1, #0x1
  40688c:	strb	w1, [x0, #1080]
  406890:	nop
  406894:	ret
  406898:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  40689c:	add	x0, x0, #0xd70
  4068a0:	ldr	x0, [x0, #1056]
  4068a4:	ret
  4068a8:	stp	x29, x30, [sp, #-32]!
  4068ac:	mov	x29, sp
  4068b0:	str	x0, [sp, #24]
  4068b4:	ldr	x1, [sp, #24]
  4068b8:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4068bc:	add	x0, x0, #0xd70
  4068c0:	bl	4091a4 <ferror@plt+0x6b94>
  4068c4:	nop
  4068c8:	ldp	x29, x30, [sp], #32
  4068cc:	ret
  4068d0:	stp	x29, x30, [sp, #-16]!
  4068d4:	mov	x29, sp
  4068d8:	bl	404168 <ferror@plt+0x1b58>
  4068dc:	mov	x1, x0
  4068e0:	adrp	x0, 41e000 <putsgent@@Base+0x13274>
  4068e4:	add	x0, x0, #0xd70
  4068e8:	bl	408708 <ferror@plt+0x60f8>
  4068ec:	ldp	x29, x30, [sp], #16
  4068f0:	ret
  4068f4:	stp	x29, x30, [sp, #-48]!
  4068f8:	mov	x29, sp
  4068fc:	str	x0, [sp, #24]
  406900:	ldr	x0, [sp, #24]
  406904:	str	x0, [sp, #40]
  406908:	ldr	x0, [sp, #40]
  40690c:	bl	406c10 <ferror@plt+0x4600>
  406910:	ldp	x29, x30, [sp], #48
  406914:	ret
  406918:	stp	x29, x30, [sp, #-48]!
  40691c:	mov	x29, sp
  406920:	str	x0, [sp, #24]
  406924:	ldr	x0, [sp, #24]
  406928:	str	x0, [sp, #40]
  40692c:	ldr	x0, [sp, #40]
  406930:	bl	406d44 <ferror@plt+0x4734>
  406934:	nop
  406938:	ldp	x29, x30, [sp], #48
  40693c:	ret
  406940:	sub	sp, sp, #0x20
  406944:	str	x0, [sp, #8]
  406948:	ldr	x0, [sp, #8]
  40694c:	str	x0, [sp, #24]
  406950:	ldr	x0, [sp, #24]
  406954:	ldr	x0, [x0]
  406958:	add	sp, sp, #0x20
  40695c:	ret
  406960:	stp	x29, x30, [sp, #-32]!
  406964:	mov	x29, sp
  406968:	str	x0, [sp, #24]
  40696c:	ldr	x0, [sp, #24]
  406970:	bl	402450 <sgetspent@plt>
  406974:	ldp	x29, x30, [sp], #32
  406978:	ret
  40697c:	stp	x29, x30, [sp, #-48]!
  406980:	mov	x29, sp
  406984:	str	x0, [sp, #24]
  406988:	str	x1, [sp, #16]
  40698c:	ldr	x0, [sp, #24]
  406990:	str	x0, [sp, #40]
  406994:	ldr	x0, [sp, #40]
  406998:	cmp	x0, #0x0
  40699c:	b.eq	4069e0 <ferror@plt+0x43d0>  // b.none
  4069a0:	ldr	x0, [sp, #40]
  4069a4:	ldr	x2, [x0]
  4069a8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4069ac:	add	x1, x0, #0x950
  4069b0:	mov	x0, x2
  4069b4:	bl	409574 <ferror@plt+0x6f64>
  4069b8:	cmn	w0, #0x1
  4069bc:	b.eq	4069e0 <ferror@plt+0x43d0>  // b.none
  4069c0:	ldr	x0, [sp, #40]
  4069c4:	ldr	x2, [x0, #8]
  4069c8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4069cc:	add	x1, x0, #0x950
  4069d0:	mov	x0, x2
  4069d4:	bl	409574 <ferror@plt+0x6f64>
  4069d8:	cmn	w0, #0x1
  4069dc:	b.ne	4069e8 <ferror@plt+0x43d8>  // b.any
  4069e0:	mov	w0, #0xffffffff            	// #-1
  4069e4:	b	406a08 <ferror@plt+0x43f8>
  4069e8:	ldr	x1, [sp, #16]
  4069ec:	ldr	x0, [sp, #40]
  4069f0:	bl	402230 <putspent@plt>
  4069f4:	cmn	w0, #0x1
  4069f8:	b.ne	406a04 <ferror@plt+0x43f4>  // b.any
  4069fc:	mov	w0, #0xffffffff            	// #-1
  406a00:	b	406a08 <ferror@plt+0x43f8>
  406a04:	mov	w0, #0x0                   	// #0
  406a08:	ldp	x29, x30, [sp], #48
  406a0c:	ret
  406a10:	stp	x29, x30, [sp, #-32]!
  406a14:	mov	x29, sp
  406a18:	str	x0, [sp, #24]
  406a1c:	ldr	x1, [sp, #24]
  406a20:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406a24:	add	x0, x0, #0x1f8
  406a28:	bl	4078a8 <ferror@plt+0x5298>
  406a2c:	ldp	x29, x30, [sp], #32
  406a30:	ret
  406a34:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406a38:	add	x0, x0, #0x1f8
  406a3c:	ret
  406a40:	stp	x29, x30, [sp, #-16]!
  406a44:	mov	x29, sp
  406a48:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406a4c:	add	x0, x0, #0x958
  406a50:	bl	4099ac <ferror@plt+0x739c>
  406a54:	and	w0, w0, #0xff
  406a58:	cmp	w0, #0x0
  406a5c:	b.eq	406a68 <ferror@plt+0x4458>  // b.none
  406a60:	mov	w0, #0x1                   	// #1
  406a64:	b	406a78 <ferror@plt+0x4468>
  406a68:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406a6c:	add	x0, x0, #0x1f8
  406a70:	bl	4078f0 <ferror@plt+0x52e0>
  406a74:	and	w0, w0, #0xff
  406a78:	ldp	x29, x30, [sp], #16
  406a7c:	ret
  406a80:	stp	x29, x30, [sp, #-16]!
  406a84:	mov	x29, sp
  406a88:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406a8c:	add	x0, x0, #0x1f8
  406a90:	bl	407a8c <ferror@plt+0x547c>
  406a94:	ldp	x29, x30, [sp], #16
  406a98:	ret
  406a9c:	stp	x29, x30, [sp, #-48]!
  406aa0:	mov	x29, sp
  406aa4:	str	w0, [sp, #28]
  406aa8:	str	wzr, [sp, #44]
  406aac:	ldr	w1, [sp, #28]
  406ab0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406ab4:	add	x0, x0, #0x1f8
  406ab8:	bl	407f08 <ferror@plt+0x58f8>
  406abc:	str	w0, [sp, #44]
  406ac0:	ldr	w0, [sp, #44]
  406ac4:	ldp	x29, x30, [sp], #48
  406ac8:	ret
  406acc:	stp	x29, x30, [sp, #-32]!
  406ad0:	mov	x29, sp
  406ad4:	str	x0, [sp, #24]
  406ad8:	ldr	x1, [sp, #24]
  406adc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406ae0:	add	x0, x0, #0x1f8
  406ae4:	bl	4093b0 <ferror@plt+0x6da0>
  406ae8:	ldp	x29, x30, [sp], #32
  406aec:	ret
  406af0:	stp	x29, x30, [sp, #-32]!
  406af4:	mov	x29, sp
  406af8:	str	x0, [sp, #24]
  406afc:	ldr	x1, [sp, #24]
  406b00:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406b04:	add	x0, x0, #0x1f8
  406b08:	bl	408e20 <ferror@plt+0x6810>
  406b0c:	ldp	x29, x30, [sp], #32
  406b10:	ret
  406b14:	stp	x29, x30, [sp, #-32]!
  406b18:	mov	x29, sp
  406b1c:	str	x0, [sp, #24]
  406b20:	ldr	x1, [sp, #24]
  406b24:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406b28:	add	x0, x0, #0x1f8
  406b2c:	bl	409260 <ferror@plt+0x6c50>
  406b30:	ldp	x29, x30, [sp], #32
  406b34:	ret
  406b38:	stp	x29, x30, [sp, #-16]!
  406b3c:	mov	x29, sp
  406b40:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406b44:	add	x0, x0, #0x1f8
  406b48:	bl	409448 <ferror@plt+0x6e38>
  406b4c:	ldp	x29, x30, [sp], #16
  406b50:	ret
  406b54:	stp	x29, x30, [sp, #-16]!
  406b58:	mov	x29, sp
  406b5c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406b60:	add	x0, x0, #0x1f8
  406b64:	bl	4094a0 <ferror@plt+0x6e90>
  406b68:	ldp	x29, x30, [sp], #16
  406b6c:	ret
  406b70:	stp	x29, x30, [sp, #-32]!
  406b74:	mov	x29, sp
  406b78:	str	wzr, [sp, #28]
  406b7c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406b80:	add	x0, x0, #0x1f8
  406b84:	bl	408a00 <ferror@plt+0x63f0>
  406b88:	str	w0, [sp, #28]
  406b8c:	ldr	w0, [sp, #28]
  406b90:	ldp	x29, x30, [sp], #32
  406b94:	ret
  406b98:	stp	x29, x30, [sp, #-16]!
  406b9c:	mov	x29, sp
  406ba0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406ba4:	add	x0, x0, #0x1f8
  406ba8:	bl	407c88 <ferror@plt+0x5678>
  406bac:	ldp	x29, x30, [sp], #16
  406bb0:	ret
  406bb4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406bb8:	add	x0, x0, #0x1f8
  406bbc:	ldr	x0, [x0, #1056]
  406bc0:	ret
  406bc4:	stp	x29, x30, [sp, #-32]!
  406bc8:	mov	x29, sp
  406bcc:	str	x0, [sp, #24]
  406bd0:	ldr	x1, [sp, #24]
  406bd4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406bd8:	add	x0, x0, #0x1f8
  406bdc:	bl	4091a4 <ferror@plt+0x6b94>
  406be0:	nop
  406be4:	ldp	x29, x30, [sp], #32
  406be8:	ret
  406bec:	stp	x29, x30, [sp, #-16]!
  406bf0:	mov	x29, sp
  406bf4:	bl	405624 <ferror@plt+0x3014>
  406bf8:	mov	x1, x0
  406bfc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406c00:	add	x0, x0, #0x1f8
  406c04:	bl	408708 <ferror@plt+0x60f8>
  406c08:	ldp	x29, x30, [sp], #16
  406c0c:	ret
  406c10:	stp	x29, x30, [sp, #-48]!
  406c14:	mov	x29, sp
  406c18:	str	x0, [sp, #24]
  406c1c:	mov	x0, #0x48                  	// #72
  406c20:	bl	402150 <malloc@plt>
  406c24:	str	x0, [sp, #40]
  406c28:	ldr	x0, [sp, #40]
  406c2c:	cmp	x0, #0x0
  406c30:	b.ne	406c3c <ferror@plt+0x462c>  // b.any
  406c34:	mov	x0, #0x0                   	// #0
  406c38:	b	406d3c <ferror@plt+0x472c>
  406c3c:	mov	x2, #0x48                  	// #72
  406c40:	mov	w1, #0x0                   	// #0
  406c44:	ldr	x0, [sp, #40]
  406c48:	bl	4021b0 <memset@plt>
  406c4c:	ldr	x0, [sp, #24]
  406c50:	ldr	x1, [x0, #16]
  406c54:	ldr	x0, [sp, #40]
  406c58:	str	x1, [x0, #16]
  406c5c:	ldr	x0, [sp, #24]
  406c60:	ldr	x1, [x0, #24]
  406c64:	ldr	x0, [sp, #40]
  406c68:	str	x1, [x0, #24]
  406c6c:	ldr	x0, [sp, #24]
  406c70:	ldr	x1, [x0, #32]
  406c74:	ldr	x0, [sp, #40]
  406c78:	str	x1, [x0, #32]
  406c7c:	ldr	x0, [sp, #24]
  406c80:	ldr	x1, [x0, #40]
  406c84:	ldr	x0, [sp, #40]
  406c88:	str	x1, [x0, #40]
  406c8c:	ldr	x0, [sp, #24]
  406c90:	ldr	x1, [x0, #48]
  406c94:	ldr	x0, [sp, #40]
  406c98:	str	x1, [x0, #48]
  406c9c:	ldr	x0, [sp, #24]
  406ca0:	ldr	x1, [x0, #56]
  406ca4:	ldr	x0, [sp, #40]
  406ca8:	str	x1, [x0, #56]
  406cac:	ldr	x0, [sp, #24]
  406cb0:	ldr	x1, [x0, #64]
  406cb4:	ldr	x0, [sp, #40]
  406cb8:	str	x1, [x0, #64]
  406cbc:	ldr	x0, [sp, #24]
  406cc0:	ldr	x0, [x0]
  406cc4:	bl	402270 <strdup@plt>
  406cc8:	mov	x1, x0
  406ccc:	ldr	x0, [sp, #40]
  406cd0:	str	x1, [x0]
  406cd4:	ldr	x0, [sp, #40]
  406cd8:	ldr	x0, [x0]
  406cdc:	cmp	x0, #0x0
  406ce0:	b.ne	406cf4 <ferror@plt+0x46e4>  // b.any
  406ce4:	ldr	x0, [sp, #40]
  406ce8:	bl	4023c0 <free@plt>
  406cec:	mov	x0, #0x0                   	// #0
  406cf0:	b	406d3c <ferror@plt+0x472c>
  406cf4:	ldr	x0, [sp, #24]
  406cf8:	ldr	x0, [x0, #8]
  406cfc:	bl	402270 <strdup@plt>
  406d00:	mov	x1, x0
  406d04:	ldr	x0, [sp, #40]
  406d08:	str	x1, [x0, #8]
  406d0c:	ldr	x0, [sp, #40]
  406d10:	ldr	x0, [x0, #8]
  406d14:	cmp	x0, #0x0
  406d18:	b.ne	406d38 <ferror@plt+0x4728>  // b.any
  406d1c:	ldr	x0, [sp, #40]
  406d20:	ldr	x0, [x0]
  406d24:	bl	4023c0 <free@plt>
  406d28:	ldr	x0, [sp, #40]
  406d2c:	bl	4023c0 <free@plt>
  406d30:	mov	x0, #0x0                   	// #0
  406d34:	b	406d3c <ferror@plt+0x472c>
  406d38:	ldr	x0, [sp, #40]
  406d3c:	ldp	x29, x30, [sp], #48
  406d40:	ret
  406d44:	stp	x29, x30, [sp, #-48]!
  406d48:	mov	x29, sp
  406d4c:	str	x19, [sp, #16]
  406d50:	str	x0, [sp, #40]
  406d54:	ldr	x0, [sp, #40]
  406d58:	ldr	x0, [x0]
  406d5c:	bl	4023c0 <free@plt>
  406d60:	ldr	x0, [sp, #40]
  406d64:	ldr	x0, [x0, #8]
  406d68:	cmp	x0, #0x0
  406d6c:	b.eq	406da0 <ferror@plt+0x4790>  // b.none
  406d70:	ldr	x0, [sp, #40]
  406d74:	ldr	x19, [x0, #8]
  406d78:	ldr	x0, [sp, #40]
  406d7c:	ldr	x0, [x0, #8]
  406d80:	bl	401fe0 <strlen@plt>
  406d84:	mov	x2, x0
  406d88:	mov	w1, #0x0                   	// #0
  406d8c:	mov	x0, x19
  406d90:	bl	4021b0 <memset@plt>
  406d94:	ldr	x0, [sp, #40]
  406d98:	ldr	x0, [x0, #8]
  406d9c:	bl	4023c0 <free@plt>
  406da0:	ldr	x0, [sp, #40]
  406da4:	bl	4023c0 <free@plt>
  406da8:	nop
  406dac:	ldr	x19, [sp, #16]
  406db0:	ldp	x29, x30, [sp], #48
  406db4:	ret
  406db8:	stp	x29, x30, [sp, #-96]!
  406dbc:	mov	x29, sp
  406dc0:	stp	x19, x20, [sp, #16]
  406dc4:	str	x21, [sp, #32]
  406dc8:	str	x0, [sp, #72]
  406dcc:	str	x1, [sp, #64]
  406dd0:	str	x2, [sp, #56]
  406dd4:	str	x3, [sp, #48]
  406dd8:	ldr	x0, [sp, #56]
  406ddc:	cmp	x0, #0x0
  406de0:	b.ne	406df4 <ferror@plt+0x47e4>  // b.any
  406de4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406de8:	add	x0, x0, #0xb30
  406dec:	ldr	x0, [x0]
  406df0:	str	x0, [sp, #56]
  406df4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406df8:	add	x0, x0, #0xb20
  406dfc:	ldr	x0, [x0]
  406e00:	bl	402470 <fflush@plt>
  406e04:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406e08:	add	x0, x0, #0xb10
  406e0c:	ldr	x0, [x0]
  406e10:	bl	402470 <fflush@plt>
  406e14:	bl	4020e0 <fork@plt>
  406e18:	str	w0, [sp, #92]
  406e1c:	ldr	w0, [sp, #92]
  406e20:	cmp	w0, #0x0
  406e24:	b.ne	406e98 <ferror@plt+0x4888>  // b.any
  406e28:	ldr	x2, [sp, #56]
  406e2c:	ldr	x1, [sp, #64]
  406e30:	ldr	x0, [sp, #72]
  406e34:	bl	402420 <execve@plt>
  406e38:	bl	402560 <__errno_location@plt>
  406e3c:	ldr	w0, [x0]
  406e40:	cmp	w0, #0x2
  406e44:	b.ne	406e50 <ferror@plt+0x4840>  // b.any
  406e48:	mov	w0, #0x7f                  	// #127
  406e4c:	bl	402020 <exit@plt>
  406e50:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406e54:	add	x0, x0, #0xb10
  406e58:	ldr	x19, [x0]
  406e5c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  406e60:	add	x0, x0, #0x80
  406e64:	ldr	x20, [x0]
  406e68:	bl	402560 <__errno_location@plt>
  406e6c:	ldr	w0, [x0]
  406e70:	bl	402280 <strerror@plt>
  406e74:	mov	x4, x0
  406e78:	ldr	x3, [sp, #72]
  406e7c:	mov	x2, x20
  406e80:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406e84:	add	x1, x0, #0x968
  406e88:	mov	x0, x19
  406e8c:	bl	4025e0 <fprintf@plt>
  406e90:	mov	w0, #0x7e                  	// #126
  406e94:	bl	402020 <exit@plt>
  406e98:	ldr	w0, [sp, #92]
  406e9c:	cmn	w0, #0x1
  406ea0:	b.ne	406eec <ferror@plt+0x48dc>  // b.any
  406ea4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406ea8:	add	x0, x0, #0xb10
  406eac:	ldr	x19, [x0]
  406eb0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  406eb4:	add	x0, x0, #0x80
  406eb8:	ldr	x20, [x0]
  406ebc:	bl	402560 <__errno_location@plt>
  406ec0:	ldr	w0, [x0]
  406ec4:	bl	402280 <strerror@plt>
  406ec8:	mov	x4, x0
  406ecc:	ldr	x3, [sp, #72]
  406ed0:	mov	x2, x20
  406ed4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406ed8:	add	x1, x0, #0x968
  406edc:	mov	x0, x19
  406ee0:	bl	4025e0 <fprintf@plt>
  406ee4:	mov	w0, #0xffffffff            	// #-1
  406ee8:	b	406fbc <ferror@plt+0x49ac>
  406eec:	mov	w2, #0x0                   	// #0
  406ef0:	ldr	x1, [sp, #48]
  406ef4:	ldr	w0, [sp, #92]
  406ef8:	bl	4025a0 <waitpid@plt>
  406efc:	str	w0, [sp, #88]
  406f00:	ldr	w0, [sp, #88]
  406f04:	cmn	w0, #0x1
  406f08:	b.ne	406f1c <ferror@plt+0x490c>  // b.any
  406f0c:	bl	402560 <__errno_location@plt>
  406f10:	ldr	w0, [x0]
  406f14:	cmp	w0, #0xa
  406f18:	b.eq	406f58 <ferror@plt+0x4948>  // b.none
  406f1c:	ldr	w0, [sp, #88]
  406f20:	cmn	w0, #0x1
  406f24:	b.ne	406f38 <ferror@plt+0x4928>  // b.any
  406f28:	bl	402560 <__errno_location@plt>
  406f2c:	ldr	w0, [x0]
  406f30:	cmp	w0, #0x4
  406f34:	b.eq	406eec <ferror@plt+0x48dc>  // b.none
  406f38:	ldr	w0, [sp, #88]
  406f3c:	cmn	w0, #0x1
  406f40:	b.eq	406f5c <ferror@plt+0x494c>  // b.none
  406f44:	ldr	w1, [sp, #88]
  406f48:	ldr	w0, [sp, #92]
  406f4c:	cmp	w1, w0
  406f50:	b.ne	406eec <ferror@plt+0x48dc>  // b.any
  406f54:	b	406f5c <ferror@plt+0x494c>
  406f58:	nop
  406f5c:	ldr	w0, [sp, #88]
  406f60:	cmn	w0, #0x1
  406f64:	b.ne	406fb8 <ferror@plt+0x49a8>  // b.any
  406f68:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  406f6c:	add	x0, x0, #0xb10
  406f70:	ldr	x19, [x0]
  406f74:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  406f78:	add	x0, x0, #0x80
  406f7c:	ldr	x20, [x0]
  406f80:	ldr	x0, [sp, #48]
  406f84:	ldr	w21, [x0]
  406f88:	bl	402560 <__errno_location@plt>
  406f8c:	ldr	w0, [x0]
  406f90:	bl	402280 <strerror@plt>
  406f94:	mov	x4, x0
  406f98:	mov	w3, w21
  406f9c:	mov	x2, x20
  406fa0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  406fa4:	add	x1, x0, #0x988
  406fa8:	mov	x0, x19
  406fac:	bl	4025e0 <fprintf@plt>
  406fb0:	mov	w0, #0xffffffff            	// #-1
  406fb4:	b	406fbc <ferror@plt+0x49ac>
  406fb8:	mov	w0, #0x0                   	// #0
  406fbc:	ldp	x19, x20, [sp, #16]
  406fc0:	ldr	x21, [sp, #32]
  406fc4:	ldp	x29, x30, [sp], #96
  406fc8:	ret
  406fcc:	stp	x29, x30, [sp, #-176]!
  406fd0:	mov	x29, sp
  406fd4:	str	x0, [sp, #24]
  406fd8:	str	x1, [sp, #16]
  406fdc:	str	xzr, [sp, #168]
  406fe0:	add	x0, sp, #0x20
  406fe4:	mov	x1, x0
  406fe8:	ldr	x0, [sp, #16]
  406fec:	bl	40b1b8 <putsgent@@Base+0x42c>
  406ff0:	cmp	w0, #0x0
  406ff4:	b.ne	40703c <ferror@plt+0x4a2c>  // b.any
  406ff8:	ldr	w0, [sp, #48]
  406ffc:	and	w0, w0, #0xf000
  407000:	cmp	w0, #0xa, lsl #12
  407004:	b.ne	40703c <ferror@plt+0x4a2c>  // b.any
  407008:	mov	x1, #0x0                   	// #0
  40700c:	ldr	x0, [sp, #16]
  407010:	bl	4024e0 <realpath@plt>
  407014:	str	x0, [sp, #168]
  407018:	ldr	x0, [sp, #168]
  40701c:	cmp	x0, #0x0
  407020:	b.ne	407034 <ferror@plt+0x4a24>  // b.any
  407024:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407028:	add	x0, x0, #0x9a8
  40702c:	bl	402040 <perror@plt>
  407030:	b	40703c <ferror@plt+0x4a2c>
  407034:	ldr	x0, [sp, #168]
  407038:	str	x0, [sp, #16]
  40703c:	ldr	x1, [sp, #16]
  407040:	ldr	x0, [sp, #24]
  407044:	bl	402430 <rename@plt>
  407048:	str	w0, [sp, #164]
  40704c:	ldr	x0, [sp, #168]
  407050:	cmp	x0, #0x0
  407054:	b.eq	407060 <ferror@plt+0x4a50>  // b.none
  407058:	ldr	x0, [sp, #168]
  40705c:	bl	4023c0 <free@plt>
  407060:	ldr	w0, [sp, #164]
  407064:	ldp	x29, x30, [sp], #176
  407068:	ret
  40706c:	stp	x29, x30, [sp, #-160]!
  407070:	mov	x29, sp
  407074:	str	x0, [sp, #24]
  407078:	add	x0, sp, #0x20
  40707c:	mov	x1, x0
  407080:	ldr	x0, [sp, #24]
  407084:	bl	40b198 <putsgent@@Base+0x40c>
  407088:	cmp	w0, #0x0
  40708c:	b.eq	407098 <ferror@plt+0x4a88>  // b.none
  407090:	mov	w0, #0x0                   	// #0
  407094:	b	4070b0 <ferror@plt+0x4aa0>
  407098:	ldr	w0, [sp, #52]
  40709c:	cmp	w0, #0x2
  4070a0:	b.eq	4070ac <ferror@plt+0x4a9c>  // b.none
  4070a4:	mov	w0, #0x0                   	// #0
  4070a8:	b	4070b0 <ferror@plt+0x4aa0>
  4070ac:	mov	w0, #0x1                   	// #1
  4070b0:	ldp	x29, x30, [sp], #160
  4070b4:	ret
  4070b8:	stp	x29, x30, [sp, #-128]!
  4070bc:	mov	x29, sp
  4070c0:	stp	x19, x20, [sp, #16]
  4070c4:	str	x0, [sp, #56]
  4070c8:	str	x1, [sp, #48]
  4070cc:	strb	w2, [sp, #47]
  4070d0:	mov	w2, #0x180                 	// #384
  4070d4:	mov	w1, #0x241                 	// #577
  4070d8:	ldr	x0, [sp, #56]
  4070dc:	bl	402170 <open@plt>
  4070e0:	str	w0, [sp, #120]
  4070e4:	ldr	w0, [sp, #120]
  4070e8:	cmn	w0, #0x1
  4070ec:	b.ne	407144 <ferror@plt+0x4b34>  // b.any
  4070f0:	ldrb	w0, [sp, #47]
  4070f4:	cmp	w0, #0x0
  4070f8:	b.eq	40713c <ferror@plt+0x4b2c>  // b.none
  4070fc:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407100:	add	x0, x0, #0xb10
  407104:	ldr	x19, [x0]
  407108:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40710c:	add	x0, x0, #0x80
  407110:	ldr	x20, [x0]
  407114:	bl	402560 <__errno_location@plt>
  407118:	ldr	w0, [x0]
  40711c:	bl	402280 <strerror@plt>
  407120:	mov	x4, x0
  407124:	ldr	x3, [sp, #56]
  407128:	mov	x2, x20
  40712c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407130:	add	x1, x0, #0x9c0
  407134:	mov	x0, x19
  407138:	bl	4025e0 <fprintf@plt>
  40713c:	mov	w0, #0x0                   	// #0
  407140:	b	4075d0 <ferror@plt+0x4fc0>
  407144:	bl	402130 <getpid@plt>
  407148:	str	w0, [sp, #108]
  40714c:	ldr	w0, [sp, #108]
  407150:	sxtw	x0, w0
  407154:	add	x4, sp, #0x48
  407158:	mov	x3, x0
  40715c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407160:	add	x2, x0, #0x9d0
  407164:	mov	x1, #0x20                  	// #32
  407168:	mov	x0, x4
  40716c:	bl	4020f0 <snprintf@plt>
  407170:	add	x0, sp, #0x48
  407174:	bl	401fe0 <strlen@plt>
  407178:	add	x0, x0, #0x1
  40717c:	str	x0, [sp, #112]
  407180:	ldr	x1, [sp, #112]
  407184:	add	x0, sp, #0x48
  407188:	mov	x2, x1
  40718c:	mov	x1, x0
  407190:	ldr	w0, [sp, #120]
  407194:	bl	4022d0 <write@plt>
  407198:	mov	x1, x0
  40719c:	ldr	x0, [sp, #112]
  4071a0:	cmp	x0, x1
  4071a4:	b.eq	40720c <ferror@plt+0x4bfc>  // b.none
  4071a8:	ldrb	w0, [sp, #47]
  4071ac:	cmp	w0, #0x0
  4071b0:	b.eq	4071f4 <ferror@plt+0x4be4>  // b.none
  4071b4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4071b8:	add	x0, x0, #0xb10
  4071bc:	ldr	x19, [x0]
  4071c0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4071c4:	add	x0, x0, #0x80
  4071c8:	ldr	x20, [x0]
  4071cc:	bl	402560 <__errno_location@plt>
  4071d0:	ldr	w0, [x0]
  4071d4:	bl	402280 <strerror@plt>
  4071d8:	mov	x4, x0
  4071dc:	ldr	x3, [sp, #56]
  4071e0:	mov	x2, x20
  4071e4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4071e8:	add	x1, x0, #0x9c0
  4071ec:	mov	x0, x19
  4071f0:	bl	4025e0 <fprintf@plt>
  4071f4:	ldr	w0, [sp, #120]
  4071f8:	bl	402290 <close@plt>
  4071fc:	ldr	x0, [sp, #56]
  407200:	bl	4025b0 <unlink@plt>
  407204:	mov	w0, #0x0                   	// #0
  407208:	b	4075d0 <ferror@plt+0x4fc0>
  40720c:	ldr	w0, [sp, #120]
  407210:	bl	402290 <close@plt>
  407214:	ldr	x1, [sp, #48]
  407218:	ldr	x0, [sp, #56]
  40721c:	bl	4024d0 <link@plt>
  407220:	cmp	w0, #0x0
  407224:	b.ne	40728c <ferror@plt+0x4c7c>  // b.any
  407228:	ldr	x0, [sp, #56]
  40722c:	bl	40706c <ferror@plt+0x4a5c>
  407230:	str	w0, [sp, #124]
  407234:	ldr	w0, [sp, #124]
  407238:	cmp	w0, #0x0
  40723c:	b.ne	40727c <ferror@plt+0x4c6c>  // b.any
  407240:	ldrb	w0, [sp, #47]
  407244:	cmp	w0, #0x0
  407248:	b.eq	40727c <ferror@plt+0x4c6c>  // b.none
  40724c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407250:	add	x0, x0, #0xb10
  407254:	ldr	x4, [x0]
  407258:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40725c:	add	x0, x0, #0x80
  407260:	ldr	x0, [x0]
  407264:	ldr	x3, [sp, #56]
  407268:	mov	x2, x0
  40726c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407270:	add	x1, x0, #0x9d8
  407274:	mov	x0, x4
  407278:	bl	4025e0 <fprintf@plt>
  40727c:	ldr	x0, [sp, #56]
  407280:	bl	4025b0 <unlink@plt>
  407284:	ldr	w0, [sp, #124]
  407288:	b	4075d0 <ferror@plt+0x4fc0>
  40728c:	mov	w1, #0x2                   	// #2
  407290:	ldr	x0, [sp, #48]
  407294:	bl	402170 <open@plt>
  407298:	str	w0, [sp, #120]
  40729c:	ldr	w0, [sp, #120]
  4072a0:	cmn	w0, #0x1
  4072a4:	b.ne	407314 <ferror@plt+0x4d04>  // b.any
  4072a8:	ldrb	w0, [sp, #47]
  4072ac:	cmp	w0, #0x0
  4072b0:	b.eq	4072f4 <ferror@plt+0x4ce4>  // b.none
  4072b4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4072b8:	add	x0, x0, #0xb10
  4072bc:	ldr	x19, [x0]
  4072c0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4072c4:	add	x0, x0, #0x80
  4072c8:	ldr	x20, [x0]
  4072cc:	bl	402560 <__errno_location@plt>
  4072d0:	ldr	w0, [x0]
  4072d4:	bl	402280 <strerror@plt>
  4072d8:	mov	x4, x0
  4072dc:	ldr	x3, [sp, #48]
  4072e0:	mov	x2, x20
  4072e4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4072e8:	add	x1, x0, #0x9c0
  4072ec:	mov	x0, x19
  4072f0:	bl	4025e0 <fprintf@plt>
  4072f4:	ldr	x0, [sp, #56]
  4072f8:	bl	4025b0 <unlink@plt>
  4072fc:	bl	402560 <__errno_location@plt>
  407300:	mov	x1, x0
  407304:	mov	w0, #0x16                  	// #22
  407308:	str	w0, [x1]
  40730c:	mov	w0, #0x0                   	// #0
  407310:	b	4075d0 <ferror@plt+0x4fc0>
  407314:	add	x0, sp, #0x48
  407318:	mov	x2, #0x1f                  	// #31
  40731c:	mov	x1, x0
  407320:	ldr	w0, [sp, #120]
  407324:	bl	4024b0 <read@plt>
  407328:	str	x0, [sp, #112]
  40732c:	ldr	w0, [sp, #120]
  407330:	bl	402290 <close@plt>
  407334:	ldr	x0, [sp, #112]
  407338:	cmp	x0, #0x0
  40733c:	b.gt	40739c <ferror@plt+0x4d8c>
  407340:	ldrb	w0, [sp, #47]
  407344:	cmp	w0, #0x0
  407348:	b.eq	40737c <ferror@plt+0x4d6c>  // b.none
  40734c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407350:	add	x0, x0, #0xb10
  407354:	ldr	x4, [x0]
  407358:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40735c:	add	x0, x0, #0x80
  407360:	ldr	x0, [x0]
  407364:	ldr	x3, [sp, #48]
  407368:	mov	x2, x0
  40736c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407370:	add	x1, x0, #0x9f8
  407374:	mov	x0, x4
  407378:	bl	4025e0 <fprintf@plt>
  40737c:	ldr	x0, [sp, #56]
  407380:	bl	4025b0 <unlink@plt>
  407384:	bl	402560 <__errno_location@plt>
  407388:	mov	x1, x0
  40738c:	mov	w0, #0x16                  	// #22
  407390:	str	w0, [x1]
  407394:	mov	w0, #0x0                   	// #0
  407398:	b	4075d0 <ferror@plt+0x4fc0>
  40739c:	ldr	x0, [sp, #112]
  4073a0:	add	x1, sp, #0x48
  4073a4:	strb	wzr, [x1, x0]
  4073a8:	add	x1, sp, #0x6c
  4073ac:	add	x0, sp, #0x48
  4073b0:	bl	40a4bc <ferror@plt+0x7eac>
  4073b4:	cmp	w0, #0x0
  4073b8:	b.ne	407420 <ferror@plt+0x4e10>  // b.any
  4073bc:	ldrb	w0, [sp, #47]
  4073c0:	cmp	w0, #0x0
  4073c4:	b.eq	407400 <ferror@plt+0x4df0>  // b.none
  4073c8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4073cc:	add	x0, x0, #0xb10
  4073d0:	ldr	x5, [x0]
  4073d4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4073d8:	add	x0, x0, #0x80
  4073dc:	ldr	x0, [x0]
  4073e0:	add	x1, sp, #0x48
  4073e4:	mov	x4, x1
  4073e8:	ldr	x3, [sp, #48]
  4073ec:	mov	x2, x0
  4073f0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4073f4:	add	x1, x0, #0xa28
  4073f8:	mov	x0, x5
  4073fc:	bl	4025e0 <fprintf@plt>
  407400:	ldr	x0, [sp, #56]
  407404:	bl	4025b0 <unlink@plt>
  407408:	bl	402560 <__errno_location@plt>
  40740c:	mov	x1, x0
  407410:	mov	w0, #0x16                  	// #22
  407414:	str	w0, [x1]
  407418:	mov	w0, #0x0                   	// #0
  40741c:	b	4075d0 <ferror@plt+0x4fc0>
  407420:	ldr	w0, [sp, #108]
  407424:	mov	w1, #0x0                   	// #0
  407428:	bl	4020d0 <kill@plt>
  40742c:	cmp	w0, #0x0
  407430:	b.ne	40749c <ferror@plt+0x4e8c>  // b.any
  407434:	ldrb	w0, [sp, #47]
  407438:	cmp	w0, #0x0
  40743c:	b.eq	40747c <ferror@plt+0x4e6c>  // b.none
  407440:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407444:	add	x0, x0, #0xb10
  407448:	ldr	x5, [x0]
  40744c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  407450:	add	x0, x0, #0x80
  407454:	ldr	x0, [x0]
  407458:	ldr	w1, [sp, #108]
  40745c:	sxtw	x1, w1
  407460:	mov	x4, x1
  407464:	ldr	x3, [sp, #48]
  407468:	mov	x2, x0
  40746c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407470:	add	x1, x0, #0xa60
  407474:	mov	x0, x5
  407478:	bl	4025e0 <fprintf@plt>
  40747c:	ldr	x0, [sp, #56]
  407480:	bl	4025b0 <unlink@plt>
  407484:	bl	402560 <__errno_location@plt>
  407488:	mov	x1, x0
  40748c:	mov	w0, #0x11                  	// #17
  407490:	str	w0, [x1]
  407494:	mov	w0, #0x0                   	// #0
  407498:	b	4075d0 <ferror@plt+0x4fc0>
  40749c:	ldr	x0, [sp, #48]
  4074a0:	bl	4025b0 <unlink@plt>
  4074a4:	cmp	w0, #0x0
  4074a8:	b.eq	407508 <ferror@plt+0x4ef8>  // b.none
  4074ac:	ldrb	w0, [sp, #47]
  4074b0:	cmp	w0, #0x0
  4074b4:	b.eq	4074f8 <ferror@plt+0x4ee8>  // b.none
  4074b8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4074bc:	add	x0, x0, #0xb10
  4074c0:	ldr	x19, [x0]
  4074c4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4074c8:	add	x0, x0, #0x80
  4074cc:	ldr	x20, [x0]
  4074d0:	bl	402560 <__errno_location@plt>
  4074d4:	ldr	w0, [x0]
  4074d8:	bl	402280 <strerror@plt>
  4074dc:	mov	x4, x0
  4074e0:	ldr	x3, [sp, #48]
  4074e4:	mov	x2, x20
  4074e8:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4074ec:	add	x1, x0, #0xa88
  4074f0:	mov	x0, x19
  4074f4:	bl	4025e0 <fprintf@plt>
  4074f8:	ldr	x0, [sp, #56]
  4074fc:	bl	4025b0 <unlink@plt>
  407500:	mov	w0, #0x0                   	// #0
  407504:	b	4075d0 <ferror@plt+0x4fc0>
  407508:	str	wzr, [sp, #124]
  40750c:	ldr	x1, [sp, #48]
  407510:	ldr	x0, [sp, #56]
  407514:	bl	4024d0 <link@plt>
  407518:	cmp	w0, #0x0
  40751c:	b.ne	407578 <ferror@plt+0x4f68>  // b.any
  407520:	ldr	x0, [sp, #56]
  407524:	bl	40706c <ferror@plt+0x4a5c>
  407528:	str	w0, [sp, #124]
  40752c:	ldr	w0, [sp, #124]
  407530:	cmp	w0, #0x0
  407534:	b.ne	4075c4 <ferror@plt+0x4fb4>  // b.any
  407538:	ldrb	w0, [sp, #47]
  40753c:	cmp	w0, #0x0
  407540:	b.eq	4075c4 <ferror@plt+0x4fb4>  // b.none
  407544:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407548:	add	x0, x0, #0xb10
  40754c:	ldr	x4, [x0]
  407550:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  407554:	add	x0, x0, #0x80
  407558:	ldr	x0, [x0]
  40755c:	ldr	x3, [sp, #56]
  407560:	mov	x2, x0
  407564:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407568:	add	x1, x0, #0x9d8
  40756c:	mov	x0, x4
  407570:	bl	4025e0 <fprintf@plt>
  407574:	b	4075c4 <ferror@plt+0x4fb4>
  407578:	ldrb	w0, [sp, #47]
  40757c:	cmp	w0, #0x0
  407580:	b.eq	4075c4 <ferror@plt+0x4fb4>  // b.none
  407584:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407588:	add	x0, x0, #0xb10
  40758c:	ldr	x19, [x0]
  407590:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  407594:	add	x0, x0, #0x80
  407598:	ldr	x20, [x0]
  40759c:	bl	402560 <__errno_location@plt>
  4075a0:	ldr	w0, [x0]
  4075a4:	bl	402280 <strerror@plt>
  4075a8:	mov	x4, x0
  4075ac:	ldr	x3, [sp, #48]
  4075b0:	mov	x2, x20
  4075b4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4075b8:	add	x1, x0, #0xa88
  4075bc:	mov	x0, x19
  4075c0:	bl	4025e0 <fprintf@plt>
  4075c4:	ldr	x0, [sp, #56]
  4075c8:	bl	4025b0 <unlink@plt>
  4075cc:	ldr	w0, [sp, #124]
  4075d0:	ldp	x19, x20, [sp, #16]
  4075d4:	ldp	x29, x30, [sp], #128
  4075d8:	ret
  4075dc:	stp	x29, x30, [sp, #-64]!
  4075e0:	mov	x29, sp
  4075e4:	str	x0, [sp, #40]
  4075e8:	str	x1, [sp, #32]
  4075ec:	str	x2, [sp, #24]
  4075f0:	mov	w0, #0x1ff                 	// #511
  4075f4:	bl	402520 <umask@plt>
  4075f8:	str	w0, [sp, #60]
  4075fc:	ldr	x1, [sp, #32]
  407600:	ldr	x0, [sp, #40]
  407604:	bl	402140 <fopen@plt>
  407608:	str	x0, [sp, #48]
  40760c:	ldr	w0, [sp, #60]
  407610:	bl	402520 <umask@plt>
  407614:	ldr	x0, [sp, #48]
  407618:	cmp	x0, #0x0
  40761c:	b.ne	407628 <ferror@plt+0x5018>  // b.any
  407620:	mov	x0, #0x0                   	// #0
  407624:	b	4076b0 <ferror@plt+0x50a0>
  407628:	ldr	x0, [sp, #48]
  40762c:	bl	402100 <fileno@plt>
  407630:	mov	w3, w0
  407634:	ldr	x0, [sp, #24]
  407638:	ldr	w1, [x0, #24]
  40763c:	ldr	x0, [sp, #24]
  407640:	ldr	w0, [x0, #28]
  407644:	mov	w2, w0
  407648:	mov	w0, w3
  40764c:	bl	4025d0 <fchown@plt>
  407650:	cmp	w0, #0x0
  407654:	b.ne	407690 <ferror@plt+0x5080>  // b.any
  407658:	ldr	x0, [sp, #48]
  40765c:	bl	402100 <fileno@plt>
  407660:	mov	w2, w0
  407664:	ldr	x0, [sp, #24]
  407668:	ldr	w1, [x0, #16]
  40766c:	mov	w0, #0x1b4                 	// #436
  407670:	and	w0, w1, w0
  407674:	mov	w1, w0
  407678:	mov	w0, w2
  40767c:	bl	4021e0 <fchmod@plt>
  407680:	cmp	w0, #0x0
  407684:	b.ne	407698 <ferror@plt+0x5088>  // b.any
  407688:	ldr	x0, [sp, #48]
  40768c:	b	4076b0 <ferror@plt+0x50a0>
  407690:	nop
  407694:	b	40769c <ferror@plt+0x508c>
  407698:	nop
  40769c:	ldr	x0, [sp, #48]
  4076a0:	bl	402110 <fclose@plt>
  4076a4:	ldr	x0, [sp, #40]
  4076a8:	bl	4025b0 <unlink@plt>
  4076ac:	mov	x0, #0x0                   	// #0
  4076b0:	ldp	x29, x30, [sp], #64
  4076b4:	ret
  4076b8:	stp	x29, x30, [sp, #-192]!
  4076bc:	mov	x29, sp
  4076c0:	str	x0, [sp, #24]
  4076c4:	str	x1, [sp, #16]
  4076c8:	ldr	x0, [sp, #16]
  4076cc:	bl	402100 <fileno@plt>
  4076d0:	mov	w2, w0
  4076d4:	add	x0, sp, #0x30
  4076d8:	mov	x1, x0
  4076dc:	mov	w0, w2
  4076e0:	bl	40b1a8 <putsgent@@Base+0x41c>
  4076e4:	cmp	w0, #0x0
  4076e8:	b.eq	4076f4 <ferror@plt+0x50e4>  // b.none
  4076ec:	mov	w0, #0xffffffff            	// #-1
  4076f0:	b	407804 <ferror@plt+0x51f4>
  4076f4:	add	x0, sp, #0x30
  4076f8:	mov	x2, x0
  4076fc:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407700:	add	x1, x0, #0xaa8
  407704:	ldr	x0, [sp, #24]
  407708:	bl	4075dc <ferror@plt+0x4fcc>
  40770c:	str	x0, [sp, #176]
  407710:	ldr	x0, [sp, #176]
  407714:	cmp	x0, #0x0
  407718:	b.ne	407724 <ferror@plt+0x5114>  // b.any
  40771c:	mov	w0, #0xffffffff            	// #-1
  407720:	b	407804 <ferror@plt+0x51f4>
  407724:	str	wzr, [sp, #188]
  407728:	mov	w2, #0x0                   	// #0
  40772c:	mov	x1, #0x0                   	// #0
  407730:	ldr	x0, [sp, #16]
  407734:	bl	4022e0 <fseek@plt>
  407738:	cmp	w0, #0x0
  40773c:	b.ne	407778 <ferror@plt+0x5168>  // b.any
  407740:	b	407758 <ferror@plt+0x5148>
  407744:	ldr	x1, [sp, #176]
  407748:	ldr	w0, [sp, #188]
  40774c:	bl	4020a0 <putc@plt>
  407750:	cmn	w0, #0x1
  407754:	b.eq	407774 <ferror@plt+0x5164>  // b.none
  407758:	ldr	x0, [sp, #16]
  40775c:	bl	402240 <getc@plt>
  407760:	str	w0, [sp, #188]
  407764:	ldr	w0, [sp, #188]
  407768:	cmn	w0, #0x1
  40776c:	b.ne	407744 <ferror@plt+0x5134>  // b.any
  407770:	b	407778 <ferror@plt+0x5168>
  407774:	nop
  407778:	ldr	w0, [sp, #188]
  40777c:	cmn	w0, #0x1
  407780:	b.ne	4077a4 <ferror@plt+0x5194>  // b.any
  407784:	ldr	x0, [sp, #16]
  407788:	bl	402610 <ferror@plt>
  40778c:	cmp	w0, #0x0
  407790:	b.ne	4077a4 <ferror@plt+0x5194>  // b.any
  407794:	ldr	x0, [sp, #176]
  407798:	bl	402470 <fflush@plt>
  40779c:	cmp	w0, #0x0
  4077a0:	b.eq	4077b4 <ferror@plt+0x51a4>  // b.none
  4077a4:	ldr	x0, [sp, #176]
  4077a8:	bl	402110 <fclose@plt>
  4077ac:	mov	w0, #0xffffffff            	// #-1
  4077b0:	b	407804 <ferror@plt+0x51f4>
  4077b4:	ldr	x0, [sp, #176]
  4077b8:	bl	402100 <fileno@plt>
  4077bc:	bl	402120 <fsync@plt>
  4077c0:	cmp	w0, #0x0
  4077c4:	b.ne	4077d8 <ferror@plt+0x51c8>  // b.any
  4077c8:	ldr	x0, [sp, #176]
  4077cc:	bl	402110 <fclose@plt>
  4077d0:	cmp	w0, #0x0
  4077d4:	b.eq	4077e0 <ferror@plt+0x51d0>  // b.none
  4077d8:	mov	w0, #0xffffffff            	// #-1
  4077dc:	b	407804 <ferror@plt+0x51f4>
  4077e0:	ldr	x0, [sp, #120]
  4077e4:	str	x0, [sp, #32]
  4077e8:	ldr	x0, [sp, #136]
  4077ec:	str	x0, [sp, #40]
  4077f0:	add	x0, sp, #0x20
  4077f4:	mov	x1, x0
  4077f8:	ldr	x0, [sp, #24]
  4077fc:	bl	402440 <utime@plt>
  407800:	mov	w0, #0x0                   	// #0
  407804:	ldp	x29, x30, [sp], #192
  407808:	ret
  40780c:	stp	x29, x30, [sp, #-48]!
  407810:	mov	x29, sp
  407814:	str	x0, [sp, #24]
  407818:	b	407884 <ferror@plt+0x5274>
  40781c:	ldr	x0, [sp, #24]
  407820:	ldr	x0, [x0, #1056]
  407824:	str	x0, [sp, #40]
  407828:	ldr	x0, [sp, #40]
  40782c:	ldr	x1, [x0, #24]
  407830:	ldr	x0, [sp, #24]
  407834:	str	x1, [x0, #1056]
  407838:	ldr	x0, [sp, #40]
  40783c:	ldr	x0, [x0]
  407840:	cmp	x0, #0x0
  407844:	b.eq	407854 <ferror@plt+0x5244>  // b.none
  407848:	ldr	x0, [sp, #40]
  40784c:	ldr	x0, [x0]
  407850:	bl	4023c0 <free@plt>
  407854:	ldr	x0, [sp, #40]
  407858:	ldr	x0, [x0, #8]
  40785c:	cmp	x0, #0x0
  407860:	b.eq	40787c <ferror@plt+0x526c>  // b.none
  407864:	ldr	x0, [sp, #24]
  407868:	ldr	x0, [x0, #1024]
  40786c:	ldr	x1, [x0, #8]
  407870:	ldr	x0, [sp, #40]
  407874:	ldr	x0, [x0, #8]
  407878:	blr	x1
  40787c:	ldr	x0, [sp, #40]
  407880:	bl	4023c0 <free@plt>
  407884:	ldr	x0, [sp, #24]
  407888:	ldr	x0, [x0, #1056]
  40788c:	cmp	x0, #0x0
  407890:	b.ne	40781c <ferror@plt+0x520c>  // b.any
  407894:	ldr	x0, [sp, #24]
  407898:	str	xzr, [x0, #1064]
  40789c:	nop
  4078a0:	ldp	x29, x30, [sp], #48
  4078a4:	ret
  4078a8:	stp	x29, x30, [sp, #-32]!
  4078ac:	mov	x29, sp
  4078b0:	str	x0, [sp, #24]
  4078b4:	str	x1, [sp, #16]
  4078b8:	ldr	x4, [sp, #24]
  4078bc:	ldr	x3, [sp, #16]
  4078c0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4078c4:	add	x2, x0, #0xab0
  4078c8:	mov	x1, #0x400                 	// #1024
  4078cc:	mov	x0, x4
  4078d0:	bl	4020f0 <snprintf@plt>
  4078d4:	ldr	x0, [sp, #24]
  4078d8:	ldrb	w1, [x0, #1080]
  4078dc:	orr	w1, w1, #0x10
  4078e0:	strb	w1, [x0, #1080]
  4078e4:	mov	w0, #0x1                   	// #1
  4078e8:	ldp	x29, x30, [sp], #32
  4078ec:	ret
  4078f0:	stp	x29, x30, [sp, #-32]!
  4078f4:	mov	x29, sp
  4078f8:	str	x0, [sp, #24]
  4078fc:	ldr	x0, [sp, #24]
  407900:	mov	w1, #0x0                   	// #0
  407904:	bl	402310 <access@plt>
  407908:	cmp	w0, #0x0
  40790c:	cset	w0, eq  // eq = none
  407910:	and	w0, w0, #0xff
  407914:	ldp	x29, x30, [sp], #32
  407918:	ret
  40791c:	stp	x29, x30, [sp, #-96]!
  407920:	mov	x29, sp
  407924:	str	x19, [sp, #16]
  407928:	str	x0, [sp, #40]
  40792c:	strb	w1, [sp, #39]
  407930:	str	xzr, [sp, #72]
  407934:	str	xzr, [sp, #88]
  407938:	str	wzr, [sp, #84]
  40793c:	ldr	x0, [sp, #40]
  407940:	ldrb	w0, [x0, #1080]
  407944:	and	w0, w0, #0x4
  407948:	and	w0, w0, #0xff
  40794c:	cmp	w0, #0x0
  407950:	b.eq	40795c <ferror@plt+0x534c>  // b.none
  407954:	mov	w0, #0x1                   	// #1
  407958:	b	407a80 <ferror@plt+0x5470>
  40795c:	ldr	x0, [sp, #40]
  407960:	bl	401fe0 <strlen@plt>
  407964:	add	x0, x0, #0xb
  407968:	str	x0, [sp, #64]
  40796c:	ldr	x0, [sp, #40]
  407970:	bl	401fe0 <strlen@plt>
  407974:	add	x0, x0, #0x6
  407978:	str	x0, [sp, #56]
  40797c:	ldr	x0, [sp, #64]
  407980:	bl	402150 <malloc@plt>
  407984:	str	x0, [sp, #72]
  407988:	ldr	x0, [sp, #72]
  40798c:	cmp	x0, #0x0
  407990:	b.eq	407a40 <ferror@plt+0x5430>  // b.none
  407994:	ldr	x0, [sp, #56]
  407998:	bl	402150 <malloc@plt>
  40799c:	str	x0, [sp, #88]
  4079a0:	ldr	x0, [sp, #88]
  4079a4:	cmp	x0, #0x0
  4079a8:	b.eq	407a48 <ferror@plt+0x5438>  // b.none
  4079ac:	ldr	x19, [sp, #40]
  4079b0:	bl	402130 <getpid@plt>
  4079b4:	sxtw	x0, w0
  4079b8:	mov	x4, x0
  4079bc:	mov	x3, x19
  4079c0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4079c4:	add	x2, x0, #0xab8
  4079c8:	ldr	x1, [sp, #64]
  4079cc:	ldr	x0, [sp, #72]
  4079d0:	bl	4020f0 <snprintf@plt>
  4079d4:	ldr	x0, [sp, #40]
  4079d8:	mov	x3, x0
  4079dc:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  4079e0:	add	x2, x0, #0xac0
  4079e4:	ldr	x1, [sp, #56]
  4079e8:	ldr	x0, [sp, #88]
  4079ec:	bl	4020f0 <snprintf@plt>
  4079f0:	ldrb	w2, [sp, #39]
  4079f4:	ldr	x1, [sp, #88]
  4079f8:	ldr	x0, [sp, #72]
  4079fc:	bl	4070b8 <ferror@plt+0x4aa8>
  407a00:	cmp	w0, #0x0
  407a04:	b.eq	407a50 <ferror@plt+0x5440>  // b.none
  407a08:	ldr	x0, [sp, #40]
  407a0c:	ldrb	w1, [x0, #1080]
  407a10:	orr	w1, w1, #0x4
  407a14:	strb	w1, [x0, #1080]
  407a18:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407a1c:	add	x0, x0, #0xff8
  407a20:	ldr	w0, [x0]
  407a24:	add	w1, w0, #0x1
  407a28:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407a2c:	add	x0, x0, #0xff8
  407a30:	str	w1, [x0]
  407a34:	mov	w0, #0x1                   	// #1
  407a38:	str	w0, [sp, #84]
  407a3c:	b	407a54 <ferror@plt+0x5444>
  407a40:	nop
  407a44:	b	407a54 <ferror@plt+0x5444>
  407a48:	nop
  407a4c:	b	407a54 <ferror@plt+0x5444>
  407a50:	nop
  407a54:	ldr	x0, [sp, #72]
  407a58:	cmp	x0, #0x0
  407a5c:	b.eq	407a68 <ferror@plt+0x5458>  // b.none
  407a60:	ldr	x0, [sp, #72]
  407a64:	bl	4023c0 <free@plt>
  407a68:	ldr	x0, [sp, #88]
  407a6c:	cmp	x0, #0x0
  407a70:	b.eq	407a7c <ferror@plt+0x546c>  // b.none
  407a74:	ldr	x0, [sp, #88]
  407a78:	bl	4023c0 <free@plt>
  407a7c:	ldr	w0, [sp, #84]
  407a80:	ldr	x19, [sp, #16]
  407a84:	ldp	x29, x30, [sp], #96
  407a88:	ret
  407a8c:	stp	x29, x30, [sp, #-48]!
  407a90:	mov	x29, sp
  407a94:	str	x0, [sp, #24]
  407a98:	ldr	x0, [sp, #24]
  407a9c:	ldrb	w0, [x0, #1080]
  407aa0:	ubfx	x0, x0, #4, #1
  407aa4:	and	w0, w0, #0xff
  407aa8:	eor	w0, w0, #0x1
  407aac:	and	w0, w0, #0xff
  407ab0:	cmp	w0, #0x0
  407ab4:	b.eq	407b40 <ferror@plt+0x5530>  // b.none
  407ab8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407abc:	add	x0, x0, #0xff8
  407ac0:	ldr	w0, [x0]
  407ac4:	cmp	w0, #0x0
  407ac8:	b.ne	407b18 <ferror@plt+0x5508>  // b.any
  407acc:	bl	402250 <lckpwdf@plt>
  407ad0:	cmn	w0, #0x1
  407ad4:	b.ne	407b18 <ferror@plt+0x5508>  // b.any
  407ad8:	bl	402080 <geteuid@plt>
  407adc:	cmp	w0, #0x0
  407ae0:	b.eq	407b10 <ferror@plt+0x5500>  // b.none
  407ae4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407ae8:	add	x0, x0, #0xb10
  407aec:	ldr	x3, [x0]
  407af0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  407af4:	add	x0, x0, #0x80
  407af8:	ldr	x0, [x0]
  407afc:	mov	x2, x0
  407b00:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407b04:	add	x1, x0, #0xac8
  407b08:	mov	x0, x3
  407b0c:	bl	4025e0 <fprintf@plt>
  407b10:	mov	w0, #0x0                   	// #0
  407b14:	b	407be4 <ferror@plt+0x55d4>
  407b18:	mov	w1, #0x1                   	// #1
  407b1c:	ldr	x0, [sp, #24]
  407b20:	bl	40791c <ferror@plt+0x530c>
  407b24:	cmp	w0, #0x0
  407b28:	b.eq	407b34 <ferror@plt+0x5524>  // b.none
  407b2c:	mov	w0, #0x1                   	// #1
  407b30:	b	407be4 <ferror@plt+0x55d4>
  407b34:	bl	402050 <ulckpwdf@plt>
  407b38:	mov	w0, #0x0                   	// #0
  407b3c:	b	407be4 <ferror@plt+0x55d4>
  407b40:	str	wzr, [sp, #44]
  407b44:	b	407bd4 <ferror@plt+0x55c4>
  407b48:	ldr	w0, [sp, #44]
  407b4c:	cmp	w0, #0x0
  407b50:	b.le	407b5c <ferror@plt+0x554c>
  407b54:	mov	w0, #0x1                   	// #1
  407b58:	bl	4021d0 <sleep@plt>
  407b5c:	ldr	w0, [sp, #44]
  407b60:	cmp	w0, #0xe
  407b64:	cset	w0, eq  // eq = none
  407b68:	and	w0, w0, #0xff
  407b6c:	mov	w1, w0
  407b70:	ldr	x0, [sp, #24]
  407b74:	bl	40791c <ferror@plt+0x530c>
  407b78:	cmp	w0, #0x0
  407b7c:	b.eq	407b88 <ferror@plt+0x5578>  // b.none
  407b80:	mov	w0, #0x1                   	// #1
  407b84:	b	407be4 <ferror@plt+0x55d4>
  407b88:	bl	402080 <geteuid@plt>
  407b8c:	cmp	w0, #0x0
  407b90:	b.eq	407bc8 <ferror@plt+0x55b8>  // b.none
  407b94:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407b98:	add	x0, x0, #0xb10
  407b9c:	ldr	x3, [x0]
  407ba0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  407ba4:	add	x0, x0, #0x80
  407ba8:	ldr	x0, [x0]
  407bac:	mov	x2, x0
  407bb0:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407bb4:	add	x1, x0, #0xac8
  407bb8:	mov	x0, x3
  407bbc:	bl	4025e0 <fprintf@plt>
  407bc0:	mov	w0, #0x0                   	// #0
  407bc4:	b	407be4 <ferror@plt+0x55d4>
  407bc8:	ldr	w0, [sp, #44]
  407bcc:	add	w0, w0, #0x1
  407bd0:	str	w0, [sp, #44]
  407bd4:	ldr	w0, [sp, #44]
  407bd8:	cmp	w0, #0xe
  407bdc:	b.le	407b48 <ferror@plt+0x5538>
  407be0:	mov	w0, #0x0                   	// #0
  407be4:	ldp	x29, x30, [sp], #48
  407be8:	ret
  407bec:	stp	x29, x30, [sp, #-16]!
  407bf0:	mov	x29, sp
  407bf4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407bf8:	add	x0, x0, #0xff8
  407bfc:	ldr	w0, [x0]
  407c00:	cmp	w0, #0x0
  407c04:	b.le	407c7c <ferror@plt+0x566c>
  407c08:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407c0c:	add	x0, x0, #0xff8
  407c10:	ldr	w0, [x0]
  407c14:	sub	w1, w0, #0x1
  407c18:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407c1c:	add	x0, x0, #0xff8
  407c20:	str	w1, [x0]
  407c24:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407c28:	add	x0, x0, #0xff8
  407c2c:	ldr	w0, [x0]
  407c30:	cmp	w0, #0x0
  407c34:	b.ne	407c7c <ferror@plt+0x566c>  // b.any
  407c38:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407c3c:	add	x0, x0, #0xffc
  407c40:	ldrb	w0, [x0]
  407c44:	cmp	w0, #0x0
  407c48:	b.eq	407c78 <ferror@plt+0x5668>  // b.none
  407c4c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407c50:	add	x0, x0, #0xae0
  407c54:	bl	404e40 <ferror@plt+0x2830>
  407c58:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407c5c:	add	x0, x0, #0xae8
  407c60:	bl	404e40 <ferror@plt+0x2830>
  407c64:	mov	w0, #0x3                   	// #3
  407c68:	bl	40501c <ferror@plt+0x2a0c>
  407c6c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  407c70:	add	x0, x0, #0xffc
  407c74:	strb	wzr, [x0]
  407c78:	bl	402050 <ulckpwdf@plt>
  407c7c:	nop
  407c80:	ldp	x29, x30, [sp], #16
  407c84:	ret
  407c88:	sub	sp, sp, #0x420
  407c8c:	stp	x29, x30, [sp]
  407c90:	mov	x29, sp
  407c94:	str	x0, [sp, #24]
  407c98:	ldr	x0, [sp, #24]
  407c9c:	ldrb	w0, [x0, #1080]
  407ca0:	and	w0, w0, #0x2
  407ca4:	and	w0, w0, #0xff
  407ca8:	cmp	w0, #0x0
  407cac:	b.eq	407cf4 <ferror@plt+0x56e4>  // b.none
  407cb0:	ldr	x0, [sp, #24]
  407cb4:	ldrb	w1, [x0, #1080]
  407cb8:	orr	w1, w1, #0x8
  407cbc:	strb	w1, [x0, #1080]
  407cc0:	ldr	x0, [sp, #24]
  407cc4:	bl	408a00 <ferror@plt+0x63f0>
  407cc8:	cmp	w0, #0x0
  407ccc:	b.ne	407cf4 <ferror@plt+0x56e4>  // b.any
  407cd0:	ldr	x0, [sp, #24]
  407cd4:	ldrb	w0, [x0, #1080]
  407cd8:	and	w0, w0, #0x4
  407cdc:	and	w0, w0, #0xff
  407ce0:	cmp	w0, #0x0
  407ce4:	b.eq	407cec <ferror@plt+0x56dc>  // b.none
  407ce8:	bl	407bec <ferror@plt+0x55dc>
  407cec:	mov	w0, #0x0                   	// #0
  407cf0:	b	407d54 <ferror@plt+0x5744>
  407cf4:	ldr	x0, [sp, #24]
  407cf8:	ldrb	w0, [x0, #1080]
  407cfc:	and	w0, w0, #0x4
  407d00:	and	w0, w0, #0xff
  407d04:	cmp	w0, #0x0
  407d08:	b.eq	407d50 <ferror@plt+0x5740>  // b.none
  407d0c:	ldr	x0, [sp, #24]
  407d10:	ldrb	w1, [x0, #1080]
  407d14:	and	w1, w1, #0xfffffffb
  407d18:	strb	w1, [x0, #1080]
  407d1c:	ldr	x0, [sp, #24]
  407d20:	add	x4, sp, #0x20
  407d24:	mov	x3, x0
  407d28:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  407d2c:	add	x2, x0, #0xac0
  407d30:	mov	x1, #0x400                 	// #1024
  407d34:	mov	x0, x4
  407d38:	bl	4020f0 <snprintf@plt>
  407d3c:	add	x0, sp, #0x20
  407d40:	bl	4025b0 <unlink@plt>
  407d44:	bl	407bec <ferror@plt+0x55dc>
  407d48:	mov	w0, #0x1                   	// #1
  407d4c:	b	407d54 <ferror@plt+0x5744>
  407d50:	mov	w0, #0x0                   	// #0
  407d54:	ldp	x29, x30, [sp]
  407d58:	add	sp, sp, #0x420
  407d5c:	ret
  407d60:	sub	sp, sp, #0x10
  407d64:	str	x0, [sp, #8]
  407d68:	str	x1, [sp]
  407d6c:	ldr	x0, [sp]
  407d70:	str	xzr, [x0, #24]
  407d74:	ldr	x0, [sp, #8]
  407d78:	ldr	x1, [x0, #1064]
  407d7c:	ldr	x0, [sp]
  407d80:	str	x1, [x0, #16]
  407d84:	ldr	x0, [sp, #8]
  407d88:	ldr	x0, [x0, #1056]
  407d8c:	cmp	x0, #0x0
  407d90:	b.ne	407da0 <ferror@plt+0x5790>  // b.any
  407d94:	ldr	x0, [sp, #8]
  407d98:	ldr	x1, [sp]
  407d9c:	str	x1, [x0, #1056]
  407da0:	ldr	x0, [sp, #8]
  407da4:	ldr	x0, [x0, #1064]
  407da8:	cmp	x0, #0x0
  407dac:	b.eq	407dc0 <ferror@plt+0x57b0>  // b.none
  407db0:	ldr	x0, [sp, #8]
  407db4:	ldr	x0, [x0, #1064]
  407db8:	ldr	x1, [sp]
  407dbc:	str	x1, [x0, #24]
  407dc0:	ldr	x0, [sp, #8]
  407dc4:	ldr	x1, [sp]
  407dc8:	str	x1, [x0, #1064]
  407dcc:	nop
  407dd0:	add	sp, sp, #0x10
  407dd4:	ret
  407dd8:	sub	sp, sp, #0x10
  407ddc:	str	x0, [sp, #8]
  407de0:	ldr	x0, [sp, #8]
  407de4:	ldrb	w0, [x0]
  407de8:	cmp	w0, #0x2b
  407dec:	b.eq	407e00 <ferror@plt+0x57f0>  // b.none
  407df0:	ldr	x0, [sp, #8]
  407df4:	ldrb	w0, [x0]
  407df8:	cmp	w0, #0x2d
  407dfc:	b.ne	407e08 <ferror@plt+0x57f8>  // b.any
  407e00:	mov	w0, #0x1                   	// #1
  407e04:	b	407e0c <ferror@plt+0x57fc>
  407e08:	mov	w0, #0x0                   	// #0
  407e0c:	and	w0, w0, #0x1
  407e10:	and	w0, w0, #0xff
  407e14:	add	sp, sp, #0x10
  407e18:	ret
  407e1c:	stp	x29, x30, [sp, #-48]!
  407e20:	mov	x29, sp
  407e24:	str	x0, [sp, #24]
  407e28:	str	x1, [sp, #16]
  407e2c:	ldr	x0, [sp, #24]
  407e30:	ldr	x0, [x0, #1056]
  407e34:	str	x0, [sp, #40]
  407e38:	b	407ee8 <ferror@plt+0x58d8>
  407e3c:	ldr	x0, [sp, #40]
  407e40:	ldr	x0, [x0, #8]
  407e44:	cmp	x0, #0x0
  407e48:	b.eq	407e68 <ferror@plt+0x5858>  // b.none
  407e4c:	ldr	x0, [sp, #24]
  407e50:	ldr	x0, [x0, #1024]
  407e54:	ldr	x1, [x0, #16]
  407e58:	ldr	x0, [sp, #40]
  407e5c:	ldr	x0, [x0, #8]
  407e60:	blr	x1
  407e64:	b	407e70 <ferror@plt+0x5860>
  407e68:	ldr	x0, [sp, #40]
  407e6c:	ldr	x0, [x0]
  407e70:	bl	407dd8 <ferror@plt+0x57c8>
  407e74:	and	w0, w0, #0xff
  407e78:	cmp	w0, #0x0
  407e7c:	b.eq	407edc <ferror@plt+0x58cc>  // b.none
  407e80:	ldr	x0, [sp, #16]
  407e84:	ldr	x1, [sp, #40]
  407e88:	str	x1, [x0, #24]
  407e8c:	ldr	x0, [sp, #40]
  407e90:	ldr	x1, [x0, #16]
  407e94:	ldr	x0, [sp, #16]
  407e98:	str	x1, [x0, #16]
  407e9c:	ldr	x0, [sp, #40]
  407ea0:	ldr	x0, [x0, #16]
  407ea4:	cmp	x0, #0x0
  407ea8:	b.eq	407ec0 <ferror@plt+0x58b0>  // b.none
  407eac:	ldr	x0, [sp, #40]
  407eb0:	ldr	x0, [x0, #16]
  407eb4:	ldr	x1, [sp, #16]
  407eb8:	str	x1, [x0, #24]
  407ebc:	b	407ecc <ferror@plt+0x58bc>
  407ec0:	ldr	x0, [sp, #24]
  407ec4:	ldr	x1, [sp, #16]
  407ec8:	str	x1, [x0, #1056]
  407ecc:	ldr	x0, [sp, #40]
  407ed0:	ldr	x1, [sp, #16]
  407ed4:	str	x1, [x0, #16]
  407ed8:	b	407f00 <ferror@plt+0x58f0>
  407edc:	ldr	x0, [sp, #40]
  407ee0:	ldr	x0, [x0, #24]
  407ee4:	str	x0, [sp, #40]
  407ee8:	ldr	x0, [sp, #40]
  407eec:	cmp	x0, #0x0
  407ef0:	b.ne	407e3c <ferror@plt+0x582c>  // b.any
  407ef4:	ldr	x1, [sp, #16]
  407ef8:	ldr	x0, [sp, #24]
  407efc:	bl	407d60 <ferror@plt+0x5750>
  407f00:	ldp	x29, x30, [sp], #48
  407f04:	ret
  407f08:	stp	x29, x30, [sp, #-112]!
  407f0c:	mov	x29, sp
  407f10:	str	x0, [sp, #24]
  407f14:	str	w1, [sp, #20]
  407f18:	str	xzr, [sp, #96]
  407f1c:	ldr	w0, [sp, #20]
  407f20:	str	w0, [sp, #80]
  407f24:	ldr	w0, [sp, #20]
  407f28:	and	w0, w0, #0xffffffbf
  407f2c:	str	w0, [sp, #20]
  407f30:	ldr	x0, [sp, #24]
  407f34:	ldrb	w0, [x0, #1080]
  407f38:	and	w0, w0, #0x2
  407f3c:	and	w0, w0, #0xff
  407f40:	cmp	w0, #0x0
  407f44:	b.ne	407f60 <ferror@plt+0x5950>  // b.any
  407f48:	ldr	w0, [sp, #20]
  407f4c:	cmp	w0, #0x0
  407f50:	b.eq	407f78 <ferror@plt+0x5968>  // b.none
  407f54:	ldr	w0, [sp, #20]
  407f58:	cmp	w0, #0x2
  407f5c:	b.eq	407f78 <ferror@plt+0x5968>  // b.none
  407f60:	bl	402560 <__errno_location@plt>
  407f64:	mov	x1, x0
  407f68:	mov	w0, #0x16                  	// #22
  407f6c:	str	w0, [x1]
  407f70:	mov	w0, #0x0                   	// #0
  407f74:	b	40846c <ferror@plt+0x5e5c>
  407f78:	ldr	w0, [sp, #20]
  407f7c:	cmp	w0, #0x0
  407f80:	cset	w0, eq  // eq = none
  407f84:	and	w2, w0, #0xff
  407f88:	ldr	x1, [sp, #24]
  407f8c:	ldrb	w0, [x1, #1080]
  407f90:	bfi	w0, w2, #3, #1
  407f94:	strb	w0, [x1, #1080]
  407f98:	ldr	x0, [sp, #24]
  407f9c:	ldrb	w0, [x0, #1080]
  407fa0:	ubfx	x0, x0, #3, #1
  407fa4:	and	w0, w0, #0xff
  407fa8:	eor	w0, w0, #0x1
  407fac:	and	w0, w0, #0xff
  407fb0:	cmp	w0, #0x0
  407fb4:	b.eq	407ff0 <ferror@plt+0x59e0>  // b.none
  407fb8:	ldr	x0, [sp, #24]
  407fbc:	ldrb	w0, [x0, #1080]
  407fc0:	ubfx	x0, x0, #2, #1
  407fc4:	and	w0, w0, #0xff
  407fc8:	eor	w0, w0, #0x1
  407fcc:	and	w0, w0, #0xff
  407fd0:	cmp	w0, #0x0
  407fd4:	b.eq	407ff0 <ferror@plt+0x59e0>  // b.none
  407fd8:	bl	402560 <__errno_location@plt>
  407fdc:	mov	x1, x0
  407fe0:	mov	w0, #0xd                   	// #13
  407fe4:	str	w0, [x1]
  407fe8:	mov	w0, #0x0                   	// #0
  407fec:	b	40846c <ferror@plt+0x5e5c>
  407ff0:	ldr	x0, [sp, #24]
  407ff4:	str	xzr, [x0, #1056]
  407ff8:	ldr	x0, [sp, #24]
  407ffc:	str	xzr, [x0, #1064]
  408000:	ldr	x0, [sp, #24]
  408004:	str	xzr, [x0, #1072]
  408008:	ldr	x0, [sp, #24]
  40800c:	ldrb	w1, [x0, #1080]
  408010:	and	w1, w1, #0xfffffffe
  408014:	strb	w1, [x0, #1080]
  408018:	ldr	x2, [sp, #24]
  40801c:	ldr	x0, [sp, #24]
  408020:	ldrb	w0, [x0, #1080]
  408024:	and	w0, w0, #0x8
  408028:	and	w0, w0, #0xff
  40802c:	cmp	w0, #0x0
  408030:	b.eq	40803c <ferror@plt+0x5a2c>  // b.none
  408034:	mov	w0, #0x8900                	// #35072
  408038:	b	408040 <ferror@plt+0x5a30>
  40803c:	mov	w0, #0x8902                	// #35074
  408040:	mov	w1, w0
  408044:	mov	x0, x2
  408048:	bl	402170 <open@plt>
  40804c:	str	w0, [sp, #76]
  408050:	bl	402560 <__errno_location@plt>
  408054:	ldr	w0, [x0]
  408058:	str	w0, [sp, #84]
  40805c:	ldr	x0, [sp, #24]
  408060:	str	xzr, [x0, #1032]
  408064:	ldr	w0, [sp, #76]
  408068:	cmp	w0, #0x0
  40806c:	b.lt	4080d8 <ferror@plt+0x5ac8>  // b.tstop
  408070:	ldr	x0, [sp, #24]
  408074:	ldrb	w0, [x0, #1080]
  408078:	and	w0, w0, #0x8
  40807c:	and	w0, w0, #0xff
  408080:	cmp	w0, #0x0
  408084:	b.eq	408094 <ferror@plt+0x5a84>  // b.none
  408088:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  40808c:	add	x0, x0, #0xaf0
  408090:	b	40809c <ferror@plt+0x5a8c>
  408094:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408098:	add	x0, x0, #0xaf8
  40809c:	mov	x1, x0
  4080a0:	ldr	w0, [sp, #76]
  4080a4:	bl	4021c0 <fdopen@plt>
  4080a8:	mov	x1, x0
  4080ac:	ldr	x0, [sp, #24]
  4080b0:	str	x1, [x0, #1032]
  4080b4:	bl	402560 <__errno_location@plt>
  4080b8:	ldr	w0, [x0]
  4080bc:	str	w0, [sp, #84]
  4080c0:	ldr	x0, [sp, #24]
  4080c4:	ldr	x0, [x0, #1032]
  4080c8:	cmp	x0, #0x0
  4080cc:	b.ne	4080d8 <ferror@plt+0x5ac8>  // b.any
  4080d0:	ldr	w0, [sp, #76]
  4080d4:	bl	402290 <close@plt>
  4080d8:	bl	402560 <__errno_location@plt>
  4080dc:	mov	x1, x0
  4080e0:	ldr	w0, [sp, #84]
  4080e4:	str	w0, [x1]
  4080e8:	ldr	x0, [sp, #24]
  4080ec:	ldr	x0, [x0, #1032]
  4080f0:	cmp	x0, #0x0
  4080f4:	b.ne	408138 <ferror@plt+0x5b28>  // b.any
  4080f8:	ldr	w0, [sp, #80]
  4080fc:	and	w0, w0, #0x40
  408100:	cmp	w0, #0x0
  408104:	b.eq	408130 <ferror@plt+0x5b20>  // b.none
  408108:	bl	402560 <__errno_location@plt>
  40810c:	ldr	w0, [x0]
  408110:	cmp	w0, #0x2
  408114:	b.ne	408130 <ferror@plt+0x5b20>  // b.any
  408118:	ldr	x0, [sp, #24]
  40811c:	ldrb	w1, [x0, #1080]
  408120:	orr	w1, w1, #0x2
  408124:	strb	w1, [x0, #1080]
  408128:	mov	w0, #0x1                   	// #1
  40812c:	b	40846c <ferror@plt+0x5e5c>
  408130:	mov	w0, #0x0                   	// #0
  408134:	b	40846c <ferror@plt+0x5e5c>
  408138:	ldr	x0, [sp, #24]
  40813c:	ldr	x0, [x0, #1032]
  408140:	bl	402100 <fileno@plt>
  408144:	mov	w2, #0x1                   	// #1
  408148:	mov	w1, #0x2                   	// #2
  40814c:	bl	402460 <fcntl@plt>
  408150:	mov	x0, #0x1000                	// #4096
  408154:	str	x0, [sp, #88]
  408158:	ldr	x0, [sp, #88]
  40815c:	bl	402150 <malloc@plt>
  408160:	str	x0, [sp, #104]
  408164:	ldr	x0, [sp, #104]
  408168:	cmp	x0, #0x0
  40816c:	b.eq	40840c <ferror@plt+0x5dfc>  // b.none
  408170:	b	408314 <ferror@plt+0x5d04>
  408174:	ldr	x0, [sp, #88]
  408178:	add	x0, x0, #0x1, lsl #12
  40817c:	str	x0, [sp, #88]
  408180:	ldr	x1, [sp, #88]
  408184:	ldr	x0, [sp, #104]
  408188:	bl	402210 <realloc@plt>
  40818c:	str	x0, [sp, #64]
  408190:	ldr	x0, [sp, #64]
  408194:	cmp	x0, #0x0
  408198:	b.eq	4083ec <ferror@plt+0x5ddc>  // b.none
  40819c:	ldr	x0, [sp, #64]
  4081a0:	str	x0, [sp, #104]
  4081a4:	ldr	x0, [sp, #104]
  4081a8:	bl	401fe0 <strlen@plt>
  4081ac:	str	x0, [sp, #56]
  4081b0:	ldr	x0, [sp, #24]
  4081b4:	ldr	x0, [x0, #1024]
  4081b8:	ldr	x3, [x0, #40]
  4081bc:	ldr	x1, [sp, #104]
  4081c0:	ldr	x0, [sp, #56]
  4081c4:	add	x4, x1, x0
  4081c8:	ldr	x0, [sp, #88]
  4081cc:	mov	w1, w0
  4081d0:	ldr	x0, [sp, #56]
  4081d4:	sub	w0, w1, w0
  4081d8:	mov	w1, w0
  4081dc:	ldr	x0, [sp, #24]
  4081e0:	ldr	x0, [x0, #1032]
  4081e4:	mov	x2, x0
  4081e8:	mov	x0, x4
  4081ec:	blr	x3
  4081f0:	cmp	x0, #0x0
  4081f4:	b.eq	4083f4 <ferror@plt+0x5de4>  // b.none
  4081f8:	mov	w1, #0xa                   	// #10
  4081fc:	ldr	x0, [sp, #104]
  408200:	bl	4022a0 <strrchr@plt>
  408204:	str	x0, [sp, #64]
  408208:	ldr	x0, [sp, #64]
  40820c:	cmp	x0, #0x0
  408210:	b.ne	408228 <ferror@plt+0x5c18>  // b.any
  408214:	ldr	x0, [sp, #24]
  408218:	ldr	x0, [x0, #1032]
  40821c:	bl	402320 <feof@plt>
  408220:	cmp	w0, #0x0
  408224:	b.eq	408174 <ferror@plt+0x5b64>  // b.none
  408228:	mov	w1, #0xa                   	// #10
  40822c:	ldr	x0, [sp, #104]
  408230:	bl	4022a0 <strrchr@plt>
  408234:	str	x0, [sp, #64]
  408238:	ldr	x0, [sp, #64]
  40823c:	cmp	x0, #0x0
  408240:	b.eq	40824c <ferror@plt+0x5c3c>  // b.none
  408244:	ldr	x0, [sp, #64]
  408248:	strb	wzr, [x0]
  40824c:	ldr	x0, [sp, #104]
  408250:	bl	402270 <strdup@plt>
  408254:	str	x0, [sp, #48]
  408258:	ldr	x0, [sp, #48]
  40825c:	cmp	x0, #0x0
  408260:	b.eq	4083fc <ferror@plt+0x5dec>  // b.none
  408264:	ldr	x0, [sp, #48]
  408268:	bl	407dd8 <ferror@plt+0x57c8>
  40826c:	and	w0, w0, #0xff
  408270:	cmp	w0, #0x0
  408274:	b.eq	408280 <ferror@plt+0x5c70>  // b.none
  408278:	str	xzr, [sp, #96]
  40827c:	b	4082c8 <ferror@plt+0x5cb8>
  408280:	ldr	x0, [sp, #24]
  408284:	ldr	x0, [x0, #1024]
  408288:	ldr	x1, [x0, #24]
  40828c:	ldr	x0, [sp, #48]
  408290:	blr	x1
  408294:	str	x0, [sp, #96]
  408298:	ldr	x0, [sp, #96]
  40829c:	cmp	x0, #0x0
  4082a0:	b.eq	4082c8 <ferror@plt+0x5cb8>  // b.none
  4082a4:	ldr	x0, [sp, #24]
  4082a8:	ldr	x0, [x0, #1024]
  4082ac:	ldr	x1, [x0]
  4082b0:	ldr	x0, [sp, #96]
  4082b4:	blr	x1
  4082b8:	str	x0, [sp, #96]
  4082bc:	ldr	x0, [sp, #96]
  4082c0:	cmp	x0, #0x0
  4082c4:	b.eq	4083d4 <ferror@plt+0x5dc4>  // b.none
  4082c8:	mov	x0, #0x28                  	// #40
  4082cc:	bl	402150 <malloc@plt>
  4082d0:	str	x0, [sp, #40]
  4082d4:	ldr	x0, [sp, #40]
  4082d8:	cmp	x0, #0x0
  4082dc:	b.eq	4083ac <ferror@plt+0x5d9c>  // b.none
  4082e0:	ldr	x0, [sp, #40]
  4082e4:	ldr	x1, [sp, #96]
  4082e8:	str	x1, [x0, #8]
  4082ec:	ldr	x0, [sp, #40]
  4082f0:	ldr	x1, [sp, #48]
  4082f4:	str	x1, [x0]
  4082f8:	ldr	x0, [sp, #40]
  4082fc:	ldrb	w1, [x0, #32]
  408300:	and	w1, w1, #0xfffffffe
  408304:	strb	w1, [x0, #32]
  408308:	ldr	x1, [sp, #40]
  40830c:	ldr	x0, [sp, #24]
  408310:	bl	407d60 <ferror@plt+0x5750>
  408314:	ldr	x0, [sp, #24]
  408318:	ldr	x0, [x0, #1024]
  40831c:	ldr	x3, [x0, #40]
  408320:	ldr	x0, [sp, #88]
  408324:	mov	w1, w0
  408328:	ldr	x0, [sp, #24]
  40832c:	ldr	x0, [x0, #1032]
  408330:	mov	x2, x0
  408334:	ldr	x0, [sp, #104]
  408338:	blr	x3
  40833c:	mov	x1, x0
  408340:	ldr	x0, [sp, #104]
  408344:	cmp	x0, x1
  408348:	b.eq	4081f8 <ferror@plt+0x5be8>  // b.none
  40834c:	ldr	x0, [sp, #104]
  408350:	bl	4023c0 <free@plt>
  408354:	ldr	x0, [sp, #24]
  408358:	ldr	x0, [x0, #1032]
  40835c:	bl	402610 <ferror@plt>
  408360:	cmp	w0, #0x0
  408364:	b.ne	408424 <ferror@plt+0x5e14>  // b.any
  408368:	ldr	x0, [sp, #24]
  40836c:	ldr	x0, [x0, #1024]
  408370:	ldr	x0, [x0, #56]
  408374:	cmp	x0, #0x0
  408378:	b.eq	408394 <ferror@plt+0x5d84>  // b.none
  40837c:	ldr	x0, [sp, #24]
  408380:	ldr	x0, [x0, #1024]
  408384:	ldr	x0, [x0, #56]
  408388:	blr	x0
  40838c:	cmp	w0, #0x0
  408390:	b.eq	40842c <ferror@plt+0x5e1c>  // b.none
  408394:	ldr	x0, [sp, #24]
  408398:	ldrb	w1, [x0, #1080]
  40839c:	orr	w1, w1, #0x2
  4083a0:	strb	w1, [x0, #1080]
  4083a4:	mov	w0, #0x1                   	// #1
  4083a8:	b	40846c <ferror@plt+0x5e5c>
  4083ac:	nop
  4083b0:	ldr	x0, [sp, #96]
  4083b4:	cmp	x0, #0x0
  4083b8:	b.eq	4083dc <ferror@plt+0x5dcc>  // b.none
  4083bc:	ldr	x0, [sp, #24]
  4083c0:	ldr	x0, [x0, #1024]
  4083c4:	ldr	x1, [x0, #8]
  4083c8:	ldr	x0, [sp, #96]
  4083cc:	blr	x1
  4083d0:	b	4083e0 <ferror@plt+0x5dd0>
  4083d4:	nop
  4083d8:	b	4083e0 <ferror@plt+0x5dd0>
  4083dc:	nop
  4083e0:	ldr	x0, [sp, #48]
  4083e4:	bl	4023c0 <free@plt>
  4083e8:	b	408400 <ferror@plt+0x5df0>
  4083ec:	nop
  4083f0:	b	408400 <ferror@plt+0x5df0>
  4083f4:	nop
  4083f8:	b	408400 <ferror@plt+0x5df0>
  4083fc:	nop
  408400:	ldr	x0, [sp, #104]
  408404:	bl	4023c0 <free@plt>
  408408:	b	408410 <ferror@plt+0x5e00>
  40840c:	nop
  408410:	bl	402560 <__errno_location@plt>
  408414:	mov	x1, x0
  408418:	mov	w0, #0xc                   	// #12
  40841c:	str	w0, [x1]
  408420:	b	408430 <ferror@plt+0x5e20>
  408424:	nop
  408428:	b	408430 <ferror@plt+0x5e20>
  40842c:	nop
  408430:	bl	402560 <__errno_location@plt>
  408434:	ldr	w0, [x0]
  408438:	str	w0, [sp, #84]
  40843c:	ldr	x0, [sp, #24]
  408440:	bl	40780c <ferror@plt+0x51fc>
  408444:	ldr	x0, [sp, #24]
  408448:	ldr	x0, [x0, #1032]
  40844c:	bl	402110 <fclose@plt>
  408450:	ldr	x0, [sp, #24]
  408454:	str	xzr, [x0, #1032]
  408458:	bl	402560 <__errno_location@plt>
  40845c:	mov	x1, x0
  408460:	ldr	w0, [sp, #84]
  408464:	str	w0, [x1]
  408468:	mov	w0, #0x0                   	// #0
  40846c:	ldp	x29, x30, [sp], #112
  408470:	ret
  408474:	stp	x29, x30, [sp, #-80]!
  408478:	mov	x29, sp
  40847c:	str	x0, [sp, #24]
  408480:	str	x1, [sp, #16]
  408484:	str	xzr, [sp, #64]
  408488:	str	xzr, [sp, #48]
  40848c:	ldr	x0, [sp, #24]
  408490:	ldr	x0, [x0, #1056]
  408494:	str	x0, [sp, #72]
  408498:	b	4084b4 <ferror@plt+0x5ea4>
  40849c:	ldr	x0, [sp, #64]
  4084a0:	add	x0, x0, #0x1
  4084a4:	str	x0, [sp, #64]
  4084a8:	ldr	x0, [sp, #72]
  4084ac:	ldr	x0, [x0, #24]
  4084b0:	str	x0, [sp, #72]
  4084b4:	ldr	x0, [sp, #72]
  4084b8:	cmp	x0, #0x0
  4084bc:	b.eq	4084f8 <ferror@plt+0x5ee8>  // b.none
  4084c0:	ldr	x0, [sp, #72]
  4084c4:	ldr	x0, [x0]
  4084c8:	cmp	x0, #0x0
  4084cc:	b.eq	40849c <ferror@plt+0x5e8c>  // b.none
  4084d0:	ldr	x0, [sp, #72]
  4084d4:	ldr	x0, [x0]
  4084d8:	ldrb	w0, [x0]
  4084dc:	cmp	w0, #0x2b
  4084e0:	b.eq	4084f8 <ferror@plt+0x5ee8>  // b.none
  4084e4:	ldr	x0, [sp, #72]
  4084e8:	ldr	x0, [x0]
  4084ec:	ldrb	w0, [x0]
  4084f0:	cmp	w0, #0x2d
  4084f4:	b.ne	40849c <ferror@plt+0x5e8c>  // b.any
  4084f8:	ldr	x0, [sp, #72]
  4084fc:	cmp	x0, #0x0
  408500:	b.eq	40850c <ferror@plt+0x5efc>  // b.none
  408504:	ldr	x0, [sp, #72]
  408508:	str	x0, [sp, #48]
  40850c:	ldr	x0, [sp, #64]
  408510:	cmp	x0, #0x1
  408514:	b.hi	408520 <ferror@plt+0x5f10>  // b.pmore
  408518:	mov	w0, #0x0                   	// #0
  40851c:	b	408700 <ferror@plt+0x60f0>
  408520:	ldr	x0, [sp, #64]
  408524:	lsl	x0, x0, #3
  408528:	bl	402150 <malloc@plt>
  40852c:	str	x0, [sp, #40]
  408530:	ldr	x0, [sp, #40]
  408534:	cmp	x0, #0x0
  408538:	b.ne	408544 <ferror@plt+0x5f34>  // b.any
  40853c:	mov	w0, #0xffffffff            	// #-1
  408540:	b	408700 <ferror@plt+0x60f0>
  408544:	str	xzr, [sp, #64]
  408548:	ldr	x0, [sp, #24]
  40854c:	ldr	x0, [x0, #1056]
  408550:	str	x0, [sp, #72]
  408554:	b	408588 <ferror@plt+0x5f78>
  408558:	ldr	x0, [sp, #64]
  40855c:	lsl	x0, x0, #3
  408560:	ldr	x1, [sp, #40]
  408564:	add	x0, x1, x0
  408568:	ldr	x1, [sp, #72]
  40856c:	str	x1, [x0]
  408570:	ldr	x0, [sp, #64]
  408574:	add	x0, x0, #0x1
  408578:	str	x0, [sp, #64]
  40857c:	ldr	x0, [sp, #72]
  408580:	ldr	x0, [x0, #24]
  408584:	str	x0, [sp, #72]
  408588:	ldr	x1, [sp, #48]
  40858c:	ldr	x0, [sp, #72]
  408590:	cmp	x1, x0
  408594:	b.ne	408558 <ferror@plt+0x5f48>  // b.any
  408598:	ldr	x3, [sp, #16]
  40859c:	mov	x2, #0x8                   	// #8
  4085a0:	ldr	x1, [sp, #64]
  4085a4:	ldr	x0, [sp, #40]
  4085a8:	bl	4020c0 <qsort@plt>
  4085ac:	ldr	x0, [sp, #40]
  4085b0:	ldr	x1, [x0]
  4085b4:	ldr	x0, [sp, #24]
  4085b8:	str	x1, [x0, #1056]
  4085bc:	ldr	x0, [sp, #64]
  4085c0:	sub	x0, x0, #0x1
  4085c4:	str	x0, [sp, #64]
  4085c8:	ldr	x0, [sp, #48]
  4085cc:	cmp	x0, #0x0
  4085d0:	b.ne	4085f0 <ferror@plt+0x5fe0>  // b.any
  4085d4:	ldr	x0, [sp, #64]
  4085d8:	lsl	x0, x0, #3
  4085dc:	ldr	x1, [sp, #40]
  4085e0:	add	x0, x1, x0
  4085e4:	ldr	x1, [x0]
  4085e8:	ldr	x0, [sp, #24]
  4085ec:	str	x1, [x0, #1064]
  4085f0:	ldr	x0, [sp, #24]
  4085f4:	ldr	x0, [x0, #1056]
  4085f8:	str	xzr, [x0, #16]
  4085fc:	ldr	x0, [sp, #24]
  408600:	ldr	x0, [x0, #1056]
  408604:	ldr	x1, [sp, #40]
  408608:	ldr	x1, [x1, #8]
  40860c:	str	x1, [x0, #24]
  408610:	ldr	x0, [sp, #64]
  408614:	lsl	x0, x0, #3
  408618:	sub	x0, x0, #0x8
  40861c:	ldr	x1, [sp, #40]
  408620:	add	x1, x1, x0
  408624:	ldr	x0, [sp, #64]
  408628:	lsl	x0, x0, #3
  40862c:	ldr	x2, [sp, #40]
  408630:	add	x0, x2, x0
  408634:	ldr	x0, [x0]
  408638:	ldr	x1, [x1]
  40863c:	str	x1, [x0, #16]
  408640:	ldr	x0, [sp, #64]
  408644:	lsl	x0, x0, #3
  408648:	ldr	x1, [sp, #40]
  40864c:	add	x0, x1, x0
  408650:	ldr	x0, [x0]
  408654:	ldr	x1, [sp, #48]
  408658:	str	x1, [x0, #24]
  40865c:	mov	x0, #0x1                   	// #1
  408660:	str	x0, [sp, #56]
  408664:	b	4086d4 <ferror@plt+0x60c4>
  408668:	ldr	x0, [sp, #56]
  40866c:	lsl	x0, x0, #3
  408670:	sub	x0, x0, #0x8
  408674:	ldr	x1, [sp, #40]
  408678:	add	x1, x1, x0
  40867c:	ldr	x0, [sp, #56]
  408680:	lsl	x0, x0, #3
  408684:	ldr	x2, [sp, #40]
  408688:	add	x0, x2, x0
  40868c:	ldr	x0, [x0]
  408690:	ldr	x1, [x1]
  408694:	str	x1, [x0, #16]
  408698:	ldr	x0, [sp, #56]
  40869c:	add	x0, x0, #0x1
  4086a0:	lsl	x0, x0, #3
  4086a4:	ldr	x1, [sp, #40]
  4086a8:	add	x1, x1, x0
  4086ac:	ldr	x0, [sp, #56]
  4086b0:	lsl	x0, x0, #3
  4086b4:	ldr	x2, [sp, #40]
  4086b8:	add	x0, x2, x0
  4086bc:	ldr	x0, [x0]
  4086c0:	ldr	x1, [x1]
  4086c4:	str	x1, [x0, #24]
  4086c8:	ldr	x0, [sp, #56]
  4086cc:	add	x0, x0, #0x1
  4086d0:	str	x0, [sp, #56]
  4086d4:	ldr	x1, [sp, #56]
  4086d8:	ldr	x0, [sp, #64]
  4086dc:	cmp	x1, x0
  4086e0:	b.cc	408668 <ferror@plt+0x6058>  // b.lo, b.ul, b.last
  4086e4:	ldr	x0, [sp, #40]
  4086e8:	bl	4023c0 <free@plt>
  4086ec:	ldr	x0, [sp, #24]
  4086f0:	ldrb	w1, [x0, #1080]
  4086f4:	orr	w1, w1, #0x1
  4086f8:	strb	w1, [x0, #1080]
  4086fc:	mov	w0, #0x0                   	// #0
  408700:	ldp	x29, x30, [sp], #80
  408704:	ret
  408708:	stp	x29, x30, [sp, #-64]!
  40870c:	mov	x29, sp
  408710:	str	x0, [sp, #24]
  408714:	str	x1, [sp, #16]
  408718:	str	xzr, [sp, #56]
  40871c:	ldr	x0, [sp, #24]
  408720:	cmp	x0, #0x0
  408724:	b.eq	408738 <ferror@plt+0x6128>  // b.none
  408728:	ldr	x0, [sp, #24]
  40872c:	ldr	x0, [x0, #1056]
  408730:	cmp	x0, #0x0
  408734:	b.ne	408740 <ferror@plt+0x6130>  // b.any
  408738:	mov	w0, #0x0                   	// #0
  40873c:	b	4088cc <ferror@plt+0x62bc>
  408740:	ldr	x0, [sp, #16]
  408744:	ldr	x0, [x0, #1056]
  408748:	str	x0, [sp, #48]
  40874c:	b	408838 <ferror@plt+0x6228>
  408750:	ldr	x0, [sp, #48]
  408754:	ldr	x0, [x0, #8]
  408758:	cmp	x0, #0x0
  40875c:	b.eq	408820 <ferror@plt+0x6210>  // b.none
  408760:	ldr	x0, [sp, #16]
  408764:	ldr	x0, [x0, #1024]
  408768:	ldr	x1, [x0, #16]
  40876c:	ldr	x0, [sp, #48]
  408770:	ldr	x0, [x0, #8]
  408774:	blr	x1
  408778:	str	x0, [sp, #32]
  40877c:	ldr	x0, [sp, #24]
  408780:	ldr	x0, [x0, #1056]
  408784:	str	x0, [sp, #40]
  408788:	b	4087dc <ferror@plt+0x61cc>
  40878c:	ldr	x0, [sp, #40]
  408790:	ldr	x0, [x0, #8]
  408794:	cmp	x0, #0x0
  408798:	b.eq	4087cc <ferror@plt+0x61bc>  // b.none
  40879c:	ldr	x0, [sp, #24]
  4087a0:	ldr	x0, [x0, #1024]
  4087a4:	ldr	x1, [x0, #16]
  4087a8:	ldr	x0, [sp, #40]
  4087ac:	ldr	x0, [x0, #8]
  4087b0:	blr	x1
  4087b4:	mov	x1, x0
  4087b8:	ldr	x0, [sp, #32]
  4087bc:	bl	402350 <strcmp@plt>
  4087c0:	cmp	w0, #0x0
  4087c4:	b.eq	4087ec <ferror@plt+0x61dc>  // b.none
  4087c8:	b	4087d0 <ferror@plt+0x61c0>
  4087cc:	nop
  4087d0:	ldr	x0, [sp, #40]
  4087d4:	ldr	x0, [x0, #24]
  4087d8:	str	x0, [sp, #40]
  4087dc:	ldr	x0, [sp, #40]
  4087e0:	cmp	x0, #0x0
  4087e4:	b.ne	40878c <ferror@plt+0x617c>  // b.any
  4087e8:	b	4087f0 <ferror@plt+0x61e0>
  4087ec:	nop
  4087f0:	ldr	x0, [sp, #40]
  4087f4:	cmp	x0, #0x0
  4087f8:	b.eq	408828 <ferror@plt+0x6218>  // b.none
  4087fc:	ldr	x1, [sp, #40]
  408800:	ldr	x0, [sp, #24]
  408804:	bl	4091a4 <ferror@plt+0x6b94>
  408808:	ldr	x0, [sp, #40]
  40880c:	ldr	x1, [sp, #56]
  408810:	str	x1, [x0, #24]
  408814:	ldr	x0, [sp, #40]
  408818:	str	x0, [sp, #56]
  40881c:	b	40882c <ferror@plt+0x621c>
  408820:	nop
  408824:	b	40882c <ferror@plt+0x621c>
  408828:	nop
  40882c:	ldr	x0, [sp, #48]
  408830:	ldr	x0, [x0, #24]
  408834:	str	x0, [sp, #48]
  408838:	ldr	x0, [sp, #48]
  40883c:	cmp	x0, #0x0
  408840:	b.ne	408750 <ferror@plt+0x6140>  // b.any
  408844:	ldr	x0, [sp, #56]
  408848:	str	x0, [sp, #40]
  40884c:	b	4088a0 <ferror@plt+0x6290>
  408850:	ldr	x0, [sp, #56]
  408854:	ldr	x0, [x0, #24]
  408858:	str	x0, [sp, #56]
  40885c:	ldr	x0, [sp, #24]
  408860:	ldr	x0, [x0, #1056]
  408864:	cmp	x0, #0x0
  408868:	b.eq	40887c <ferror@plt+0x626c>  // b.none
  40886c:	ldr	x0, [sp, #24]
  408870:	ldr	x0, [x0, #1056]
  408874:	ldr	x1, [sp, #40]
  408878:	str	x1, [x0, #16]
  40887c:	ldr	x0, [sp, #24]
  408880:	ldr	x1, [x0, #1056]
  408884:	ldr	x0, [sp, #40]
  408888:	str	x1, [x0, #24]
  40888c:	ldr	x0, [sp, #24]
  408890:	ldr	x1, [sp, #40]
  408894:	str	x1, [x0, #1056]
  408898:	ldr	x0, [sp, #56]
  40889c:	str	x0, [sp, #40]
  4088a0:	ldr	x0, [sp, #40]
  4088a4:	cmp	x0, #0x0
  4088a8:	b.ne	408850 <ferror@plt+0x6240>  // b.any
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	ldr	x0, [x0, #1056]
  4088b4:	str	xzr, [x0, #16]
  4088b8:	ldr	x0, [sp, #24]
  4088bc:	ldrb	w1, [x0, #1080]
  4088c0:	orr	w1, w1, #0x1
  4088c4:	strb	w1, [x0, #1080]
  4088c8:	mov	w0, #0x0                   	// #0
  4088cc:	ldp	x29, x30, [sp], #64
  4088d0:	ret
  4088d4:	stp	x29, x30, [sp, #-48]!
  4088d8:	mov	x29, sp
  4088dc:	str	x0, [sp, #24]
  4088e0:	ldr	x0, [sp, #24]
  4088e4:	ldr	x0, [x0, #1056]
  4088e8:	str	x0, [sp, #40]
  4088ec:	b	4089e8 <ferror@plt+0x63d8>
  4088f0:	ldr	x0, [sp, #40]
  4088f4:	ldrb	w0, [x0, #32]
  4088f8:	and	w0, w0, #0x1
  4088fc:	and	w0, w0, #0xff
  408900:	cmp	w0, #0x0
  408904:	b.eq	408970 <ferror@plt+0x6360>  // b.none
  408908:	ldr	x0, [sp, #40]
  40890c:	ldr	x0, [x0, #8]
  408910:	str	x0, [sp, #32]
  408914:	ldr	x0, [sp, #32]
  408918:	cmp	x0, #0x0
  40891c:	b.ne	408940 <ferror@plt+0x6330>  // b.any
  408920:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408924:	add	x3, x0, #0xb78
  408928:	mov	w2, #0x390                 	// #912
  40892c:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408930:	add	x1, x0, #0xb00
  408934:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408938:	add	x0, x0, #0xb10
  40893c:	bl	402550 <__assert_fail@plt>
  408940:	ldr	x0, [sp, #24]
  408944:	ldr	x0, [x0, #1024]
  408948:	ldr	x2, [x0, #32]
  40894c:	ldr	x0, [sp, #24]
  408950:	ldr	x0, [x0, #1032]
  408954:	mov	x1, x0
  408958:	ldr	x0, [sp, #32]
  40895c:	blr	x2
  408960:	cmp	w0, #0x0
  408964:	b.eq	4089dc <ferror@plt+0x63cc>  // b.none
  408968:	mov	w0, #0xffffffff            	// #-1
  40896c:	b	4089f8 <ferror@plt+0x63e8>
  408970:	ldr	x0, [sp, #40]
  408974:	ldr	x0, [x0]
  408978:	cmp	x0, #0x0
  40897c:	b.eq	4089dc <ferror@plt+0x63cc>  // b.none
  408980:	ldr	x0, [sp, #24]
  408984:	ldr	x0, [x0, #1024]
  408988:	ldr	x2, [x0, #48]
  40898c:	ldr	x0, [sp, #40]
  408990:	ldr	x3, [x0]
  408994:	ldr	x0, [sp, #24]
  408998:	ldr	x0, [x0, #1032]
  40899c:	mov	x1, x0
  4089a0:	mov	x0, x3
  4089a4:	blr	x2
  4089a8:	cmn	w0, #0x1
  4089ac:	b.ne	4089b8 <ferror@plt+0x63a8>  // b.any
  4089b0:	mov	w0, #0xffffffff            	// #-1
  4089b4:	b	4089f8 <ferror@plt+0x63e8>
  4089b8:	ldr	x0, [sp, #24]
  4089bc:	ldr	x0, [x0, #1032]
  4089c0:	mov	x1, x0
  4089c4:	mov	w0, #0xa                   	// #10
  4089c8:	bl	4020a0 <putc@plt>
  4089cc:	cmn	w0, #0x1
  4089d0:	b.ne	4089dc <ferror@plt+0x63cc>  // b.any
  4089d4:	mov	w0, #0xffffffff            	// #-1
  4089d8:	b	4089f8 <ferror@plt+0x63e8>
  4089dc:	ldr	x0, [sp, #40]
  4089e0:	ldr	x0, [x0, #24]
  4089e4:	str	x0, [sp, #40]
  4089e8:	ldr	x0, [sp, #40]
  4089ec:	cmp	x0, #0x0
  4089f0:	b.ne	4088f0 <ferror@plt+0x62e0>  // b.any
  4089f4:	mov	w0, #0x0                   	// #0
  4089f8:	ldp	x29, x30, [sp], #48
  4089fc:	ret
  408a00:	sub	sp, sp, #0x4b0
  408a04:	stp	x29, x30, [sp]
  408a08:	mov	x29, sp
  408a0c:	str	x0, [sp, #24]
  408a10:	str	wzr, [sp, #1196]
  408a14:	ldr	x0, [sp, #24]
  408a18:	ldrb	w0, [x0, #1080]
  408a1c:	ubfx	x0, x0, #1, #1
  408a20:	and	w0, w0, #0xff
  408a24:	eor	w0, w0, #0x1
  408a28:	and	w0, w0, #0xff
  408a2c:	cmp	w0, #0x0
  408a30:	b.eq	408a4c <ferror@plt+0x643c>  // b.none
  408a34:	bl	402560 <__errno_location@plt>
  408a38:	mov	x1, x0
  408a3c:	mov	w0, #0x16                  	// #22
  408a40:	str	w0, [x1]
  408a44:	mov	w0, #0x0                   	// #0
  408a48:	b	408d48 <ferror@plt+0x6738>
  408a4c:	ldr	x0, [sp, #24]
  408a50:	ldrb	w1, [x0, #1080]
  408a54:	and	w1, w1, #0xfffffffd
  408a58:	strb	w1, [x0, #1080]
  408a5c:	ldr	x0, [sp, #24]
  408a60:	ldrb	w0, [x0, #1080]
  408a64:	ubfx	x0, x0, #0, #1
  408a68:	and	w0, w0, #0xff
  408a6c:	eor	w0, w0, #0x1
  408a70:	and	w0, w0, #0xff
  408a74:	cmp	w0, #0x0
  408a78:	b.ne	408a94 <ferror@plt+0x6484>  // b.any
  408a7c:	ldr	x0, [sp, #24]
  408a80:	ldrb	w0, [x0, #1080]
  408a84:	and	w0, w0, #0x8
  408a88:	and	w0, w0, #0xff
  408a8c:	cmp	w0, #0x0
  408a90:	b.eq	408abc <ferror@plt+0x64ac>  // b.none
  408a94:	ldr	x0, [sp, #24]
  408a98:	ldr	x0, [x0, #1032]
  408a9c:	cmp	x0, #0x0
  408aa0:	b.eq	408d2c <ferror@plt+0x671c>  // b.none
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	ldr	x0, [x0, #1032]
  408aac:	bl	402110 <fclose@plt>
  408ab0:	ldr	x0, [sp, #24]
  408ab4:	str	xzr, [x0, #1032]
  408ab8:	b	408d2c <ferror@plt+0x671c>
  408abc:	ldr	x0, [sp, #24]
  408ac0:	ldr	x0, [x0, #1024]
  408ac4:	ldr	x0, [x0, #64]
  408ac8:	cmp	x0, #0x0
  408acc:	b.eq	408ae8 <ferror@plt+0x64d8>  // b.none
  408ad0:	ldr	x0, [sp, #24]
  408ad4:	ldr	x0, [x0, #1024]
  408ad8:	ldr	x0, [x0, #64]
  408adc:	blr	x0
  408ae0:	cmp	w0, #0x0
  408ae4:	b.eq	408d08 <ferror@plt+0x66f8>  // b.none
  408ae8:	add	x0, sp, #0x28
  408aec:	mov	x2, #0x80                  	// #128
  408af0:	mov	w1, #0x0                   	// #0
  408af4:	bl	4021b0 <memset@plt>
  408af8:	ldr	x0, [sp, #24]
  408afc:	ldr	x0, [x0, #1032]
  408b00:	cmp	x0, #0x0
  408b04:	b.eq	408bc4 <ferror@plt+0x65b4>  // b.none
  408b08:	ldr	x0, [sp, #24]
  408b0c:	ldr	x0, [x0, #1032]
  408b10:	bl	402100 <fileno@plt>
  408b14:	mov	w2, w0
  408b18:	add	x0, sp, #0x28
  408b1c:	mov	x1, x0
  408b20:	mov	w0, w2
  408b24:	bl	40b1a8 <putsgent@@Base+0x41c>
  408b28:	cmp	w0, #0x0
  408b2c:	b.eq	408b48 <ferror@plt+0x6538>  // b.none
  408b30:	ldr	x0, [sp, #24]
  408b34:	ldr	x0, [x0, #1032]
  408b38:	bl	402110 <fclose@plt>
  408b3c:	ldr	x0, [sp, #24]
  408b40:	str	xzr, [x0, #1032]
  408b44:	b	408d1c <ferror@plt+0x670c>
  408b48:	ldr	x0, [sp, #24]
  408b4c:	add	x4, sp, #0xa8
  408b50:	mov	x3, x0
  408b54:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408b58:	add	x2, x0, #0xb20
  408b5c:	mov	x1, #0x400                 	// #1024
  408b60:	mov	x0, x4
  408b64:	bl	4020f0 <snprintf@plt>
  408b68:	ldr	x0, [sp, #24]
  408b6c:	ldr	x1, [x0, #1032]
  408b70:	add	x0, sp, #0xa8
  408b74:	bl	4076b8 <ferror@plt+0x50a8>
  408b78:	cmp	w0, #0x0
  408b7c:	b.eq	408b8c <ferror@plt+0x657c>  // b.none
  408b80:	ldr	w0, [sp, #1196]
  408b84:	add	w0, w0, #0x1
  408b88:	str	w0, [sp, #1196]
  408b8c:	ldr	x0, [sp, #24]
  408b90:	ldr	x0, [x0, #1032]
  408b94:	bl	402110 <fclose@plt>
  408b98:	cmp	w0, #0x0
  408b9c:	b.eq	408bac <ferror@plt+0x659c>  // b.none
  408ba0:	ldr	w0, [sp, #1196]
  408ba4:	add	w0, w0, #0x1
  408ba8:	str	w0, [sp, #1196]
  408bac:	ldr	w0, [sp, #1196]
  408bb0:	cmp	w0, #0x0
  408bb4:	b.eq	408be8 <ferror@plt+0x65d8>  // b.none
  408bb8:	ldr	x0, [sp, #24]
  408bbc:	str	xzr, [x0, #1032]
  408bc0:	b	408d1c <ferror@plt+0x670c>
  408bc4:	ldr	x0, [sp, #24]
  408bc8:	ldr	w0, [x0, #1040]
  408bcc:	str	w0, [sp, #56]
  408bd0:	ldr	x0, [sp, #24]
  408bd4:	ldr	w0, [x0, #1044]
  408bd8:	str	w0, [sp, #64]
  408bdc:	ldr	x0, [sp, #24]
  408be0:	ldr	w0, [x0, #1048]
  408be4:	str	w0, [sp, #68]
  408be8:	ldr	x0, [sp, #24]
  408bec:	add	x4, sp, #0xa8
  408bf0:	mov	x3, x0
  408bf4:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408bf8:	add	x2, x0, #0xb28
  408bfc:	mov	x1, #0x400                 	// #1024
  408c00:	mov	x0, x4
  408c04:	bl	4020f0 <snprintf@plt>
  408c08:	add	x0, sp, #0x28
  408c0c:	add	x3, sp, #0xa8
  408c10:	mov	x2, x0
  408c14:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408c18:	add	x1, x0, #0xaa8
  408c1c:	mov	x0, x3
  408c20:	bl	4075dc <ferror@plt+0x4fcc>
  408c24:	mov	x1, x0
  408c28:	ldr	x0, [sp, #24]
  408c2c:	str	x1, [x0, #1032]
  408c30:	ldr	x0, [sp, #24]
  408c34:	ldr	x0, [x0, #1032]
  408c38:	cmp	x0, #0x0
  408c3c:	b.eq	408d10 <ferror@plt+0x6700>  // b.none
  408c40:	ldr	x0, [sp, #24]
  408c44:	bl	4088d4 <ferror@plt+0x62c4>
  408c48:	cmp	w0, #0x0
  408c4c:	b.eq	408c5c <ferror@plt+0x664c>  // b.none
  408c50:	ldr	w0, [sp, #1196]
  408c54:	add	w0, w0, #0x1
  408c58:	str	w0, [sp, #1196]
  408c5c:	ldr	x0, [sp, #24]
  408c60:	ldr	x0, [x0, #1032]
  408c64:	bl	402470 <fflush@plt>
  408c68:	cmp	w0, #0x0
  408c6c:	b.eq	408c7c <ferror@plt+0x666c>  // b.none
  408c70:	ldr	w0, [sp, #1196]
  408c74:	add	w0, w0, #0x1
  408c78:	str	w0, [sp, #1196]
  408c7c:	ldr	x0, [sp, #24]
  408c80:	ldr	x0, [x0, #1032]
  408c84:	bl	402100 <fileno@plt>
  408c88:	bl	402120 <fsync@plt>
  408c8c:	cmp	w0, #0x0
  408c90:	b.eq	408ca0 <ferror@plt+0x6690>  // b.none
  408c94:	ldr	w0, [sp, #1196]
  408c98:	add	w0, w0, #0x1
  408c9c:	str	w0, [sp, #1196]
  408ca0:	ldr	x0, [sp, #24]
  408ca4:	ldr	x0, [x0, #1032]
  408ca8:	bl	402110 <fclose@plt>
  408cac:	cmp	w0, #0x0
  408cb0:	b.eq	408cc0 <ferror@plt+0x66b0>  // b.none
  408cb4:	ldr	w0, [sp, #1196]
  408cb8:	add	w0, w0, #0x1
  408cbc:	str	w0, [sp, #1196]
  408cc0:	ldr	x0, [sp, #24]
  408cc4:	str	xzr, [x0, #1032]
  408cc8:	ldr	w0, [sp, #1196]
  408ccc:	cmp	w0, #0x0
  408cd0:	b.eq	408ce0 <ferror@plt+0x66d0>  // b.none
  408cd4:	add	x0, sp, #0xa8
  408cd8:	bl	4025b0 <unlink@plt>
  408cdc:	b	408d1c <ferror@plt+0x670c>
  408ce0:	ldr	x1, [sp, #24]
  408ce4:	add	x0, sp, #0xa8
  408ce8:	bl	406fcc <ferror@plt+0x49bc>
  408cec:	cmp	w0, #0x0
  408cf0:	b.ne	408d18 <ferror@plt+0x6708>  // b.any
  408cf4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  408cf8:	add	x0, x0, #0xffc
  408cfc:	mov	w1, #0x1                   	// #1
  408d00:	strb	w1, [x0]
  408d04:	b	408d30 <ferror@plt+0x6720>
  408d08:	nop
  408d0c:	b	408d1c <ferror@plt+0x670c>
  408d10:	nop
  408d14:	b	408d1c <ferror@plt+0x670c>
  408d18:	nop
  408d1c:	ldr	w0, [sp, #1196]
  408d20:	add	w0, w0, #0x1
  408d24:	str	w0, [sp, #1196]
  408d28:	b	408d30 <ferror@plt+0x6720>
  408d2c:	nop
  408d30:	ldr	x0, [sp, #24]
  408d34:	bl	40780c <ferror@plt+0x51fc>
  408d38:	ldr	w0, [sp, #1196]
  408d3c:	cmp	w0, #0x0
  408d40:	cset	w0, eq  // eq = none
  408d44:	and	w0, w0, #0xff
  408d48:	ldp	x29, x30, [sp]
  408d4c:	add	sp, sp, #0x4b0
  408d50:	ret
  408d54:	stp	x29, x30, [sp, #-64]!
  408d58:	mov	x29, sp
  408d5c:	str	x0, [sp, #40]
  408d60:	str	x1, [sp, #32]
  408d64:	str	x2, [sp, #24]
  408d68:	ldr	x0, [sp, #32]
  408d6c:	cmp	x0, #0x0
  408d70:	b.ne	408d7c <ferror@plt+0x676c>  // b.any
  408d74:	mov	x0, #0x0                   	// #0
  408d78:	b	408de8 <ferror@plt+0x67d8>
  408d7c:	ldr	x0, [sp, #32]
  408d80:	str	x0, [sp, #56]
  408d84:	b	408dd0 <ferror@plt+0x67c0>
  408d88:	ldr	x0, [sp, #56]
  408d8c:	ldr	x0, [x0, #8]
  408d90:	str	x0, [sp, #48]
  408d94:	ldr	x0, [sp, #48]
  408d98:	cmp	x0, #0x0
  408d9c:	b.eq	408dc4 <ferror@plt+0x67b4>  // b.none
  408da0:	ldr	x0, [sp, #40]
  408da4:	ldr	x0, [x0, #1024]
  408da8:	ldr	x1, [x0, #16]
  408dac:	ldr	x0, [sp, #48]
  408db0:	blr	x1
  408db4:	ldr	x1, [sp, #24]
  408db8:	bl	402350 <strcmp@plt>
  408dbc:	cmp	w0, #0x0
  408dc0:	b.eq	408de0 <ferror@plt+0x67d0>  // b.none
  408dc4:	ldr	x0, [sp, #56]
  408dc8:	ldr	x0, [x0, #24]
  408dcc:	str	x0, [sp, #56]
  408dd0:	ldr	x0, [sp, #56]
  408dd4:	cmp	x0, #0x0
  408dd8:	b.ne	408d88 <ferror@plt+0x6778>  // b.any
  408ddc:	b	408de4 <ferror@plt+0x67d4>
  408de0:	nop
  408de4:	ldr	x0, [sp, #56]
  408de8:	ldp	x29, x30, [sp], #64
  408dec:	ret
  408df0:	stp	x29, x30, [sp, #-32]!
  408df4:	mov	x29, sp
  408df8:	str	x0, [sp, #24]
  408dfc:	str	x1, [sp, #16]
  408e00:	ldr	x0, [sp, #24]
  408e04:	ldr	x0, [x0, #1056]
  408e08:	ldr	x2, [sp, #16]
  408e0c:	mov	x1, x0
  408e10:	ldr	x0, [sp, #24]
  408e14:	bl	408d54 <ferror@plt+0x6744>
  408e18:	ldp	x29, x30, [sp], #32
  408e1c:	ret
  408e20:	stp	x29, x30, [sp, #-64]!
  408e24:	mov	x29, sp
  408e28:	stp	x19, x20, [sp, #16]
  408e2c:	str	x0, [sp, #40]
  408e30:	str	x1, [sp, #32]
  408e34:	ldr	x0, [sp, #40]
  408e38:	ldrb	w0, [x0, #1080]
  408e3c:	ubfx	x0, x0, #1, #1
  408e40:	and	w0, w0, #0xff
  408e44:	eor	w0, w0, #0x1
  408e48:	and	w0, w0, #0xff
  408e4c:	cmp	w0, #0x0
  408e50:	b.ne	408e6c <ferror@plt+0x685c>  // b.any
  408e54:	ldr	x0, [sp, #40]
  408e58:	ldrb	w0, [x0, #1080]
  408e5c:	and	w0, w0, #0x8
  408e60:	and	w0, w0, #0xff
  408e64:	cmp	w0, #0x0
  408e68:	b.eq	408e84 <ferror@plt+0x6874>  // b.none
  408e6c:	bl	402560 <__errno_location@plt>
  408e70:	mov	x1, x0
  408e74:	mov	w0, #0x16                  	// #22
  408e78:	str	w0, [x1]
  408e7c:	mov	w0, #0x0                   	// #0
  408e80:	b	40906c <ferror@plt+0x6a5c>
  408e84:	ldr	x0, [sp, #40]
  408e88:	ldr	x0, [x0, #1024]
  408e8c:	ldr	x1, [x0]
  408e90:	ldr	x0, [sp, #32]
  408e94:	blr	x1
  408e98:	str	x0, [sp, #56]
  408e9c:	ldr	x0, [sp, #56]
  408ea0:	cmp	x0, #0x0
  408ea4:	b.ne	408ec0 <ferror@plt+0x68b0>  // b.any
  408ea8:	bl	402560 <__errno_location@plt>
  408eac:	mov	x1, x0
  408eb0:	mov	w0, #0xc                   	// #12
  408eb4:	str	w0, [x1]
  408eb8:	mov	w0, #0x0                   	// #0
  408ebc:	b	40906c <ferror@plt+0x6a5c>
  408ec0:	ldr	x0, [sp, #40]
  408ec4:	ldr	x0, [x0, #1024]
  408ec8:	ldr	x1, [x0, #16]
  408ecc:	ldr	x0, [sp, #32]
  408ed0:	blr	x1
  408ed4:	mov	x1, x0
  408ed8:	ldr	x0, [sp, #40]
  408edc:	bl	408df0 <ferror@plt+0x67e0>
  408ee0:	str	x0, [sp, #48]
  408ee4:	ldr	x0, [sp, #48]
  408ee8:	cmp	x0, #0x0
  408eec:	b.eq	408fe4 <ferror@plt+0x69d4>  // b.none
  408ef0:	ldr	x0, [sp, #48]
  408ef4:	ldr	x19, [x0, #24]
  408ef8:	ldr	x0, [sp, #40]
  408efc:	ldr	x0, [x0, #1024]
  408f00:	ldr	x1, [x0, #16]
  408f04:	ldr	x0, [sp, #32]
  408f08:	blr	x1
  408f0c:	mov	x2, x0
  408f10:	mov	x1, x19
  408f14:	ldr	x0, [sp, #40]
  408f18:	bl	408d54 <ferror@plt+0x6744>
  408f1c:	cmp	x0, #0x0
  408f20:	b.eq	408f8c <ferror@plt+0x697c>  // b.none
  408f24:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  408f28:	add	x0, x0, #0xb10
  408f2c:	ldr	x19, [x0]
  408f30:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  408f34:	add	x0, x0, #0xb30
  408f38:	bl	4025c0 <gettext@plt>
  408f3c:	mov	x20, x0
  408f40:	ldr	x0, [sp, #40]
  408f44:	ldr	x0, [x0, #1024]
  408f48:	ldr	x1, [x0, #16]
  408f4c:	ldr	x0, [sp, #32]
  408f50:	blr	x1
  408f54:	mov	x1, x0
  408f58:	ldr	x0, [sp, #40]
  408f5c:	mov	x3, x0
  408f60:	mov	x2, x1
  408f64:	mov	x1, x20
  408f68:	mov	x0, x19
  408f6c:	bl	4025e0 <fprintf@plt>
  408f70:	ldr	x0, [sp, #40]
  408f74:	ldr	x0, [x0, #1024]
  408f78:	ldr	x1, [x0, #8]
  408f7c:	ldr	x0, [sp, #56]
  408f80:	blr	x1
  408f84:	mov	w0, #0x0                   	// #0
  408f88:	b	40906c <ferror@plt+0x6a5c>
  408f8c:	ldr	x0, [sp, #40]
  408f90:	ldr	x0, [x0, #1024]
  408f94:	ldr	x1, [x0, #8]
  408f98:	ldr	x0, [sp, #48]
  408f9c:	ldr	x0, [x0, #8]
  408fa0:	blr	x1
  408fa4:	ldr	x0, [sp, #48]
  408fa8:	ldr	x1, [sp, #56]
  408fac:	str	x1, [x0, #8]
  408fb0:	ldr	x0, [sp, #48]
  408fb4:	ldrb	w1, [x0, #32]
  408fb8:	orr	w1, w1, #0x1
  408fbc:	strb	w1, [x0, #32]
  408fc0:	ldr	x0, [sp, #40]
  408fc4:	ldr	x1, [sp, #48]
  408fc8:	str	x1, [x0, #1072]
  408fcc:	ldr	x0, [sp, #40]
  408fd0:	ldrb	w1, [x0, #1080]
  408fd4:	orr	w1, w1, #0x1
  408fd8:	strb	w1, [x0, #1080]
  408fdc:	mov	w0, #0x1                   	// #1
  408fe0:	b	40906c <ferror@plt+0x6a5c>
  408fe4:	mov	x0, #0x28                  	// #40
  408fe8:	bl	402150 <malloc@plt>
  408fec:	str	x0, [sp, #48]
  408ff0:	ldr	x0, [sp, #48]
  408ff4:	cmp	x0, #0x0
  408ff8:	b.ne	409028 <ferror@plt+0x6a18>  // b.any
  408ffc:	ldr	x0, [sp, #40]
  409000:	ldr	x0, [x0, #1024]
  409004:	ldr	x1, [x0, #8]
  409008:	ldr	x0, [sp, #56]
  40900c:	blr	x1
  409010:	bl	402560 <__errno_location@plt>
  409014:	mov	x1, x0
  409018:	mov	w0, #0xc                   	// #12
  40901c:	str	w0, [x1]
  409020:	mov	w0, #0x0                   	// #0
  409024:	b	40906c <ferror@plt+0x6a5c>
  409028:	ldr	x0, [sp, #48]
  40902c:	ldr	x1, [sp, #56]
  409030:	str	x1, [x0, #8]
  409034:	ldr	x0, [sp, #48]
  409038:	str	xzr, [x0]
  40903c:	ldr	x0, [sp, #48]
  409040:	ldrb	w1, [x0, #32]
  409044:	orr	w1, w1, #0x1
  409048:	strb	w1, [x0, #32]
  40904c:	ldr	x1, [sp, #48]
  409050:	ldr	x0, [sp, #40]
  409054:	bl	407e1c <ferror@plt+0x580c>
  409058:	ldr	x0, [sp, #40]
  40905c:	ldrb	w1, [x0, #1080]
  409060:	orr	w1, w1, #0x1
  409064:	strb	w1, [x0, #1080]
  409068:	mov	w0, #0x1                   	// #1
  40906c:	ldp	x19, x20, [sp, #16]
  409070:	ldp	x29, x30, [sp], #64
  409074:	ret
  409078:	stp	x29, x30, [sp, #-48]!
  40907c:	mov	x29, sp
  409080:	str	x0, [sp, #24]
  409084:	str	x1, [sp, #16]
  409088:	ldr	x0, [sp, #24]
  40908c:	ldrb	w0, [x0, #1080]
  409090:	ubfx	x0, x0, #1, #1
  409094:	and	w0, w0, #0xff
  409098:	eor	w0, w0, #0x1
  40909c:	and	w0, w0, #0xff
  4090a0:	cmp	w0, #0x0
  4090a4:	b.ne	4090c0 <ferror@plt+0x6ab0>  // b.any
  4090a8:	ldr	x0, [sp, #24]
  4090ac:	ldrb	w0, [x0, #1080]
  4090b0:	and	w0, w0, #0x8
  4090b4:	and	w0, w0, #0xff
  4090b8:	cmp	w0, #0x0
  4090bc:	b.eq	4090d8 <ferror@plt+0x6ac8>  // b.none
  4090c0:	bl	402560 <__errno_location@plt>
  4090c4:	mov	x1, x0
  4090c8:	mov	w0, #0x16                  	// #22
  4090cc:	str	w0, [x1]
  4090d0:	mov	w0, #0x0                   	// #0
  4090d4:	b	40919c <ferror@plt+0x6b8c>
  4090d8:	ldr	x0, [sp, #24]
  4090dc:	ldr	x0, [x0, #1024]
  4090e0:	ldr	x1, [x0]
  4090e4:	ldr	x0, [sp, #16]
  4090e8:	blr	x1
  4090ec:	str	x0, [sp, #40]
  4090f0:	ldr	x0, [sp, #40]
  4090f4:	cmp	x0, #0x0
  4090f8:	b.ne	409114 <ferror@plt+0x6b04>  // b.any
  4090fc:	bl	402560 <__errno_location@plt>
  409100:	mov	x1, x0
  409104:	mov	w0, #0xc                   	// #12
  409108:	str	w0, [x1]
  40910c:	mov	w0, #0x0                   	// #0
  409110:	b	40919c <ferror@plt+0x6b8c>
  409114:	mov	x0, #0x28                  	// #40
  409118:	bl	402150 <malloc@plt>
  40911c:	str	x0, [sp, #32]
  409120:	ldr	x0, [sp, #32]
  409124:	cmp	x0, #0x0
  409128:	b.ne	409158 <ferror@plt+0x6b48>  // b.any
  40912c:	ldr	x0, [sp, #24]
  409130:	ldr	x0, [x0, #1024]
  409134:	ldr	x1, [x0, #8]
  409138:	ldr	x0, [sp, #40]
  40913c:	blr	x1
  409140:	bl	402560 <__errno_location@plt>
  409144:	mov	x1, x0
  409148:	mov	w0, #0xc                   	// #12
  40914c:	str	w0, [x1]
  409150:	mov	w0, #0x0                   	// #0
  409154:	b	40919c <ferror@plt+0x6b8c>
  409158:	ldr	x0, [sp, #32]
  40915c:	ldr	x1, [sp, #40]
  409160:	str	x1, [x0, #8]
  409164:	ldr	x0, [sp, #32]
  409168:	str	xzr, [x0]
  40916c:	ldr	x0, [sp, #32]
  409170:	ldrb	w1, [x0, #32]
  409174:	orr	w1, w1, #0x1
  409178:	strb	w1, [x0, #32]
  40917c:	ldr	x1, [sp, #32]
  409180:	ldr	x0, [sp, #24]
  409184:	bl	407d60 <ferror@plt+0x5750>
  409188:	ldr	x0, [sp, #24]
  40918c:	ldrb	w1, [x0, #1080]
  409190:	orr	w1, w1, #0x1
  409194:	strb	w1, [x0, #1080]
  409198:	mov	w0, #0x1                   	// #1
  40919c:	ldp	x29, x30, [sp], #48
  4091a0:	ret
  4091a4:	sub	sp, sp, #0x10
  4091a8:	str	x0, [sp, #8]
  4091ac:	str	x1, [sp]
  4091b0:	ldr	x0, [sp, #8]
  4091b4:	ldr	x0, [x0, #1072]
  4091b8:	ldr	x1, [sp]
  4091bc:	cmp	x1, x0
  4091c0:	b.ne	4091d4 <ferror@plt+0x6bc4>  // b.any
  4091c4:	ldr	x0, [sp]
  4091c8:	ldr	x1, [x0, #24]
  4091cc:	ldr	x0, [sp, #8]
  4091d0:	str	x1, [x0, #1072]
  4091d4:	ldr	x0, [sp]
  4091d8:	ldr	x0, [x0, #16]
  4091dc:	cmp	x0, #0x0
  4091e0:	b.eq	4091fc <ferror@plt+0x6bec>  // b.none
  4091e4:	ldr	x0, [sp]
  4091e8:	ldr	x0, [x0, #16]
  4091ec:	ldr	x1, [sp]
  4091f0:	ldr	x1, [x1, #24]
  4091f4:	str	x1, [x0, #24]
  4091f8:	b	40920c <ferror@plt+0x6bfc>
  4091fc:	ldr	x0, [sp]
  409200:	ldr	x1, [x0, #24]
  409204:	ldr	x0, [sp, #8]
  409208:	str	x1, [x0, #1056]
  40920c:	ldr	x0, [sp]
  409210:	ldr	x0, [x0, #24]
  409214:	cmp	x0, #0x0
  409218:	b.eq	409234 <ferror@plt+0x6c24>  // b.none
  40921c:	ldr	x0, [sp]
  409220:	ldr	x0, [x0, #24]
  409224:	ldr	x1, [sp]
  409228:	ldr	x1, [x1, #16]
  40922c:	str	x1, [x0, #16]
  409230:	b	409244 <ferror@plt+0x6c34>
  409234:	ldr	x0, [sp]
  409238:	ldr	x1, [x0, #16]
  40923c:	ldr	x0, [sp, #8]
  409240:	str	x1, [x0, #1064]
  409244:	ldr	x0, [sp, #8]
  409248:	ldrb	w1, [x0, #1080]
  40924c:	orr	w1, w1, #0x1
  409250:	strb	w1, [x0, #1080]
  409254:	nop
  409258:	add	sp, sp, #0x10
  40925c:	ret
  409260:	stp	x29, x30, [sp, #-64]!
  409264:	mov	x29, sp
  409268:	str	x19, [sp, #16]
  40926c:	str	x0, [sp, #40]
  409270:	str	x1, [sp, #32]
  409274:	ldr	x0, [sp, #40]
  409278:	ldrb	w0, [x0, #1080]
  40927c:	ubfx	x0, x0, #1, #1
  409280:	and	w0, w0, #0xff
  409284:	eor	w0, w0, #0x1
  409288:	and	w0, w0, #0xff
  40928c:	cmp	w0, #0x0
  409290:	b.ne	4092ac <ferror@plt+0x6c9c>  // b.any
  409294:	ldr	x0, [sp, #40]
  409298:	ldrb	w0, [x0, #1080]
  40929c:	and	w0, w0, #0x8
  4092a0:	and	w0, w0, #0xff
  4092a4:	cmp	w0, #0x0
  4092a8:	b.eq	4092c4 <ferror@plt+0x6cb4>  // b.none
  4092ac:	bl	402560 <__errno_location@plt>
  4092b0:	mov	x1, x0
  4092b4:	mov	w0, #0x16                  	// #22
  4092b8:	str	w0, [x1]
  4092bc:	mov	w0, #0x0                   	// #0
  4092c0:	b	4093a4 <ferror@plt+0x6d94>
  4092c4:	ldr	x1, [sp, #32]
  4092c8:	ldr	x0, [sp, #40]
  4092cc:	bl	408df0 <ferror@plt+0x67e0>
  4092d0:	str	x0, [sp, #56]
  4092d4:	ldr	x0, [sp, #56]
  4092d8:	cmp	x0, #0x0
  4092dc:	b.ne	4092f8 <ferror@plt+0x6ce8>  // b.any
  4092e0:	bl	402560 <__errno_location@plt>
  4092e4:	mov	x1, x0
  4092e8:	mov	w0, #0x2                   	// #2
  4092ec:	str	w0, [x1]
  4092f0:	mov	w0, #0x0                   	// #0
  4092f4:	b	4093a4 <ferror@plt+0x6d94>
  4092f8:	ldr	x0, [sp, #56]
  4092fc:	ldr	x0, [x0, #24]
  409300:	ldr	x2, [sp, #32]
  409304:	mov	x1, x0
  409308:	ldr	x0, [sp, #40]
  40930c:	bl	408d54 <ferror@plt+0x6744>
  409310:	cmp	x0, #0x0
  409314:	b.eq	409350 <ferror@plt+0x6d40>  // b.none
  409318:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40931c:	add	x0, x0, #0xb10
  409320:	ldr	x19, [x0]
  409324:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  409328:	add	x0, x0, #0xb30
  40932c:	bl	4025c0 <gettext@plt>
  409330:	mov	x1, x0
  409334:	ldr	x0, [sp, #40]
  409338:	mov	x3, x0
  40933c:	ldr	x2, [sp, #32]
  409340:	mov	x0, x19
  409344:	bl	4025e0 <fprintf@plt>
  409348:	mov	w0, #0x0                   	// #0
  40934c:	b	4093a4 <ferror@plt+0x6d94>
  409350:	ldr	x1, [sp, #56]
  409354:	ldr	x0, [sp, #40]
  409358:	bl	4091a4 <ferror@plt+0x6b94>
  40935c:	ldr	x0, [sp, #56]
  409360:	ldr	x0, [x0]
  409364:	cmp	x0, #0x0
  409368:	b.eq	409378 <ferror@plt+0x6d68>  // b.none
  40936c:	ldr	x0, [sp, #56]
  409370:	ldr	x0, [x0]
  409374:	bl	4023c0 <free@plt>
  409378:	ldr	x0, [sp, #56]
  40937c:	ldr	x0, [x0, #8]
  409380:	cmp	x0, #0x0
  409384:	b.eq	4093a0 <ferror@plt+0x6d90>  // b.none
  409388:	ldr	x0, [sp, #40]
  40938c:	ldr	x0, [x0, #1024]
  409390:	ldr	x1, [x0, #8]
  409394:	ldr	x0, [sp, #56]
  409398:	ldr	x0, [x0, #8]
  40939c:	blr	x1
  4093a0:	mov	w0, #0x1                   	// #1
  4093a4:	ldr	x19, [sp, #16]
  4093a8:	ldp	x29, x30, [sp], #64
  4093ac:	ret
  4093b0:	stp	x29, x30, [sp, #-48]!
  4093b4:	mov	x29, sp
  4093b8:	str	x0, [sp, #24]
  4093bc:	str	x1, [sp, #16]
  4093c0:	ldr	x0, [sp, #24]
  4093c4:	ldrb	w0, [x0, #1080]
  4093c8:	ubfx	x0, x0, #1, #1
  4093cc:	and	w0, w0, #0xff
  4093d0:	eor	w0, w0, #0x1
  4093d4:	and	w0, w0, #0xff
  4093d8:	cmp	w0, #0x0
  4093dc:	b.eq	4093f8 <ferror@plt+0x6de8>  // b.none
  4093e0:	bl	402560 <__errno_location@plt>
  4093e4:	mov	x1, x0
  4093e8:	mov	w0, #0x16                  	// #22
  4093ec:	str	w0, [x1]
  4093f0:	mov	x0, #0x0                   	// #0
  4093f4:	b	409440 <ferror@plt+0x6e30>
  4093f8:	ldr	x1, [sp, #16]
  4093fc:	ldr	x0, [sp, #24]
  409400:	bl	408df0 <ferror@plt+0x67e0>
  409404:	str	x0, [sp, #40]
  409408:	ldr	x0, [sp, #40]
  40940c:	cmp	x0, #0x0
  409410:	b.ne	40942c <ferror@plt+0x6e1c>  // b.any
  409414:	bl	402560 <__errno_location@plt>
  409418:	mov	x1, x0
  40941c:	mov	w0, #0x2                   	// #2
  409420:	str	w0, [x1]
  409424:	mov	x0, #0x0                   	// #0
  409428:	b	409440 <ferror@plt+0x6e30>
  40942c:	ldr	x0, [sp, #24]
  409430:	ldr	x1, [sp, #40]
  409434:	str	x1, [x0, #1072]
  409438:	ldr	x0, [sp, #40]
  40943c:	ldr	x0, [x0, #8]
  409440:	ldp	x29, x30, [sp], #48
  409444:	ret
  409448:	stp	x29, x30, [sp, #-32]!
  40944c:	mov	x29, sp
  409450:	str	x0, [sp, #24]
  409454:	ldr	x0, [sp, #24]
  409458:	ldrb	w0, [x0, #1080]
  40945c:	ubfx	x0, x0, #1, #1
  409460:	and	w0, w0, #0xff
  409464:	eor	w0, w0, #0x1
  409468:	and	w0, w0, #0xff
  40946c:	cmp	w0, #0x0
  409470:	b.eq	40948c <ferror@plt+0x6e7c>  // b.none
  409474:	bl	402560 <__errno_location@plt>
  409478:	mov	x1, x0
  40947c:	mov	w0, #0x16                  	// #22
  409480:	str	w0, [x1]
  409484:	mov	w0, #0x0                   	// #0
  409488:	b	409498 <ferror@plt+0x6e88>
  40948c:	ldr	x0, [sp, #24]
  409490:	str	xzr, [x0, #1072]
  409494:	mov	w0, #0x1                   	// #1
  409498:	ldp	x29, x30, [sp], #32
  40949c:	ret
  4094a0:	stp	x29, x30, [sp, #-48]!
  4094a4:	mov	x29, sp
  4094a8:	str	x0, [sp, #24]
  4094ac:	ldr	x0, [sp, #24]
  4094b0:	ldrb	w0, [x0, #1080]
  4094b4:	ubfx	x0, x0, #1, #1
  4094b8:	and	w0, w0, #0xff
  4094bc:	eor	w0, w0, #0x1
  4094c0:	and	w0, w0, #0xff
  4094c4:	cmp	w0, #0x0
  4094c8:	b.eq	4094e4 <ferror@plt+0x6ed4>  // b.none
  4094cc:	bl	402560 <__errno_location@plt>
  4094d0:	mov	x1, x0
  4094d4:	mov	w0, #0x16                  	// #22
  4094d8:	str	w0, [x1]
  4094dc:	mov	x0, #0x0                   	// #0
  4094e0:	b	40956c <ferror@plt+0x6f5c>
  4094e4:	ldr	x0, [sp, #24]
  4094e8:	ldr	x0, [x0, #1072]
  4094ec:	cmp	x0, #0x0
  4094f0:	b.ne	409508 <ferror@plt+0x6ef8>  // b.any
  4094f4:	ldr	x0, [sp, #24]
  4094f8:	ldr	x1, [x0, #1056]
  4094fc:	ldr	x0, [sp, #24]
  409500:	str	x1, [x0, #1072]
  409504:	b	409558 <ferror@plt+0x6f48>
  409508:	ldr	x0, [sp, #24]
  40950c:	ldr	x0, [x0, #1072]
  409510:	ldr	x1, [x0, #24]
  409514:	ldr	x0, [sp, #24]
  409518:	str	x1, [x0, #1072]
  40951c:	b	409558 <ferror@plt+0x6f48>
  409520:	ldr	x0, [sp, #24]
  409524:	ldr	x0, [x0, #1072]
  409528:	ldr	x0, [x0, #8]
  40952c:	str	x0, [sp, #40]
  409530:	ldr	x0, [sp, #40]
  409534:	cmp	x0, #0x0
  409538:	b.eq	409544 <ferror@plt+0x6f34>  // b.none
  40953c:	ldr	x0, [sp, #40]
  409540:	b	40956c <ferror@plt+0x6f5c>
  409544:	ldr	x0, [sp, #24]
  409548:	ldr	x0, [x0, #1072]
  40954c:	ldr	x1, [x0, #24]
  409550:	ldr	x0, [sp, #24]
  409554:	str	x1, [x0, #1072]
  409558:	ldr	x0, [sp, #24]
  40955c:	ldr	x0, [x0, #1072]
  409560:	cmp	x0, #0x0
  409564:	b.ne	409520 <ferror@plt+0x6f10>  // b.any
  409568:	mov	x0, #0x0                   	// #0
  40956c:	ldp	x29, x30, [sp], #48
  409570:	ret
  409574:	stp	x29, x30, [sp, #-48]!
  409578:	mov	x29, sp
  40957c:	str	x0, [sp, #24]
  409580:	str	x1, [sp, #16]
  409584:	str	wzr, [sp, #36]
  409588:	ldr	x0, [sp, #24]
  40958c:	cmp	x0, #0x0
  409590:	b.ne	40959c <ferror@plt+0x6f8c>  // b.any
  409594:	mov	w0, #0xffffffff            	// #-1
  409598:	b	40965c <ferror@plt+0x704c>
  40959c:	ldr	x0, [sp, #24]
  4095a0:	str	x0, [sp, #40]
  4095a4:	b	4095dc <ferror@plt+0x6fcc>
  4095a8:	ldr	x0, [sp, #40]
  4095ac:	ldrb	w0, [x0]
  4095b0:	mov	w1, w0
  4095b4:	ldr	x0, [sp, #16]
  4095b8:	bl	402410 <strchr@plt>
  4095bc:	cmp	x0, #0x0
  4095c0:	b.eq	4095d0 <ferror@plt+0x6fc0>  // b.none
  4095c4:	mov	w0, #0xffffffff            	// #-1
  4095c8:	str	w0, [sp, #36]
  4095cc:	b	4095ec <ferror@plt+0x6fdc>
  4095d0:	ldr	x0, [sp, #40]
  4095d4:	add	x0, x0, #0x1
  4095d8:	str	x0, [sp, #40]
  4095dc:	ldr	x0, [sp, #40]
  4095e0:	ldrb	w0, [x0]
  4095e4:	cmp	w0, #0x0
  4095e8:	b.ne	4095a8 <ferror@plt+0x6f98>  // b.any
  4095ec:	ldr	w0, [sp, #36]
  4095f0:	cmp	w0, #0x0
  4095f4:	b.ne	409658 <ferror@plt+0x7048>  // b.any
  4095f8:	ldr	x0, [sp, #24]
  4095fc:	str	x0, [sp, #40]
  409600:	b	409648 <ferror@plt+0x7038>
  409604:	bl	402360 <__ctype_b_loc@plt>
  409608:	ldr	x1, [x0]
  40960c:	ldr	x0, [sp, #40]
  409610:	ldrb	w0, [x0]
  409614:	and	x0, x0, #0xff
  409618:	lsl	x0, x0, #1
  40961c:	add	x0, x1, x0
  409620:	ldrh	w0, [x0]
  409624:	and	w0, w0, #0x4000
  409628:	cmp	w0, #0x0
  40962c:	b.ne	40963c <ferror@plt+0x702c>  // b.any
  409630:	mov	w0, #0x1                   	// #1
  409634:	str	w0, [sp, #36]
  409638:	b	409658 <ferror@plt+0x7048>
  40963c:	ldr	x0, [sp, #40]
  409640:	add	x0, x0, #0x1
  409644:	str	x0, [sp, #40]
  409648:	ldr	x0, [sp, #40]
  40964c:	ldrb	w0, [x0]
  409650:	cmp	w0, #0x0
  409654:	b.ne	409604 <ferror@plt+0x6ff4>  // b.any
  409658:	ldr	w0, [sp, #36]
  40965c:	ldp	x29, x30, [sp], #48
  409660:	ret
  409664:	stp	x29, x30, [sp, #-256]!
  409668:	mov	x29, sp
  40966c:	str	x0, [sp, #40]
  409670:	str	x1, [sp, #32]
  409674:	str	x2, [sp, #24]
  409678:	ldr	x0, [sp, #32]
  40967c:	cmp	x0, #0xc8
  409680:	b.ls	40968c <ferror@plt+0x707c>  // b.plast
  409684:	mov	x0, #0xc8                  	// #200
  409688:	str	x0, [sp, #32]
  40968c:	ldr	x2, [sp, #40]
  409690:	ldr	x1, [sp, #24]
  409694:	adrp	x0, 40b000 <putsgent@@Base+0x274>
  409698:	add	x0, x0, #0xb88
  40969c:	bl	402540 <printf@plt>
  4096a0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4096a4:	add	x0, x0, #0xb20
  4096a8:	ldr	x0, [x0]
  4096ac:	bl	402470 <fflush@plt>
  4096b0:	ldr	x0, [sp, #32]
  4096b4:	mov	w3, w0
  4096b8:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  4096bc:	add	x0, x0, #0xb28
  4096c0:	ldr	x1, [x0]
  4096c4:	add	x0, sp, #0x30
  4096c8:	mov	x2, x1
  4096cc:	mov	w1, w3
  4096d0:	bl	4025f0 <fgets@plt>
  4096d4:	mov	x1, x0
  4096d8:	add	x0, sp, #0x30
  4096dc:	cmp	x1, x0
  4096e0:	b.ne	4097f4 <ferror@plt+0x71e4>  // b.any
  4096e4:	add	x0, sp, #0x30
  4096e8:	mov	w1, #0xa                   	// #10
  4096ec:	bl	402410 <strchr@plt>
  4096f0:	str	x0, [sp, #248]
  4096f4:	ldr	x0, [sp, #248]
  4096f8:	cmp	x0, #0x0
  4096fc:	b.eq	4097fc <ferror@plt+0x71ec>  // b.none
  409700:	ldr	x0, [sp, #248]
  409704:	strb	wzr, [x0]
  409708:	ldrb	w0, [sp, #48]
  40970c:	cmp	w0, #0x0
  409710:	b.eq	409800 <ferror@plt+0x71f0>  // b.none
  409714:	ldr	x0, [sp, #248]
  409718:	sub	x0, x0, #0x1
  40971c:	str	x0, [sp, #248]
  409720:	add	x0, sp, #0x30
  409724:	ldr	x1, [sp, #248]
  409728:	cmp	x1, x0
  40972c:	b.cc	40975c <ferror@plt+0x714c>  // b.lo, b.ul, b.last
  409730:	bl	402360 <__ctype_b_loc@plt>
  409734:	ldr	x1, [x0]
  409738:	ldr	x0, [sp, #248]
  40973c:	ldrb	w0, [x0]
  409740:	and	x0, x0, #0xff
  409744:	lsl	x0, x0, #1
  409748:	add	x0, x1, x0
  40974c:	ldrh	w0, [x0]
  409750:	and	w0, w0, #0x2000
  409754:	cmp	w0, #0x0
  409758:	b.ne	409714 <ferror@plt+0x7104>  // b.any
  40975c:	ldr	x0, [sp, #248]
  409760:	add	x0, x0, #0x1
  409764:	str	x0, [sp, #248]
  409768:	ldr	x0, [sp, #248]
  40976c:	strb	wzr, [x0]
  409770:	add	x0, sp, #0x30
  409774:	str	x0, [sp, #248]
  409778:	b	409788 <ferror@plt+0x7178>
  40977c:	ldr	x0, [sp, #248]
  409780:	add	x0, x0, #0x1
  409784:	str	x0, [sp, #248]
  409788:	ldr	x0, [sp, #248]
  40978c:	ldrb	w0, [x0]
  409790:	cmp	w0, #0x0
  409794:	b.eq	4097c4 <ferror@plt+0x71b4>  // b.none
  409798:	bl	402360 <__ctype_b_loc@plt>
  40979c:	ldr	x1, [x0]
  4097a0:	ldr	x0, [sp, #248]
  4097a4:	ldrb	w0, [x0]
  4097a8:	and	x0, x0, #0xff
  4097ac:	lsl	x0, x0, #1
  4097b0:	add	x0, x1, x0
  4097b4:	ldrh	w0, [x0]
  4097b8:	and	w0, w0, #0x2000
  4097bc:	cmp	w0, #0x0
  4097c0:	b.ne	40977c <ferror@plt+0x716c>  // b.any
  4097c4:	ldr	x0, [sp, #32]
  4097c8:	sub	x0, x0, #0x1
  4097cc:	mov	x2, x0
  4097d0:	ldr	x1, [sp, #248]
  4097d4:	ldr	x0, [sp, #40]
  4097d8:	bl	4024f0 <strncpy@plt>
  4097dc:	ldr	x0, [sp, #32]
  4097e0:	sub	x0, x0, #0x1
  4097e4:	ldr	x1, [sp, #40]
  4097e8:	add	x0, x1, x0
  4097ec:	strb	wzr, [x0]
  4097f0:	b	409800 <ferror@plt+0x71f0>
  4097f4:	nop
  4097f8:	b	409800 <ferror@plt+0x71f0>
  4097fc:	nop
  409800:	ldp	x29, x30, [sp], #256
  409804:	ret
  409808:	stp	x29, x30, [sp, #-64]!
  40980c:	mov	x29, sp
  409810:	str	x0, [sp, #40]
  409814:	str	w1, [sp, #36]
  409818:	str	x2, [sp, #24]
  40981c:	ldr	x0, [sp, #40]
  409820:	str	x0, [sp, #56]
  409824:	b	4098c4 <ferror@plt+0x72b4>
  409828:	ldr	x2, [sp, #24]
  40982c:	ldr	w1, [sp, #36]
  409830:	ldr	x0, [sp, #56]
  409834:	bl	4025f0 <fgets@plt>
  409838:	mov	x1, x0
  40983c:	ldr	x0, [sp, #56]
  409840:	cmp	x0, x1
  409844:	b.eq	409860 <ferror@plt+0x7250>  // b.none
  409848:	ldr	x1, [sp, #56]
  40984c:	ldr	x0, [sp, #40]
  409850:	cmp	x1, x0
  409854:	b.ne	4098d4 <ferror@plt+0x72c4>  // b.any
  409858:	mov	x0, #0x0                   	// #0
  40985c:	b	4098dc <ferror@plt+0x72cc>
  409860:	mov	w1, #0x5c                  	// #92
  409864:	ldr	x0, [sp, #56]
  409868:	bl	4022a0 <strrchr@plt>
  40986c:	str	x0, [sp, #48]
  409870:	ldr	x0, [sp, #48]
  409874:	cmp	x0, #0x0
  409878:	b.eq	4098d8 <ferror@plt+0x72c8>  // b.none
  40987c:	ldr	x0, [sp, #48]
  409880:	add	x0, x0, #0x1
  409884:	ldrb	w0, [x0]
  409888:	cmp	w0, #0xa
  40988c:	b.ne	4098d8 <ferror@plt+0x72c8>  // b.any
  409890:	ldr	w0, [sp, #36]
  409894:	ldr	x2, [sp, #48]
  409898:	ldr	x1, [sp, #56]
  40989c:	sub	x1, x2, x1
  4098a0:	sub	w0, w0, w1
  4098a4:	str	w0, [sp, #36]
  4098a8:	ldr	w0, [sp, #36]
  4098ac:	cmp	w0, #0x0
  4098b0:	b.le	4098c4 <ferror@plt+0x72b4>
  4098b4:	ldr	x0, [sp, #48]
  4098b8:	str	x0, [sp, #56]
  4098bc:	ldr	x0, [sp, #56]
  4098c0:	strb	wzr, [x0]
  4098c4:	ldr	w0, [sp, #36]
  4098c8:	cmp	w0, #0x0
  4098cc:	b.gt	409828 <ferror@plt+0x7218>
  4098d0:	b	4098d8 <ferror@plt+0x72c8>
  4098d4:	nop
  4098d8:	ldr	x0, [sp, #40]
  4098dc:	ldp	x29, x30, [sp], #64
  4098e0:	ret
  4098e4:	stp	x29, x30, [sp, #-48]!
  4098e8:	mov	x29, sp
  4098ec:	str	x0, [sp, #24]
  4098f0:	str	x1, [sp, #16]
  4098f4:	str	wzr, [sp, #44]
  4098f8:	b	409934 <ferror@plt+0x7324>
  4098fc:	ldr	x0, [sp, #24]
  409900:	ldrb	w0, [x0]
  409904:	ldr	x1, [sp, #16]
  409908:	bl	4020a0 <putc@plt>
  40990c:	cmn	w0, #0x1
  409910:	b.ne	40991c <ferror@plt+0x730c>  // b.any
  409914:	mov	w0, #0xffffffff            	// #-1
  409918:	b	409948 <ferror@plt+0x7338>
  40991c:	ldr	w0, [sp, #44]
  409920:	add	w0, w0, #0x1
  409924:	str	w0, [sp, #44]
  409928:	ldr	x0, [sp, #24]
  40992c:	add	x0, x0, #0x1
  409930:	str	x0, [sp, #24]
  409934:	ldr	x0, [sp, #24]
  409938:	ldrb	w0, [x0]
  40993c:	cmp	w0, #0x0
  409940:	b.ne	4098fc <ferror@plt+0x72ec>  // b.any
  409944:	mov	w0, #0x0                   	// #0
  409948:	ldp	x29, x30, [sp], #48
  40994c:	ret
  409950:	stp	x29, x30, [sp, #-48]!
  409954:	mov	x29, sp
  409958:	str	x0, [sp, #24]
  40995c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409960:	add	x0, x0, #0x10
  409964:	ldrb	w0, [x0]
  409968:	eor	w0, w0, #0x1
  40996c:	and	w0, w0, #0xff
  409970:	cmp	w0, #0x0
  409974:	b.eq	40997c <ferror@plt+0x736c>  // b.none
  409978:	bl	40a05c <ferror@plt+0x7a4c>
  40997c:	ldr	x0, [sp, #24]
  409980:	bl	409ed4 <ferror@plt+0x78c4>
  409984:	str	x0, [sp, #40]
  409988:	ldr	x0, [sp, #40]
  40998c:	cmp	x0, #0x0
  409990:	b.eq	4099a0 <ferror@plt+0x7390>  // b.none
  409994:	ldr	x0, [sp, #40]
  409998:	ldr	x0, [x0, #8]
  40999c:	b	4099a4 <ferror@plt+0x7394>
  4099a0:	mov	x0, #0x0                   	// #0
  4099a4:	ldp	x29, x30, [sp], #48
  4099a8:	ret
  4099ac:	stp	x29, x30, [sp, #-48]!
  4099b0:	mov	x29, sp
  4099b4:	str	x0, [sp, #24]
  4099b8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  4099bc:	add	x0, x0, #0x10
  4099c0:	ldrb	w0, [x0]
  4099c4:	eor	w0, w0, #0x1
  4099c8:	and	w0, w0, #0xff
  4099cc:	cmp	w0, #0x0
  4099d0:	b.eq	4099d8 <ferror@plt+0x73c8>  // b.none
  4099d4:	bl	40a05c <ferror@plt+0x7a4c>
  4099d8:	ldr	x0, [sp, #24]
  4099dc:	bl	409ed4 <ferror@plt+0x78c4>
  4099e0:	str	x0, [sp, #40]
  4099e4:	ldr	x0, [sp, #40]
  4099e8:	cmp	x0, #0x0
  4099ec:	b.eq	409a00 <ferror@plt+0x73f0>  // b.none
  4099f0:	ldr	x0, [sp, #40]
  4099f4:	ldr	x0, [x0, #8]
  4099f8:	cmp	x0, #0x0
  4099fc:	b.ne	409a08 <ferror@plt+0x73f8>  // b.any
  409a00:	mov	w0, #0x0                   	// #0
  409a04:	b	409a2c <ferror@plt+0x741c>
  409a08:	ldr	x0, [sp, #40]
  409a0c:	ldr	x2, [x0, #8]
  409a10:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409a14:	add	x1, x0, #0x58
  409a18:	mov	x0, x2
  409a1c:	bl	402200 <strcasecmp@plt>
  409a20:	cmp	w0, #0x0
  409a24:	cset	w0, eq  // eq = none
  409a28:	and	w0, w0, #0xff
  409a2c:	ldp	x29, x30, [sp], #48
  409a30:	ret
  409a34:	stp	x29, x30, [sp, #-64]!
  409a38:	mov	x29, sp
  409a3c:	str	x19, [sp, #16]
  409a40:	str	x0, [sp, #40]
  409a44:	str	w1, [sp, #36]
  409a48:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409a4c:	add	x0, x0, #0x10
  409a50:	ldrb	w0, [x0]
  409a54:	eor	w0, w0, #0x1
  409a58:	and	w0, w0, #0xff
  409a5c:	cmp	w0, #0x0
  409a60:	b.eq	409a68 <ferror@plt+0x7458>  // b.none
  409a64:	bl	40a05c <ferror@plt+0x7a4c>
  409a68:	ldr	x0, [sp, #40]
  409a6c:	bl	409ed4 <ferror@plt+0x78c4>
  409a70:	str	x0, [sp, #56]
  409a74:	ldr	x0, [sp, #56]
  409a78:	cmp	x0, #0x0
  409a7c:	b.eq	409a90 <ferror@plt+0x7480>  // b.none
  409a80:	ldr	x0, [sp, #56]
  409a84:	ldr	x0, [x0, #8]
  409a88:	cmp	x0, #0x0
  409a8c:	b.ne	409a98 <ferror@plt+0x7488>  // b.any
  409a90:	ldr	w0, [sp, #36]
  409a94:	b	409b10 <ferror@plt+0x7500>
  409a98:	ldr	x0, [sp, #56]
  409a9c:	ldr	x0, [x0, #8]
  409aa0:	add	x1, sp, #0x30
  409aa4:	bl	40a43c <ferror@plt+0x7e2c>
  409aa8:	cmp	w0, #0x0
  409aac:	b.eq	409ad0 <ferror@plt+0x74c0>  // b.none
  409ab0:	ldr	x1, [sp, #48]
  409ab4:	mov	x0, #0x7fffffff            	// #2147483647
  409ab8:	cmp	x1, x0
  409abc:	b.gt	409ad0 <ferror@plt+0x74c0>
  409ac0:	ldr	x1, [sp, #48]
  409ac4:	mov	x0, #0xffffffff80000000    	// #-2147483648
  409ac8:	cmp	x1, x0
  409acc:	b.ge	409b0c <ferror@plt+0x74fc>  // b.tcont
  409ad0:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409ad4:	add	x0, x0, #0xb10
  409ad8:	ldr	x19, [x0]
  409adc:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409ae0:	add	x0, x0, #0x60
  409ae4:	bl	4025c0 <gettext@plt>
  409ae8:	mov	x1, x0
  409aec:	ldr	x0, [sp, #56]
  409af0:	ldr	x0, [x0, #8]
  409af4:	mov	x3, x0
  409af8:	ldr	x2, [sp, #40]
  409afc:	mov	x0, x19
  409b00:	bl	4025e0 <fprintf@plt>
  409b04:	ldr	w0, [sp, #36]
  409b08:	b	409b10 <ferror@plt+0x7500>
  409b0c:	ldr	x0, [sp, #48]
  409b10:	ldr	x19, [sp, #16]
  409b14:	ldp	x29, x30, [sp], #64
  409b18:	ret
  409b1c:	stp	x29, x30, [sp, #-64]!
  409b20:	mov	x29, sp
  409b24:	str	x19, [sp, #16]
  409b28:	str	x0, [sp, #40]
  409b2c:	str	w1, [sp, #36]
  409b30:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409b34:	add	x0, x0, #0x10
  409b38:	ldrb	w0, [x0]
  409b3c:	eor	w0, w0, #0x1
  409b40:	and	w0, w0, #0xff
  409b44:	cmp	w0, #0x0
  409b48:	b.eq	409b50 <ferror@plt+0x7540>  // b.none
  409b4c:	bl	40a05c <ferror@plt+0x7a4c>
  409b50:	ldr	x0, [sp, #40]
  409b54:	bl	409ed4 <ferror@plt+0x78c4>
  409b58:	str	x0, [sp, #56]
  409b5c:	ldr	x0, [sp, #56]
  409b60:	cmp	x0, #0x0
  409b64:	b.eq	409b78 <ferror@plt+0x7568>  // b.none
  409b68:	ldr	x0, [sp, #56]
  409b6c:	ldr	x0, [x0, #8]
  409b70:	cmp	x0, #0x0
  409b74:	b.ne	409b80 <ferror@plt+0x7570>  // b.any
  409b78:	ldr	w0, [sp, #36]
  409b7c:	b	409bf4 <ferror@plt+0x75e4>
  409b80:	ldr	x0, [sp, #56]
  409b84:	ldr	x0, [x0, #8]
  409b88:	add	x1, sp, #0x30
  409b8c:	bl	40a43c <ferror@plt+0x7e2c>
  409b90:	cmp	w0, #0x0
  409b94:	b.eq	409bb4 <ferror@plt+0x75a4>  // b.none
  409b98:	ldr	x0, [sp, #48]
  409b9c:	cmp	x0, #0x0
  409ba0:	b.lt	409bb4 <ferror@plt+0x75a4>  // b.tstop
  409ba4:	ldr	x1, [sp, #48]
  409ba8:	mov	x0, #0x7fffffff            	// #2147483647
  409bac:	cmp	x1, x0
  409bb0:	b.le	409bf0 <ferror@plt+0x75e0>
  409bb4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409bb8:	add	x0, x0, #0xb10
  409bbc:	ldr	x19, [x0]
  409bc0:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409bc4:	add	x0, x0, #0x60
  409bc8:	bl	4025c0 <gettext@plt>
  409bcc:	mov	x1, x0
  409bd0:	ldr	x0, [sp, #56]
  409bd4:	ldr	x0, [x0, #8]
  409bd8:	mov	x3, x0
  409bdc:	ldr	x2, [sp, #40]
  409be0:	mov	x0, x19
  409be4:	bl	4025e0 <fprintf@plt>
  409be8:	ldr	w0, [sp, #36]
  409bec:	b	409bf4 <ferror@plt+0x75e4>
  409bf0:	ldr	x0, [sp, #48]
  409bf4:	ldr	x19, [sp, #16]
  409bf8:	ldp	x29, x30, [sp], #64
  409bfc:	ret
  409c00:	stp	x29, x30, [sp, #-64]!
  409c04:	mov	x29, sp
  409c08:	str	x19, [sp, #16]
  409c0c:	str	x0, [sp, #40]
  409c10:	str	x1, [sp, #32]
  409c14:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409c18:	add	x0, x0, #0x10
  409c1c:	ldrb	w0, [x0]
  409c20:	eor	w0, w0, #0x1
  409c24:	and	w0, w0, #0xff
  409c28:	cmp	w0, #0x0
  409c2c:	b.eq	409c34 <ferror@plt+0x7624>  // b.none
  409c30:	bl	40a05c <ferror@plt+0x7a4c>
  409c34:	ldr	x0, [sp, #40]
  409c38:	bl	409ed4 <ferror@plt+0x78c4>
  409c3c:	str	x0, [sp, #56]
  409c40:	ldr	x0, [sp, #56]
  409c44:	cmp	x0, #0x0
  409c48:	b.eq	409c5c <ferror@plt+0x764c>  // b.none
  409c4c:	ldr	x0, [sp, #56]
  409c50:	ldr	x0, [x0, #8]
  409c54:	cmp	x0, #0x0
  409c58:	b.ne	409c64 <ferror@plt+0x7654>  // b.any
  409c5c:	ldr	x0, [sp, #32]
  409c60:	b	409cbc <ferror@plt+0x76ac>
  409c64:	ldr	x0, [sp, #56]
  409c68:	ldr	x0, [x0, #8]
  409c6c:	add	x1, sp, #0x30
  409c70:	bl	40a43c <ferror@plt+0x7e2c>
  409c74:	cmp	w0, #0x0
  409c78:	b.ne	409cb8 <ferror@plt+0x76a8>  // b.any
  409c7c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409c80:	add	x0, x0, #0xb10
  409c84:	ldr	x19, [x0]
  409c88:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409c8c:	add	x0, x0, #0x60
  409c90:	bl	4025c0 <gettext@plt>
  409c94:	mov	x1, x0
  409c98:	ldr	x0, [sp, #56]
  409c9c:	ldr	x0, [x0, #8]
  409ca0:	mov	x3, x0
  409ca4:	ldr	x2, [sp, #40]
  409ca8:	mov	x0, x19
  409cac:	bl	4025e0 <fprintf@plt>
  409cb0:	ldr	x0, [sp, #32]
  409cb4:	b	409cbc <ferror@plt+0x76ac>
  409cb8:	ldr	x0, [sp, #48]
  409cbc:	ldr	x19, [sp, #16]
  409cc0:	ldp	x29, x30, [sp], #64
  409cc4:	ret
  409cc8:	stp	x29, x30, [sp, #-64]!
  409ccc:	mov	x29, sp
  409cd0:	str	x19, [sp, #16]
  409cd4:	str	x0, [sp, #40]
  409cd8:	str	x1, [sp, #32]
  409cdc:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409ce0:	add	x0, x0, #0x10
  409ce4:	ldrb	w0, [x0]
  409ce8:	eor	w0, w0, #0x1
  409cec:	and	w0, w0, #0xff
  409cf0:	cmp	w0, #0x0
  409cf4:	b.eq	409cfc <ferror@plt+0x76ec>  // b.none
  409cf8:	bl	40a05c <ferror@plt+0x7a4c>
  409cfc:	ldr	x0, [sp, #40]
  409d00:	bl	409ed4 <ferror@plt+0x78c4>
  409d04:	str	x0, [sp, #56]
  409d08:	ldr	x0, [sp, #56]
  409d0c:	cmp	x0, #0x0
  409d10:	b.eq	409d24 <ferror@plt+0x7714>  // b.none
  409d14:	ldr	x0, [sp, #56]
  409d18:	ldr	x0, [x0, #8]
  409d1c:	cmp	x0, #0x0
  409d20:	b.ne	409d2c <ferror@plt+0x771c>  // b.any
  409d24:	ldr	x0, [sp, #32]
  409d28:	b	409d84 <ferror@plt+0x7774>
  409d2c:	ldr	x0, [sp, #56]
  409d30:	ldr	x0, [x0, #8]
  409d34:	add	x1, sp, #0x30
  409d38:	bl	40a5ec <ferror@plt+0x7fdc>
  409d3c:	cmp	w0, #0x0
  409d40:	b.ne	409d80 <ferror@plt+0x7770>  // b.any
  409d44:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409d48:	add	x0, x0, #0xb10
  409d4c:	ldr	x19, [x0]
  409d50:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409d54:	add	x0, x0, #0x60
  409d58:	bl	4025c0 <gettext@plt>
  409d5c:	mov	x1, x0
  409d60:	ldr	x0, [sp, #56]
  409d64:	ldr	x0, [x0, #8]
  409d68:	mov	x3, x0
  409d6c:	ldr	x2, [sp, #40]
  409d70:	mov	x0, x19
  409d74:	bl	4025e0 <fprintf@plt>
  409d78:	ldr	x0, [sp, #32]
  409d7c:	b	409d84 <ferror@plt+0x7774>
  409d80:	ldr	x0, [sp, #48]
  409d84:	ldr	x19, [sp, #16]
  409d88:	ldp	x29, x30, [sp], #64
  409d8c:	ret
  409d90:	stp	x29, x30, [sp, #-64]!
  409d94:	mov	x29, sp
  409d98:	str	x0, [sp, #24]
  409d9c:	str	x1, [sp, #16]
  409da0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409da4:	add	x0, x0, #0x10
  409da8:	ldrb	w0, [x0]
  409dac:	eor	w0, w0, #0x1
  409db0:	and	w0, w0, #0xff
  409db4:	cmp	w0, #0x0
  409db8:	b.eq	409dc0 <ferror@plt+0x77b0>  // b.none
  409dbc:	bl	40a05c <ferror@plt+0x7a4c>
  409dc0:	ldr	x0, [sp, #24]
  409dc4:	bl	409ed4 <ferror@plt+0x78c4>
  409dc8:	str	x0, [sp, #48]
  409dcc:	ldr	x0, [sp, #48]
  409dd0:	cmp	x0, #0x0
  409dd4:	b.ne	409de0 <ferror@plt+0x77d0>  // b.any
  409dd8:	mov	w0, #0xffffffff            	// #-1
  409ddc:	b	409ecc <ferror@plt+0x78bc>
  409de0:	ldr	x0, [sp, #16]
  409de4:	bl	402270 <strdup@plt>
  409de8:	str	x0, [sp, #40]
  409dec:	ldr	x0, [sp, #40]
  409df0:	cmp	x0, #0x0
  409df4:	b.ne	409ea0 <ferror@plt+0x7890>  // b.any
  409df8:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409dfc:	add	x0, x0, #0x98
  409e00:	bl	4025c0 <gettext@plt>
  409e04:	mov	x2, x0
  409e08:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409e0c:	add	x0, x0, #0xb10
  409e10:	ldr	x0, [x0]
  409e14:	mov	x1, x0
  409e18:	mov	x0, x2
  409e1c:	bl	401ff0 <fputs@plt>
  409e20:	mov	x1, #0x0                   	// #0
  409e24:	mov	w0, #0x6                   	// #6
  409e28:	bl	402600 <setlocale@plt>
  409e2c:	str	x0, [sp, #32]
  409e30:	str	xzr, [sp, #56]
  409e34:	ldr	x0, [sp, #32]
  409e38:	cmp	x0, #0x0
  409e3c:	b.eq	409e4c <ferror@plt+0x783c>  // b.none
  409e40:	ldr	x0, [sp, #32]
  409e44:	bl	402270 <strdup@plt>
  409e48:	str	x0, [sp, #56]
  409e4c:	ldr	x0, [sp, #56]
  409e50:	cmp	x0, #0x0
  409e54:	b.eq	409e68 <ferror@plt+0x7858>  // b.none
  409e58:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409e5c:	add	x1, x0, #0xc8
  409e60:	mov	w0, #0x6                   	// #6
  409e64:	bl	402600 <setlocale@plt>
  409e68:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409e6c:	add	x1, x0, #0xd0
  409e70:	mov	w0, #0x3                   	// #3
  409e74:	bl	402000 <syslog@plt>
  409e78:	ldr	x0, [sp, #56]
  409e7c:	cmp	x0, #0x0
  409e80:	b.eq	409e98 <ferror@plt+0x7888>  // b.none
  409e84:	ldr	x1, [sp, #56]
  409e88:	mov	w0, #0x6                   	// #6
  409e8c:	bl	402600 <setlocale@plt>
  409e90:	ldr	x0, [sp, #56]
  409e94:	bl	4023c0 <free@plt>
  409e98:	mov	w0, #0xffffffff            	// #-1
  409e9c:	b	409ecc <ferror@plt+0x78bc>
  409ea0:	ldr	x0, [sp, #48]
  409ea4:	ldr	x0, [x0, #8]
  409ea8:	cmp	x0, #0x0
  409eac:	b.eq	409ebc <ferror@plt+0x78ac>  // b.none
  409eb0:	ldr	x0, [sp, #48]
  409eb4:	ldr	x0, [x0, #8]
  409eb8:	bl	4023c0 <free@plt>
  409ebc:	ldr	x0, [sp, #48]
  409ec0:	ldr	x1, [sp, #40]
  409ec4:	str	x1, [x0, #8]
  409ec8:	mov	w0, #0x0                   	// #0
  409ecc:	ldp	x29, x30, [sp], #64
  409ed0:	ret
  409ed4:	stp	x29, x30, [sp, #-80]!
  409ed8:	mov	x29, sp
  409edc:	str	x19, [sp, #16]
  409ee0:	str	x0, [sp, #40]
  409ee4:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409ee8:	add	x0, x0, #0x638
  409eec:	str	x0, [sp, #72]
  409ef0:	b	409f20 <ferror@plt+0x7910>
  409ef4:	ldr	x0, [sp, #72]
  409ef8:	ldr	x0, [x0]
  409efc:	ldr	x1, [sp, #40]
  409f00:	bl	402350 <strcmp@plt>
  409f04:	cmp	w0, #0x0
  409f08:	b.ne	409f14 <ferror@plt+0x7904>  // b.any
  409f0c:	ldr	x0, [sp, #72]
  409f10:	b	40a02c <ferror@plt+0x7a1c>
  409f14:	ldr	x0, [sp, #72]
  409f18:	add	x0, x0, #0x10
  409f1c:	str	x0, [sp, #72]
  409f20:	ldr	x0, [sp, #72]
  409f24:	ldr	x0, [x0]
  409f28:	cmp	x0, #0x0
  409f2c:	b.ne	409ef4 <ferror@plt+0x78e4>  // b.any
  409f30:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  409f34:	add	x0, x0, #0x0
  409f38:	str	x0, [sp, #72]
  409f3c:	b	409f64 <ferror@plt+0x7954>
  409f40:	ldr	x0, [sp, #72]
  409f44:	ldr	x0, [x0]
  409f48:	ldr	x1, [sp, #40]
  409f4c:	bl	402350 <strcmp@plt>
  409f50:	cmp	w0, #0x0
  409f54:	b.eq	40a01c <ferror@plt+0x7a0c>  // b.none
  409f58:	ldr	x0, [sp, #72]
  409f5c:	add	x0, x0, #0x10
  409f60:	str	x0, [sp, #72]
  409f64:	ldr	x0, [sp, #72]
  409f68:	ldr	x0, [x0]
  409f6c:	cmp	x0, #0x0
  409f70:	b.ne	409f40 <ferror@plt+0x7930>  // b.any
  409f74:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  409f78:	add	x0, x0, #0xb10
  409f7c:	ldr	x19, [x0]
  409f80:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409f84:	add	x0, x0, #0x100
  409f88:	bl	4025c0 <gettext@plt>
  409f8c:	ldr	x2, [sp, #40]
  409f90:	mov	x1, x0
  409f94:	mov	x0, x19
  409f98:	bl	4025e0 <fprintf@plt>
  409f9c:	mov	x1, #0x0                   	// #0
  409fa0:	mov	w0, #0x6                   	// #6
  409fa4:	bl	402600 <setlocale@plt>
  409fa8:	str	x0, [sp, #56]
  409fac:	str	xzr, [sp, #64]
  409fb0:	ldr	x0, [sp, #56]
  409fb4:	cmp	x0, #0x0
  409fb8:	b.eq	409fc8 <ferror@plt+0x79b8>  // b.none
  409fbc:	ldr	x0, [sp, #56]
  409fc0:	bl	402270 <strdup@plt>
  409fc4:	str	x0, [sp, #64]
  409fc8:	ldr	x0, [sp, #64]
  409fcc:	cmp	x0, #0x0
  409fd0:	b.eq	409fe4 <ferror@plt+0x79d4>  // b.none
  409fd4:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409fd8:	add	x1, x0, #0xc8
  409fdc:	mov	w0, #0x6                   	// #6
  409fe0:	bl	402600 <setlocale@plt>
  409fe4:	ldr	x2, [sp, #40]
  409fe8:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  409fec:	add	x1, x0, #0x140
  409ff0:	mov	w0, #0x2                   	// #2
  409ff4:	bl	402000 <syslog@plt>
  409ff8:	ldr	x0, [sp, #64]
  409ffc:	cmp	x0, #0x0
  40a000:	b.eq	40a024 <ferror@plt+0x7a14>  // b.none
  40a004:	ldr	x1, [sp, #64]
  40a008:	mov	w0, #0x6                   	// #6
  40a00c:	bl	402600 <setlocale@plt>
  40a010:	ldr	x0, [sp, #64]
  40a014:	bl	4023c0 <free@plt>
  40a018:	b	40a028 <ferror@plt+0x7a18>
  40a01c:	nop
  40a020:	b	40a028 <ferror@plt+0x7a18>
  40a024:	nop
  40a028:	mov	x0, #0x0                   	// #0
  40a02c:	ldr	x19, [sp, #16]
  40a030:	ldp	x29, x30, [sp], #80
  40a034:	ret
  40a038:	sub	sp, sp, #0x10
  40a03c:	str	x0, [sp, #8]
  40a040:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40a044:	add	x0, x0, #0xb08
  40a048:	ldr	x1, [sp, #8]
  40a04c:	str	x1, [x0]
  40a050:	nop
  40a054:	add	sp, sp, #0x10
  40a058:	ret
  40a05c:	sub	sp, sp, #0x480
  40a060:	stp	x29, x30, [sp]
  40a064:	mov	x29, sp
  40a068:	str	x19, [sp, #16]
  40a06c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a070:	add	x0, x0, #0x10
  40a074:	mov	w1, #0x1                   	// #1
  40a078:	strb	w1, [x0]
  40a07c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40a080:	add	x0, x0, #0xb08
  40a084:	ldr	x2, [x0]
  40a088:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a08c:	add	x1, x0, #0x160
  40a090:	mov	x0, x2
  40a094:	bl	402140 <fopen@plt>
  40a098:	str	x0, [sp, #1120]
  40a09c:	ldr	x0, [sp, #1120]
  40a0a0:	cmp	x0, #0x0
  40a0a4:	b.ne	40a2b4 <ferror@plt+0x7ca4>  // b.any
  40a0a8:	bl	402560 <__errno_location@plt>
  40a0ac:	ldr	w0, [x0]
  40a0b0:	cmp	w0, #0x2
  40a0b4:	b.eq	40a390 <ferror@plt+0x7d80>  // b.none
  40a0b8:	bl	402560 <__errno_location@plt>
  40a0bc:	ldr	w0, [x0]
  40a0c0:	str	w0, [sp, #1076]
  40a0c4:	mov	x1, #0x0                   	// #0
  40a0c8:	mov	w0, #0x6                   	// #6
  40a0cc:	bl	402600 <setlocale@plt>
  40a0d0:	str	x0, [sp, #1064]
  40a0d4:	str	xzr, [sp, #1136]
  40a0d8:	ldr	x0, [sp, #1064]
  40a0dc:	cmp	x0, #0x0
  40a0e0:	b.eq	40a0f0 <ferror@plt+0x7ae0>  // b.none
  40a0e4:	ldr	x0, [sp, #1064]
  40a0e8:	bl	402270 <strdup@plt>
  40a0ec:	str	x0, [sp, #1136]
  40a0f0:	ldr	x0, [sp, #1136]
  40a0f4:	cmp	x0, #0x0
  40a0f8:	b.eq	40a10c <ferror@plt+0x7afc>  // b.none
  40a0fc:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a100:	add	x1, x0, #0xc8
  40a104:	mov	w0, #0x6                   	// #6
  40a108:	bl	402600 <setlocale@plt>
  40a10c:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40a110:	add	x0, x0, #0xb08
  40a114:	ldr	x19, [x0]
  40a118:	ldr	w0, [sp, #1076]
  40a11c:	bl	402280 <strerror@plt>
  40a120:	mov	x3, x0
  40a124:	mov	x2, x19
  40a128:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a12c:	add	x1, x0, #0x168
  40a130:	mov	w0, #0x2                   	// #2
  40a134:	bl	402000 <syslog@plt>
  40a138:	ldr	x0, [sp, #1136]
  40a13c:	cmp	x0, #0x0
  40a140:	b.eq	40a158 <ferror@plt+0x7b48>  // b.none
  40a144:	ldr	x1, [sp, #1136]
  40a148:	mov	w0, #0x6                   	// #6
  40a14c:	bl	402600 <setlocale@plt>
  40a150:	ldr	x0, [sp, #1136]
  40a154:	bl	4023c0 <free@plt>
  40a158:	mov	w0, #0x1                   	// #1
  40a15c:	bl	402020 <exit@plt>
  40a160:	add	x0, sp, #0x28
  40a164:	bl	401fe0 <strlen@plt>
  40a168:	sub	w0, w0, #0x1
  40a16c:	str	w0, [sp, #1148]
  40a170:	b	40a1b0 <ferror@plt+0x7ba0>
  40a174:	bl	402360 <__ctype_b_loc@plt>
  40a178:	ldr	x1, [x0]
  40a17c:	ldrsw	x0, [sp, #1148]
  40a180:	add	x2, sp, #0x28
  40a184:	ldrb	w0, [x2, x0]
  40a188:	and	x0, x0, #0xff
  40a18c:	lsl	x0, x0, #1
  40a190:	add	x0, x1, x0
  40a194:	ldrh	w0, [x0]
  40a198:	and	w0, w0, #0x2000
  40a19c:	cmp	w0, #0x0
  40a1a0:	b.eq	40a1c0 <ferror@plt+0x7bb0>  // b.none
  40a1a4:	ldr	w0, [sp, #1148]
  40a1a8:	sub	w0, w0, #0x1
  40a1ac:	str	w0, [sp, #1148]
  40a1b0:	ldr	w0, [sp, #1148]
  40a1b4:	cmp	w0, #0x0
  40a1b8:	b.ge	40a174 <ferror@plt+0x7b64>  // b.tcont
  40a1bc:	b	40a1c4 <ferror@plt+0x7bb4>
  40a1c0:	nop
  40a1c4:	ldr	w0, [sp, #1148]
  40a1c8:	add	w0, w0, #0x1
  40a1cc:	str	w0, [sp, #1148]
  40a1d0:	ldrsw	x0, [sp, #1148]
  40a1d4:	add	x1, sp, #0x28
  40a1d8:	strb	wzr, [x1, x0]
  40a1dc:	add	x2, sp, #0x28
  40a1e0:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a1e4:	add	x1, x0, #0x190
  40a1e8:	mov	x0, x2
  40a1ec:	bl	4023f0 <strspn@plt>
  40a1f0:	mov	x1, x0
  40a1f4:	add	x0, sp, #0x28
  40a1f8:	add	x0, x0, x1
  40a1fc:	str	x0, [sp, #1096]
  40a200:	ldr	x0, [sp, #1096]
  40a204:	ldrb	w0, [x0]
  40a208:	cmp	w0, #0x0
  40a20c:	b.eq	40a2b4 <ferror@plt+0x7ca4>  // b.none
  40a210:	ldr	x0, [sp, #1096]
  40a214:	ldrb	w0, [x0]
  40a218:	cmp	w0, #0x23
  40a21c:	b.ne	40a224 <ferror@plt+0x7c14>  // b.any
  40a220:	b	40a2b4 <ferror@plt+0x7ca4>
  40a224:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a228:	add	x1, x0, #0x190
  40a22c:	ldr	x0, [sp, #1096]
  40a230:	bl	402530 <strcspn@plt>
  40a234:	mov	x1, x0
  40a238:	ldr	x0, [sp, #1096]
  40a23c:	add	x0, x0, x1
  40a240:	str	x0, [sp, #1088]
  40a244:	ldr	x0, [sp, #1088]
  40a248:	ldrb	w0, [x0]
  40a24c:	cmp	w0, #0x0
  40a250:	b.ne	40a258 <ferror@plt+0x7c48>  // b.any
  40a254:	b	40a2b4 <ferror@plt+0x7ca4>
  40a258:	ldr	x0, [sp, #1088]
  40a25c:	add	x1, x0, #0x1
  40a260:	str	x1, [sp, #1088]
  40a264:	strb	wzr, [x0]
  40a268:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a26c:	add	x1, x0, #0x198
  40a270:	ldr	x0, [sp, #1088]
  40a274:	bl	4023f0 <strspn@plt>
  40a278:	mov	x1, x0
  40a27c:	ldr	x0, [sp, #1088]
  40a280:	add	x0, x0, x1
  40a284:	str	x0, [sp, #1080]
  40a288:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a28c:	add	x1, x0, #0x1a0
  40a290:	ldr	x0, [sp, #1080]
  40a294:	bl	402530 <strcspn@plt>
  40a298:	mov	x1, x0
  40a29c:	ldr	x0, [sp, #1080]
  40a2a0:	add	x0, x0, x1
  40a2a4:	strb	wzr, [x0]
  40a2a8:	ldr	x1, [sp, #1080]
  40a2ac:	ldr	x0, [sp, #1096]
  40a2b0:	bl	409d90 <ferror@plt+0x7780>
  40a2b4:	add	x0, sp, #0x28
  40a2b8:	ldr	x2, [sp, #1120]
  40a2bc:	mov	w1, #0x400                 	// #1024
  40a2c0:	bl	4025f0 <fgets@plt>
  40a2c4:	cmp	x0, #0x0
  40a2c8:	b.ne	40a160 <ferror@plt+0x7b50>  // b.any
  40a2cc:	ldr	x0, [sp, #1120]
  40a2d0:	bl	402610 <ferror@plt>
  40a2d4:	cmp	w0, #0x0
  40a2d8:	b.eq	40a384 <ferror@plt+0x7d74>  // b.none
  40a2dc:	bl	402560 <__errno_location@plt>
  40a2e0:	ldr	w0, [x0]
  40a2e4:	str	w0, [sp, #1116]
  40a2e8:	mov	x1, #0x0                   	// #0
  40a2ec:	mov	w0, #0x6                   	// #6
  40a2f0:	bl	402600 <setlocale@plt>
  40a2f4:	str	x0, [sp, #1104]
  40a2f8:	str	xzr, [sp, #1128]
  40a2fc:	ldr	x0, [sp, #1104]
  40a300:	cmp	x0, #0x0
  40a304:	b.eq	40a314 <ferror@plt+0x7d04>  // b.none
  40a308:	ldr	x0, [sp, #1104]
  40a30c:	bl	402270 <strdup@plt>
  40a310:	str	x0, [sp, #1128]
  40a314:	ldr	x0, [sp, #1128]
  40a318:	cmp	x0, #0x0
  40a31c:	b.eq	40a330 <ferror@plt+0x7d20>  // b.none
  40a320:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a324:	add	x1, x0, #0xc8
  40a328:	mov	w0, #0x6                   	// #6
  40a32c:	bl	402600 <setlocale@plt>
  40a330:	adrp	x0, 41f000 <putsgent@@Base+0x14274>
  40a334:	add	x0, x0, #0xb08
  40a338:	ldr	x19, [x0]
  40a33c:	ldr	w0, [sp, #1116]
  40a340:	bl	402280 <strerror@plt>
  40a344:	mov	x3, x0
  40a348:	mov	x2, x19
  40a34c:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a350:	add	x1, x0, #0x1a8
  40a354:	mov	w0, #0x2                   	// #2
  40a358:	bl	402000 <syslog@plt>
  40a35c:	ldr	x0, [sp, #1128]
  40a360:	cmp	x0, #0x0
  40a364:	b.eq	40a37c <ferror@plt+0x7d6c>  // b.none
  40a368:	ldr	x1, [sp, #1128]
  40a36c:	mov	w0, #0x6                   	// #6
  40a370:	bl	402600 <setlocale@plt>
  40a374:	ldr	x0, [sp, #1128]
  40a378:	bl	4023c0 <free@plt>
  40a37c:	mov	w0, #0x1                   	// #1
  40a380:	bl	402020 <exit@plt>
  40a384:	ldr	x0, [sp, #1120]
  40a388:	bl	402110 <fclose@plt>
  40a38c:	b	40a394 <ferror@plt+0x7d84>
  40a390:	nop
  40a394:	ldr	x19, [sp, #16]
  40a398:	ldp	x29, x30, [sp]
  40a39c:	add	sp, sp, #0x480
  40a3a0:	ret
  40a3a4:	stp	x29, x30, [sp, #-48]!
  40a3a8:	mov	x29, sp
  40a3ac:	str	x0, [sp, #24]
  40a3b0:	str	x1, [sp, #16]
  40a3b4:	bl	402560 <__errno_location@plt>
  40a3b8:	str	wzr, [x0]
  40a3bc:	add	x0, sp, #0x20
  40a3c0:	mov	w2, #0xa                   	// #10
  40a3c4:	mov	x1, x0
  40a3c8:	ldr	x0, [sp, #24]
  40a3cc:	bl	402060 <strtoll@plt>
  40a3d0:	str	x0, [sp, #40]
  40a3d4:	ldr	x0, [sp, #24]
  40a3d8:	ldrb	w0, [x0]
  40a3dc:	cmp	w0, #0x0
  40a3e0:	b.eq	40a418 <ferror@plt+0x7e08>  // b.none
  40a3e4:	ldr	x0, [sp, #32]
  40a3e8:	ldrb	w0, [x0]
  40a3ec:	cmp	w0, #0x0
  40a3f0:	b.ne	40a418 <ferror@plt+0x7e08>  // b.any
  40a3f4:	bl	402560 <__errno_location@plt>
  40a3f8:	ldr	w0, [x0]
  40a3fc:	cmp	w0, #0x22
  40a400:	b.eq	40a418 <ferror@plt+0x7e08>  // b.none
  40a404:	ldr	x0, [sp, #40]
  40a408:	mov	w0, w0
  40a40c:	ldr	x1, [sp, #40]
  40a410:	cmp	x1, x0
  40a414:	b.eq	40a420 <ferror@plt+0x7e10>  // b.none
  40a418:	mov	w0, #0x0                   	// #0
  40a41c:	b	40a434 <ferror@plt+0x7e24>
  40a420:	ldr	x0, [sp, #40]
  40a424:	mov	w1, w0
  40a428:	ldr	x0, [sp, #16]
  40a42c:	str	w1, [x0]
  40a430:	mov	w0, #0x1                   	// #1
  40a434:	ldp	x29, x30, [sp], #48
  40a438:	ret
  40a43c:	stp	x29, x30, [sp, #-48]!
  40a440:	mov	x29, sp
  40a444:	str	x0, [sp, #24]
  40a448:	str	x1, [sp, #16]
  40a44c:	bl	402560 <__errno_location@plt>
  40a450:	str	wzr, [x0]
  40a454:	add	x0, sp, #0x20
  40a458:	mov	w2, #0x0                   	// #0
  40a45c:	mov	x1, x0
  40a460:	ldr	x0, [sp, #24]
  40a464:	bl	402370 <strtol@plt>
  40a468:	str	x0, [sp, #40]
  40a46c:	ldr	x0, [sp, #24]
  40a470:	ldrb	w0, [x0]
  40a474:	cmp	w0, #0x0
  40a478:	b.eq	40a49c <ferror@plt+0x7e8c>  // b.none
  40a47c:	ldr	x0, [sp, #32]
  40a480:	ldrb	w0, [x0]
  40a484:	cmp	w0, #0x0
  40a488:	b.ne	40a49c <ferror@plt+0x7e8c>  // b.any
  40a48c:	bl	402560 <__errno_location@plt>
  40a490:	ldr	w0, [x0]
  40a494:	cmp	w0, #0x22
  40a498:	b.ne	40a4a4 <ferror@plt+0x7e94>  // b.any
  40a49c:	mov	w0, #0x0                   	// #0
  40a4a0:	b	40a4b4 <ferror@plt+0x7ea4>
  40a4a4:	ldr	x0, [sp, #16]
  40a4a8:	ldr	x1, [sp, #40]
  40a4ac:	str	x1, [x0]
  40a4b0:	mov	w0, #0x1                   	// #1
  40a4b4:	ldp	x29, x30, [sp], #48
  40a4b8:	ret
  40a4bc:	stp	x29, x30, [sp, #-48]!
  40a4c0:	mov	x29, sp
  40a4c4:	str	x0, [sp, #24]
  40a4c8:	str	x1, [sp, #16]
  40a4cc:	bl	402560 <__errno_location@plt>
  40a4d0:	str	wzr, [x0]
  40a4d4:	add	x0, sp, #0x20
  40a4d8:	mov	w2, #0xa                   	// #10
  40a4dc:	mov	x1, x0
  40a4e0:	ldr	x0, [sp, #24]
  40a4e4:	bl	402060 <strtoll@plt>
  40a4e8:	str	x0, [sp, #40]
  40a4ec:	ldr	x0, [sp, #24]
  40a4f0:	ldrb	w0, [x0]
  40a4f4:	cmp	w0, #0x0
  40a4f8:	b.eq	40a530 <ferror@plt+0x7f20>  // b.none
  40a4fc:	ldr	x0, [sp, #32]
  40a500:	ldrb	w0, [x0]
  40a504:	cmp	w0, #0x0
  40a508:	b.ne	40a530 <ferror@plt+0x7f20>  // b.any
  40a50c:	bl	402560 <__errno_location@plt>
  40a510:	ldr	w0, [x0]
  40a514:	cmp	w0, #0x22
  40a518:	b.eq	40a530 <ferror@plt+0x7f20>  // b.none
  40a51c:	ldr	x0, [sp, #40]
  40a520:	sxtw	x0, w0
  40a524:	ldr	x1, [sp, #40]
  40a528:	cmp	x1, x0
  40a52c:	b.eq	40a538 <ferror@plt+0x7f28>  // b.none
  40a530:	mov	w0, #0x0                   	// #0
  40a534:	b	40a54c <ferror@plt+0x7f3c>
  40a538:	ldr	x0, [sp, #40]
  40a53c:	mov	w1, w0
  40a540:	ldr	x0, [sp, #16]
  40a544:	str	w1, [x0]
  40a548:	mov	w0, #0x1                   	// #1
  40a54c:	ldp	x29, x30, [sp], #48
  40a550:	ret
  40a554:	stp	x29, x30, [sp, #-48]!
  40a558:	mov	x29, sp
  40a55c:	str	x0, [sp, #24]
  40a560:	str	x1, [sp, #16]
  40a564:	bl	402560 <__errno_location@plt>
  40a568:	str	wzr, [x0]
  40a56c:	add	x0, sp, #0x20
  40a570:	mov	w2, #0xa                   	// #10
  40a574:	mov	x1, x0
  40a578:	ldr	x0, [sp, #24]
  40a57c:	bl	402060 <strtoll@plt>
  40a580:	str	x0, [sp, #40]
  40a584:	ldr	x0, [sp, #24]
  40a588:	ldrb	w0, [x0]
  40a58c:	cmp	w0, #0x0
  40a590:	b.eq	40a5c8 <ferror@plt+0x7fb8>  // b.none
  40a594:	ldr	x0, [sp, #32]
  40a598:	ldrb	w0, [x0]
  40a59c:	cmp	w0, #0x0
  40a5a0:	b.ne	40a5c8 <ferror@plt+0x7fb8>  // b.any
  40a5a4:	bl	402560 <__errno_location@plt>
  40a5a8:	ldr	w0, [x0]
  40a5ac:	cmp	w0, #0x22
  40a5b0:	b.eq	40a5c8 <ferror@plt+0x7fb8>  // b.none
  40a5b4:	ldr	x0, [sp, #40]
  40a5b8:	mov	w0, w0
  40a5bc:	ldr	x1, [sp, #40]
  40a5c0:	cmp	x1, x0
  40a5c4:	b.eq	40a5d0 <ferror@plt+0x7fc0>  // b.none
  40a5c8:	mov	w0, #0x0                   	// #0
  40a5cc:	b	40a5e4 <ferror@plt+0x7fd4>
  40a5d0:	ldr	x0, [sp, #40]
  40a5d4:	mov	w1, w0
  40a5d8:	ldr	x0, [sp, #16]
  40a5dc:	str	w1, [x0]
  40a5e0:	mov	w0, #0x1                   	// #1
  40a5e4:	ldp	x29, x30, [sp], #48
  40a5e8:	ret
  40a5ec:	stp	x29, x30, [sp, #-48]!
  40a5f0:	mov	x29, sp
  40a5f4:	str	x0, [sp, #24]
  40a5f8:	str	x1, [sp, #16]
  40a5fc:	bl	402560 <__errno_location@plt>
  40a600:	str	wzr, [x0]
  40a604:	add	x0, sp, #0x20
  40a608:	mov	w2, #0x0                   	// #0
  40a60c:	mov	x1, x0
  40a610:	ldr	x0, [sp, #24]
  40a614:	bl	401fd0 <strtoul@plt>
  40a618:	str	x0, [sp, #40]
  40a61c:	ldr	x0, [sp, #24]
  40a620:	ldrb	w0, [x0]
  40a624:	cmp	w0, #0x0
  40a628:	b.eq	40a64c <ferror@plt+0x803c>  // b.none
  40a62c:	ldr	x0, [sp, #32]
  40a630:	ldrb	w0, [x0]
  40a634:	cmp	w0, #0x0
  40a638:	b.ne	40a64c <ferror@plt+0x803c>  // b.any
  40a63c:	bl	402560 <__errno_location@plt>
  40a640:	ldr	w0, [x0]
  40a644:	cmp	w0, #0x22
  40a648:	b.ne	40a654 <ferror@plt+0x8044>  // b.any
  40a64c:	mov	w0, #0x0                   	// #0
  40a650:	b	40a664 <ferror@plt+0x8054>
  40a654:	ldr	x0, [sp, #16]
  40a658:	ldr	x1, [sp, #40]
  40a65c:	str	x1, [x0]
  40a660:	mov	w0, #0x1                   	// #1
  40a664:	ldp	x29, x30, [sp], #48
  40a668:	ret
  40a66c:	stp	x29, x30, [sp, #-80]!
  40a670:	mov	x29, sp
  40a674:	str	x0, [sp, #40]
  40a678:	str	x1, [sp, #32]
  40a67c:	str	x2, [sp, #24]
  40a680:	ldr	x0, [sp, #32]
  40a684:	ldr	x0, [x0]
  40a688:	str	x0, [sp, #64]
  40a68c:	ldr	x0, [sp, #24]
  40a690:	ldr	x0, [x0]
  40a694:	str	x0, [sp, #72]
  40a698:	b	40a738 <ferror@plt+0x8128>
  40a69c:	ldr	x0, [sp, #72]
  40a6a0:	add	x0, x0, #0x1
  40a6a4:	lsl	x0, x0, #3
  40a6a8:	str	x0, [sp, #56]
  40a6ac:	ldr	x0, [sp, #32]
  40a6b0:	ldr	x0, [x0]
  40a6b4:	ldr	x1, [sp, #56]
  40a6b8:	bl	402210 <realloc@plt>
  40a6bc:	str	x0, [sp, #64]
  40a6c0:	ldr	x0, [sp, #64]
  40a6c4:	cmp	x0, #0x0
  40a6c8:	b.eq	40a738 <ferror@plt+0x8128>  // b.none
  40a6cc:	ldr	x0, [sp, #72]
  40a6d0:	lsl	x0, x0, #3
  40a6d4:	ldr	x1, [sp, #64]
  40a6d8:	add	x0, x1, x0
  40a6dc:	ldr	x1, [sp, #40]
  40a6e0:	str	x1, [x0]
  40a6e4:	ldr	x0, [sp, #72]
  40a6e8:	add	x0, x0, #0x1
  40a6ec:	str	x0, [sp, #72]
  40a6f0:	ldr	x0, [sp, #32]
  40a6f4:	ldr	x1, [sp, #64]
  40a6f8:	str	x1, [x0]
  40a6fc:	ldr	x0, [sp, #24]
  40a700:	ldr	x1, [sp, #72]
  40a704:	str	x1, [x0]
  40a708:	mov	w1, #0x2c                  	// #44
  40a70c:	ldr	x0, [sp, #40]
  40a710:	bl	402410 <strchr@plt>
  40a714:	str	x0, [sp, #40]
  40a718:	ldr	x0, [sp, #40]
  40a71c:	cmp	x0, #0x0
  40a720:	b.eq	40a738 <ferror@plt+0x8128>  // b.none
  40a724:	ldr	x0, [sp, #40]
  40a728:	strb	wzr, [x0]
  40a72c:	ldr	x0, [sp, #40]
  40a730:	add	x0, x0, #0x1
  40a734:	str	x0, [sp, #40]
  40a738:	ldr	x0, [sp, #40]
  40a73c:	cmp	x0, #0x0
  40a740:	b.eq	40a754 <ferror@plt+0x8144>  // b.none
  40a744:	ldr	x0, [sp, #40]
  40a748:	ldrb	w0, [x0]
  40a74c:	cmp	w0, #0x0
  40a750:	b.ne	40a69c <ferror@plt+0x808c>  // b.any
  40a754:	ldr	x0, [sp, #72]
  40a758:	add	x0, x0, #0x1
  40a75c:	lsl	x0, x0, #3
  40a760:	str	x0, [sp, #56]
  40a764:	ldr	x0, [sp, #32]
  40a768:	ldr	x0, [x0]
  40a76c:	ldr	x1, [sp, #56]
  40a770:	bl	402210 <realloc@plt>
  40a774:	str	x0, [sp, #64]
  40a778:	ldr	x0, [sp, #64]
  40a77c:	cmp	x0, #0x0
  40a780:	b.eq	40a7a4 <ferror@plt+0x8194>  // b.none
  40a784:	ldr	x0, [sp, #72]
  40a788:	lsl	x0, x0, #3
  40a78c:	ldr	x1, [sp, #64]
  40a790:	add	x0, x1, x0
  40a794:	str	xzr, [x0]
  40a798:	ldr	x0, [sp, #32]
  40a79c:	ldr	x1, [sp, #64]
  40a7a0:	str	x1, [x0]
  40a7a4:	ldr	x0, [sp, #64]
  40a7a8:	ldp	x29, x30, [sp], #80
  40a7ac:	ret

000000000040a7b0 <setsgent@@Base>:
  40a7b0:	stp	x29, x30, [sp, #-16]!
  40a7b4:	mov	x29, sp
  40a7b8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a7bc:	add	x0, x0, #0x18
  40a7c0:	ldr	x0, [x0]
  40a7c4:	cmp	x0, #0x0
  40a7c8:	b.eq	40a7e0 <setsgent@@Base+0x30>  // b.none
  40a7cc:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a7d0:	add	x0, x0, #0x18
  40a7d4:	ldr	x0, [x0]
  40a7d8:	bl	402220 <rewind@plt>
  40a7dc:	b	40a804 <setsgent@@Base+0x54>
  40a7e0:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a7e4:	add	x1, x0, #0x1d0
  40a7e8:	adrp	x0, 40c000 <putsgent@@Base+0x1274>
  40a7ec:	add	x0, x0, #0x1d8
  40a7f0:	bl	402140 <fopen@plt>
  40a7f4:	mov	x1, x0
  40a7f8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a7fc:	add	x0, x0, #0x18
  40a800:	str	x1, [x0]
  40a804:	nop
  40a808:	ldp	x29, x30, [sp], #16
  40a80c:	ret

000000000040a810 <endsgent@@Base>:
  40a810:	stp	x29, x30, [sp, #-16]!
  40a814:	mov	x29, sp
  40a818:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a81c:	add	x0, x0, #0x18
  40a820:	ldr	x0, [x0]
  40a824:	cmp	x0, #0x0
  40a828:	b.eq	40a83c <endsgent@@Base+0x2c>  // b.none
  40a82c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a830:	add	x0, x0, #0x18
  40a834:	ldr	x0, [x0]
  40a838:	bl	402110 <fclose@plt>
  40a83c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a840:	add	x0, x0, #0x18
  40a844:	str	xzr, [x0]
  40a848:	nop
  40a84c:	ldp	x29, x30, [sp], #16
  40a850:	ret

000000000040a854 <sgetsgent@@Base>:
  40a854:	stp	x29, x30, [sp, #-96]!
  40a858:	mov	x29, sp
  40a85c:	str	x0, [sp, #24]
  40a860:	ldr	x0, [sp, #24]
  40a864:	bl	401fe0 <strlen@plt>
  40a868:	add	x0, x0, #0x1
  40a86c:	str	x0, [sp, #72]
  40a870:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a874:	add	x0, x0, #0x60
  40a878:	ldr	x0, [x0]
  40a87c:	ldr	x1, [sp, #72]
  40a880:	cmp	x1, x0
  40a884:	b.ls	40a8d4 <sgetsgent@@Base+0x80>  // b.plast
  40a888:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a88c:	add	x0, x0, #0x68
  40a890:	ldr	x0, [x0]
  40a894:	ldr	x1, [sp, #72]
  40a898:	bl	402210 <realloc@plt>
  40a89c:	str	x0, [sp, #64]
  40a8a0:	ldr	x0, [sp, #64]
  40a8a4:	cmp	x0, #0x0
  40a8a8:	b.ne	40a8b4 <sgetsgent@@Base+0x60>  // b.any
  40a8ac:	mov	x0, #0x0                   	// #0
  40a8b0:	b	40aad4 <sgetsgent@@Base+0x280>
  40a8b4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a8b8:	add	x0, x0, #0x68
  40a8bc:	ldr	x1, [sp, #64]
  40a8c0:	str	x1, [x0]
  40a8c4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a8c8:	add	x0, x0, #0x60
  40a8cc:	ldr	x1, [sp, #72]
  40a8d0:	str	x1, [x0]
  40a8d4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a8d8:	add	x0, x0, #0x68
  40a8dc:	ldr	x0, [x0]
  40a8e0:	ldr	x2, [sp, #72]
  40a8e4:	ldr	x1, [sp, #24]
  40a8e8:	bl	4024f0 <strncpy@plt>
  40a8ec:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a8f0:	add	x0, x0, #0x68
  40a8f4:	ldr	x1, [x0]
  40a8f8:	ldr	x0, [sp, #72]
  40a8fc:	sub	x0, x0, #0x1
  40a900:	add	x0, x1, x0
  40a904:	strb	wzr, [x0]
  40a908:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a90c:	add	x0, x0, #0x68
  40a910:	ldr	x0, [x0]
  40a914:	mov	w1, #0xa                   	// #10
  40a918:	bl	4022a0 <strrchr@plt>
  40a91c:	str	x0, [sp, #88]
  40a920:	ldr	x0, [sp, #88]
  40a924:	cmp	x0, #0x0
  40a928:	b.eq	40a934 <sgetsgent@@Base+0xe0>  // b.none
  40a92c:	ldr	x0, [sp, #88]
  40a930:	strb	wzr, [x0]
  40a934:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a938:	add	x0, x0, #0x68
  40a93c:	ldr	x0, [x0]
  40a940:	str	x0, [sp, #88]
  40a944:	str	wzr, [sp, #84]
  40a948:	b	40a994 <sgetsgent@@Base+0x140>
  40a94c:	add	x0, sp, #0x20
  40a950:	ldrsw	x1, [sp, #84]
  40a954:	ldr	x2, [sp, #88]
  40a958:	str	x2, [x0, x1, lsl #3]
  40a95c:	mov	w1, #0x3a                  	// #58
  40a960:	ldr	x0, [sp, #88]
  40a964:	bl	402410 <strchr@plt>
  40a968:	str	x0, [sp, #88]
  40a96c:	ldr	x0, [sp, #88]
  40a970:	cmp	x0, #0x0
  40a974:	b.eq	40a988 <sgetsgent@@Base+0x134>  // b.none
  40a978:	ldr	x0, [sp, #88]
  40a97c:	add	x1, x0, #0x1
  40a980:	str	x1, [sp, #88]
  40a984:	strb	wzr, [x0]
  40a988:	ldr	w0, [sp, #84]
  40a98c:	add	w0, w0, #0x1
  40a990:	str	w0, [sp, #84]
  40a994:	ldr	w0, [sp, #84]
  40a998:	cmp	w0, #0x3
  40a99c:	b.gt	40a9ac <sgetsgent@@Base+0x158>
  40a9a0:	ldr	x0, [sp, #88]
  40a9a4:	cmp	x0, #0x0
  40a9a8:	b.ne	40a94c <sgetsgent@@Base+0xf8>  // b.any
  40a9ac:	ldr	x0, [sp, #88]
  40a9b0:	cmp	x0, #0x0
  40a9b4:	b.ne	40a9c4 <sgetsgent@@Base+0x170>  // b.any
  40a9b8:	ldr	w0, [sp, #84]
  40a9bc:	cmp	w0, #0x4
  40a9c0:	b.eq	40a9cc <sgetsgent@@Base+0x178>  // b.none
  40a9c4:	mov	x0, #0x0                   	// #0
  40a9c8:	b	40aad4 <sgetsgent@@Base+0x280>
  40a9cc:	add	x0, sp, #0x20
  40a9d0:	ldr	x1, [x0]
  40a9d4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a9d8:	add	x0, x0, #0x40
  40a9dc:	str	x1, [x0]
  40a9e0:	add	x0, sp, #0x20
  40a9e4:	ldr	x1, [x0, #8]
  40a9e8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a9ec:	add	x0, x0, #0x40
  40a9f0:	str	x1, [x0, #8]
  40a9f4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40a9f8:	add	x0, x0, #0x38
  40a9fc:	ldr	x0, [x0]
  40aa00:	cmp	x0, #0x0
  40aa04:	b.eq	40aa30 <sgetsgent@@Base+0x1dc>  // b.none
  40aa08:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa0c:	add	x0, x0, #0x38
  40aa10:	str	xzr, [x0]
  40aa14:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa18:	add	x0, x0, #0x30
  40aa1c:	ldr	x0, [x0]
  40aa20:	bl	4023c0 <free@plt>
  40aa24:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa28:	add	x0, x0, #0x30
  40aa2c:	str	xzr, [x0]
  40aa30:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa34:	add	x0, x0, #0x28
  40aa38:	ldr	x0, [x0]
  40aa3c:	cmp	x0, #0x0
  40aa40:	b.eq	40aa6c <sgetsgent@@Base+0x218>  // b.none
  40aa44:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa48:	add	x0, x0, #0x28
  40aa4c:	str	xzr, [x0]
  40aa50:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa54:	add	x0, x0, #0x20
  40aa58:	ldr	x0, [x0]
  40aa5c:	bl	4023c0 <free@plt>
  40aa60:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa64:	add	x0, x0, #0x20
  40aa68:	str	xzr, [x0]
  40aa6c:	add	x0, sp, #0x20
  40aa70:	ldr	x3, [x0, #16]
  40aa74:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa78:	add	x2, x0, #0x38
  40aa7c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa80:	add	x1, x0, #0x30
  40aa84:	mov	x0, x3
  40aa88:	bl	40a66c <ferror@plt+0x805c>
  40aa8c:	mov	x1, x0
  40aa90:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aa94:	add	x0, x0, #0x40
  40aa98:	str	x1, [x0, #16]
  40aa9c:	add	x0, sp, #0x20
  40aaa0:	ldr	x3, [x0, #24]
  40aaa4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aaa8:	add	x2, x0, #0x28
  40aaac:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aab0:	add	x1, x0, #0x20
  40aab4:	mov	x0, x3
  40aab8:	bl	40a66c <ferror@plt+0x805c>
  40aabc:	mov	x1, x0
  40aac0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aac4:	add	x0, x0, #0x40
  40aac8:	str	x1, [x0, #24]
  40aacc:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aad0:	add	x0, x0, #0x40
  40aad4:	ldp	x29, x30, [sp], #96
  40aad8:	ret

000000000040aadc <fgetsgent@@Base>:
  40aadc:	stp	x29, x30, [sp, #-48]!
  40aae0:	mov	x29, sp
  40aae4:	str	x0, [sp, #24]
  40aae8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aaec:	add	x0, x0, #0x70
  40aaf0:	ldr	x0, [x0]
  40aaf4:	cmp	x0, #0x0
  40aaf8:	b.ne	40ab40 <fgetsgent@@Base+0x64>  // b.any
  40aafc:	mov	x0, #0x2000                	// #8192
  40ab00:	bl	402150 <malloc@plt>
  40ab04:	mov	x1, x0
  40ab08:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab0c:	add	x0, x0, #0x78
  40ab10:	str	x1, [x0]
  40ab14:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab18:	add	x0, x0, #0x78
  40ab1c:	ldr	x0, [x0]
  40ab20:	cmp	x0, #0x0
  40ab24:	b.ne	40ab30 <fgetsgent@@Base+0x54>  // b.any
  40ab28:	mov	x0, #0x0                   	// #0
  40ab2c:	b	40acf4 <fgetsgent@@Base+0x218>
  40ab30:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab34:	add	x0, x0, #0x70
  40ab38:	mov	x1, #0x2000                	// #8192
  40ab3c:	str	x1, [x0]
  40ab40:	ldr	x0, [sp, #24]
  40ab44:	cmp	x0, #0x0
  40ab48:	b.ne	40ab54 <fgetsgent@@Base+0x78>  // b.any
  40ab4c:	mov	x0, #0x0                   	// #0
  40ab50:	b	40acf4 <fgetsgent@@Base+0x218>
  40ab54:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab58:	add	x0, x0, #0x78
  40ab5c:	ldr	x3, [x0]
  40ab60:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab64:	add	x0, x0, #0x70
  40ab68:	ldr	x0, [x0]
  40ab6c:	ldr	x2, [sp, #24]
  40ab70:	mov	w1, w0
  40ab74:	mov	x0, x3
  40ab78:	bl	409808 <ferror@plt+0x71f8>
  40ab7c:	mov	x1, x0
  40ab80:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab84:	add	x0, x0, #0x78
  40ab88:	ldr	x0, [x0]
  40ab8c:	cmp	x1, x0
  40ab90:	b.ne	40acf0 <fgetsgent@@Base+0x214>  // b.any
  40ab94:	b	40ac7c <fgetsgent@@Base+0x1a0>
  40ab98:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ab9c:	add	x0, x0, #0x78
  40aba0:	ldr	x2, [x0]
  40aba4:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40aba8:	add	x0, x0, #0x70
  40abac:	ldr	x0, [x0]
  40abb0:	lsl	x0, x0, #1
  40abb4:	mov	x1, x0
  40abb8:	mov	x0, x2
  40abbc:	bl	402210 <realloc@plt>
  40abc0:	str	x0, [sp, #40]
  40abc4:	ldr	x0, [sp, #40]
  40abc8:	cmp	x0, #0x0
  40abcc:	b.ne	40abd8 <fgetsgent@@Base+0xfc>  // b.any
  40abd0:	mov	x0, #0x0                   	// #0
  40abd4:	b	40acf4 <fgetsgent@@Base+0x218>
  40abd8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40abdc:	add	x0, x0, #0x78
  40abe0:	ldr	x1, [sp, #40]
  40abe4:	str	x1, [x0]
  40abe8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40abec:	add	x0, x0, #0x70
  40abf0:	ldr	x0, [x0]
  40abf4:	lsl	x1, x0, #1
  40abf8:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40abfc:	add	x0, x0, #0x70
  40ac00:	str	x1, [x0]
  40ac04:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ac08:	add	x0, x0, #0x78
  40ac0c:	ldr	x0, [x0]
  40ac10:	bl	401fe0 <strlen@plt>
  40ac14:	str	x0, [sp, #32]
  40ac18:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ac1c:	add	x0, x0, #0x78
  40ac20:	ldr	x1, [x0]
  40ac24:	ldr	x0, [sp, #32]
  40ac28:	add	x3, x1, x0
  40ac2c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ac30:	add	x0, x0, #0x70
  40ac34:	ldr	x0, [x0]
  40ac38:	mov	w1, w0
  40ac3c:	ldr	x0, [sp, #32]
  40ac40:	sub	w0, w1, w0
  40ac44:	ldr	x2, [sp, #24]
  40ac48:	mov	w1, w0
  40ac4c:	mov	x0, x3
  40ac50:	bl	409808 <ferror@plt+0x71f8>
  40ac54:	mov	x2, x0
  40ac58:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ac5c:	add	x0, x0, #0x78
  40ac60:	ldr	x1, [x0]
  40ac64:	ldr	x0, [sp, #32]
  40ac68:	add	x0, x1, x0
  40ac6c:	cmp	x2, x0
  40ac70:	b.eq	40ac7c <fgetsgent@@Base+0x1a0>  // b.none
  40ac74:	mov	x0, #0x0                   	// #0
  40ac78:	b	40acf4 <fgetsgent@@Base+0x218>
  40ac7c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ac80:	add	x0, x0, #0x78
  40ac84:	ldr	x0, [x0]
  40ac88:	mov	w1, #0xa                   	// #10
  40ac8c:	bl	4022a0 <strrchr@plt>
  40ac90:	str	x0, [sp, #40]
  40ac94:	ldr	x0, [sp, #40]
  40ac98:	cmp	x0, #0x0
  40ac9c:	b.ne	40acb0 <fgetsgent@@Base+0x1d4>  // b.any
  40aca0:	ldr	x0, [sp, #24]
  40aca4:	bl	402320 <feof@plt>
  40aca8:	cmp	w0, #0x0
  40acac:	b.eq	40ab98 <fgetsgent@@Base+0xbc>  // b.none
  40acb0:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40acb4:	add	x0, x0, #0x78
  40acb8:	ldr	x0, [x0]
  40acbc:	mov	w1, #0xa                   	// #10
  40acc0:	bl	4022a0 <strrchr@plt>
  40acc4:	str	x0, [sp, #40]
  40acc8:	ldr	x0, [sp, #40]
  40accc:	cmp	x0, #0x0
  40acd0:	b.eq	40acdc <fgetsgent@@Base+0x200>  // b.none
  40acd4:	ldr	x0, [sp, #40]
  40acd8:	strb	wzr, [x0]
  40acdc:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ace0:	add	x0, x0, #0x78
  40ace4:	ldr	x0, [x0]
  40ace8:	bl	40a854 <sgetsgent@@Base>
  40acec:	b	40acf4 <fgetsgent@@Base+0x218>
  40acf0:	mov	x0, #0x0                   	// #0
  40acf4:	ldp	x29, x30, [sp], #48
  40acf8:	ret

000000000040acfc <getsgent@@Base>:
  40acfc:	stp	x29, x30, [sp, #-16]!
  40ad00:	mov	x29, sp
  40ad04:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ad08:	add	x0, x0, #0x18
  40ad0c:	ldr	x0, [x0]
  40ad10:	cmp	x0, #0x0
  40ad14:	b.ne	40ad1c <getsgent@@Base+0x20>  // b.any
  40ad18:	bl	40a7b0 <setsgent@@Base>
  40ad1c:	adrp	x0, 420000 <__environ@@GLIBC_2.17+0x4d0>
  40ad20:	add	x0, x0, #0x18
  40ad24:	ldr	x0, [x0]
  40ad28:	bl	40aadc <fgetsgent@@Base>
  40ad2c:	ldp	x29, x30, [sp], #16
  40ad30:	ret

000000000040ad34 <getsgnam@@Base>:
  40ad34:	stp	x29, x30, [sp, #-48]!
  40ad38:	mov	x29, sp
  40ad3c:	str	x0, [sp, #24]
  40ad40:	bl	40a7b0 <setsgent@@Base>
  40ad44:	b	40ad64 <getsgnam@@Base+0x30>
  40ad48:	ldr	x0, [sp, #40]
  40ad4c:	ldr	x0, [x0]
  40ad50:	mov	x1, x0
  40ad54:	ldr	x0, [sp, #24]
  40ad58:	bl	402350 <strcmp@plt>
  40ad5c:	cmp	w0, #0x0
  40ad60:	b.eq	40ad7c <getsgnam@@Base+0x48>  // b.none
  40ad64:	bl	40acfc <getsgent@@Base>
  40ad68:	str	x0, [sp, #40]
  40ad6c:	ldr	x0, [sp, #40]
  40ad70:	cmp	x0, #0x0
  40ad74:	b.ne	40ad48 <getsgnam@@Base+0x14>  // b.any
  40ad78:	b	40ad80 <getsgnam@@Base+0x4c>
  40ad7c:	nop
  40ad80:	ldr	x0, [sp, #40]
  40ad84:	ldp	x29, x30, [sp], #48
  40ad88:	ret

000000000040ad8c <putsgent@@Base>:
  40ad8c:	stp	x29, x30, [sp, #-80]!
  40ad90:	mov	x29, sp
  40ad94:	str	x19, [sp, #16]
  40ad98:	str	x0, [sp, #40]
  40ad9c:	str	x1, [sp, #32]
  40ada0:	ldr	x0, [sp, #32]
  40ada4:	cmp	x0, #0x0
  40ada8:	b.eq	40adb8 <putsgent@@Base+0x2c>  // b.none
  40adac:	ldr	x0, [sp, #40]
  40adb0:	cmp	x0, #0x0
  40adb4:	b.ne	40adc0 <putsgent@@Base+0x34>  // b.any
  40adb8:	mov	w0, #0xffffffff            	// #-1
  40adbc:	b	40b104 <putsgent@@Base+0x378>
  40adc0:	ldr	x0, [sp, #40]
  40adc4:	ldr	x0, [x0]
  40adc8:	bl	401fe0 <strlen@plt>
  40adcc:	mov	x19, x0
  40add0:	ldr	x0, [sp, #40]
  40add4:	ldr	x0, [x0, #8]
  40add8:	bl	401fe0 <strlen@plt>
  40addc:	add	x0, x19, x0
  40ade0:	add	x0, x0, #0xa
  40ade4:	str	x0, [sp, #56]
  40ade8:	str	wzr, [sp, #68]
  40adec:	b	40ae2c <putsgent@@Base+0xa0>
  40adf0:	ldr	x0, [sp, #40]
  40adf4:	ldr	x1, [x0, #16]
  40adf8:	ldrsw	x0, [sp, #68]
  40adfc:	lsl	x0, x0, #3
  40ae00:	add	x0, x1, x0
  40ae04:	ldr	x0, [x0]
  40ae08:	bl	401fe0 <strlen@plt>
  40ae0c:	mov	x1, x0
  40ae10:	ldr	x0, [sp, #56]
  40ae14:	add	x0, x1, x0
  40ae18:	add	x0, x0, #0x1
  40ae1c:	str	x0, [sp, #56]
  40ae20:	ldr	w0, [sp, #68]
  40ae24:	add	w0, w0, #0x1
  40ae28:	str	w0, [sp, #68]
  40ae2c:	ldr	x0, [sp, #40]
  40ae30:	ldr	x0, [x0, #16]
  40ae34:	cmp	x0, #0x0
  40ae38:	b.eq	40ae5c <putsgent@@Base+0xd0>  // b.none
  40ae3c:	ldr	x0, [sp, #40]
  40ae40:	ldr	x1, [x0, #16]
  40ae44:	ldrsw	x0, [sp, #68]
  40ae48:	lsl	x0, x0, #3
  40ae4c:	add	x0, x1, x0
  40ae50:	ldr	x0, [x0]
  40ae54:	cmp	x0, #0x0
  40ae58:	b.ne	40adf0 <putsgent@@Base+0x64>  // b.any
  40ae5c:	str	wzr, [sp, #68]
  40ae60:	b	40aea0 <putsgent@@Base+0x114>
  40ae64:	ldr	x0, [sp, #40]
  40ae68:	ldr	x1, [x0, #24]
  40ae6c:	ldrsw	x0, [sp, #68]
  40ae70:	lsl	x0, x0, #3
  40ae74:	add	x0, x1, x0
  40ae78:	ldr	x0, [x0]
  40ae7c:	bl	401fe0 <strlen@plt>
  40ae80:	mov	x1, x0
  40ae84:	ldr	x0, [sp, #56]
  40ae88:	add	x0, x1, x0
  40ae8c:	add	x0, x0, #0x1
  40ae90:	str	x0, [sp, #56]
  40ae94:	ldr	w0, [sp, #68]
  40ae98:	add	w0, w0, #0x1
  40ae9c:	str	w0, [sp, #68]
  40aea0:	ldr	x0, [sp, #40]
  40aea4:	ldr	x0, [x0, #24]
  40aea8:	cmp	x0, #0x0
  40aeac:	b.eq	40aed0 <putsgent@@Base+0x144>  // b.none
  40aeb0:	ldr	x0, [sp, #40]
  40aeb4:	ldr	x1, [x0, #24]
  40aeb8:	ldrsw	x0, [sp, #68]
  40aebc:	lsl	x0, x0, #3
  40aec0:	add	x0, x1, x0
  40aec4:	ldr	x0, [x0]
  40aec8:	cmp	x0, #0x0
  40aecc:	b.ne	40ae64 <putsgent@@Base+0xd8>  // b.any
  40aed0:	ldr	x0, [sp, #56]
  40aed4:	bl	402150 <malloc@plt>
  40aed8:	str	x0, [sp, #48]
  40aedc:	ldr	x0, [sp, #48]
  40aee0:	cmp	x0, #0x0
  40aee4:	b.ne	40aef0 <putsgent@@Base+0x164>  // b.any
  40aee8:	mov	w0, #0xffffffff            	// #-1
  40aeec:	b	40b104 <putsgent@@Base+0x378>
  40aef0:	ldr	x0, [sp, #48]
  40aef4:	str	x0, [sp, #72]
  40aef8:	ldr	x0, [sp, #40]
  40aefc:	ldr	x0, [x0]
  40af00:	mov	x1, x0
  40af04:	ldr	x0, [sp, #72]
  40af08:	bl	402480 <strcpy@plt>
  40af0c:	ldr	x0, [sp, #72]
  40af10:	bl	401fe0 <strlen@plt>
  40af14:	mov	x1, x0
  40af18:	ldr	x0, [sp, #72]
  40af1c:	add	x0, x0, x1
  40af20:	str	x0, [sp, #72]
  40af24:	ldr	x0, [sp, #72]
  40af28:	add	x1, x0, #0x1
  40af2c:	str	x1, [sp, #72]
  40af30:	mov	w1, #0x3a                  	// #58
  40af34:	strb	w1, [x0]
  40af38:	ldr	x0, [sp, #40]
  40af3c:	ldr	x0, [x0, #8]
  40af40:	mov	x1, x0
  40af44:	ldr	x0, [sp, #72]
  40af48:	bl	402480 <strcpy@plt>
  40af4c:	ldr	x0, [sp, #72]
  40af50:	bl	401fe0 <strlen@plt>
  40af54:	mov	x1, x0
  40af58:	ldr	x0, [sp, #72]
  40af5c:	add	x0, x0, x1
  40af60:	str	x0, [sp, #72]
  40af64:	ldr	x0, [sp, #72]
  40af68:	add	x1, x0, #0x1
  40af6c:	str	x1, [sp, #72]
  40af70:	mov	w1, #0x3a                  	// #58
  40af74:	strb	w1, [x0]
  40af78:	str	wzr, [sp, #68]
  40af7c:	b	40afe8 <putsgent@@Base+0x25c>
  40af80:	ldr	w0, [sp, #68]
  40af84:	cmp	w0, #0x0
  40af88:	b.le	40afa0 <putsgent@@Base+0x214>
  40af8c:	ldr	x0, [sp, #72]
  40af90:	add	x1, x0, #0x1
  40af94:	str	x1, [sp, #72]
  40af98:	mov	w1, #0x2c                  	// #44
  40af9c:	strb	w1, [x0]
  40afa0:	ldr	x0, [sp, #40]
  40afa4:	ldr	x1, [x0, #16]
  40afa8:	ldrsw	x0, [sp, #68]
  40afac:	lsl	x0, x0, #3
  40afb0:	add	x0, x1, x0
  40afb4:	ldr	x0, [x0]
  40afb8:	mov	x1, x0
  40afbc:	ldr	x0, [sp, #72]
  40afc0:	bl	402480 <strcpy@plt>
  40afc4:	ldr	x0, [sp, #72]
  40afc8:	bl	401fe0 <strlen@plt>
  40afcc:	mov	x1, x0
  40afd0:	ldr	x0, [sp, #72]
  40afd4:	add	x0, x0, x1
  40afd8:	str	x0, [sp, #72]
  40afdc:	ldr	w0, [sp, #68]
  40afe0:	add	w0, w0, #0x1
  40afe4:	str	w0, [sp, #68]
  40afe8:	ldr	x0, [sp, #40]
  40afec:	ldr	x1, [x0, #16]
  40aff0:	ldrsw	x0, [sp, #68]
  40aff4:	lsl	x0, x0, #3
  40aff8:	add	x0, x1, x0
  40affc:	ldr	x0, [x0]
  40b000:	cmp	x0, #0x0
  40b004:	b.ne	40af80 <putsgent@@Base+0x1f4>  // b.any
  40b008:	ldr	x0, [sp, #72]
  40b00c:	mov	w1, #0x3a                  	// #58
  40b010:	strb	w1, [x0]
  40b014:	ldr	x0, [sp, #72]
  40b018:	add	x0, x0, #0x1
  40b01c:	str	x0, [sp, #72]
  40b020:	str	wzr, [sp, #68]
  40b024:	b	40b094 <putsgent@@Base+0x308>
  40b028:	ldr	w0, [sp, #68]
  40b02c:	cmp	w0, #0x0
  40b030:	b.le	40b04c <putsgent@@Base+0x2c0>
  40b034:	ldr	x0, [sp, #72]
  40b038:	mov	w1, #0x2c                  	// #44
  40b03c:	strb	w1, [x0]
  40b040:	ldr	x0, [sp, #72]
  40b044:	add	x0, x0, #0x1
  40b048:	str	x0, [sp, #72]
  40b04c:	ldr	x0, [sp, #40]
  40b050:	ldr	x1, [x0, #24]
  40b054:	ldrsw	x0, [sp, #68]
  40b058:	lsl	x0, x0, #3
  40b05c:	add	x0, x1, x0
  40b060:	ldr	x0, [x0]
  40b064:	mov	x1, x0
  40b068:	ldr	x0, [sp, #72]
  40b06c:	bl	402480 <strcpy@plt>
  40b070:	ldr	x0, [sp, #72]
  40b074:	bl	401fe0 <strlen@plt>
  40b078:	mov	x1, x0
  40b07c:	ldr	x0, [sp, #72]
  40b080:	add	x0, x0, x1
  40b084:	str	x0, [sp, #72]
  40b088:	ldr	w0, [sp, #68]
  40b08c:	add	w0, w0, #0x1
  40b090:	str	w0, [sp, #68]
  40b094:	ldr	x0, [sp, #40]
  40b098:	ldr	x1, [x0, #24]
  40b09c:	ldrsw	x0, [sp, #68]
  40b0a0:	lsl	x0, x0, #3
  40b0a4:	add	x0, x1, x0
  40b0a8:	ldr	x0, [x0]
  40b0ac:	cmp	x0, #0x0
  40b0b0:	b.ne	40b028 <putsgent@@Base+0x29c>  // b.any
  40b0b4:	ldr	x0, [sp, #72]
  40b0b8:	mov	w1, #0xa                   	// #10
  40b0bc:	strb	w1, [x0]
  40b0c0:	ldr	x0, [sp, #72]
  40b0c4:	add	x0, x0, #0x1
  40b0c8:	str	x0, [sp, #72]
  40b0cc:	ldr	x0, [sp, #72]
  40b0d0:	strb	wzr, [x0]
  40b0d4:	ldr	x1, [sp, #32]
  40b0d8:	ldr	x0, [sp, #48]
  40b0dc:	bl	4098e4 <ferror@plt+0x72d4>
  40b0e0:	cmn	w0, #0x1
  40b0e4:	b.ne	40b0f8 <putsgent@@Base+0x36c>  // b.any
  40b0e8:	ldr	x0, [sp, #48]
  40b0ec:	bl	4023c0 <free@plt>
  40b0f0:	mov	w0, #0xffffffff            	// #-1
  40b0f4:	b	40b104 <putsgent@@Base+0x378>
  40b0f8:	ldr	x0, [sp, #48]
  40b0fc:	bl	4023c0 <free@plt>
  40b100:	mov	w0, #0x0                   	// #0
  40b104:	ldr	x19, [sp, #16]
  40b108:	ldp	x29, x30, [sp], #80
  40b10c:	ret
  40b110:	stp	x29, x30, [sp, #-64]!
  40b114:	mov	x29, sp
  40b118:	stp	x19, x20, [sp, #16]
  40b11c:	adrp	x20, 41d000 <putsgent@@Base+0x12274>
  40b120:	add	x20, x20, #0xdf0
  40b124:	stp	x21, x22, [sp, #32]
  40b128:	adrp	x21, 41d000 <putsgent@@Base+0x12274>
  40b12c:	add	x21, x21, #0xde8
  40b130:	sub	x20, x20, x21
  40b134:	mov	w22, w0
  40b138:	stp	x23, x24, [sp, #48]
  40b13c:	mov	x23, x1
  40b140:	mov	x24, x2
  40b144:	bl	401f90 <strtoul@plt-0x40>
  40b148:	cmp	xzr, x20, asr #3
  40b14c:	b.eq	40b178 <putsgent@@Base+0x3ec>  // b.none
  40b150:	asr	x20, x20, #3
  40b154:	mov	x19, #0x0                   	// #0
  40b158:	ldr	x3, [x21, x19, lsl #3]
  40b15c:	mov	x2, x24
  40b160:	add	x19, x19, #0x1
  40b164:	mov	x1, x23
  40b168:	mov	w0, w22
  40b16c:	blr	x3
  40b170:	cmp	x20, x19
  40b174:	b.ne	40b158 <putsgent@@Base+0x3cc>  // b.any
  40b178:	ldp	x19, x20, [sp, #16]
  40b17c:	ldp	x21, x22, [sp, #32]
  40b180:	ldp	x23, x24, [sp, #48]
  40b184:	ldp	x29, x30, [sp], #64
  40b188:	ret
  40b18c:	nop
  40b190:	ret
  40b194:	nop
  40b198:	mov	x2, x1
  40b19c:	mov	x1, x0
  40b1a0:	mov	w0, #0x0                   	// #0
  40b1a4:	b	402580 <__xstat@plt>
  40b1a8:	mov	x2, x1
  40b1ac:	mov	w1, w0
  40b1b0:	mov	w0, #0x0                   	// #0
  40b1b4:	b	4024c0 <__fxstat@plt>
  40b1b8:	mov	x2, x1
  40b1bc:	mov	x1, x0
  40b1c0:	mov	w0, #0x0                   	// #0
  40b1c4:	b	4024a0 <__lxstat@plt>

Disassembly of section .fini:

000000000040b1c8 <.fini>:
  40b1c8:	stp	x29, x30, [sp, #-16]!
  40b1cc:	mov	x29, sp
  40b1d0:	ldp	x29, x30, [sp], #16
  40b1d4:	ret
