

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_33_1'
================================================================
* Date:           Thu Dec 26 18:43:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        8|        8|         3|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V = alloca i32 1"   --->   Operation 6 'alloca' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i192 0, i192 %a_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split138"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_42 = load i3 %i" [module.cpp:33]   --->   Operation 11 'load' 'i_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp_eq  i3 %i_42, i3 6" [module.cpp:33]   --->   Operation 12 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln33 = add i3 %i_42, i3 1" [module.cpp:33]   --->   Operation 13 'add' 'add_ln33' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split50, void %.preheader14.preheader.exitStub" [module.cpp:33]   --->   Operation 14 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast10 = zext i3 %i_42" [module.cpp:33]   --->   Operation 15 'zext' 'i_cast10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buff1_addr = getelementptr i32 %buff1, i64 0, i64 %i_cast10" [module.cpp:34]   --->   Operation 16 'getelementptr' 'buff1_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%buff1_load = load i3 %buff1_addr" [module.cpp:34]   --->   Operation 17 'load' 'buff1_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 %add_ln33, i3 %i" [module.cpp:33]   --->   Operation 18 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%buff1_load = load i3 %buff1_addr" [module.cpp:34]   --->   Operation 19 'load' 'buff1_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%a_V_2 = load i192 %a_V"   --->   Operation 20 'load' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i192 %a_V_2"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_124 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [module.cpp:31]   --->   Operation 24 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node a_V_3)   --->   "%zext_ln322 = zext i32 %buff1_load"   --->   Operation 25 'zext' 'zext_ln322' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node a_V_3)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_42, i5 0" [module.cpp:34]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node a_V_3)   --->   "%zext_ln1691 = zext i8 %shl_ln"   --->   Operation 27 'zext' 'zext_ln1691' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node a_V_3)   --->   "%r = shl i192 %zext_ln322, i192 %zext_ln1691"   --->   Operation 28 'shl' 'r' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (4.42ns) (out node of the LUT)   --->   "%a_V_3 = or i192 %r, i192 %a_V_2"   --->   Operation 29 'or' 'a_V_3' <Predicate = (!icmp_ln33)> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln903 = store i192 %a_V_3, i192 %a_V"   --->   Operation 30 'store' 'store_ln903' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split138"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i165P0A, i165 %a_V_out, i165 %empty"   --->   Operation 32 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V               (alloca           ) [ 0111]
i                 (alloca           ) [ 0100]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_42              (load             ) [ 0111]
icmp_ln33         (icmp             ) [ 0111]
add_ln33          (add              ) [ 0000]
br_ln33           (br               ) [ 0000]
i_cast10          (zext             ) [ 0000]
buff1_addr        (getelementptr    ) [ 0110]
store_ln33        (store            ) [ 0000]
buff1_load        (load             ) [ 0101]
a_V_2             (load             ) [ 0000]
empty             (trunc            ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty_124         (speclooptripcount) [ 0000]
specloopname_ln31 (specloopname     ) [ 0000]
zext_ln322        (zext             ) [ 0000]
shl_ln            (bitconcatenate   ) [ 0000]
zext_ln1691       (zext             ) [ 0000]
r                 (shl              ) [ 0000]
a_V_3             (or               ) [ 0000]
store_ln903       (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
write_ln0         (write            ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_V_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i165P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="a_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln0_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="165" slack="0"/>
<pin id="49" dir="0" index="2" bw="165" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="buff1_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="3" slack="0"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff1_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff1_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="192" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_42_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_42/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln33_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="2" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln33_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_cast10_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast10/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln33_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="a_V_2_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="192" slack="2"/>
<pin id="103" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_2/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="192" slack="0"/>
<pin id="106" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln322_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln322/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="2"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln1691_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="r_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="a_V_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="192" slack="0"/>
<pin id="131" dir="0" index="1" bw="192" slack="0"/>
<pin id="132" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a_V_3/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln903_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="192" slack="0"/>
<pin id="137" dir="0" index="1" bw="192" slack="2"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln903/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="a_V_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="192" slack="0"/>
<pin id="142" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_42_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="2"/>
<pin id="156" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_42 "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln33_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="163" class="1005" name="buff1_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff1_addr "/>
</bind>
</comp>

<comp id="168" class="1005" name="buff1_load_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="36" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="100"><net_src comp="85" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="101" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="38" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="150"><net_src comp="42" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="157"><net_src comp="76" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="162"><net_src comp="79" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="53" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="171"><net_src comp="60" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_V_out | {3 }
 - Input state : 
	Port: Radix2wECC_Pipeline_VITIS_LOOP_33_1 : buff1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_42 : 1
		icmp_ln33 : 2
		add_ln33 : 2
		br_ln33 : 3
		i_cast10 : 2
		buff1_addr : 3
		buff1_load : 4
		store_ln33 : 3
	State 2
	State 3
		empty : 1
		zext_ln1691 : 1
		r : 2
		a_V_3 : 3
		store_ln903 : 3
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    or    |      a_V_3_fu_129     |    0    |   192   |
|----------|-----------------------|---------|---------|
|    shl   |        r_fu_123       |    0    |   100   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln33_fu_85    |    0    |    11   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln33_fu_79    |    0    |    8    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_46 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     i_cast10_fu_91    |    0    |    0    |
|   zext   |   zext_ln322_fu_109   |    0    |    0    |
|          |   zext_ln1691_fu_119  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_104     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_112     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   311   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    a_V_reg_140   |   192  |
|buff1_addr_reg_163|    3   |
|buff1_load_reg_168|   32   |
|   i_42_reg_154   |    3   |
|     i_reg_147    |    3   |
| icmp_ln33_reg_159|    1   |
+------------------+--------+
|       Total      |   234  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   311  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   234  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   234  |   320  |
+-----------+--------+--------+--------+
