GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'
Analyzing included file 'top_define.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":34)
Back to file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":34)
Analyzing included file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\static_macro_define.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":35)
Back to file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":35)
Analyzing included file 'dvi_rx_defines.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":36)
Back to file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":36)
Analyzing Verilog file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'
Analyzing included file 'top_define.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2027)
Back to file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2027)
Analyzing included file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\static_macro_define.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2027)
Back to file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2027)
Analyzing included file 'dvi_rx_defines.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2027)
Back to file 'C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2027)
Undeclared symbol '**', assumed default net type '**'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":0)
Compiling module 'DVI_RX'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":38)
Compiling module '**'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":0)
Compiling module '**'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":0)
Compiling module '**'("C:\Users\Mika\Programmieren\FPGA\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":0)
NOTE  (EX0101) : Current top module is "DVI_RX"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Mika\Programmieren\Projects\LED-Matrix\FPGA_DVI_RX_Test\src\dvi_rx\temp\DviRx\dvi_rx.vg" completed
Generate template file "C:\Users\Mika\Programmieren\Projects\LED-Matrix\FPGA_DVI_RX_Test\src\dvi_rx\temp\DviRx\dvi_rx_tmp.v" completed
[100%] Generate report file "C:\Users\Mika\Programmieren\Projects\LED-Matrix\FPGA_DVI_RX_Test\src\dvi_rx\temp\DviRx\dvi_rx_syn.rpt.html" completed
GowinSynthesis finish
