+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                   DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[8]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[2]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                   DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[9]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[3]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[5]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                         DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_reg/R|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                         DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_reg/D|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                      DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |                        DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_reg/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 |DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
