package xinyi_s5i4_bc.fu

import chisel3._
import config.config._
import xinyi_s5i4_bc.parts.ControlConst._

class FUIn extends Bundle {
  val write_target = UInt(WRITE_TARGET_W.W) // write target
  val rd           = UInt(REG_ID_W.W) // destination register
  val fu_ctrl      = UInt(FU_CTRL_W.W) // control param
  // operation params
  val a            = UInt(XLEN.W)
  val b            = UInt(XLEN.W)
  val imm          = UInt(XLEN.W)
  // meta
  val pc           = UInt(LGC_ADDR_W.W)
  val order        = UInt(ISSUE_NUM_W.W)
}

class Forwarding extends Bundle {
  // target
  val write_target = UInt(WRITE_TARGET_W.W)
  val rd           = UInt(REG_ID_W.W)
  // data
  val data         = UInt(XLEN.W)
  val hi           = UInt(XLEN.W)
  // ready
  val ready        = Bool()
  val order        = UInt(ISSUE_NUM_W.W)
}

class FUOut extends Forwarding {
  val pc        = Output(UInt(XLEN.W))
  val exception = Output(Bool())
}

class FUIO extends Bundle {
  val in  = Input(new FUIn)
  val out = Output(new FUOut)
}