Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 12 19:07:42 2021
| Host         : DarkstarXII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HoloRiscV_timing_summary_routed.rpt -pb HoloRiscV_timing_summary_routed.pb -rpx HoloRiscV_timing_summary_routed.rpx -warn_on_violation
| Design       : HoloRiscV
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.391        0.000                      0                 4010        0.036        0.000                      0                 4010        3.000        0.000                       0                  1455  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  core_clk_mmcm  {0.000 50.000}       100.000         10.000          
  mmcm_clkfb     {0.000 5.000}        10.000          100.000         
  uart_clk_mmcm  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  core_clk_mmcm       81.391        0.000                      0                 3757        0.036        0.000                      0                 3757       49.500        0.000                       0                  1333  
  mmcm_clkfb                                                                                                                                                       8.751        0.000                       0                     2  
  uart_clk_mmcm       94.365        0.000                      0                  221        0.120        0.000                      0                  221       49.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_mmcm  core_clk_mmcm       94.391        0.000                      0                   12        0.233        0.000                      0                   12  
core_clk_mmcm  uart_clk_mmcm       94.062        0.000                      0                  168        0.312        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCM_MASTER/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_mmcm
  To Clock:  core_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       81.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.391ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.493ns  (logic 2.068ns (11.183%)  route 16.425ns (88.817%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          3.902    20.302    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.426 r  core_dec/dest[26]_i_32/O
                         net (fo=2, routed)           0.676    21.102    core_dec/dest[26]_i_32_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    21.226 f  core_dec/dest[26]_i_20/O
                         net (fo=2, routed)           0.568    21.794    core_dec/dest[26]_i_20_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.118    21.912 f  core_dec/dest[26]_i_9/O
                         net (fo=2, routed)           1.106    23.018    core_dec/dest[26]_i_9_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I3_O)        0.326    23.344 f  core_dec/dest[10]_i_3/O
                         net (fo=1, routed)           1.144    24.489    core_dec/dest[10]_i_3_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124    24.613 r  core_dec/dest[10]_i_1/O
                         net (fo=1, routed)           0.000    24.613    core_ex/dest_reg[31]_0[10]
    SLICE_X40Y53         FDRE                                         r  core_ex/dest_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.434   105.769    core_ex/core_clk
    SLICE_X40Y53         FDRE                                         r  core_ex/dest_reg[10]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.029   106.003    core_ex/dest_reg[10]
  -------------------------------------------------------------------
                         required time                        106.003    
                         arrival time                         -24.613    
  -------------------------------------------------------------------
                         slack                                 81.391    

Slack (MET) :             81.489ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 1.872ns (10.176%)  route 16.524ns (89.824%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 105.770 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          4.019    20.420    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124    20.544 r  core_dec/dest[19]_i_24/O
                         net (fo=4, routed)           0.513    21.056    core_dec/dest[19]_i_24_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I3_O)        0.124    21.180 r  core_dec/dest[23]_i_23/O
                         net (fo=2, routed)           0.981    22.161    core_dec/dest[23]_i_23_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.285 r  core_dec/dest[7]_i_7/O
                         net (fo=1, routed)           1.009    23.294    core_dec/dest[7]_i_7_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    23.418 r  core_dec/dest[7]_i_3/O
                         net (fo=1, routed)           0.974    24.392    core_dec/dest[7]_i_3_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.516 r  core_dec/dest[7]_i_1/O
                         net (fo=1, routed)           0.000    24.516    core_ex/dest_reg[31]_0[7]
    SLICE_X43Y52         FDRE                                         r  core_ex/dest_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.435   105.770    core_ex/core_clk
    SLICE_X43Y52         FDRE                                         r  core_ex/dest_reg[7]/C
                         clock pessimism              0.311   106.081    
                         clock uncertainty           -0.106   105.975    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.029   106.004    core_ex/dest_reg[7]
  -------------------------------------------------------------------
                         required time                        106.004    
                         arrival time                         -24.516    
  -------------------------------------------------------------------
                         slack                                 81.489    

Slack (MET) :             81.541ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 1.872ns (10.205%)  route 16.472ns (89.795%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 105.770 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          4.019    20.420    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124    20.544 r  core_dec/dest[19]_i_24/O
                         net (fo=4, routed)           0.957    21.501    core_dec/dest[19]_i_24_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    21.625 r  core_dec/dest[19]_i_16/O
                         net (fo=2, routed)           0.310    21.935    core_dec/dest[19]_i_16_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.059 f  core_dec/dest[3]_i_7/O
                         net (fo=1, routed)           1.317    23.376    core_dec/dest[3]_i_7_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124    23.500 f  core_dec/dest[3]_i_3/O
                         net (fo=1, routed)           0.840    24.340    core_dec/dest[3]_i_3_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.124    24.464 r  core_dec/dest[3]_i_1/O
                         net (fo=1, routed)           0.000    24.464    core_ex/dest_reg[31]_0[3]
    SLICE_X41Y51         FDRE                                         r  core_ex/dest_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.435   105.770    core_ex/core_clk
    SLICE_X41Y51         FDRE                                         r  core_ex/dest_reg[3]/C
                         clock pessimism              0.311   106.081    
                         clock uncertainty           -0.106   105.975    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.029   106.004    core_ex/dest_reg[3]
  -------------------------------------------------------------------
                         required time                        106.004    
                         arrival time                         -24.464    
  -------------------------------------------------------------------
                         slack                                 81.541    

Slack (MET) :             81.556ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 2.102ns (11.439%)  route 16.274ns (88.561%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          3.902    20.302    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.426 r  core_dec/dest[26]_i_32/O
                         net (fo=2, routed)           0.676    21.102    core_dec/dest[26]_i_32_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    21.226 f  core_dec/dest[26]_i_20/O
                         net (fo=2, routed)           1.411    22.637    core_dec/dest[26]_i_20_n_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I0_O)        0.152    22.789 f  core_dec/dest[18]_i_15/O
                         net (fo=2, routed)           0.779    23.568    core_dec/dest[18]_i_15_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.326    23.894 r  core_dec/dest[2]_i_5/O
                         net (fo=1, routed)           0.477    24.371    core_dec/dest[2]_i_5_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124    24.495 r  core_dec/dest[2]_i_1/O
                         net (fo=1, routed)           0.000    24.495    core_ex/dest_reg[31]_0[2]
    SLICE_X42Y53         FDRE                                         r  core_ex/dest_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.434   105.769    core_ex/core_clk
    SLICE_X42Y53         FDRE                                         r  core_ex/dest_reg[2]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.077   106.051    core_ex/dest_reg[2]
  -------------------------------------------------------------------
                         required time                        106.051    
                         arrival time                         -24.495    
  -------------------------------------------------------------------
                         slack                                 81.556    

Slack (MET) :             81.665ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.220ns  (logic 2.102ns (11.537%)  route 16.118ns (88.463%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 105.768 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          3.902    20.302    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.426 r  core_dec/dest[26]_i_32/O
                         net (fo=2, routed)           0.676    21.102    core_dec/dest[26]_i_32_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    21.226 f  core_dec/dest[26]_i_20/O
                         net (fo=2, routed)           1.411    22.637    core_dec/dest[26]_i_20_n_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I0_O)        0.152    22.789 f  core_dec/dest[18]_i_15/O
                         net (fo=2, routed)           0.452    23.241    core_dec/dest[18]_i_15_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.326    23.567 f  core_dec/dest[18]_i_6/O
                         net (fo=1, routed)           0.648    24.215    core_dec/dest[18]_i_6_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.339 r  core_dec/dest[18]_i_1/O
                         net (fo=1, routed)           0.000    24.339    core_ex/dest_reg[31]_0[18]
    SLICE_X40Y58         FDRE                                         r  core_ex/dest_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.433   105.768    core_ex/core_clk
    SLICE_X40Y58         FDRE                                         r  core_ex/dest_reg[18]/C
                         clock pessimism              0.311   106.079    
                         clock uncertainty           -0.106   105.973    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031   106.004    core_ex/dest_reg[18]
  -------------------------------------------------------------------
                         required time                        106.004    
                         arrival time                         -24.339    
  -------------------------------------------------------------------
                         slack                                 81.665    

Slack (MET) :             81.716ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.231ns  (logic 2.098ns (11.508%)  route 16.133ns (88.492%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 105.765 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          3.860    20.260    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    20.384 r  core_dec/dest[31]_i_26/O
                         net (fo=2, routed)           0.961    21.345    core_dec/dest[31]_i_26_n_0
    SLICE_X30Y62         LUT3 (Prop_lut3_I2_O)        0.146    21.491 r  core_dec/dest[27]_i_20/O
                         net (fo=1, routed)           0.857    22.348    core_dec/dest[27]_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I5_O)        0.328    22.676 r  core_dec/dest[27]_i_8/O
                         net (fo=1, routed)           0.980    23.656    core_dec/dest[27]_i_8_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.780 f  core_dec/dest[27]_i_4/O
                         net (fo=1, routed)           0.446    24.226    core_dec/dest[27]_i_4_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  core_dec/dest[27]_i_1/O
                         net (fo=1, routed)           0.000    24.350    core_ex/dest_reg[31]_0[27]
    SLICE_X38Y60         FDRE                                         r  core_ex/dest_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.430   105.765    core_ex/core_clk
    SLICE_X38Y60         FDRE                                         r  core_ex/dest_reg[27]/C
                         clock pessimism              0.326   106.091    
                         clock uncertainty           -0.106   105.985    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.081   106.066    core_ex/dest_reg[27]
  -------------------------------------------------------------------
                         required time                        106.066    
                         arrival time                         -24.350    
  -------------------------------------------------------------------
                         slack                                 81.716    

Slack (MET) :             81.829ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        18.055ns  (logic 1.872ns (10.368%)  route 16.183ns (89.632%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 105.769 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          4.483    20.883    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I0_O)        0.124    21.007 f  core_dec/dest[17]_i_25/O
                         net (fo=2, routed)           0.553    21.560    core_dec/dest[17]_i_25_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    21.684 f  core_dec/dest[17]_i_16/O
                         net (fo=1, routed)           0.969    22.653    core_dec/dest[17]_i_16_n_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I0_O)        0.124    22.777 f  core_dec/dest[17]_i_11/O
                         net (fo=2, routed)           0.591    23.368    core_dec/dest[17]_i_11_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    23.492 f  core_dec/dest[17]_i_4/O
                         net (fo=1, routed)           0.558    24.050    core_dec/dest[17]_i_4_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    24.174 r  core_dec/dest[17]_i_1/O
                         net (fo=1, routed)           0.000    24.174    core_ex/dest_reg[31]_0[17]
    SLICE_X40Y56         FDRE                                         r  core_ex/dest_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.434   105.769    core_ex/core_clk
    SLICE_X40Y56         FDRE                                         r  core_ex/dest_reg[17]/C
                         clock pessimism              0.311   106.080    
                         clock uncertainty           -0.106   105.974    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029   106.003    core_ex/dest_reg[17]
  -------------------------------------------------------------------
                         required time                        106.003    
                         arrival time                         -24.174    
  -------------------------------------------------------------------
                         slack                                 81.829    

Slack (MET) :             81.947ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        17.986ns  (logic 1.872ns (10.408%)  route 16.114ns (89.592%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 105.770 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          4.483    20.883    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X29Y57         LUT3 (Prop_lut3_I0_O)        0.124    21.007 f  core_dec/dest[17]_i_25/O
                         net (fo=2, routed)           0.553    21.560    core_dec/dest[17]_i_25_n_0
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.124    21.684 f  core_dec/dest[17]_i_16/O
                         net (fo=1, routed)           0.969    22.653    core_dec/dest[17]_i_16_n_0
    SLICE_X36Y58         LUT3 (Prop_lut3_I0_O)        0.124    22.777 f  core_dec/dest[17]_i_11/O
                         net (fo=2, routed)           0.462    23.239    core_dec/dest[17]_i_11_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    23.363 f  core_dec/dest[1]_i_4/O
                         net (fo=1, routed)           0.618    23.981    core_dec/dest[1]_i_4_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.105 r  core_dec/dest[1]_i_1/O
                         net (fo=1, routed)           0.000    24.105    core_ex/dest_reg[31]_0[1]
    SLICE_X42Y52         FDRE                                         r  core_ex/dest_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.435   105.770    core_ex/core_clk
    SLICE_X42Y52         FDRE                                         r  core_ex/dest_reg[1]/C
                         clock pessimism              0.311   106.081    
                         clock uncertainty           -0.106   105.975    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.077   106.052    core_ex/dest_reg[1]
  -------------------------------------------------------------------
                         required time                        106.052    
                         arrival time                         -24.105    
  -------------------------------------------------------------------
                         slack                                 81.947    

Slack (MET) :             82.002ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        17.882ns  (logic 2.068ns (11.564%)  route 15.814ns (88.436%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 105.767 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          3.902    20.302    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.426 r  core_dec/dest[26]_i_32/O
                         net (fo=2, routed)           0.676    21.102    core_dec/dest[26]_i_32_n_0
    SLICE_X30Y61         LUT5 (Prop_lut5_I2_O)        0.124    21.226 f  core_dec/dest[26]_i_20/O
                         net (fo=2, routed)           0.568    21.794    core_dec/dest[26]_i_20_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.118    21.912 f  core_dec/dest[26]_i_9/O
                         net (fo=2, routed)           0.973    22.885    core_dec/dest[26]_i_9_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.326    23.211 f  core_dec/dest[26]_i_3/O
                         net (fo=1, routed)           0.667    23.878    core_dec/dest[26]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.124    24.002 r  core_dec/dest[26]_i_1/O
                         net (fo=1, routed)           0.000    24.002    core_ex/dest_reg[31]_0[26]
    SLICE_X40Y60         FDRE                                         r  core_ex/dest_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.432   105.767    core_ex/core_clk
    SLICE_X40Y60         FDRE                                         r  core_ex/dest_reg[26]/C
                         clock pessimism              0.311   106.078    
                         clock uncertainty           -0.106   105.972    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031   106.003    core_ex/dest_reg[26]
  -------------------------------------------------------------------
                         required time                        106.003    
                         arrival time                         -24.002    
  -------------------------------------------------------------------
                         slack                                 82.002    

Slack (MET) :             82.135ns  (required time - arrival time)
  Source:                 core_dec/rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ex/dest_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        17.752ns  (logic 1.872ns (10.545%)  route 15.880ns (89.455%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 105.770 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.552     6.119    core_dec/core_clk
    SLICE_X39Y51         FDRE                                         r  core_dec/rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     6.538 r  core_dec/rs1_reg[1]/Q
                         net (fo=256, routed)         8.386    14.925    core_dec/rs1[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.297    15.222 r  core_dec/pc_temp[31]_i_47/O
                         net (fo=1, routed)           0.000    15.222    core_dec/pc_temp[31]_i_47_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238    15.460 r  core_dec/pc_temp_reg[31]_i_25/O
                         net (fo=1, routed)           0.643    16.102    core_dec/pc_temp_reg[31]_i_25_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.298    16.400 r  core_dec/pc_temp[31]_i_12/O
                         net (fo=36, routed)          4.142    20.542    core_dec/pc_temp[31]_i_12_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.124    20.666 r  core_dec/dest[16]_i_14/O
                         net (fo=4, routed)           0.641    21.307    core_dec/dest[16]_i_14_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.124    21.431 r  core_dec/dest[16]_i_7/O
                         net (fo=2, routed)           0.979    22.410    core_dec/dest[16]_i_7_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.534 r  core_dec/dest[0]_i_10/O
                         net (fo=1, routed)           0.515    23.050    core_dec/dest[0]_i_10_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.124    23.174 r  core_dec/dest[0]_i_4/O
                         net (fo=1, routed)           0.574    23.748    core_dec/dest[0]_i_4_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.872 r  core_dec/dest[0]_i_1/O
                         net (fo=1, routed)           0.000    23.872    core_ex/dest_reg[31]_0[0]
    SLICE_X44Y54         FDRE                                         r  core_ex/dest_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.435   105.770    core_ex/core_clk
    SLICE_X44Y54         FDRE                                         r  core_ex/dest_reg[0]/C
                         clock pessimism              0.311   106.081    
                         clock uncertainty           -0.106   105.975    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.031   106.006    core_ex/dest_reg[0]
  -------------------------------------------------------------------
                         required time                        106.006    
                         arrival time                         -23.872    
  -------------------------------------------------------------------
                         slack                                 82.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mem_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.568     1.826    core_clk
    SLICE_X48Y45         FDRE                                         r  mem_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  mem_in_reg[18]/Q
                         net (fo=1, routed)           0.110     2.077    core_ram/DIADI[10]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mem_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.427%)  route 0.109ns (43.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.569     1.827    core_clk
    SLICE_X48Y49         FDRE                                         r  mem_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  mem_in_reg[9]/Q
                         net (fo=1, routed)           0.109     2.077    core_ram/DIADI[1]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.569     1.827    core_clk
    SLICE_X48Y49         FDRE                                         r  mem_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  mem_in_reg[13]/Q
                         net (fo=1, routed)           0.110     2.078    core_ram/DIADI[5]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.569     1.827    core_clk
    SLICE_X48Y48         FDRE                                         r  mem_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  mem_in_reg[21]/Q
                         net (fo=1, routed)           0.110     2.078    core_ram/DIADI[13]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.032%)  route 0.111ns (43.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.568     1.826    core_clk
    SLICE_X48Y45         FDRE                                         r  mem_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  mem_in_reg[22]/Q
                         net (fo=1, routed)           0.111     2.078    core_ram/DIADI[14]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.027%)  route 0.111ns (43.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.568     1.826    core_clk
    SLICE_X48Y45         FDRE                                         r  mem_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  mem_in_reg[20]/Q
                         net (fo=1, routed)           0.111     2.078    core_ram/DIADI[12]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mem_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.866%)  route 0.111ns (44.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.568     1.826    core_clk
    SLICE_X48Y45         FDRE                                         r  mem_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  mem_in_reg[16]/Q
                         net (fo=1, routed)           0.111     2.079    core_ram/DIADI[8]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mem_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.032%)  route 0.111ns (43.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.569     1.827    core_clk
    SLICE_X48Y48         FDRE                                         r  mem_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  mem_in_reg[25]/Q
                         net (fo=1, routed)           0.111     2.079    core_ram/DIADI[17]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mem_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.027%)  route 0.111ns (43.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.569     1.827    core_clk
    SLICE_X48Y49         FDRE                                         r  mem_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  mem_in_reg[15]/Q
                         net (fo=1, routed)           0.111     2.079    core_ram/DIADI[7]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mem_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.027%)  route 0.111ns (43.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.569     1.827    core_clk
    SLICE_X48Y48         FDRE                                         r  mem_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  mem_in_reg[23]/Q
                         net (fo=1, routed)           0.111     2.079    core_ram/DIADI[15]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.532     1.886    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     2.041    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { MMCM_MASTER/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9      core_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   core/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  MMCM_MASTER/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y49     addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y49     addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y49     addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y49     addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y51     core_ex/pc_out_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y51     core_ex/pc_out_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y52     core_ex/pc_out_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  MMCM_MASTER/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y65     reg_file_reg[28][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y65     reg_file_reg[29][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y47     decode_active_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X44Y49     dest_mem_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X44Y49     dest_mem_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X44Y49     dest_mem_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X44Y49     dest_mem_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X44Y49     dest_mem_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X44Y49     dest_mem_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y50     dest_mem_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y49     addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y49     addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y49     addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y49     addr_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X42Y49     dest_mem_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X42Y49     dest_mem_reg[21]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X42Y49     dest_mem_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y45     reg_file_reg[28][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y45     reg_file_reg[28][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y54     reg_file_reg[28][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM_MASTER/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCM_MASTER/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCM_MASTER/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  MMCM_MASTER/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_mmcm
  To Clock:  uart_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[35]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[35]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[36]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[36]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[36]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[36]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[37]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[37]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[37]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[37]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[38]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[38]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[48]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[48]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[49]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[49]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[50]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.796ns (16.338%)  route 4.076ns (83.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    11.007    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[50]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[50]/C
                         clock pessimism              0.326   106.110    
                         clock uncertainty           -0.106   106.004    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.372    core_dump/send_reg[50]
  -------------------------------------------------------------------
                         required time                        105.372    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.462ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.796ns (16.983%)  route 3.891ns (83.017%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.595    10.822    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.447   105.783    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[10]/C
                         clock pessimism              0.239   106.022    
                         clock uncertainty           -0.106   105.916    
    SLICE_X35Y46         FDSE (Setup_fdse_C_S)       -0.632   105.284    core_dump/send_reg[10]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 94.462    

Slack (MET) :             94.462ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.796ns (16.983%)  route 3.891ns (83.017%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.595    10.822    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.447   105.783    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[11]/C
                         clock pessimism              0.239   106.022    
                         clock uncertainty           -0.106   105.916    
    SLICE_X35Y46         FDSE (Setup_fdse_C_S)       -0.632   105.284    core_dump/send_reg[11]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 94.462    

Slack (MET) :             94.462ns  (required time - arrival time)
  Source:                 core_dump/FSM_onehot_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.796ns (16.983%)  route 3.891ns (83.017%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.783ns = ( 105.783 - 100.000 ) 
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.567     6.135    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     6.653 r  core_dump/FSM_onehot_cycle_reg[2]/Q
                         net (fo=52, routed)          2.183     8.836    core_dump/FSM_onehot_cycle_reg_n_0_[2]
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113    10.073    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154    10.227 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.595    10.822    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.447   105.783    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[12]/C
                         clock pessimism              0.239   106.022    
                         clock uncertainty           -0.106   105.916    
    SLICE_X35Y46         FDSE (Setup_fdse_C_S)       -0.632   105.284    core_dump/send_reg[12]
  -------------------------------------------------------------------
                         required time                        105.284    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 94.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core_dump/send_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.873%)  route 0.279ns (55.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.564     1.822    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.128     1.950 r  core_dump/send_reg[9]/Q
                         net (fo=1, routed)           0.279     2.229    core_dump/send_reg_n_0_[9]
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.099     2.328 r  core_dump/send[8]_i_1/O
                         net (fo=1, routed)           0.000     2.328    core_dump/send__0[8]
    SLICE_X38Y46         FDRE                                         r  core_dump/send_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X38Y46         FDRE                                         r  core_dump/send_reg[8]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     2.208    core_dump/send_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core_dump/send_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.930%)  route 0.318ns (63.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.564     1.822    core_dump/uart_clk
    SLICE_X35Y44         FDRE                                         r  core_dump/send_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  core_dump/send_reg[39]/Q
                         net (fo=1, routed)           0.318     2.281    core_dump/send_reg_n_0_[39]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.045     2.326 r  core_dump/send[38]_i_1/O
                         net (fo=1, routed)           0.000     2.326    core_dump/send[38]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[38]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X36Y44         FDSE (Hold_fdse_C_D)         0.107     2.194    core_dump/send_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 core_dump/send_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.779%)  route 0.308ns (65.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X38Y44         FDRE                                         r  core_dump/send_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  core_dump/send_reg[40]/Q
                         net (fo=1, routed)           0.308     2.295    core_dump/send_reg_n_0_[40]
    SLICE_X35Y44         FDRE                                         r  core_dump/send_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y44         FDRE                                         r  core_dump/send_reg[39]/C
                         clock pessimism             -0.283     2.086    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.070     2.156    core_dump/send_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core_dump/send_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.880%)  route 0.318ns (63.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.564     1.822    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDSE (Prop_fdse_C_Q)         0.141     1.963 r  core_dump/send_reg[22]/Q
                         net (fo=1, routed)           0.318     2.282    core_dump/send_reg_n_0_[22]
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.327 r  core_dump/send[21]_i_1/O
                         net (fo=1, routed)           0.000     2.327    core_dump/send__0[21]
    SLICE_X36Y45         FDRE                                         r  core_dump/send_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X36Y45         FDRE                                         r  core_dump/send_reg[21]/C
                         clock pessimism             -0.283     2.087    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     2.179    core_dump/send_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 core_dump/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X38Y45         FDRE                                         r  core_dump/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  core_dump/data_buffer_reg[14]/Q
                         net (fo=1, routed)           0.050     2.037    core_dump/in7[20]
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.082 r  core_dump/send[20]_i_1/O
                         net (fo=1, routed)           0.000     2.082    core_dump/send__0[20]
    SLICE_X39Y45         FDRE                                         r  core_dump/send_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X39Y45         FDRE                                         r  core_dump/send_reg[20]/C
                         clock pessimism             -0.534     1.836    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.928    core_dump/send_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core_dump/data_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.057%)  route 0.114ns (37.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X41Y45         FDRE                                         r  core_dump/data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/data_buffer_reg[3]/Q
                         net (fo=1, routed)           0.114     2.078    core_dump/in7[4]
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.123 r  core_dump/send[4]_i_1/O
                         net (fo=1, routed)           0.000     2.123    core_dump/send__0[4]
    SLICE_X39Y45         FDRE                                         r  core_dump/send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X39Y45         FDRE                                         r  core_dump/send_reg[4]/C
                         clock pessimism             -0.512     1.858    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.950    core_dump/send_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core_dump/send_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.738%)  route 0.367ns (72.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X37Y44         FDRE                                         r  core_dump/send_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/send_reg[14]/Q
                         net (fo=1, routed)           0.367     2.332    core_dump/send_reg_n_0_[14]
    SLICE_X35Y45         FDRE                                         r  core_dump/send_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y45         FDRE                                         r  core_dump/send_reg[13]/C
                         clock pessimism             -0.283     2.086    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.070     2.156    core_dump/send_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_dump/data_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X37Y45         FDRE                                         r  core_dump/data_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/data_buffer_reg[0]/Q
                         net (fo=1, routed)           0.097     2.061    core_dump/in7[1]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.106 r  core_dump/send[1]_i_1/O
                         net (fo=1, routed)           0.000     2.106    core_dump/send__0[1]
    SLICE_X36Y45         FDRE                                         r  core_dump/send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X36Y45         FDRE                                         r  core_dump/send_reg[1]/C
                         clock pessimism             -0.534     1.836    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.927    core_dump/send_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 core_dump/data_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X38Y45         FDRE                                         r  core_dump/data_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.987 r  core_dump/data_buffer_reg[20]/Q
                         net (fo=1, routed)           0.108     2.096    core_dump/in7[31]
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.141 r  core_dump/send[31]_i_1/O
                         net (fo=1, routed)           0.000     2.141    core_dump/send__0[31]
    SLICE_X38Y46         FDRE                                         r  core_dump/send_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X38Y46         FDRE                                         r  core_dump/send_reg[31]/C
                         clock pessimism             -0.531     1.839    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     1.960    core_dump/send_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 core_dump/send_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.237%)  route 0.104ns (35.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X39Y45         FDRE                                         r  core_dump/send_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/send_reg[3]/Q
                         net (fo=1, routed)           0.104     2.068    core_dump/send_reg_n_0_[3]
    SLICE_X36Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.113 r  core_dump/send[2]_i_1/O
                         net (fo=1, routed)           0.000     2.113    core_dump/send__0[2]
    SLICE_X36Y45         FDRE                                         r  core_dump/send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.834     2.370    core_dump/uart_clk
    SLICE_X36Y45         FDRE                                         r  core_dump/send_reg[2]/C
                         clock pessimism             -0.531     1.839    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     1.931    core_dump/send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_mmcm
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { MMCM_MASTER/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   uart_clock/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  MMCM_MASTER/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y46     core_dump/addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y46     core_dump/addr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y43     core_dump/addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y43     core_dump/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y43     core_dump/addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y44     core_dump/addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y44     core_dump/addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y44     core_dump/addr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  MMCM_MASTER/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y43     core_dump/bbit_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y43     core_dump/bbit_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y43     core_dump/bbit_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y43     core_dump/bbit_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y44     core_dump/bbit_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y45     core_dump/data_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y45     core_dump/data_buffer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y46     core_dump/data_buffer_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y45     core_dump/data_buffer_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y45     core_dump/data_buffer_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y46     core_dump/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y46     core_dump/addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y43     core_dump/addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y43     core_dump/addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y43     core_dump/addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y44     core_dump/addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y44     core_dump/addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y44     core_dump/addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y44     core_dump/addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y45     core_dump/addr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_mmcm
  To Clock:  core_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.391ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cycle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 0.952ns (18.282%)  route 4.255ns (81.718%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.785ns = ( 105.785 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.592 f  core_dump/addr_reg[5]/Q
                         net (fo=3, routed)           1.517     8.109    core_dump/addr_out[5]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.233 r  core_dump/cycle[1]_i_8/O
                         net (fo=1, routed)           0.621     8.854    core_dec/cycle[1]_i_2
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.978 r  core_dec/cycle[1]_i_5/O
                         net (fo=1, routed)           1.017     9.995    core_dump/cycle_reg[0]_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.119 r  core_dump/cycle[1]_i_2/O
                         net (fo=2, routed)           1.100    11.219    core_dump/cycle[1]_i_2_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.343 r  core_dump/cycle[0]_i_1/O
                         net (fo=1, routed)           0.000    11.343    core_dump_n_1
    SLICE_X39Y49         FDRE                                         r  cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.449   105.785    core_clk
    SLICE_X39Y49         FDRE                                         r  cycle_reg[0]/C
                         clock pessimism              0.147   105.932    
                         clock uncertainty           -0.226   105.706    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.029   105.735    cycle_reg[0]
  -------------------------------------------------------------------
                         required time                        105.735    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                 94.391    

Slack (MET) :             94.409ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cycle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.980ns (18.719%)  route 4.255ns (81.281%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.785ns = ( 105.785 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.592 f  core_dump/addr_reg[5]/Q
                         net (fo=3, routed)           1.517     8.109    core_dump/addr_out[5]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.233 r  core_dump/cycle[1]_i_8/O
                         net (fo=1, routed)           0.621     8.854    core_dec/cycle[1]_i_2
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.978 r  core_dec/cycle[1]_i_5/O
                         net (fo=1, routed)           1.017     9.995    core_dump/cycle_reg[0]_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.119 r  core_dump/cycle[1]_i_2/O
                         net (fo=2, routed)           1.100    11.219    core_dump/cycle[1]_i_2_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.152    11.371 r  core_dump/cycle[1]_i_1/O
                         net (fo=1, routed)           0.000    11.371    core_dump_n_0
    SLICE_X39Y49         FDRE                                         r  cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.449   105.785    core_clk
    SLICE_X39Y49         FDRE                                         r  cycle_reg[1]/C
                         clock pessimism              0.147   105.932    
                         clock uncertainty           -0.226   105.706    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.075   105.781    cycle_reg[1]
  -------------------------------------------------------------------
                         required time                        105.781    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                 94.409    

Slack (MET) :             94.956ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.610ns (15.670%)  route 3.283ns (84.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y45         FDRE                                         r  core_dump/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[9]/Q
                         net (fo=3, routed)           1.413     8.005    core_dump/addr_out[9]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.154     8.159 r  core_dump/mem_reg_i_1/O
                         net (fo=1, routed)           1.870    10.029    core_ram/ADDRARDADDR[9]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.769   104.985    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        104.985    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 94.956    

Slack (MET) :             95.670ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.580ns (17.148%)  route 2.802ns (82.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y43         FDRE                                         r  core_dump/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[3]/Q
                         net (fo=3, routed)           1.513     8.105    core_dump/addr_out[3]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.229 r  core_dump/mem_reg_i_7/O
                         net (fo=1, routed)           1.290     9.518    core_ram/ADDRARDADDR[3]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   105.188    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 95.670    

Slack (MET) :             95.783ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.608ns (19.965%)  route 2.437ns (80.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[7]/Q
                         net (fo=3, routed)           1.267     7.859    core_dump/addr_out[7]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.152     8.011 r  core_dump/mem_reg_i_3/O
                         net (fo=1, routed)           1.170     9.181    core_ram/ADDRARDADDR[7]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.790   104.964    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        104.964    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 95.783    

Slack (MET) :             95.843ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.580ns (18.073%)  route 2.629ns (81.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y43         FDRE                                         r  core_dump/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[2]/Q
                         net (fo=3, routed)           1.265     7.857    core_dump/addr_out[2]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.981 r  core_dump/mem_reg_i_8/O
                         net (fo=1, routed)           1.364     9.345    core_ram/ADDRARDADDR[2]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   105.188    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 95.843    

Slack (MET) :             95.916ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.608ns (20.722%)  route 2.326ns (79.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y43         FDRE                                         r  core_dump/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[1]/Q
                         net (fo=3, routed)           1.107     7.698    core_dump/addr_out[1]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.152     7.850 r  core_dump/mem_reg_i_9/O
                         net (fo=1, routed)           1.219     9.070    core_ram/ADDRARDADDR[1]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   104.986    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 95.916    

Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.580ns (18.988%)  route 2.475ns (81.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[5]/Q
                         net (fo=3, routed)           1.258     7.850    core_dump/addr_out[5]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.974 r  core_dump/mem_reg_i_5/O
                         net (fo=1, routed)           1.216     9.190    core_ram/ADDRARDADDR[5]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   105.188    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        105.188    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 95.998    

Slack (MET) :             96.134ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.608ns (22.433%)  route 2.102ns (77.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[6]/Q
                         net (fo=3, routed)           0.983     7.575    core_dump/addr_out[6]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.152     7.727 r  core_dump/mem_reg_i_4/O
                         net (fo=1, routed)           1.119     8.846    core_ram/ADDRARDADDR[6]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774   104.980    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 96.134    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 core_dump/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (core_clk_mmcm rise@100.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.604ns (22.749%)  route 2.051ns (77.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 105.833 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  uart_clock/O
                         net (fo=117, routed)         1.568     6.136    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  core_dump/addr_reg[4]/Q
                         net (fo=3, routed)           0.679     7.271    core_dump/addr_out[4]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.148     7.419 r  core_dump/mem_reg_i_6/O
                         net (fo=1, routed)           1.372     8.791    core_ram/ADDRARDADDR[4]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.581   104.244    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  core/O
                         net (fo=1331, routed)        1.498   105.833    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.147   105.980    
                         clock uncertainty           -0.226   105.754    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.770   104.984    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                        104.984    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 96.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.184ns (19.586%)  route 0.755ns (80.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[4]/Q
                         net (fo=3, routed)           0.220     2.184    core_dump/addr_out[4]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.043     2.227 r  core_dump/mem_reg_i_6/O
                         net (fo=1, routed)           0.535     2.763    core_ram/ADDRARDADDR[4]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.117     2.530    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.186ns (18.020%)  route 0.846ns (81.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y45         FDRE                                         r  core_dump/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[8]/Q
                         net (fo=3, routed)           0.214     2.178    core_dump/addr_out[8]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.223 r  core_dump/mem_reg_i_2/O
                         net (fo=1, routed)           0.632     2.856    core_ram/ADDRARDADDR[8]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.596    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.926%)  route 0.913ns (83.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y43         FDRE                                         r  core_dump/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[0]/Q
                         net (fo=3, routed)           0.292     2.256    core_dump/addr_out[0]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.301 r  core_dump/mem_reg_i_10/O
                         net (fo=1, routed)           0.621     2.922    core_ram/ADDRARDADDR[0]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.596    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.846%)  route 0.856ns (82.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[6]/Q
                         net (fo=3, routed)           0.360     2.324    core_dump/addr_out[6]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.369 r  core_dump/mem_reg_i_4/O
                         net (fo=1, routed)           0.496     2.866    core_ram/ADDRARDADDR[6]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.116     2.529    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.186ns (15.877%)  route 0.986ns (84.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[5]/Q
                         net (fo=3, routed)           0.447     2.412    core_dump/addr_out[5]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.457 r  core_dump/mem_reg_i_5/O
                         net (fo=1, routed)           0.538     2.995    core_ram/ADDRARDADDR[5]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.596    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.185ns (16.606%)  route 0.929ns (83.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y43         FDRE                                         r  core_dump/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[1]/Q
                         net (fo=3, routed)           0.405     2.369    core_dump/addr_out[1]
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.044     2.413 r  core_dump/mem_reg_i_9/O
                         net (fo=1, routed)           0.524     2.937    core_ram/ADDRARDADDR[1]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     2.534    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cycle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.275ns (25.667%)  route 0.796ns (74.333%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y46         FDRE                                         r  core_dump/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.964 f  core_dump/addr_reg[13]/Q
                         net (fo=2, routed)           0.149     2.114    core_dump/addr_out[13]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.159 r  core_dump/cycle[1]_i_4/O
                         net (fo=1, routed)           0.272     2.431    core_dump/cycle[1]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.476 r  core_dump/cycle[1]_i_2/O
                         net (fo=2, routed)           0.375     2.851    core_dump/cycle[1]_i_2_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.044     2.895 r  core_dump/cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.895    core_dump_n_0
    SLICE_X39Y49         FDRE                                         r  cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.835     2.371    core_clk
    SLICE_X39Y49         FDRE                                         r  cycle_reg[1]/C
                         clock pessimism             -0.231     2.140    
                         clock uncertainty            0.226     2.366    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.107     2.473    cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.377%)  route 1.024ns (84.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y43         FDRE                                         r  core_dump/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[2]/Q
                         net (fo=3, routed)           0.478     2.442    core_dump/addr_out[2]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.487 r  core_dump/mem_reg_i_8/O
                         net (fo=1, routed)           0.546     3.033    core_ram/ADDRARDADDR[2]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.596    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cycle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.276ns (25.736%)  route 0.796ns (74.264%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y46         FDRE                                         r  core_dump/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.964 f  core_dump/addr_reg[13]/Q
                         net (fo=2, routed)           0.149     2.114    core_dump/addr_out[13]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.159 r  core_dump/cycle[1]_i_4/O
                         net (fo=1, routed)           0.272     2.431    core_dump/cycle[1]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.476 r  core_dump/cycle[1]_i_2/O
                         net (fo=2, routed)           0.375     2.851    core_dump/cycle[1]_i_2_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.896 r  core_dump/cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.896    core_dump_n_1
    SLICE_X39Y49         FDRE                                         r  cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.835     2.371    core_clk
    SLICE_X39Y49         FDRE                                         r  cycle_reg[0]/C
                         clock pessimism             -0.231     2.140    
                         clock uncertainty            0.226     2.366    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091     2.457    cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 core_dump/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_mmcm rise@0.000ns - uart_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.186ns (15.983%)  route 0.978ns (84.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  uart_clock/O
                         net (fo=117, routed)         0.565     1.823    core_dump/uart_clk
    SLICE_X40Y44         FDRE                                         r  core_dump/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  core_dump/addr_reg[7]/Q
                         net (fo=3, routed)           0.462     2.426    core_dump/addr_out[7]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.471 r  core_dump/mem_reg_i_3/O
                         net (fo=1, routed)           0.516     2.987    core_ram/ADDRARDADDR[7]
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  core/O
                         net (fo=1331, routed)        0.881     2.417    core_ram/core_clk
    RAMB36_X1Y9          RAMB36E1                                     r  core_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.226     2.413    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.110     2.523    core_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_mmcm
  To Clock:  uart_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       94.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.062ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/FSM_onehot_cycle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.156ns (22.635%)  route 3.951ns (77.365%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          1.022    10.553    core_dump/addr[0]_i_1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.157    10.710 r  core_dump/FSM_onehot_cycle[3]_i_1/O
                         net (fo=4, routed)           0.533    11.243    core_dump/FSM_onehot_cycle[3]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[0]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X38Y43         FDRE (Setup_fdre_C_CE)      -0.400   105.305    core_dump/FSM_onehot_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                        105.305    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                 94.062    

Slack (MET) :             94.062ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/FSM_onehot_cycle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.156ns (22.635%)  route 3.951ns (77.365%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          1.022    10.553    core_dump/addr[0]_i_1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.157    10.710 r  core_dump/FSM_onehot_cycle[3]_i_1/O
                         net (fo=4, routed)           0.533    11.243    core_dump/FSM_onehot_cycle[3]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[1]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X38Y43         FDRE (Setup_fdre_C_CE)      -0.400   105.305    core_dump/FSM_onehot_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                        105.305    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                 94.062    

Slack (MET) :             94.062ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/FSM_onehot_cycle_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.156ns (22.635%)  route 3.951ns (77.365%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          1.022    10.553    core_dump/addr[0]_i_1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.157    10.710 r  core_dump/FSM_onehot_cycle[3]_i_1/O
                         net (fo=4, routed)           0.533    11.243    core_dump/FSM_onehot_cycle[3]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[2]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X38Y43         FDRE (Setup_fdre_C_CE)      -0.400   105.305    core_dump/FSM_onehot_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                        105.305    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                 94.062    

Slack (MET) :             94.062ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/FSM_onehot_cycle_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.156ns (22.635%)  route 3.951ns (77.365%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          1.022    10.553    core_dump/addr[0]_i_1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.157    10.710 r  core_dump/FSM_onehot_cycle[3]_i_1/O
                         net (fo=4, routed)           0.533    11.243    core_dump/FSM_onehot_cycle[3]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X38Y43         FDRE                                         r  core_dump/FSM_onehot_cycle_reg[3]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X38Y43         FDRE (Setup_fdre_C_CE)      -0.400   105.305    core_dump/FSM_onehot_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                        105.305    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                 94.062    

Slack (MET) :             94.468ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/pause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.123ns (22.927%)  route 3.775ns (77.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 105.786 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          0.837    10.368    core_dump/addr[0]_i_1_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.492 r  core_dump/pause[6]_i_1/O
                         net (fo=7, routed)           0.542    11.034    core_dump/pause[6]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  core_dump/pause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.450   105.786    core_dump/uart_clk
    SLICE_X28Y44         FDRE                                         r  core_dump/pause_reg[0]/C
                         clock pessimism              0.147   105.933    
                         clock uncertainty           -0.226   105.707    
    SLICE_X28Y44         FDRE (Setup_fdre_C_CE)      -0.205   105.502    core_dump/pause_reg[0]
  -------------------------------------------------------------------
                         required time                        105.502    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                 94.468    

Slack (MET) :             94.468ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/pause_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.123ns (22.927%)  route 3.775ns (77.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 105.786 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          0.837    10.368    core_dump/addr[0]_i_1_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.492 r  core_dump/pause[6]_i_1/O
                         net (fo=7, routed)           0.542    11.034    core_dump/pause[6]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  core_dump/pause_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.450   105.786    core_dump/uart_clk
    SLICE_X28Y44         FDRE                                         r  core_dump/pause_reg[1]/C
                         clock pessimism              0.147   105.933    
                         clock uncertainty           -0.226   105.707    
    SLICE_X28Y44         FDRE (Setup_fdre_C_CE)      -0.205   105.502    core_dump/pause_reg[1]
  -------------------------------------------------------------------
                         required time                        105.502    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                 94.468    

Slack (MET) :             94.468ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/pause_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.123ns (22.927%)  route 3.775ns (77.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 105.786 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          0.837    10.368    core_dump/addr[0]_i_1_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.492 r  core_dump/pause[6]_i_1/O
                         net (fo=7, routed)           0.542    11.034    core_dump/pause[6]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  core_dump/pause_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.450   105.786    core_dump/uart_clk
    SLICE_X28Y44         FDRE                                         r  core_dump/pause_reg[2]/C
                         clock pessimism              0.147   105.933    
                         clock uncertainty           -0.226   105.707    
    SLICE_X28Y44         FDRE (Setup_fdre_C_CE)      -0.205   105.502    core_dump/pause_reg[2]
  -------------------------------------------------------------------
                         required time                        105.502    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                 94.468    

Slack (MET) :             94.477ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/pause_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.123ns (22.970%)  route 3.766ns (77.030%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 105.786 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          0.837    10.368    core_dump/addr[0]_i_1_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.492 r  core_dump/pause[6]_i_1/O
                         net (fo=7, routed)           0.533    11.025    core_dump/pause[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  core_dump/pause_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.450   105.786    core_dump/uart_clk
    SLICE_X29Y45         FDRE                                         r  core_dump/pause_reg[4]/C
                         clock pessimism              0.147   105.933    
                         clock uncertainty           -0.226   105.707    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205   105.502    core_dump/pause_reg[4]
  -------------------------------------------------------------------
                         required time                        105.502    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 94.477    

Slack (MET) :             94.477ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/pause_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.123ns (22.970%)  route 3.766ns (77.030%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 105.786 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.622     8.276    core_dump/dump_active
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.149     8.425 r  core_dump/tx_i_3/O
                         net (fo=3, routed)           0.774     9.199    core_dump/tx_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.332     9.531 r  core_dump/addr[0]_i_1/O
                         net (fo=18, routed)          0.837    10.368    core_dump/addr[0]_i_1_n_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.492 r  core_dump/pause[6]_i_1/O
                         net (fo=7, routed)           0.533    11.025    core_dump/pause[6]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  core_dump/pause_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.450   105.786    core_dump/uart_clk
    SLICE_X29Y45         FDRE                                         r  core_dump/pause_reg[5]/C
                         clock pessimism              0.147   105.933    
                         clock uncertainty           -0.226   105.707    
    SLICE_X29Y45         FDRE (Setup_fdre_C_CE)      -0.205   105.502    core_dump/pause_reg[5]
  -------------------------------------------------------------------
                         required time                        105.502    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 94.477    

Slack (MET) :             94.616ns  (required time - arrival time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_mmcm rise@100.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.796ns (18.423%)  route 3.525ns (81.577%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 105.784 - 100.000 ) 
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.567 r  core/O
                         net (fo=1331, routed)        1.568     6.136    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518     6.654 r  dump_active_reg/Q
                         net (fo=24, routed)          1.632     8.286    core_dump/dump_active
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  core_dump/send[51]_i_2/O
                         net (fo=3, routed)           1.113     9.522    core_dump/send[51]_i_2_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I2_O)        0.154     9.676 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.780    10.457    core_dump/send[50]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083   102.663 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           1.581   104.244    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   104.335 r  uart_clock/O
                         net (fo=117, routed)         1.448   105.784    core_dump/uart_clk
    SLICE_X36Y44         FDSE                                         r  core_dump/send_reg[35]/C
                         clock pessimism              0.147   105.931    
                         clock uncertainty           -0.226   105.705    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.632   105.073    core_dump/send_reg[35]
  -------------------------------------------------------------------
                         required time                        105.073    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 94.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[10]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[11]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[12]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[22]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[23]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[24]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[25]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.192%)  route 0.560ns (72.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.361     2.350    core_dump/dump_active
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.395 r  core_dump/send[50]_i_1/O
                         net (fo=15, routed)          0.198     2.593    core_dump/send[50]_i_1_n_0
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y46         FDSE                                         r  core_dump/send_reg[9]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y46         FDSE (Hold_fdse_C_S)        -0.083     2.281    core_dump/send_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.376%)  route 0.685ns (76.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.493     2.481    core_dump/dump_active
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.526 r  core_dump/send[39]_i_1/O
                         net (fo=4, routed)           0.192     2.718    core_dump/send[39]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  core_dump/send_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X34Y45         FDRE                                         r  core_dump/send_reg[0]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X34Y45         FDRE (Hold_fdre_C_R)         0.009     2.373    core_dump/send_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dump_active_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core_dump/send_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by uart_clk_mmcm  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_mmcm rise@0.000ns - core_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.429%)  route 0.683ns (76.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCM_MASTER/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    core_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.259 r  core/O
                         net (fo=1331, routed)        0.566     1.824    core_clk
    SLICE_X38Y49         FDRE                                         r  dump_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.988 r  dump_active_reg/Q
                         net (fo=24, routed)          0.493     2.481    core_dump/dump_active
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.045     2.526 r  core_dump/send[39]_i_1/O
                         net (fo=4, routed)           0.190     2.716    core_dump/send[39]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  core_dump/send_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  MMCM_MASTER/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    uart_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.536 r  uart_clock/O
                         net (fo=117, routed)         0.833     2.369    core_dump/uart_clk
    SLICE_X35Y44         FDRE                                         r  core_dump/send_reg[39]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.226     2.364    
    SLICE_X35Y44         FDRE (Hold_fdre_C_R)        -0.018     2.346    core_dump/send_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.370    





