{"Source Block": ["zipcpu/rtl/core/memops.v@214:230@HdlStmProcess", "\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (!i_reset)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\t\t&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\to_err <= 1'b0;\n\t\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\to_err <= i_wb_err;\n\t\telse\n\t\t\to_err <= ((i_stb)&&(misaligned));\n\n\tassign\to_busy = (r_wb_cyc_gbl)||(r_wb_cyc_lcl);\n\n\talways @(posedge i_clk)\n\t\tif (i_stb)\n"], "Clone Blocks": [["zipcpu/rtl/core/memops.v@213:223", "\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\to_valid <= (!i_reset)&&((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\t\t&&(i_wb_ack)&&(!o_wb_we);\n\tinitial\to_err = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\to_err <= 1'b0;\n\t\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n\t\t\to_err <= i_wb_err;\n"]], "Diff Content": {"Delete": [[220, "\t\tif (i_reset)\n"], [221, "\t\t\to_err <= 1'b0;\n"], [222, "\t\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n"], [223, "\t\t\to_err <= i_wb_err;\n"], [224, "\t\telse\n"], [225, "\t\t\to_err <= ((i_stb)&&(misaligned));\n"]], "Add": [[225, "\tif (i_reset)\n"], [225, "\t\to_err <= 1'b0;\n"], [225, "\telse if (i_stb)\n"], [225, "\t\to_err <= misaligned;\n"], [225, "\telse if ((o_wb_cyc_gbl)||(o_wb_cyc_lcl))\n"], [225, "\t\to_err <= i_wb_err;\n"], [225, "\telse\n"], [225, "\t\to_err <= 1'b0;\n"]]}}