// Seed: 3448367686
module module_0 (
    output tri0 id_0,
    output supply1 id_1
);
  assign id_0.id_3 = 1;
  supply0 id_4, id_5;
  assign #1 id_1 = id_4;
  reg id_7;
  assign id_7 = 1'h0 ? 1'b0 : id_7;
  reg id_8;
  always id_7 <= id_8;
  wand id_9 = id_3;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  supply1 id_5;
  wire id_6;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
