\hypertarget{classBitlineUnit}{
\section{クラス BitlineUnit}
\label{classBitlineUnit}\index{BitlineUnit@{BitlineUnit}}
}


{\ttfamily \#include $<$BitlineUnit.hh$>$}\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771d}{BitlineModel} \{ \hyperlink{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771dabab57b6e2c553e4d983f415a1f4ea75b}{NO\_\-MODEL} =  0, 
\hyperlink{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771da297a48ae5d3c13086d9ab879b81d1f51}{RW\_\-BITLINE}, 
\hyperlink{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771da2b4155cc77829f8101579456212ce818}{WO\_\-BITLINE}
 \}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBitlineUnit_a5c6a683eb8adcc3e9234c773a667b49e}{BitlineUnit} (const string bl\_\-model\_\-str\_\-, const \hyperlink{classSRAM}{SRAM} $\ast$sram\_\-ptr\_\-, const \hyperlink{classTechParameter}{TechParameter} $\ast$tech\_\-param\_\-ptr\_\-)
\item 
\hyperlink{classBitlineUnit_a562ef5642fe773aee1454bba8b5fefc0}{$\sim$BitlineUnit} ()
\item 
double \hyperlink{classBitlineUnit_a9cc5aacc0ad37d1666dd8397d3369723}{get\_\-pre\_\-unit\_\-load} () const 
\item 
double \hyperlink{classBitlineUnit_a665e8335005e4c818305cbdbcaa3e5a4}{get\_\-e\_\-col\_\-read} () const 
\item 
double \hyperlink{classBitlineUnit_a7936403fd082763cb36ad6de7147cf4c}{get\_\-e\_\-col\_\-wrtie} () const 
\item 
double \hyperlink{classBitlineUnit_af4ce13e52cccc034f4f0bb0f0a6c9468}{get\_\-i\_\-static} () const 
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classBitlineUnit_a02fd73d861ef2e4aabb38c0c9ff82947}{init} ()
\item 
double \hyperlink{classBitlineUnit_a52364fe6b4c48632e06db38ca40bd454}{calc\_\-col\_\-select\_\-cap} ()
\item 
double \hyperlink{classBitlineUnit_a8392bae5acfef90c8eb970571f97fa73}{calc\_\-col\_\-read\_\-cap} ()
\item 
double \hyperlink{classBitlineUnit_a0d247ef9da513a39c1c01302379f940a}{calc\_\-col\_\-write\_\-cap} ()
\item 
double \hyperlink{classBitlineUnit_a0027807356ac4ca07fe2e593234eb884}{calc\_\-i\_\-static} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771d}{BitlineModel} \hyperlink{classBitlineUnit_a577aea8feb7f44ee5622c59b3c30aa3e}{m\_\-bl\_\-model}
\item 
const \hyperlink{classSRAM}{SRAM} $\ast$ \hyperlink{classBitlineUnit_aab5dce4213ab482c5e1909bfc96d62af}{m\_\-sram\_\-ptr}
\item 
const \hyperlink{classTechParameter}{TechParameter} $\ast$ \hyperlink{classBitlineUnit_a11d1644aa2bfe0e16783dface6fadf13}{m\_\-tech\_\-param\_\-ptr}
\item 
double \hyperlink{classBitlineUnit_a573bc1ecde5b99ad29bc9be8ff8e493c}{m\_\-bl\_\-len}
\item 
double \hyperlink{classBitlineUnit_a34d4196c5def1044b66e71145047450c}{m\_\-bl\_\-wire\_\-cap}
\item 
double \hyperlink{classBitlineUnit_af90d5e539a879577375b012ce2d61642}{m\_\-pre\_\-unit\_\-load}
\item 
double \hyperlink{classBitlineUnit_aabba8cc0065ed21c1cd3528dfe2a0244}{m\_\-e\_\-col\_\-sel}
\item 
double \hyperlink{classBitlineUnit_ad8b200238f3bf9e401844aaa5f98070f}{m\_\-e\_\-col\_\-read}
\item 
double \hyperlink{classBitlineUnit_acf28bbcc91156d86dab05eac4dd7c996}{m\_\-e\_\-col\_\-write}
\item 
double \hyperlink{classBitlineUnit_a16f0c9e5942378eab4d83da3c61aba7f}{m\_\-i\_\-static}
\end{DoxyCompactItemize}


\subsection{列挙型}
\hypertarget{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771d}{
\index{BitlineUnit@{BitlineUnit}!BitlineModel@{BitlineModel}}
\index{BitlineModel@{BitlineModel}!BitlineUnit@{BitlineUnit}}
\subsubsection[{BitlineModel}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf BitlineModel}}}
\label{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771d}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{NO\_\-MODEL@{NO\_\-MODEL}!BitlineUnit@{BitlineUnit}}\index{BitlineUnit@{BitlineUnit}!NO\_\-MODEL@{NO\_\-MODEL}}\item[{\em 
\hypertarget{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771dabab57b6e2c553e4d983f415a1f4ea75b}{
NO\_\-MODEL}
\label{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771dabab57b6e2c553e4d983f415a1f4ea75b}
}]\index{RW\_\-BITLINE@{RW\_\-BITLINE}!BitlineUnit@{BitlineUnit}}\index{BitlineUnit@{BitlineUnit}!RW\_\-BITLINE@{RW\_\-BITLINE}}\item[{\em 
\hypertarget{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771da297a48ae5d3c13086d9ab879b81d1f51}{
RW\_\-BITLINE}
\label{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771da297a48ae5d3c13086d9ab879b81d1f51}
}]\index{WO\_\-BITLINE@{WO\_\-BITLINE}!BitlineUnit@{BitlineUnit}}\index{BitlineUnit@{BitlineUnit}!WO\_\-BITLINE@{WO\_\-BITLINE}}\item[{\em 
\hypertarget{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771da2b4155cc77829f8101579456212ce818}{
WO\_\-BITLINE}
\label{classBitlineUnit_aa621ee4b7cf946b1f26e4c1c25db771da2b4155cc77829f8101579456212ce818}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
48     {
49       NO_MODEL = 0,
50       RW_BITLINE,
51       WO_BITLINE
52     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classBitlineUnit_a5c6a683eb8adcc3e9234c773a667b49e}{
\index{BitlineUnit@{BitlineUnit}!BitlineUnit@{BitlineUnit}}
\index{BitlineUnit@{BitlineUnit}!BitlineUnit@{BitlineUnit}}
\subsubsection[{BitlineUnit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BitlineUnit} (const string {\em bl\_\-model\_\-str\_\-}, \/  const {\bf SRAM} $\ast$ {\em sram\_\-ptr\_\-}, \/  const {\bf TechParameter} $\ast$ {\em tech\_\-param\_\-ptr\_\-})}}
\label{classBitlineUnit_a5c6a683eb8adcc3e9234c773a667b49e}



\begin{DoxyCode}
46 {
47     if (bl_model_str_ == "RW_BITLINE")
48     {
49         m_bl_model = RW_BITLINE;
50     }
51     else if (bl_model_str_ == "WO_BITLINE")
52     {
53         m_bl_model = WO_BITLINE;
54     }
55     else 
56     {
57         m_bl_model = NO_MODEL;
58     }
59 
60     if (m_bl_model != NO_MODEL)
61     {
62         m_sram_ptr = sram_ptr_;
63         m_tech_param_ptr = tech_param_ptr_;
64 
65         init();
66     }
67 }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a562ef5642fe773aee1454bba8b5fefc0}{
\index{BitlineUnit@{BitlineUnit}!$\sim$BitlineUnit@{$\sim$BitlineUnit}}
\index{$\sim$BitlineUnit@{$\sim$BitlineUnit}!BitlineUnit@{BitlineUnit}}
\subsubsection[{$\sim$BitlineUnit}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf BitlineUnit} ()}}
\label{classBitlineUnit_a562ef5642fe773aee1454bba8b5fefc0}



\begin{DoxyCode}
70 {}
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBitlineUnit_a8392bae5acfef90c8eb970571f97fa73}{
\index{BitlineUnit@{BitlineUnit}!calc\_\-col\_\-read\_\-cap@{calc\_\-col\_\-read\_\-cap}}
\index{calc\_\-col\_\-read\_\-cap@{calc\_\-col\_\-read\_\-cap}!BitlineUnit@{BitlineUnit}}
\subsubsection[{calc\_\-col\_\-read\_\-cap}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-col\_\-read\_\-cap ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a8392bae5acfef90c8eb970571f97fa73}



\begin{DoxyCode}
128 {
129     double total_cap = 0;
130 
131     // part 1: drain cap of precharge tx's
132     //total_cap = m_num_bl_pre * Util::calc_draincap(m_pre_size, Util::PCH, 1);
133 
134     // part 2: drain cap of pass tx's
135     double Wmemcellr = m_tech_param_ptr->get_Wmemcellr();
136     uint32_t num_row = m_sram_ptr->get_num_row();
137     total_cap = num_row * m_tech_param_ptr->calc_draincap(Wmemcellr, 
      TechParameter::NCH, 1);
138 
139     // part 3: metal cap
140     total_cap += m_bl_wire_cap;
141     m_pre_unit_load = total_cap;
142 
143     // part 4: bitline inverter
144     uint32_t num_data_end = m_sram_ptr->get_num_data_end();
145     if (num_data_end == 1)
146     {
147         // FIXME: magic numbers
148         double MSCALE = m_tech_param_ptr->get_MSCALE();
149         total_cap += m_tech_param_ptr->calc_gatecap(MSCALE * (29.9 + 7.8), 0) + 
      m_tech_param_ptr->calc_gatecap(MSCALE * (47.0 + 12.0), 0);
150     }
151 
152     // part 5: gate cap of sense amplifier or output driver
153     bool is_outdrv = m_sram_ptr->get_is_outdrv();
154     if (num_data_end == 2)
155     { // sense amplifier
156         double WsenseQ1to4 = m_tech_param_ptr->get_WsenseQ1to4();
157         total_cap += 2 * m_tech_param_ptr->calc_gatecap(WsenseQ1to4, 10);
158     }
159     else if (is_outdrv)
160     {
161         double Woutdrvnandn = m_tech_param_ptr->get_Woutdrvnandn();
162         double Woutdrvnandp = m_tech_param_ptr->get_Woutdrvnandp();
163         double Woutdrvnorn = m_tech_param_ptr->get_Woutdrvnorn();
164         double Woutdrvnorp = m_tech_param_ptr->get_Woutdrvnorp();
165 
166         total_cap += m_tech_param_ptr->calc_gatecap(Woutdrvnandn, 1) + 
      m_tech_param_ptr->calc_gatecap(Woutdrvnandp, 1) + m_tech_param_ptr->calc_gatecap(
      Woutdrvnorn, 1) + m_tech_param_ptr->calc_gatecap(Woutdrvnorp, 1);
167     }
168 
169     return total_cap;
170 }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a52364fe6b4c48632e06db38ca40bd454}{
\index{BitlineUnit@{BitlineUnit}!calc\_\-col\_\-select\_\-cap@{calc\_\-col\_\-select\_\-cap}}
\index{calc\_\-col\_\-select\_\-cap@{calc\_\-col\_\-select\_\-cap}!BitlineUnit@{BitlineUnit}}
\subsubsection[{calc\_\-col\_\-select\_\-cap}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-col\_\-select\_\-cap ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a52364fe6b4c48632e06db38ca40bd454}



\begin{DoxyCode}
122 {
123     double Wbitmuxn = m_tech_param_ptr->get_Wbitmuxn();
124     return m_tech_param_ptr->calc_gatecap(Wbitmuxn, 1);
125 }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a0d247ef9da513a39c1c01302379f940a}{
\index{BitlineUnit@{BitlineUnit}!calc\_\-col\_\-write\_\-cap@{calc\_\-col\_\-write\_\-cap}}
\index{calc\_\-col\_\-write\_\-cap@{calc\_\-col\_\-write\_\-cap}!BitlineUnit@{BitlineUnit}}
\subsubsection[{calc\_\-col\_\-write\_\-cap}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-col\_\-write\_\-cap ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a0d247ef9da513a39c1c01302379f940a}



\begin{DoxyCode}
173 {
174     double total_cap, psize, nsize;
175 
176     // part 1: line cap, including drain cap of pass tx's and metal cap
177     uint32_t num_row = m_sram_ptr->get_num_row();
178     double Wmemcellw = m_tech_param_ptr->get_Wmemcellw();
179     total_cap = num_row * m_tech_param_ptr->calc_draincap(Wmemcellw, 
      TechParameter::NCH, 1) + m_bl_wire_cap;
180 
181     // part 2: write driver
182     double period = m_tech_param_ptr->get_period();
183     psize = m_tech_param_ptr->calc_driver_psize(total_cap, period / 8.0);
184     double Wdecinvn = m_tech_param_ptr->get_Wdecinvn();
185     double Wdecinvp = m_tech_param_ptr->get_Wdecinvp();
186     nsize = psize * Wdecinvn / Wdecinvp;
187     total_cap += m_tech_param_ptr->calc_draincap(psize, TechParameter::PCH, 1) + 
      m_tech_param_ptr->calc_draincap(nsize, TechParameter::NCH, 1) + m_tech_param_ptr-
      >calc_gatecap(psize + nsize, 1);
188 
189     return total_cap;
190 }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a0027807356ac4ca07fe2e593234eb884}{
\index{BitlineUnit@{BitlineUnit}!calc\_\-i\_\-static@{calc\_\-i\_\-static}}
\index{calc\_\-i\_\-static@{calc\_\-i\_\-static}!BitlineUnit@{BitlineUnit}}
\subsubsection[{calc\_\-i\_\-static}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-i\_\-static ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a0027807356ac4ca07fe2e593234eb884}



\begin{DoxyCode}
193 {
194     double Wdecinvn = m_tech_param_ptr->get_Wdecinvn();
195     double Wdecinvp = m_tech_param_ptr->get_Wdecinvp();
196     double NMOS_TAB_0 = m_tech_param_ptr->get_NMOS_TAB(0);
197     double PMOS_TAB_0 = m_tech_param_ptr->get_PMOS_TAB(0);
198 
199     return (2*(Wdecinvn*NMOS_TAB_0+Wdecinvp*PMOS_TAB_0));
200 }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a665e8335005e4c818305cbdbcaa3e5a4}{
\index{BitlineUnit@{BitlineUnit}!get\_\-e\_\-col\_\-read@{get\_\-e\_\-col\_\-read}}
\index{get\_\-e\_\-col\_\-read@{get\_\-e\_\-col\_\-read}!BitlineUnit@{BitlineUnit}}
\subsubsection[{get\_\-e\_\-col\_\-read}]{\setlength{\rightskip}{0pt plus 5cm}double get\_\-e\_\-col\_\-read () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBitlineUnit_a665e8335005e4c818305cbdbcaa3e5a4}



\begin{DoxyCode}
65 { return m_e_col_read; }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a7936403fd082763cb36ad6de7147cf4c}{
\index{BitlineUnit@{BitlineUnit}!get\_\-e\_\-col\_\-wrtie@{get\_\-e\_\-col\_\-wrtie}}
\index{get\_\-e\_\-col\_\-wrtie@{get\_\-e\_\-col\_\-wrtie}!BitlineUnit@{BitlineUnit}}
\subsubsection[{get\_\-e\_\-col\_\-wrtie}]{\setlength{\rightskip}{0pt plus 5cm}double get\_\-e\_\-col\_\-wrtie () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBitlineUnit_a7936403fd082763cb36ad6de7147cf4c}



\begin{DoxyCode}
66 { return m_e_col_write; }
\end{DoxyCode}
\hypertarget{classBitlineUnit_af4ce13e52cccc034f4f0bb0f0a6c9468}{
\index{BitlineUnit@{BitlineUnit}!get\_\-i\_\-static@{get\_\-i\_\-static}}
\index{get\_\-i\_\-static@{get\_\-i\_\-static}!BitlineUnit@{BitlineUnit}}
\subsubsection[{get\_\-i\_\-static}]{\setlength{\rightskip}{0pt plus 5cm}double get\_\-i\_\-static () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBitlineUnit_af4ce13e52cccc034f4f0bb0f0a6c9468}



\begin{DoxyCode}
67 { return m_i_static; }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a9cc5aacc0ad37d1666dd8397d3369723}{
\index{BitlineUnit@{BitlineUnit}!get\_\-pre\_\-unit\_\-load@{get\_\-pre\_\-unit\_\-load}}
\index{get\_\-pre\_\-unit\_\-load@{get\_\-pre\_\-unit\_\-load}!BitlineUnit@{BitlineUnit}}
\subsubsection[{get\_\-pre\_\-unit\_\-load}]{\setlength{\rightskip}{0pt plus 5cm}double get\_\-pre\_\-unit\_\-load () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBitlineUnit_a9cc5aacc0ad37d1666dd8397d3369723}



\begin{DoxyCode}
63 { return m_pre_unit_load; }
\end{DoxyCode}
\hypertarget{classBitlineUnit_a02fd73d861ef2e4aabb38c0c9ff82947}{
\index{BitlineUnit@{BitlineUnit}!init@{init}}
\index{init@{init}!BitlineUnit@{BitlineUnit}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void init ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a02fd73d861ef2e4aabb38c0c9ff82947}



\begin{DoxyCode}
73 {
74     uint32_t num_port = m_sram_ptr->get_num_port();
75     uint32_t num_data_end = m_sram_ptr->get_num_data_end();
76     double bl_cmetal;
77     if ((num_port > 1) || (num_data_end == 2))
78     {
79         bl_cmetal = m_tech_param_ptr->get_CC3M2metal();
80     }
81     else
82     {
83         bl_cmetal = m_tech_param_ptr->get_CM2metal();
84     }
85     uint32_t num_row = m_sram_ptr->get_num_row();
86     double RegCellHeight = m_tech_param_ptr->get_RegCellHeight();
87     double WordlineSpacing = m_tech_param_ptr->get_WordlineSpacing();
88     m_bl_len = num_row*(RegCellHeight + num_port*WordlineSpacing);
89     m_bl_wire_cap = m_bl_len * bl_cmetal;
90 
91     double e_factor = m_tech_param_ptr->get_EnergyFactor();
92     double sense_e_factor = m_tech_param_ptr->get_SenseEnergyFactor();
93     switch(m_bl_model)
94     {
95         case RW_BITLINE:
96             if (num_data_end == 2)
97             {
98                 m_e_col_sel = calc_col_select_cap() * e_factor;
99                 m_e_col_read = calc_col_read_cap() * sense_e_factor;
100             }
101             else
102             {
103                 m_e_col_sel = 0;
104                 m_e_col_read = calc_col_read_cap() * e_factor;
105             }
106             m_e_col_write = calc_col_write_cap() * e_factor;
107 
108             m_i_static = calc_i_static();
109             break;
110         case WO_BITLINE:
111             m_e_col_sel = m_e_col_read = 0;
112             m_e_col_write = calc_col_write_cap() * e_factor;
113             //FIXME - no static power?
114             break;
115         default:
116             fatal("Error in BITLINE model.\n");
117     }
118     return;
119 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBitlineUnit_a573bc1ecde5b99ad29bc9be8ff8e493c}{
\index{BitlineUnit@{BitlineUnit}!m\_\-bl\_\-len@{m\_\-bl\_\-len}}
\index{m\_\-bl\_\-len@{m\_\-bl\_\-len}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-bl\_\-len}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-bl\_\-len}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a573bc1ecde5b99ad29bc9be8ff8e493c}
\hypertarget{classBitlineUnit_a577aea8feb7f44ee5622c59b3c30aa3e}{
\index{BitlineUnit@{BitlineUnit}!m\_\-bl\_\-model@{m\_\-bl\_\-model}}
\index{m\_\-bl\_\-model@{m\_\-bl\_\-model}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-bl\_\-model}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BitlineModel} {\bf m\_\-bl\_\-model}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a577aea8feb7f44ee5622c59b3c30aa3e}
\hypertarget{classBitlineUnit_a34d4196c5def1044b66e71145047450c}{
\index{BitlineUnit@{BitlineUnit}!m\_\-bl\_\-wire\_\-cap@{m\_\-bl\_\-wire\_\-cap}}
\index{m\_\-bl\_\-wire\_\-cap@{m\_\-bl\_\-wire\_\-cap}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-bl\_\-wire\_\-cap}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-bl\_\-wire\_\-cap}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a34d4196c5def1044b66e71145047450c}
\hypertarget{classBitlineUnit_ad8b200238f3bf9e401844aaa5f98070f}{
\index{BitlineUnit@{BitlineUnit}!m\_\-e\_\-col\_\-read@{m\_\-e\_\-col\_\-read}}
\index{m\_\-e\_\-col\_\-read@{m\_\-e\_\-col\_\-read}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-e\_\-col\_\-read}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-e\_\-col\_\-read}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_ad8b200238f3bf9e401844aaa5f98070f}
\hypertarget{classBitlineUnit_aabba8cc0065ed21c1cd3528dfe2a0244}{
\index{BitlineUnit@{BitlineUnit}!m\_\-e\_\-col\_\-sel@{m\_\-e\_\-col\_\-sel}}
\index{m\_\-e\_\-col\_\-sel@{m\_\-e\_\-col\_\-sel}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-e\_\-col\_\-sel}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-e\_\-col\_\-sel}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_aabba8cc0065ed21c1cd3528dfe2a0244}
\hypertarget{classBitlineUnit_acf28bbcc91156d86dab05eac4dd7c996}{
\index{BitlineUnit@{BitlineUnit}!m\_\-e\_\-col\_\-write@{m\_\-e\_\-col\_\-write}}
\index{m\_\-e\_\-col\_\-write@{m\_\-e\_\-col\_\-write}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-e\_\-col\_\-write}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-e\_\-col\_\-write}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_acf28bbcc91156d86dab05eac4dd7c996}
\hypertarget{classBitlineUnit_a16f0c9e5942378eab4d83da3c61aba7f}{
\index{BitlineUnit@{BitlineUnit}!m\_\-i\_\-static@{m\_\-i\_\-static}}
\index{m\_\-i\_\-static@{m\_\-i\_\-static}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-i\_\-static}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-i\_\-static}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a16f0c9e5942378eab4d83da3c61aba7f}
\hypertarget{classBitlineUnit_af90d5e539a879577375b012ce2d61642}{
\index{BitlineUnit@{BitlineUnit}!m\_\-pre\_\-unit\_\-load@{m\_\-pre\_\-unit\_\-load}}
\index{m\_\-pre\_\-unit\_\-load@{m\_\-pre\_\-unit\_\-load}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-pre\_\-unit\_\-load}]{\setlength{\rightskip}{0pt plus 5cm}double {\bf m\_\-pre\_\-unit\_\-load}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_af90d5e539a879577375b012ce2d61642}
\hypertarget{classBitlineUnit_aab5dce4213ab482c5e1909bfc96d62af}{
\index{BitlineUnit@{BitlineUnit}!m\_\-sram\_\-ptr@{m\_\-sram\_\-ptr}}
\index{m\_\-sram\_\-ptr@{m\_\-sram\_\-ptr}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-sram\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf SRAM}$\ast$ {\bf m\_\-sram\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_aab5dce4213ab482c5e1909bfc96d62af}
\hypertarget{classBitlineUnit_a11d1644aa2bfe0e16783dface6fadf13}{
\index{BitlineUnit@{BitlineUnit}!m\_\-tech\_\-param\_\-ptr@{m\_\-tech\_\-param\_\-ptr}}
\index{m\_\-tech\_\-param\_\-ptr@{m\_\-tech\_\-param\_\-ptr}!BitlineUnit@{BitlineUnit}}
\subsubsection[{m\_\-tech\_\-param\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf TechParameter}$\ast$ {\bf m\_\-tech\_\-param\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBitlineUnit_a11d1644aa2bfe0e16783dface6fadf13}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/ruby/network/orion/Buffer/\hyperlink{BitlineUnit_8hh}{BitlineUnit.hh}\item 
mem/ruby/network/orion/Buffer/\hyperlink{BitlineUnit_8cc}{BitlineUnit.cc}\end{DoxyCompactItemize}
