// Seed: 4014188180
program module_0;
  for (id_1 = 1'h0; id_1; id_1 = 1 * id_1) begin
    assign id_1 = id_1;
  end
  supply1 id_2;
  id_3 :
  assert property (@(posedge id_1 or posedge id_3) id_1)
  else;
  assign id_3 = id_2;
  assign id_3 = 1;
  wand id_4 = 1'b0;
endprogram
module module_1;
  wire id_1;
  module_0();
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3
);
  assign id_2 = 1;
  assign id_2 = 1;
  module_0();
  wire id_5;
endmodule
