#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 13 20:18:56 2022
# Process ID: 25140
# Current directory: D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/canny/xsim_script.tcl}
# Log file: D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/xsim.log
# Journal file: D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-SOCTP09, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 29939 MB
#-----------------------------------------------------------
source xsim.dir/canny/xsim_script.tcl
# xsim {canny} -view {{canny_dataflow_ana.wcfg}} -tclbatch {canny.tcl} -protoinst {canny.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file canny.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny//AESL_inst_canny_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/ConvertXY_U0/ConvertXY_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/MergeFilter_U0/MergeFilter_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/NonMaximumSuppression_U0/NonMaximumSuppression_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/NonMaximumSuppression_U0/grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74/grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_canny_top/AESL_inst_canny/entry_proc_U0/entry_proc_U0_activity
Time resolution is 1 ps
open_wave_config canny_dataflow_ana.wcfg
source canny.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/dst_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_q1 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_d1 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_address1 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_q0 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_d0 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/dst_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/lowerThresh -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/upperThresh -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_q1 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_d1 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_address1 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_q0 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_d0 -into $return_group -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/AESL_inst_canny/src_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_start -into $blocksiggroup
## add_wave /apatb_canny_top/AESL_inst_canny/ap_done -into $blocksiggroup
## add_wave /apatb_canny_top/AESL_inst_canny/ap_ready -into $blocksiggroup
## add_wave /apatb_canny_top/AESL_inst_canny/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_canny_top/AESL_inst_canny/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_canny_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_canny_top/LENGTH_dst -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_lowerThresh -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_src -into $tb_portdepth_group -radix hex
## add_wave /apatb_canny_top/LENGTH_upperThresh -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_canny_top/dst_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_q1 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/dst_d1 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/dst_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_address1 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/dst_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_q0 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/dst_d0 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/dst_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/dst_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_canny_top/lowerThresh -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/upperThresh -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/src_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_q1 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/src_d1 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/src_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_address1 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/src_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_q0 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/src_d0 -into $tb_return_group -radix hex
## add_wave /apatb_canny_top/src_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_canny_top/src_address0 -into $tb_return_group -radix hex
## save_wave_config canny.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "174735000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 174795 ns : File "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.autotb.v" Line 414
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 287.895 ; gain = 48.930
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 20:19:13 2022...
