// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module msm_arr_padd (
        ap_clk,
        ap_rst,
        p1_x,
        p1_y,
        p1_z,
        p2_x,
        p2_y,
        p2_z,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] p1_x;
input  [12:0] p1_y;
input  [12:0] p1_z;
input  [12:0] p2_x;
input  [12:0] p2_y;
input  [12:0] p2_z;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;
reg[12:0] ap_return_2;

reg   [12:0] p2_z_read_reg_3372;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_11001;
reg   [12:0] p2_z_read_reg_3372_pp0_iter1_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter2_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter3_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter4_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter5_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter6_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter7_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter8_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter9_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter10_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter11_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter12_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter13_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter14_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter15_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter16_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter17_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter18_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter19_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter20_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter21_reg;
reg   [12:0] p2_z_read_reg_3372_pp0_iter22_reg;
reg   [12:0] p2_y_read_reg_3380;
reg   [12:0] p2_y_read_reg_3380_pp0_iter1_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter2_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter3_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter4_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter5_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter6_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter7_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter8_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter9_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter10_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter11_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter12_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter13_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter14_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter15_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter16_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter17_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter18_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter19_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter20_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter21_reg;
reg   [12:0] p2_y_read_reg_3380_pp0_iter22_reg;
reg   [12:0] p2_x_read_reg_3386;
reg   [12:0] p2_x_read_reg_3386_pp0_iter1_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter2_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter3_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter4_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter5_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter6_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter7_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter8_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter9_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter10_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter11_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter12_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter13_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter14_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter15_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter16_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter17_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter18_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter19_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter20_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter21_reg;
reg   [12:0] p2_x_read_reg_3386_pp0_iter22_reg;
reg   [12:0] p1_z_read_reg_3392;
reg   [12:0] p1_z_read_reg_3392_pp0_iter1_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter2_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter3_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter4_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter5_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter6_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter7_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter8_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter9_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter10_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter11_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter12_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter13_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter14_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter15_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter16_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter17_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter18_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter19_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter20_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter21_reg;
reg   [12:0] p1_z_read_reg_3392_pp0_iter22_reg;
reg   [12:0] p1_y_read_reg_3401;
reg   [12:0] p1_y_read_reg_3401_pp0_iter1_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter2_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter3_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter4_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter5_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter6_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter7_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter8_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter9_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter10_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter11_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter12_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter13_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter14_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter15_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter16_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter17_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter18_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter19_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter20_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter21_reg;
reg   [12:0] p1_y_read_reg_3401_pp0_iter22_reg;
reg   [12:0] p1_x_read_reg_3408;
reg   [12:0] p1_x_read_reg_3408_pp0_iter1_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter2_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter3_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter4_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter5_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter6_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter7_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter8_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter9_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter10_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter11_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter12_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter13_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter14_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter15_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter16_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter17_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter18_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter19_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter20_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter21_reg;
reg   [12:0] p1_x_read_reg_3408_pp0_iter22_reg;
wire   [25:0] zext_ln1345_fu_104_p1;
reg   [25:0] zext_ln1345_reg_3415;
reg   [25:0] zext_ln1345_reg_3415_pp0_iter1_reg;
reg   [25:0] zext_ln1345_reg_3415_pp0_iter2_reg;
reg   [25:0] zext_ln1345_reg_3415_pp0_iter3_reg;
reg   [25:0] zext_ln1345_reg_3415_pp0_iter4_reg;
wire   [25:0] zext_ln1345_7_fu_108_p1;
reg   [25:0] zext_ln1345_7_reg_3422;
reg   [25:0] zext_ln1345_7_reg_3422_pp0_iter1_reg;
reg   [25:0] zext_ln1345_7_reg_3422_pp0_iter2_reg;
reg   [25:0] zext_ln1345_7_reg_3422_pp0_iter3_reg;
reg   [25:0] zext_ln1345_7_reg_3422_pp0_iter4_reg;
wire   [25:0] grp_fu_3232_p2;
reg   [25:0] ret_reg_3429;
wire   [13:0] t_fu_161_p2;
reg   [13:0] t_reg_3434;
wire   [12:0] trunc_ln1497_fu_167_p1;
reg   [12:0] trunc_ln1497_reg_3440;
wire   [25:0] grp_fu_3241_p2;
reg   [25:0] ret_16_reg_3445;
wire   [13:0] t_V_fu_220_p2;
reg   [13:0] t_V_reg_3450;
wire   [12:0] trunc_ln1497_66_fu_226_p1;
reg   [12:0] trunc_ln1497_66_reg_3456;
wire   [25:0] y_V_60_fu_280_p3;
reg   [25:0] y_V_60_reg_3461;
wire   [25:0] y_V_65_fu_338_p3;
reg   [25:0] y_V_65_reg_3468;
wire   [12:0] y_V_74_fu_379_p3;
reg   [12:0] y_V_74_reg_3475;
reg   [12:0] y_V_74_reg_3475_pp0_iter6_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter7_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter8_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter9_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter10_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter11_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter12_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter13_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter14_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter15_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter16_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter17_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter18_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter19_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter20_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter21_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter22_reg;
reg   [12:0] y_V_74_reg_3475_pp0_iter23_reg;
wire   [12:0] y_V_68_fu_420_p3;
reg   [12:0] y_V_68_reg_3481;
reg   [12:0] y_V_68_reg_3481_pp0_iter6_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter7_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter8_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter9_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter10_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter11_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter12_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter13_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter14_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter15_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter16_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter17_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter18_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter19_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter20_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter21_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter22_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter23_reg;
reg   [12:0] y_V_68_reg_3481_pp0_iter24_reg;
wire   [25:0] zext_ln1345_8_fu_431_p1;
wire   [25:0] zext_ln1345_9_fu_438_p1;
wire   [25:0] grp_fu_3250_p2;
reg   [25:0] ret_17_reg_3509;
wire   [13:0] t_V_6_fu_491_p2;
reg   [13:0] t_V_6_reg_3514;
wire   [12:0] trunc_ln1497_67_fu_497_p1;
reg   [12:0] trunc_ln1497_67_reg_3520;
wire   [25:0] grp_fu_3259_p2;
reg   [25:0] ret_18_reg_3525;
wire   [13:0] t_V_7_fu_550_p2;
reg   [13:0] t_V_7_reg_3530;
wire   [12:0] trunc_ln1497_68_fu_556_p1;
reg   [12:0] trunc_ln1497_68_reg_3536;
wire   [25:0] grp_fu_3268_p2;
reg   [25:0] ret_19_reg_3541;
wire   [13:0] t_V_8_fu_609_p2;
reg   [13:0] t_V_8_reg_3546;
wire   [12:0] trunc_ln1497_69_fu_615_p1;
reg   [12:0] trunc_ln1497_69_reg_3552;
wire   [25:0] grp_fu_3276_p2;
reg   [25:0] ret_21_reg_3557;
wire   [13:0] t_V_10_fu_668_p2;
reg   [13:0] t_V_10_reg_3562;
wire   [12:0] trunc_ln1497_71_fu_674_p1;
reg   [12:0] trunc_ln1497_71_reg_3568;
wire   [25:0] y_V_71_fu_728_p3;
reg   [25:0] y_V_71_reg_3573;
wire   [25:0] y_V_77_fu_786_p3;
reg   [25:0] y_V_77_reg_3580;
wire   [25:0] y_V_82_fu_844_p3;
reg   [25:0] y_V_82_reg_3587;
wire   [25:0] y_V_93_fu_902_p3;
reg   [25:0] y_V_93_reg_3594;
wire   [12:0] y_V_156_fu_943_p3;
reg   [12:0] y_V_156_reg_3601;
reg   [12:0] y_V_156_reg_3601_pp0_iter11_reg;
reg   [12:0] y_V_156_reg_3601_pp0_iter12_reg;
reg   [12:0] y_V_156_reg_3601_pp0_iter13_reg;
reg   [12:0] y_V_156_reg_3601_pp0_iter14_reg;
reg   [12:0] y_V_156_reg_3601_pp0_iter15_reg;
reg   [12:0] y_V_156_reg_3601_pp0_iter16_reg;
wire   [12:0] x_V_fu_984_p3;
reg   [12:0] x_V_reg_3609;
wire   [12:0] add_ln213_51_fu_1100_p2;
reg   [12:0] add_ln213_51_reg_3635;
wire   [12:0] H_V_fu_1105_p2;
reg   [12:0] H_V_reg_3641;
reg   [12:0] H_V_reg_3641_pp0_iter13_reg;
reg   [12:0] H_V_reg_3641_pp0_iter14_reg;
reg   [12:0] H_V_reg_3641_pp0_iter15_reg;
reg   [12:0] H_V_reg_3641_pp0_iter16_reg;
wire   [25:0] zext_ln1345_10_fu_1143_p1;
wire   [0:0] icmp_ln870_2_fu_1147_p2;
reg   [0:0] icmp_ln870_2_reg_3653;
reg   [0:0] icmp_ln870_2_reg_3653_pp0_iter13_reg;
reg   [0:0] icmp_ln870_2_reg_3653_pp0_iter14_reg;
reg   [0:0] icmp_ln870_2_reg_3653_pp0_iter15_reg;
reg   [0:0] icmp_ln870_2_reg_3653_pp0_iter16_reg;
wire   [25:0] grp_fu_3284_p2;
reg   [25:0] ret_20_reg_3658;
wire   [13:0] t_V_9_fu_1200_p2;
reg   [13:0] t_V_9_reg_3663;
wire   [12:0] trunc_ln1497_70_fu_1206_p1;
reg   [12:0] trunc_ln1497_70_reg_3669;
wire   [25:0] grp_fu_3293_p2;
reg   [25:0] ret_22_reg_3674;
wire   [13:0] t_V_11_fu_1259_p2;
reg   [13:0] t_V_11_reg_3679;
wire   [12:0] trunc_ln1497_72_fu_1265_p1;
reg   [12:0] trunc_ln1497_72_reg_3685;
wire   [25:0] y_V_88_fu_1319_p3;
reg   [25:0] y_V_88_reg_3690;
wire   [25:0] y_V_99_fu_1377_p3;
reg   [25:0] y_V_99_reg_3697;
wire   [12:0] y_V_157_fu_1418_p3;
reg   [12:0] y_V_157_reg_3704;
reg   [12:0] y_V_157_reg_3704_pp0_iter16_reg;
reg   [12:0] y_V_157_reg_3704_pp0_iter17_reg;
reg   [12:0] y_V_157_reg_3704_pp0_iter18_reg;
reg   [12:0] y_V_157_reg_3704_pp0_iter19_reg;
reg   [12:0] y_V_157_reg_3704_pp0_iter20_reg;
reg   [12:0] y_V_157_reg_3704_pp0_iter21_reg;
wire   [12:0] x_V_13_fu_1459_p3;
reg   [12:0] x_V_13_reg_3712;
wire   [25:0] grp_fu_3302_p2;
reg   [25:0] ret_24_reg_3718;
wire   [13:0] t_V_12_fu_1516_p2;
reg   [13:0] t_V_12_reg_3723;
wire   [12:0] trunc_ln1497_73_fu_1522_p1;
reg   [12:0] trunc_ln1497_73_reg_3729;
wire   [12:0] add_ln213_52_fu_1538_p2;
reg   [12:0] add_ln213_52_reg_3734;
wire   [25:0] y_V_107_fu_1593_p3;
reg   [25:0] y_V_107_reg_3740;
wire   [25:0] zext_ln1345_11_fu_1646_p1;
reg   [25:0] zext_ln1345_11_reg_3747;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter18_reg;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter19_reg;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter20_reg;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter21_reg;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter22_reg;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter23_reg;
reg   [25:0] zext_ln1345_11_reg_3747_pp0_iter24_reg;
wire   [25:0] zext_ln1345_12_fu_1649_p1;
wire   [25:0] zext_ln1345_14_fu_1690_p1;
reg   [25:0] zext_ln1345_14_reg_3764;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter18_reg;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter19_reg;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter20_reg;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter21_reg;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter22_reg;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter23_reg;
reg   [25:0] zext_ln1345_14_reg_3764_pp0_iter24_reg;
wire   [0:0] icmp_ln878_12_fu_1706_p2;
reg   [0:0] icmp_ln878_12_reg_3771;
wire   [0:0] icmp_ln870_fu_1712_p2;
reg   [0:0] icmp_ln870_reg_3776;
reg   [0:0] icmp_ln870_reg_3776_pp0_iter18_reg;
reg   [0:0] icmp_ln870_reg_3776_pp0_iter19_reg;
reg   [0:0] icmp_ln870_reg_3776_pp0_iter20_reg;
reg   [0:0] icmp_ln870_reg_3776_pp0_iter21_reg;
reg   [0:0] icmp_ln870_reg_3776_pp0_iter22_reg;
wire   [0:0] and_ln52_fu_1766_p2;
reg   [0:0] and_ln52_reg_3783;
reg   [0:0] and_ln52_reg_3783_pp0_iter18_reg;
reg   [0:0] and_ln52_reg_3783_pp0_iter19_reg;
reg   [0:0] and_ln52_reg_3783_pp0_iter20_reg;
reg   [0:0] and_ln52_reg_3783_pp0_iter21_reg;
reg   [0:0] and_ln52_reg_3783_pp0_iter22_reg;
wire   [0:0] or_ln52_1_fu_1772_p2;
reg   [0:0] or_ln52_1_reg_3790;
reg   [0:0] or_ln52_1_reg_3790_pp0_iter18_reg;
reg   [0:0] or_ln52_1_reg_3790_pp0_iter19_reg;
reg   [0:0] or_ln52_1_reg_3790_pp0_iter20_reg;
reg   [0:0] or_ln52_1_reg_3790_pp0_iter21_reg;
reg   [0:0] or_ln52_1_reg_3790_pp0_iter22_reg;
wire   [0:0] or_ln52_3_fu_1784_p2;
reg   [0:0] or_ln52_3_reg_3797;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter18_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter19_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter20_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter21_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter22_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter23_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter24_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter25_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter26_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter27_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter28_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter29_reg;
reg   [0:0] or_ln52_3_reg_3797_pp0_iter30_reg;
wire   [25:0] zext_ln1345_16_fu_1807_p1;
wire   [25:0] grp_fu_3311_p2;
reg   [25:0] ret_25_reg_3810;
wire   [13:0] t_V_13_fu_1860_p2;
reg   [13:0] t_V_13_reg_3815;
wire   [12:0] trunc_ln1497_74_fu_1866_p1;
reg   [12:0] trunc_ln1497_74_reg_3821;
wire   [25:0] grp_fu_3320_p2;
reg   [25:0] ret_27_reg_3826;
wire   [13:0] t_V_14_fu_1919_p2;
reg   [13:0] t_V_14_reg_3831;
wire   [12:0] trunc_ln1497_75_fu_1925_p1;
reg   [12:0] trunc_ln1497_75_reg_3837;
wire   [25:0] grp_fu_3329_p2;
reg   [25:0] ret_28_reg_3842;
wire   [13:0] t_V_15_fu_1978_p2;
reg   [13:0] t_V_15_reg_3847;
wire   [12:0] trunc_ln1497_76_fu_1984_p1;
reg   [12:0] trunc_ln1497_76_reg_3853;
wire   [25:0] y_V_113_fu_2038_p3;
reg   [25:0] y_V_113_reg_3858;
wire   [25:0] y_V_119_fu_2096_p3;
reg   [25:0] y_V_119_reg_3865;
wire   [25:0] y_V_124_fu_2154_p3;
reg   [25:0] y_V_124_reg_3872;
wire   [25:0] grp_fu_3338_p2;
reg   [25:0] ret_34_reg_3879;
wire   [13:0] t_V_18_fu_2211_p2;
reg   [13:0] t_V_18_reg_3884;
wire   [12:0] trunc_ln1497_79_fu_2217_p1;
reg   [12:0] trunc_ln1497_79_reg_3890;
wire   [12:0] y_V_159_fu_2254_p3;
reg   [12:0] y_V_159_reg_3895;
wire   [12:0] y_V_158_fu_2295_p3;
reg   [12:0] y_V_158_reg_3901;
reg   [12:0] y_V_158_reg_3901_pp0_iter23_reg;
reg   [12:0] y_V_158_reg_3901_pp0_iter24_reg;
wire   [12:0] x_V_20_fu_2336_p3;
reg   [12:0] x_V_20_reg_3909;
wire   [25:0] y_V_145_fu_2401_p3;
reg   [25:0] y_V_145_reg_3925;
wire   [0:0] icmp_ln878_10_fu_2428_p2;
reg   [0:0] icmp_ln878_10_reg_3932;
wire   [12:0] x_V_21_fu_2450_p2;
reg   [12:0] x_V_21_reg_3937;
wire   [12:0] x_V_25_fu_2489_p3;
reg   [12:0] x_V_25_reg_3943;
wire   [12:0] select_ln52_2_fu_2509_p3;
reg   [12:0] select_ln52_2_reg_3949;
wire   [12:0] select_ln52_6_fu_2528_p3;
reg   [12:0] select_ln52_6_reg_3954;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter24_reg;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter25_reg;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter26_reg;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter27_reg;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter28_reg;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter29_reg;
reg   [12:0] select_ln52_6_reg_3954_pp0_iter30_reg;
wire   [12:0] select_ln52_11_fu_2547_p3;
reg   [12:0] select_ln52_11_reg_3959;
reg   [12:0] select_ln52_11_reg_3959_pp0_iter24_reg;
reg   [12:0] select_ln52_11_reg_3959_pp0_iter25_reg;
reg   [12:0] select_ln52_11_reg_3959_pp0_iter26_reg;
reg   [12:0] select_ln52_11_reg_3959_pp0_iter27_reg;
reg   [12:0] select_ln52_11_reg_3959_pp0_iter28_reg;
reg   [12:0] select_ln52_11_reg_3959_pp0_iter29_reg;
wire   [12:0] y_V_160_fu_2590_p2;
reg   [12:0] y_V_160_reg_3964;
wire   [12:0] x_V_26_fu_2612_p2;
reg   [12:0] x_V_26_reg_3970;
wire   [12:0] select_ln52_3_fu_2618_p3;
reg   [12:0] select_ln52_3_reg_3976;
reg   [12:0] select_ln52_3_reg_3976_pp0_iter25_reg;
reg   [12:0] select_ln52_3_reg_3976_pp0_iter26_reg;
reg   [12:0] select_ln52_3_reg_3976_pp0_iter27_reg;
reg   [12:0] select_ln52_3_reg_3976_pp0_iter28_reg;
reg   [12:0] select_ln52_3_reg_3976_pp0_iter29_reg;
reg   [12:0] select_ln52_3_reg_3976_pp0_iter30_reg;
wire   [25:0] grp_fu_3347_p2;
reg   [25:0] ret_30_reg_3981;
wire   [13:0] t_V_16_fu_2695_p2;
reg   [13:0] t_V_16_reg_3986;
wire   [12:0] trunc_ln1497_77_fu_2701_p1;
reg   [12:0] trunc_ln1497_77_reg_3992;
wire   [25:0] y_V_133_fu_2785_p3;
reg   [25:0] y_V_133_reg_4007;
wire   [12:0] select_ln26_fu_2826_p3;
reg   [12:0] select_ln26_reg_4014;
reg   [12:0] select_ln26_reg_4014_pp0_iter28_reg;
reg   [12:0] select_ln26_reg_4014_pp0_iter29_reg;
wire   [25:0] grp_fu_3356_p2;
reg   [25:0] ret_32_reg_4020;
wire   [13:0] t_V_17_fu_2883_p2;
reg   [13:0] t_V_17_reg_4025;
wire   [12:0] trunc_ln1497_78_fu_2889_p1;
reg   [12:0] trunc_ln1497_78_reg_4031;
wire   [25:0] grp_fu_3364_p2;
reg   [25:0] ret_35_reg_4036;
wire   [13:0] t_V_19_fu_2942_p2;
reg   [13:0] t_V_19_reg_4041;
wire   [12:0] trunc_ln1497_80_fu_2948_p1;
reg   [12:0] trunc_ln1497_80_reg_4047;
wire   [25:0] y_V_139_fu_3002_p3;
reg   [25:0] y_V_139_reg_4052;
wire   [25:0] y_V_151_fu_3060_p3;
reg   [25:0] y_V_151_reg_4059;
wire   [12:0] y_V_142_fu_3094_p2;
reg   [12:0] y_V_142_reg_4066;
wire   [12:0] x_V_23_fu_3133_p3;
reg   [12:0] x_V_23_reg_4072;
wire   [12:0] select_ln52_12_fu_3182_p3;
reg   [12:0] select_ln52_12_reg_4078;
wire   [12:0] grp_pdouble_fu_94_ap_return_0;
wire   [12:0] grp_pdouble_fu_94_ap_return_1;
wire   [12:0] grp_pdouble_fu_94_ap_return_2;
reg    grp_pdouble_fu_94_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call6;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call6;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call6;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call6;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call6;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call6;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call6;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call6;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call6;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call6;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call6;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call6;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call6;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call6;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call6;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call6;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call6;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call6;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call6;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call6;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call6;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call6;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call6;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call6;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call6;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call6;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call6;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call6;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call6;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call6;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call6;
wire    ap_block_pp0_stage0_11001_ignoreCallOp39;
wire    ap_block_pp0_stage0;
wire   [12:0] trunc_ln_fu_112_p4;
wire   [8:0] trunc_ln1497_s_fu_125_p4;
wire   [4:0] trunc_ln1497_20_fu_138_p4;
wire   [9:0] zext_ln1497_28_fu_134_p1;
wire   [9:0] zext_ln1497_29_fu_147_p1;
wire   [9:0] add_ln208_fu_151_p2;
wire   [13:0] zext_ln208_fu_157_p1;
wire   [13:0] zext_ln1497_fu_121_p1;
wire   [12:0] trunc_ln1497_21_fu_171_p4;
wire   [8:0] trunc_ln1497_22_fu_184_p4;
wire   [4:0] trunc_ln1497_23_fu_197_p4;
wire   [9:0] zext_ln1497_32_fu_193_p1;
wire   [9:0] zext_ln1497_33_fu_206_p1;
wire   [9:0] add_ln208_15_fu_210_p2;
wire   [13:0] zext_ln208_7_fu_216_p1;
wire   [13:0] zext_ln1497_31_fu_180_p1;
wire   [22:0] r_14_fu_240_p3;
wire   [25:0] zext_ln21_fu_230_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_28_fu_251_p2;
wire   [25:0] zext_ln1497_30_fu_247_p1;
wire   [25:0] add_ln213_fu_256_p2;
wire   [25:0] r_fu_233_p3;
wire   [25:0] y_V_fu_262_p2;
wire   [0:0] icmp_ln882_fu_268_p2;
wire   [25:0] y_V_59_fu_274_p2;
wire   [22:0] r_16_fu_298_p3;
wire   [25:0] zext_ln21_7_fu_288_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_30_fu_309_p2;
wire   [25:0] zext_ln1497_34_fu_305_p1;
wire   [25:0] add_ln213_30_fu_314_p2;
wire   [25:0] r_15_fu_291_p3;
wire   [25:0] y_V_63_fu_320_p2;
wire   [0:0] icmp_ln882_23_fu_326_p2;
wire   [25:0] y_V_64_fu_332_p2;
wire   [0:0] icmp_ln882_21_fu_346_p2;
wire   [25:0] y_V_61_fu_351_p2;
wire   [25:0] y_V_62_fu_356_p3;
wire   [12:0] trunc_ln213_fu_369_p1;
wire   [0:0] icmp_ln882_22_fu_363_p2;
wire   [12:0] add_ln26_fu_373_p2;
wire   [0:0] icmp_ln882_24_fu_387_p2;
wire   [25:0] y_V_66_fu_392_p2;
wire   [25:0] y_V_67_fu_397_p3;
wire   [12:0] trunc_ln213_7_fu_410_p1;
wire   [0:0] icmp_ln882_25_fu_404_p2;
wire   [12:0] add_ln26_7_fu_414_p2;
wire   [12:0] trunc_ln1497_24_fu_442_p4;
wire   [8:0] trunc_ln1497_25_fu_455_p4;
wire   [4:0] trunc_ln1497_26_fu_468_p4;
wire   [9:0] zext_ln1497_36_fu_464_p1;
wire   [9:0] zext_ln1497_37_fu_477_p1;
wire   [9:0] add_ln208_17_fu_481_p2;
wire   [13:0] zext_ln208_8_fu_487_p1;
wire   [13:0] zext_ln1497_35_fu_451_p1;
wire   [12:0] trunc_ln1497_27_fu_501_p4;
wire   [8:0] trunc_ln1497_28_fu_514_p4;
wire   [4:0] trunc_ln1497_29_fu_527_p4;
wire   [9:0] zext_ln1497_40_fu_523_p1;
wire   [9:0] zext_ln1497_41_fu_536_p1;
wire   [9:0] add_ln208_19_fu_540_p2;
wire   [13:0] zext_ln208_9_fu_546_p1;
wire   [13:0] zext_ln1497_39_fu_510_p1;
wire   [12:0] trunc_ln1497_30_fu_560_p4;
wire   [8:0] trunc_ln1497_31_fu_573_p4;
wire   [4:0] trunc_ln1497_32_fu_586_p4;
wire   [9:0] zext_ln1497_44_fu_582_p1;
wire   [9:0] zext_ln1497_45_fu_595_p1;
wire   [9:0] add_ln208_21_fu_599_p2;
wire   [13:0] zext_ln208_10_fu_605_p1;
wire   [13:0] zext_ln1497_43_fu_569_p1;
wire   [12:0] trunc_ln1497_36_fu_619_p4;
wire   [8:0] trunc_ln1497_37_fu_632_p4;
wire   [4:0] trunc_ln1497_38_fu_645_p4;
wire   [9:0] zext_ln1497_52_fu_641_p1;
wire   [9:0] zext_ln1497_53_fu_654_p1;
wire   [9:0] add_ln208_25_fu_658_p2;
wire   [13:0] zext_ln208_12_fu_664_p1;
wire   [13:0] zext_ln1497_51_fu_628_p1;
wire   [22:0] r_18_fu_688_p3;
wire   [25:0] zext_ln21_8_fu_678_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_32_fu_699_p2;
wire   [25:0] zext_ln1497_38_fu_695_p1;
wire   [25:0] add_ln213_33_fu_704_p2;
wire   [25:0] r_17_fu_681_p3;
wire   [25:0] y_V_69_fu_710_p2;
wire   [0:0] icmp_ln882_26_fu_716_p2;
wire   [25:0] y_V_70_fu_722_p2;
wire   [22:0] r_20_fu_746_p3;
wire   [25:0] zext_ln21_9_fu_736_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_34_fu_757_p2;
wire   [25:0] zext_ln1497_42_fu_753_p1;
wire   [25:0] add_ln213_36_fu_762_p2;
wire   [25:0] r_19_fu_739_p3;
wire   [25:0] y_V_75_fu_768_p2;
wire   [0:0] icmp_ln882_29_fu_774_p2;
wire   [25:0] y_V_76_fu_780_p2;
wire   [22:0] r_22_fu_804_p3;
wire   [25:0] zext_ln21_10_fu_794_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_36_fu_815_p2;
wire   [25:0] zext_ln1497_46_fu_811_p1;
wire   [25:0] add_ln213_39_fu_820_p2;
wire   [25:0] r_21_fu_797_p3;
wire   [25:0] y_V_80_fu_826_p2;
wire   [0:0] icmp_ln882_32_fu_832_p2;
wire   [25:0] y_V_81_fu_838_p2;
wire   [22:0] r_26_fu_862_p3;
wire   [25:0] zext_ln21_12_fu_852_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_40_fu_873_p2;
wire   [25:0] zext_ln1497_54_fu_869_p1;
wire   [25:0] add_ln213_45_fu_878_p2;
wire   [25:0] r_25_fu_855_p3;
wire   [25:0] y_V_91_fu_884_p2;
wire   [0:0] icmp_ln882_38_fu_890_p2;
wire   [25:0] y_V_92_fu_896_p2;
wire   [0:0] icmp_ln882_27_fu_910_p2;
wire   [25:0] y_V_72_fu_915_p2;
wire   [25:0] y_V_73_fu_920_p3;
wire   [12:0] trunc_ln213_8_fu_933_p1;
wire   [0:0] icmp_ln882_28_fu_927_p2;
wire   [12:0] add_ln26_8_fu_937_p2;
wire   [0:0] icmp_ln882_30_fu_951_p2;
wire   [25:0] y_V_78_fu_956_p2;
wire   [25:0] y_V_79_fu_961_p3;
wire   [12:0] trunc_ln213_9_fu_974_p1;
wire   [0:0] icmp_ln882_31_fu_968_p2;
wire   [12:0] add_ln26_9_fu_978_p2;
wire   [0:0] icmp_ln882_33_fu_992_p2;
wire   [25:0] y_V_83_fu_997_p2;
wire   [25:0] y_V_84_fu_1002_p3;
wire   [12:0] trunc_ln213_10_fu_1015_p1;
wire   [0:0] icmp_ln882_34_fu_1009_p2;
wire   [12:0] add_ln26_10_fu_1019_p2;
wire   [12:0] y_V_154_fu_1025_p3;
wire   [0:0] icmp_ln882_39_fu_1040_p2;
wire   [25:0] y_V_94_fu_1045_p2;
wire   [25:0] y_V_95_fu_1050_p3;
wire   [12:0] trunc_ln213_12_fu_1063_p1;
wire   [0:0] icmp_ln882_40_fu_1057_p2;
wire   [12:0] add_ln26_12_fu_1067_p2;
wire   [12:0] y_V_155_fu_1073_p3;
wire   [0:0] icmp_ln886_fu_1088_p2;
wire   [12:0] select_ln213_fu_1092_p3;
wire   [13:0] ret_23_fu_1109_p3;
wire   [0:0] icmp_ln878_fu_1117_p2;
wire   [12:0] shl_ln213_fu_1123_p2;
wire   [12:0] select_ln213_15_fu_1129_p3;
wire   [12:0] x_V_15_fu_1137_p2;
wire   [12:0] trunc_ln1497_33_fu_1151_p4;
wire   [8:0] trunc_ln1497_34_fu_1164_p4;
wire   [4:0] trunc_ln1497_35_fu_1177_p4;
wire   [9:0] zext_ln1497_48_fu_1173_p1;
wire   [9:0] zext_ln1497_49_fu_1186_p1;
wire   [9:0] add_ln208_23_fu_1190_p2;
wire   [13:0] zext_ln208_11_fu_1196_p1;
wire   [13:0] zext_ln1497_47_fu_1160_p1;
wire   [12:0] trunc_ln1497_39_fu_1210_p4;
wire   [8:0] trunc_ln1497_40_fu_1223_p4;
wire   [4:0] trunc_ln1497_41_fu_1236_p4;
wire   [9:0] zext_ln1497_56_fu_1232_p1;
wire   [9:0] zext_ln1497_57_fu_1245_p1;
wire   [9:0] add_ln208_27_fu_1249_p2;
wire   [13:0] zext_ln208_13_fu_1255_p1;
wire   [13:0] zext_ln1497_55_fu_1219_p1;
wire   [22:0] r_24_fu_1279_p3;
wire   [25:0] zext_ln21_11_fu_1269_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_38_fu_1290_p2;
wire   [25:0] zext_ln1497_50_fu_1286_p1;
wire   [25:0] add_ln213_42_fu_1295_p2;
wire   [25:0] r_23_fu_1272_p3;
wire   [25:0] y_V_86_fu_1301_p2;
wire   [0:0] icmp_ln882_35_fu_1307_p2;
wire   [25:0] y_V_87_fu_1313_p2;
wire   [22:0] r_28_fu_1337_p3;
wire   [25:0] zext_ln21_13_fu_1327_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_42_fu_1348_p2;
wire   [25:0] zext_ln1497_58_fu_1344_p1;
wire   [25:0] add_ln213_48_fu_1353_p2;
wire   [25:0] r_27_fu_1330_p3;
wire   [25:0] y_V_97_fu_1359_p2;
wire   [0:0] icmp_ln882_41_fu_1365_p2;
wire   [25:0] y_V_98_fu_1371_p2;
wire   [0:0] icmp_ln882_36_fu_1385_p2;
wire   [25:0] y_V_89_fu_1390_p2;
wire   [25:0] y_V_90_fu_1395_p3;
wire   [12:0] trunc_ln213_11_fu_1408_p1;
wire   [0:0] icmp_ln882_37_fu_1402_p2;
wire   [12:0] add_ln26_11_fu_1412_p2;
wire   [0:0] icmp_ln882_42_fu_1426_p2;
wire   [25:0] y_V_100_fu_1431_p2;
wire   [25:0] y_V_101_fu_1436_p3;
wire   [12:0] trunc_ln213_13_fu_1449_p1;
wire   [0:0] icmp_ln882_43_fu_1443_p2;
wire   [12:0] add_ln26_13_fu_1453_p2;
wire   [12:0] trunc_ln1497_42_fu_1467_p4;
wire   [8:0] trunc_ln1497_43_fu_1480_p4;
wire   [4:0] trunc_ln1497_44_fu_1493_p4;
wire   [9:0] zext_ln1497_60_fu_1489_p1;
wire   [9:0] zext_ln1497_61_fu_1502_p1;
wire   [9:0] add_ln208_29_fu_1506_p2;
wire   [13:0] zext_ln208_14_fu_1512_p1;
wire   [13:0] zext_ln1497_59_fu_1476_p1;
wire   [0:0] icmp_ln886_5_fu_1526_p2;
wire   [12:0] select_ln213_14_fu_1530_p3;
wire   [22:0] r_30_fu_1553_p3;
wire   [25:0] zext_ln21_14_fu_1543_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_47_fu_1564_p2;
wire   [25:0] zext_ln1497_62_fu_1560_p1;
wire   [25:0] add_ln213_53_fu_1569_p2;
wire   [25:0] r_29_fu_1546_p3;
wire   [25:0] y_V_105_fu_1575_p2;
wire   [0:0] icmp_ln882_44_fu_1581_p2;
wire   [25:0] y_V_106_fu_1587_p2;
wire   [0:0] icmp_ln882_45_fu_1605_p2;
wire   [25:0] y_V_108_fu_1610_p2;
wire   [25:0] y_V_109_fu_1615_p3;
wire   [12:0] trunc_ln213_14_fu_1628_p1;
wire   [0:0] icmp_ln882_46_fu_1622_p2;
wire   [12:0] add_ln26_14_fu_1632_p2;
wire   [12:0] y_V_110_fu_1638_p3;
wire   [12:0] t3_V_fu_1601_p2;
wire   [13:0] ret_26_fu_1653_p3;
wire   [0:0] icmp_ln878_9_fu_1661_p2;
wire   [12:0] shl_ln213_7_fu_1667_p2;
wire   [12:0] select_ln213_16_fu_1673_p3;
wire   [12:0] x_V_18_fu_1681_p2;
wire   [13:0] zext_ln215_10_fu_1697_p1;
wire   [13:0] zext_ln215_9_fu_1694_p1;
wire   [13:0] ret_33_fu_1700_p2;
wire   [12:0] or_ln52_fu_1722_p2;
wire   [0:0] icmp_ln874_fu_1733_p2;
wire   [0:0] icmp_ln870_1_fu_1717_p2;
wire   [0:0] xor_ln870_fu_1742_p2;
wire   [0:0] or_ln870_fu_1754_p2;
wire   [0:0] icmp_ln52_fu_1727_p2;
wire   [0:0] xor_ln870_1_fu_1760_p2;
wire   [0:0] and_ln870_fu_1748_p2;
wire   [0:0] and_ln54_fu_1737_p2;
wire   [0:0] or_ln52_2_fu_1778_p2;
wire   [12:0] add_ln213_75_fu_1790_p2;
wire   [12:0] select_ln213_23_fu_1794_p3;
wire   [12:0] x_V_24_fu_1801_p2;
wire   [12:0] trunc_ln1497_45_fu_1811_p4;
wire   [8:0] trunc_ln1497_46_fu_1824_p4;
wire   [4:0] trunc_ln1497_47_fu_1837_p4;
wire   [9:0] zext_ln1497_64_fu_1833_p1;
wire   [9:0] zext_ln1497_65_fu_1846_p1;
wire   [9:0] add_ln208_31_fu_1850_p2;
wire   [13:0] zext_ln208_15_fu_1856_p1;
wire   [13:0] zext_ln1497_63_fu_1820_p1;
wire   [12:0] trunc_ln1497_48_fu_1870_p4;
wire   [8:0] trunc_ln1497_49_fu_1883_p4;
wire   [4:0] trunc_ln1497_50_fu_1896_p4;
wire   [9:0] zext_ln1497_68_fu_1892_p1;
wire   [9:0] zext_ln1497_69_fu_1905_p1;
wire   [9:0] add_ln208_33_fu_1909_p2;
wire   [13:0] zext_ln208_16_fu_1915_p1;
wire   [13:0] zext_ln1497_67_fu_1879_p1;
wire   [12:0] trunc_ln1497_51_fu_1929_p4;
wire   [8:0] trunc_ln1497_52_fu_1942_p4;
wire   [4:0] trunc_ln1497_53_fu_1955_p4;
wire   [9:0] zext_ln1497_72_fu_1951_p1;
wire   [9:0] zext_ln1497_73_fu_1964_p1;
wire   [9:0] add_ln208_35_fu_1968_p2;
wire   [13:0] zext_ln208_17_fu_1974_p1;
wire   [13:0] zext_ln1497_71_fu_1938_p1;
wire   [22:0] r_32_fu_1998_p3;
wire   [25:0] zext_ln21_15_fu_1988_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_49_fu_2009_p2;
wire   [25:0] zext_ln1497_66_fu_2005_p1;
wire   [25:0] add_ln213_56_fu_2014_p2;
wire   [25:0] r_31_fu_1991_p3;
wire   [25:0] y_V_111_fu_2020_p2;
wire   [0:0] icmp_ln882_47_fu_2026_p2;
wire   [25:0] y_V_112_fu_2032_p2;
wire   [22:0] r_34_fu_2056_p3;
wire   [25:0] zext_ln21_16_fu_2046_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_52_fu_2067_p2;
wire   [25:0] zext_ln1497_70_fu_2063_p1;
wire   [25:0] add_ln213_59_fu_2072_p2;
wire   [25:0] r_33_fu_2049_p3;
wire   [25:0] y_V_117_fu_2078_p2;
wire   [0:0] icmp_ln882_50_fu_2084_p2;
wire   [25:0] y_V_118_fu_2090_p2;
wire   [22:0] r_36_fu_2114_p3;
wire   [25:0] zext_ln21_17_fu_2104_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_54_fu_2125_p2;
wire   [25:0] zext_ln1497_74_fu_2121_p1;
wire   [25:0] add_ln213_62_fu_2130_p2;
wire   [25:0] r_35_fu_2107_p3;
wire   [25:0] y_V_122_fu_2136_p2;
wire   [0:0] icmp_ln882_53_fu_2142_p2;
wire   [25:0] y_V_123_fu_2148_p2;
wire   [12:0] trunc_ln1497_60_fu_2162_p4;
wire   [8:0] trunc_ln1497_61_fu_2175_p4;
wire   [4:0] trunc_ln1497_62_fu_2188_p4;
wire   [9:0] zext_ln1497_84_fu_2184_p1;
wire   [9:0] zext_ln1497_85_fu_2197_p1;
wire   [9:0] add_ln208_41_fu_2201_p2;
wire   [13:0] zext_ln208_20_fu_2207_p1;
wire   [13:0] zext_ln1497_83_fu_2171_p1;
wire   [0:0] icmp_ln882_48_fu_2221_p2;
wire   [25:0] y_V_114_fu_2226_p2;
wire   [25:0] y_V_115_fu_2231_p3;
wire   [12:0] trunc_ln213_15_fu_2244_p1;
wire   [0:0] icmp_ln882_49_fu_2238_p2;
wire   [12:0] add_ln26_15_fu_2248_p2;
wire   [0:0] icmp_ln882_51_fu_2262_p2;
wire   [25:0] y_V_120_fu_2267_p2;
wire   [25:0] y_V_121_fu_2272_p3;
wire   [12:0] trunc_ln213_16_fu_2285_p1;
wire   [0:0] icmp_ln882_52_fu_2279_p2;
wire   [12:0] add_ln26_16_fu_2289_p2;
wire   [0:0] icmp_ln882_54_fu_2303_p2;
wire   [25:0] y_V_125_fu_2308_p2;
wire   [25:0] y_V_126_fu_2313_p3;
wire   [12:0] trunc_ln213_17_fu_2326_p1;
wire   [0:0] icmp_ln882_55_fu_2320_p2;
wire   [12:0] add_ln26_17_fu_2330_p2;
wire   [22:0] r_42_fu_2361_p3;
wire   [25:0] zext_ln21_20_fu_2351_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_65_fu_2372_p2;
wire   [25:0] zext_ln1497_86_fu_2368_p1;
wire   [25:0] add_ln213_76_fu_2377_p2;
wire   [25:0] r_41_fu_2354_p3;
wire   [25:0] y_V_143_fu_2383_p2;
wire   [0:0] icmp_ln882_62_fu_2389_p2;
wire   [25:0] y_V_144_fu_2395_p2;
wire   [13:0] ret_29_fu_2421_p3;
wire   [0:0] icmp_ln886_6_fu_2434_p2;
wire   [12:0] select_ln213_18_fu_2438_p3;
wire   [12:0] sub_ln213_10_fu_2446_p2;
wire   [0:0] icmp_ln882_63_fu_2456_p2;
wire   [25:0] y_V_146_fu_2461_p2;
wire   [25:0] y_V_147_fu_2466_p3;
wire   [12:0] trunc_ln213_20_fu_2479_p1;
wire   [0:0] icmp_ln882_64_fu_2473_p2;
wire   [12:0] add_ln26_20_fu_2483_p2;
wire   [12:0] select_ln52_fu_2497_p3;
wire   [12:0] select_ln52_1_fu_2503_p3;
wire   [12:0] select_ln52_4_fu_2516_p3;
wire   [12:0] select_ln52_5_fu_2522_p3;
wire   [12:0] select_ln52_8_fu_2535_p3;
wire   [12:0] select_ln52_9_fu_2541_p3;
wire   [12:0] shl_ln213_8_fu_2554_p2;
wire   [12:0] select_ln213_17_fu_2559_p3;
wire   [12:0] y_V_129_fu_2566_p2;
wire   [0:0] icmp_ln886_7_fu_2572_p2;
wire   [12:0] select_ln213_19_fu_2577_p3;
wire   [12:0] sub_ln213_fu_2585_p2;
wire   [0:0] icmp_ln886_10_fu_2596_p2;
wire   [12:0] select_ln213_24_fu_2600_p3;
wire   [12:0] sub_ln213_13_fu_2608_p2;
wire   [0:0] icmp_ln886_8_fu_2624_p2;
wire   [12:0] sub_ln213_57_fu_2636_p2;
wire   [12:0] select_ln213_20_fu_2628_p3;
wire   [12:0] trunc_ln1497_54_fu_2646_p4;
wire   [8:0] trunc_ln1497_55_fu_2659_p4;
wire   [4:0] trunc_ln1497_56_fu_2672_p4;
wire   [9:0] zext_ln1497_76_fu_2668_p1;
wire   [9:0] zext_ln1497_77_fu_2681_p1;
wire   [9:0] add_ln208_37_fu_2685_p2;
wire   [13:0] zext_ln208_18_fu_2691_p1;
wire   [13:0] zext_ln1497_75_fu_2655_p1;
wire   [12:0] y_V_136_fu_2640_p2;
wire   [0:0] icmp_ln886_11_fu_2709_p2;
wire   [12:0] sub_ln213_67_fu_2721_p2;
wire   [12:0] select_ln213_25_fu_2713_p3;
wire   [12:0] x_V_27_fu_2725_p2;
wire   [22:0] r_38_fu_2745_p3;
wire   [25:0] zext_ln21_18_fu_2735_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_58_fu_2756_p2;
wire   [25:0] zext_ln1497_78_fu_2752_p1;
wire   [25:0] add_ln213_68_fu_2761_p2;
wire   [25:0] r_37_fu_2738_p3;
wire   [25:0] y_V_131_fu_2767_p2;
wire   [0:0] icmp_ln882_56_fu_2773_p2;
wire   [25:0] y_V_132_fu_2779_p2;
wire   [0:0] icmp_ln882_57_fu_2793_p2;
wire   [25:0] y_V_134_fu_2798_p2;
wire   [25:0] y_V_135_fu_2803_p3;
wire   [12:0] trunc_ln213_18_fu_2816_p1;
wire   [0:0] icmp_ln882_58_fu_2810_p2;
wire   [12:0] add_ln26_18_fu_2820_p2;
wire   [12:0] trunc_ln1497_57_fu_2834_p4;
wire   [8:0] trunc_ln1497_58_fu_2847_p4;
wire   [4:0] trunc_ln1497_59_fu_2860_p4;
wire   [9:0] zext_ln1497_80_fu_2856_p1;
wire   [9:0] zext_ln1497_81_fu_2869_p1;
wire   [9:0] add_ln208_39_fu_2873_p2;
wire   [13:0] zext_ln208_19_fu_2879_p1;
wire   [13:0] zext_ln1497_79_fu_2843_p1;
wire   [12:0] trunc_ln1497_63_fu_2893_p4;
wire   [8:0] trunc_ln1497_64_fu_2906_p4;
wire   [4:0] trunc_ln1497_65_fu_2919_p4;
wire   [9:0] zext_ln1497_88_fu_2915_p1;
wire   [9:0] zext_ln1497_89_fu_2928_p1;
wire   [9:0] add_ln208_43_fu_2932_p2;
wire   [13:0] zext_ln208_21_fu_2938_p1;
wire   [13:0] zext_ln1497_87_fu_2902_p1;
wire   [22:0] r_40_fu_2962_p3;
wire   [25:0] zext_ln21_19_fu_2952_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_61_fu_2973_p2;
wire   [25:0] zext_ln1497_82_fu_2969_p1;
wire   [25:0] add_ln213_71_fu_2978_p2;
wire   [25:0] r_39_fu_2955_p3;
wire   [25:0] y_V_137_fu_2984_p2;
wire   [0:0] icmp_ln882_59_fu_2990_p2;
wire   [25:0] y_V_138_fu_2996_p2;
wire   [22:0] r_44_fu_3020_p3;
wire   [25:0] zext_ln21_21_fu_3010_p1;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln213_68_fu_3031_p2;
wire   [25:0] zext_ln1497_90_fu_3027_p1;
wire   [25:0] add_ln213_81_fu_3036_p2;
wire   [25:0] r_43_fu_3013_p3;
wire   [25:0] y_V_149_fu_3042_p2;
wire   [0:0] icmp_ln882_65_fu_3048_p2;
wire   [25:0] y_V_150_fu_3054_p2;
wire   [13:0] ret_31_fu_3068_p3;
wire   [0:0] icmp_ln878_11_fu_3075_p2;
wire   [12:0] shl_ln213_9_fu_3081_p2;
wire   [12:0] select_ln213_21_fu_3086_p3;
wire   [0:0] icmp_ln882_60_fu_3100_p2;
wire   [25:0] y_V_140_fu_3105_p2;
wire   [25:0] y_V_141_fu_3110_p3;
wire   [12:0] trunc_ln213_19_fu_3123_p1;
wire   [0:0] icmp_ln882_61_fu_3117_p2;
wire   [12:0] add_ln26_19_fu_3127_p2;
wire   [0:0] icmp_ln882_66_fu_3141_p2;
wire   [25:0] y_V_152_fu_3146_p2;
wire   [25:0] y_V_153_fu_3151_p3;
wire   [12:0] trunc_ln213_21_fu_3164_p1;
wire   [0:0] icmp_ln882_67_fu_3158_p2;
wire   [12:0] add_ln26_21_fu_3168_p2;
wire   [12:0] select_ln52_10_fu_3174_p3;
wire   [0:0] icmp_ln886_9_fu_3188_p2;
wire   [12:0] sub_ln213_63_fu_3200_p2;
wire   [12:0] select_ln213_22_fu_3192_p3;
wire   [12:0] b_V_fu_3204_p2;
wire   [12:0] select_ln52_7_fu_3210_p3;
wire   [12:0] grp_fu_3232_p0;
wire   [12:0] grp_fu_3232_p1;
wire   [12:0] grp_fu_3241_p0;
wire   [12:0] grp_fu_3241_p1;
wire   [12:0] grp_fu_3250_p0;
wire   [12:0] grp_fu_3250_p1;
wire   [12:0] grp_fu_3259_p0;
wire   [12:0] grp_fu_3259_p1;
wire   [12:0] grp_fu_3268_p0;
wire   [12:0] grp_fu_3268_p1;
wire   [12:0] grp_fu_3276_p0;
wire   [12:0] grp_fu_3276_p1;
wire   [12:0] grp_fu_3284_p0;
wire   [12:0] grp_fu_3284_p1;
wire   [12:0] grp_fu_3293_p0;
wire   [12:0] grp_fu_3293_p1;
wire   [12:0] grp_fu_3302_p0;
wire   [12:0] grp_fu_3302_p1;
wire   [12:0] grp_fu_3311_p0;
wire   [12:0] grp_fu_3311_p1;
wire   [12:0] grp_fu_3320_p0;
wire   [12:0] grp_fu_3320_p1;
wire   [12:0] grp_fu_3329_p0;
wire   [12:0] grp_fu_3329_p1;
wire   [12:0] grp_fu_3338_p0;
wire   [12:0] grp_fu_3338_p1;
wire   [12:0] grp_fu_3347_p0;
wire   [12:0] grp_fu_3347_p1;
wire   [12:0] grp_fu_3356_p0;
wire   [12:0] grp_fu_3356_p1;
wire   [12:0] grp_fu_3364_p0;
wire   [12:0] grp_fu_3364_p1;
reg    grp_fu_3232_ce;
reg    grp_fu_3241_ce;
reg    grp_fu_3250_ce;
reg    grp_fu_3259_ce;
reg    grp_fu_3268_ce;
reg    grp_fu_3276_ce;
reg    grp_fu_3284_ce;
reg    grp_fu_3293_ce;
reg    grp_fu_3302_ce;
reg    grp_fu_3311_ce;
reg    grp_fu_3320_ce;
reg    grp_fu_3329_ce;
reg    grp_fu_3338_ce;
reg    grp_fu_3347_ce;
reg    grp_fu_3356_ce;
reg    grp_fu_3364_ce;
reg    ap_ce_reg;
reg   [12:0] p1_x_int_reg;
reg   [12:0] p1_y_int_reg;
reg   [12:0] p1_z_int_reg;
reg   [12:0] p2_x_int_reg;
reg   [12:0] p2_y_int_reg;
reg   [12:0] p2_z_int_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
reg   [12:0] ap_return_2_int_reg;
wire   [25:0] grp_fu_3250_p10;
wire   [25:0] grp_fu_3259_p10;
wire   [25:0] grp_fu_3284_p00;
wire   [25:0] grp_fu_3284_p10;
wire   [25:0] grp_fu_3293_p00;
wire   [25:0] grp_fu_3293_p10;
wire   [25:0] grp_fu_3311_p10;
wire   [25:0] grp_fu_3320_p10;
wire   [25:0] grp_fu_3347_p00;
wire   [25:0] grp_fu_3347_p10;
wire   [25:0] grp_fu_3356_p00;
wire   [25:0] grp_fu_3364_p10;

msm_arr_pdouble grp_pdouble_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_x(p1_x_int_reg),
    .p_y(p1_y_int_reg),
    .p_z(p1_z_int_reg),
    .ap_return_0(grp_pdouble_fu_94_ap_return_0),
    .ap_return_1(grp_pdouble_fu_94_ap_return_1),
    .ap_return_2(grp_pdouble_fu_94_ap_return_2),
    .ap_ce(grp_pdouble_fu_94_ap_ce)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3232_p0),
    .din1(grp_fu_3232_p1),
    .ce(grp_fu_3232_ce),
    .dout(grp_fu_3232_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3241_p0),
    .din1(grp_fu_3241_p1),
    .ce(grp_fu_3241_ce),
    .dout(grp_fu_3241_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3250_p0),
    .din1(grp_fu_3250_p1),
    .ce(grp_fu_3250_ce),
    .dout(grp_fu_3250_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3259_p0),
    .din1(grp_fu_3259_p1),
    .ce(grp_fu_3259_ce),
    .dout(grp_fu_3259_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3268_p0),
    .din1(grp_fu_3268_p1),
    .ce(grp_fu_3268_ce),
    .dout(grp_fu_3268_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3276_p0),
    .din1(grp_fu_3276_p1),
    .ce(grp_fu_3276_ce),
    .dout(grp_fu_3276_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3284_p0),
    .din1(grp_fu_3284_p1),
    .ce(grp_fu_3284_ce),
    .dout(grp_fu_3284_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3293_p0),
    .din1(grp_fu_3293_p1),
    .ce(grp_fu_3293_ce),
    .dout(grp_fu_3293_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3302_p0),
    .din1(grp_fu_3302_p1),
    .ce(grp_fu_3302_ce),
    .dout(grp_fu_3302_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3311_p0),
    .din1(grp_fu_3311_p1),
    .ce(grp_fu_3311_ce),
    .dout(grp_fu_3311_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3320_p0),
    .din1(grp_fu_3320_p1),
    .ce(grp_fu_3320_ce),
    .dout(grp_fu_3320_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3329_p0),
    .din1(grp_fu_3329_p1),
    .ce(grp_fu_3329_ce),
    .dout(grp_fu_3329_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3338_p0),
    .din1(grp_fu_3338_p1),
    .ce(grp_fu_3338_ce),
    .dout(grp_fu_3338_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3347_p0),
    .din1(grp_fu_3347_p1),
    .ce(grp_fu_3347_ce),
    .dout(grp_fu_3347_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3356_p0),
    .din1(grp_fu_3356_p1),
    .ce(grp_fu_3356_ce),
    .dout(grp_fu_3356_p2)
);

msm_arr_mul_mul_13ns_13ns_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_13ns_13ns_26_4_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3364_p0),
    .din1(grp_fu_3364_p1),
    .ce(grp_fu_3364_ce),
    .dout(grp_fu_3364_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        H_V_reg_3641 <= H_V_fu_1105_p2;
        H_V_reg_3641_pp0_iter13_reg <= H_V_reg_3641;
        H_V_reg_3641_pp0_iter14_reg <= H_V_reg_3641_pp0_iter13_reg;
        H_V_reg_3641_pp0_iter15_reg <= H_V_reg_3641_pp0_iter14_reg;
        H_V_reg_3641_pp0_iter16_reg <= H_V_reg_3641_pp0_iter15_reg;
        add_ln213_51_reg_3635 <= add_ln213_51_fu_1100_p2;
        add_ln213_52_reg_3734 <= add_ln213_52_fu_1538_p2;
        and_ln52_reg_3783 <= and_ln52_fu_1766_p2;
        and_ln52_reg_3783_pp0_iter18_reg <= and_ln52_reg_3783;
        and_ln52_reg_3783_pp0_iter19_reg <= and_ln52_reg_3783_pp0_iter18_reg;
        and_ln52_reg_3783_pp0_iter20_reg <= and_ln52_reg_3783_pp0_iter19_reg;
        and_ln52_reg_3783_pp0_iter21_reg <= and_ln52_reg_3783_pp0_iter20_reg;
        and_ln52_reg_3783_pp0_iter22_reg <= and_ln52_reg_3783_pp0_iter21_reg;
        icmp_ln870_2_reg_3653 <= icmp_ln870_2_fu_1147_p2;
        icmp_ln870_2_reg_3653_pp0_iter13_reg <= icmp_ln870_2_reg_3653;
        icmp_ln870_2_reg_3653_pp0_iter14_reg <= icmp_ln870_2_reg_3653_pp0_iter13_reg;
        icmp_ln870_2_reg_3653_pp0_iter15_reg <= icmp_ln870_2_reg_3653_pp0_iter14_reg;
        icmp_ln870_2_reg_3653_pp0_iter16_reg <= icmp_ln870_2_reg_3653_pp0_iter15_reg;
        icmp_ln870_reg_3776 <= icmp_ln870_fu_1712_p2;
        icmp_ln870_reg_3776_pp0_iter18_reg <= icmp_ln870_reg_3776;
        icmp_ln870_reg_3776_pp0_iter19_reg <= icmp_ln870_reg_3776_pp0_iter18_reg;
        icmp_ln870_reg_3776_pp0_iter20_reg <= icmp_ln870_reg_3776_pp0_iter19_reg;
        icmp_ln870_reg_3776_pp0_iter21_reg <= icmp_ln870_reg_3776_pp0_iter20_reg;
        icmp_ln870_reg_3776_pp0_iter22_reg <= icmp_ln870_reg_3776_pp0_iter21_reg;
        icmp_ln878_10_reg_3932 <= icmp_ln878_10_fu_2428_p2;
        icmp_ln878_12_reg_3771 <= icmp_ln878_12_fu_1706_p2;
        or_ln52_1_reg_3790 <= or_ln52_1_fu_1772_p2;
        or_ln52_1_reg_3790_pp0_iter18_reg <= or_ln52_1_reg_3790;
        or_ln52_1_reg_3790_pp0_iter19_reg <= or_ln52_1_reg_3790_pp0_iter18_reg;
        or_ln52_1_reg_3790_pp0_iter20_reg <= or_ln52_1_reg_3790_pp0_iter19_reg;
        or_ln52_1_reg_3790_pp0_iter21_reg <= or_ln52_1_reg_3790_pp0_iter20_reg;
        or_ln52_1_reg_3790_pp0_iter22_reg <= or_ln52_1_reg_3790_pp0_iter21_reg;
        or_ln52_3_reg_3797 <= or_ln52_3_fu_1784_p2;
        or_ln52_3_reg_3797_pp0_iter18_reg <= or_ln52_3_reg_3797;
        or_ln52_3_reg_3797_pp0_iter19_reg <= or_ln52_3_reg_3797_pp0_iter18_reg;
        or_ln52_3_reg_3797_pp0_iter20_reg <= or_ln52_3_reg_3797_pp0_iter19_reg;
        or_ln52_3_reg_3797_pp0_iter21_reg <= or_ln52_3_reg_3797_pp0_iter20_reg;
        or_ln52_3_reg_3797_pp0_iter22_reg <= or_ln52_3_reg_3797_pp0_iter21_reg;
        or_ln52_3_reg_3797_pp0_iter23_reg <= or_ln52_3_reg_3797_pp0_iter22_reg;
        or_ln52_3_reg_3797_pp0_iter24_reg <= or_ln52_3_reg_3797_pp0_iter23_reg;
        or_ln52_3_reg_3797_pp0_iter25_reg <= or_ln52_3_reg_3797_pp0_iter24_reg;
        or_ln52_3_reg_3797_pp0_iter26_reg <= or_ln52_3_reg_3797_pp0_iter25_reg;
        or_ln52_3_reg_3797_pp0_iter27_reg <= or_ln52_3_reg_3797_pp0_iter26_reg;
        or_ln52_3_reg_3797_pp0_iter28_reg <= or_ln52_3_reg_3797_pp0_iter27_reg;
        or_ln52_3_reg_3797_pp0_iter29_reg <= or_ln52_3_reg_3797_pp0_iter28_reg;
        or_ln52_3_reg_3797_pp0_iter30_reg <= or_ln52_3_reg_3797_pp0_iter29_reg;
        p1_x_read_reg_3408 <= p1_x_int_reg;
        p1_x_read_reg_3408_pp0_iter10_reg <= p1_x_read_reg_3408_pp0_iter9_reg;
        p1_x_read_reg_3408_pp0_iter11_reg <= p1_x_read_reg_3408_pp0_iter10_reg;
        p1_x_read_reg_3408_pp0_iter12_reg <= p1_x_read_reg_3408_pp0_iter11_reg;
        p1_x_read_reg_3408_pp0_iter13_reg <= p1_x_read_reg_3408_pp0_iter12_reg;
        p1_x_read_reg_3408_pp0_iter14_reg <= p1_x_read_reg_3408_pp0_iter13_reg;
        p1_x_read_reg_3408_pp0_iter15_reg <= p1_x_read_reg_3408_pp0_iter14_reg;
        p1_x_read_reg_3408_pp0_iter16_reg <= p1_x_read_reg_3408_pp0_iter15_reg;
        p1_x_read_reg_3408_pp0_iter17_reg <= p1_x_read_reg_3408_pp0_iter16_reg;
        p1_x_read_reg_3408_pp0_iter18_reg <= p1_x_read_reg_3408_pp0_iter17_reg;
        p1_x_read_reg_3408_pp0_iter19_reg <= p1_x_read_reg_3408_pp0_iter18_reg;
        p1_x_read_reg_3408_pp0_iter1_reg <= p1_x_read_reg_3408;
        p1_x_read_reg_3408_pp0_iter20_reg <= p1_x_read_reg_3408_pp0_iter19_reg;
        p1_x_read_reg_3408_pp0_iter21_reg <= p1_x_read_reg_3408_pp0_iter20_reg;
        p1_x_read_reg_3408_pp0_iter22_reg <= p1_x_read_reg_3408_pp0_iter21_reg;
        p1_x_read_reg_3408_pp0_iter2_reg <= p1_x_read_reg_3408_pp0_iter1_reg;
        p1_x_read_reg_3408_pp0_iter3_reg <= p1_x_read_reg_3408_pp0_iter2_reg;
        p1_x_read_reg_3408_pp0_iter4_reg <= p1_x_read_reg_3408_pp0_iter3_reg;
        p1_x_read_reg_3408_pp0_iter5_reg <= p1_x_read_reg_3408_pp0_iter4_reg;
        p1_x_read_reg_3408_pp0_iter6_reg <= p1_x_read_reg_3408_pp0_iter5_reg;
        p1_x_read_reg_3408_pp0_iter7_reg <= p1_x_read_reg_3408_pp0_iter6_reg;
        p1_x_read_reg_3408_pp0_iter8_reg <= p1_x_read_reg_3408_pp0_iter7_reg;
        p1_x_read_reg_3408_pp0_iter9_reg <= p1_x_read_reg_3408_pp0_iter8_reg;
        p1_y_read_reg_3401 <= p1_y_int_reg;
        p1_y_read_reg_3401_pp0_iter10_reg <= p1_y_read_reg_3401_pp0_iter9_reg;
        p1_y_read_reg_3401_pp0_iter11_reg <= p1_y_read_reg_3401_pp0_iter10_reg;
        p1_y_read_reg_3401_pp0_iter12_reg <= p1_y_read_reg_3401_pp0_iter11_reg;
        p1_y_read_reg_3401_pp0_iter13_reg <= p1_y_read_reg_3401_pp0_iter12_reg;
        p1_y_read_reg_3401_pp0_iter14_reg <= p1_y_read_reg_3401_pp0_iter13_reg;
        p1_y_read_reg_3401_pp0_iter15_reg <= p1_y_read_reg_3401_pp0_iter14_reg;
        p1_y_read_reg_3401_pp0_iter16_reg <= p1_y_read_reg_3401_pp0_iter15_reg;
        p1_y_read_reg_3401_pp0_iter17_reg <= p1_y_read_reg_3401_pp0_iter16_reg;
        p1_y_read_reg_3401_pp0_iter18_reg <= p1_y_read_reg_3401_pp0_iter17_reg;
        p1_y_read_reg_3401_pp0_iter19_reg <= p1_y_read_reg_3401_pp0_iter18_reg;
        p1_y_read_reg_3401_pp0_iter1_reg <= p1_y_read_reg_3401;
        p1_y_read_reg_3401_pp0_iter20_reg <= p1_y_read_reg_3401_pp0_iter19_reg;
        p1_y_read_reg_3401_pp0_iter21_reg <= p1_y_read_reg_3401_pp0_iter20_reg;
        p1_y_read_reg_3401_pp0_iter22_reg <= p1_y_read_reg_3401_pp0_iter21_reg;
        p1_y_read_reg_3401_pp0_iter2_reg <= p1_y_read_reg_3401_pp0_iter1_reg;
        p1_y_read_reg_3401_pp0_iter3_reg <= p1_y_read_reg_3401_pp0_iter2_reg;
        p1_y_read_reg_3401_pp0_iter4_reg <= p1_y_read_reg_3401_pp0_iter3_reg;
        p1_y_read_reg_3401_pp0_iter5_reg <= p1_y_read_reg_3401_pp0_iter4_reg;
        p1_y_read_reg_3401_pp0_iter6_reg <= p1_y_read_reg_3401_pp0_iter5_reg;
        p1_y_read_reg_3401_pp0_iter7_reg <= p1_y_read_reg_3401_pp0_iter6_reg;
        p1_y_read_reg_3401_pp0_iter8_reg <= p1_y_read_reg_3401_pp0_iter7_reg;
        p1_y_read_reg_3401_pp0_iter9_reg <= p1_y_read_reg_3401_pp0_iter8_reg;
        p1_z_read_reg_3392 <= p1_z_int_reg;
        p1_z_read_reg_3392_pp0_iter10_reg <= p1_z_read_reg_3392_pp0_iter9_reg;
        p1_z_read_reg_3392_pp0_iter11_reg <= p1_z_read_reg_3392_pp0_iter10_reg;
        p1_z_read_reg_3392_pp0_iter12_reg <= p1_z_read_reg_3392_pp0_iter11_reg;
        p1_z_read_reg_3392_pp0_iter13_reg <= p1_z_read_reg_3392_pp0_iter12_reg;
        p1_z_read_reg_3392_pp0_iter14_reg <= p1_z_read_reg_3392_pp0_iter13_reg;
        p1_z_read_reg_3392_pp0_iter15_reg <= p1_z_read_reg_3392_pp0_iter14_reg;
        p1_z_read_reg_3392_pp0_iter16_reg <= p1_z_read_reg_3392_pp0_iter15_reg;
        p1_z_read_reg_3392_pp0_iter17_reg <= p1_z_read_reg_3392_pp0_iter16_reg;
        p1_z_read_reg_3392_pp0_iter18_reg <= p1_z_read_reg_3392_pp0_iter17_reg;
        p1_z_read_reg_3392_pp0_iter19_reg <= p1_z_read_reg_3392_pp0_iter18_reg;
        p1_z_read_reg_3392_pp0_iter1_reg <= p1_z_read_reg_3392;
        p1_z_read_reg_3392_pp0_iter20_reg <= p1_z_read_reg_3392_pp0_iter19_reg;
        p1_z_read_reg_3392_pp0_iter21_reg <= p1_z_read_reg_3392_pp0_iter20_reg;
        p1_z_read_reg_3392_pp0_iter22_reg <= p1_z_read_reg_3392_pp0_iter21_reg;
        p1_z_read_reg_3392_pp0_iter2_reg <= p1_z_read_reg_3392_pp0_iter1_reg;
        p1_z_read_reg_3392_pp0_iter3_reg <= p1_z_read_reg_3392_pp0_iter2_reg;
        p1_z_read_reg_3392_pp0_iter4_reg <= p1_z_read_reg_3392_pp0_iter3_reg;
        p1_z_read_reg_3392_pp0_iter5_reg <= p1_z_read_reg_3392_pp0_iter4_reg;
        p1_z_read_reg_3392_pp0_iter6_reg <= p1_z_read_reg_3392_pp0_iter5_reg;
        p1_z_read_reg_3392_pp0_iter7_reg <= p1_z_read_reg_3392_pp0_iter6_reg;
        p1_z_read_reg_3392_pp0_iter8_reg <= p1_z_read_reg_3392_pp0_iter7_reg;
        p1_z_read_reg_3392_pp0_iter9_reg <= p1_z_read_reg_3392_pp0_iter8_reg;
        p2_x_read_reg_3386 <= p2_x_int_reg;
        p2_x_read_reg_3386_pp0_iter10_reg <= p2_x_read_reg_3386_pp0_iter9_reg;
        p2_x_read_reg_3386_pp0_iter11_reg <= p2_x_read_reg_3386_pp0_iter10_reg;
        p2_x_read_reg_3386_pp0_iter12_reg <= p2_x_read_reg_3386_pp0_iter11_reg;
        p2_x_read_reg_3386_pp0_iter13_reg <= p2_x_read_reg_3386_pp0_iter12_reg;
        p2_x_read_reg_3386_pp0_iter14_reg <= p2_x_read_reg_3386_pp0_iter13_reg;
        p2_x_read_reg_3386_pp0_iter15_reg <= p2_x_read_reg_3386_pp0_iter14_reg;
        p2_x_read_reg_3386_pp0_iter16_reg <= p2_x_read_reg_3386_pp0_iter15_reg;
        p2_x_read_reg_3386_pp0_iter17_reg <= p2_x_read_reg_3386_pp0_iter16_reg;
        p2_x_read_reg_3386_pp0_iter18_reg <= p2_x_read_reg_3386_pp0_iter17_reg;
        p2_x_read_reg_3386_pp0_iter19_reg <= p2_x_read_reg_3386_pp0_iter18_reg;
        p2_x_read_reg_3386_pp0_iter1_reg <= p2_x_read_reg_3386;
        p2_x_read_reg_3386_pp0_iter20_reg <= p2_x_read_reg_3386_pp0_iter19_reg;
        p2_x_read_reg_3386_pp0_iter21_reg <= p2_x_read_reg_3386_pp0_iter20_reg;
        p2_x_read_reg_3386_pp0_iter22_reg <= p2_x_read_reg_3386_pp0_iter21_reg;
        p2_x_read_reg_3386_pp0_iter2_reg <= p2_x_read_reg_3386_pp0_iter1_reg;
        p2_x_read_reg_3386_pp0_iter3_reg <= p2_x_read_reg_3386_pp0_iter2_reg;
        p2_x_read_reg_3386_pp0_iter4_reg <= p2_x_read_reg_3386_pp0_iter3_reg;
        p2_x_read_reg_3386_pp0_iter5_reg <= p2_x_read_reg_3386_pp0_iter4_reg;
        p2_x_read_reg_3386_pp0_iter6_reg <= p2_x_read_reg_3386_pp0_iter5_reg;
        p2_x_read_reg_3386_pp0_iter7_reg <= p2_x_read_reg_3386_pp0_iter6_reg;
        p2_x_read_reg_3386_pp0_iter8_reg <= p2_x_read_reg_3386_pp0_iter7_reg;
        p2_x_read_reg_3386_pp0_iter9_reg <= p2_x_read_reg_3386_pp0_iter8_reg;
        p2_y_read_reg_3380 <= p2_y_int_reg;
        p2_y_read_reg_3380_pp0_iter10_reg <= p2_y_read_reg_3380_pp0_iter9_reg;
        p2_y_read_reg_3380_pp0_iter11_reg <= p2_y_read_reg_3380_pp0_iter10_reg;
        p2_y_read_reg_3380_pp0_iter12_reg <= p2_y_read_reg_3380_pp0_iter11_reg;
        p2_y_read_reg_3380_pp0_iter13_reg <= p2_y_read_reg_3380_pp0_iter12_reg;
        p2_y_read_reg_3380_pp0_iter14_reg <= p2_y_read_reg_3380_pp0_iter13_reg;
        p2_y_read_reg_3380_pp0_iter15_reg <= p2_y_read_reg_3380_pp0_iter14_reg;
        p2_y_read_reg_3380_pp0_iter16_reg <= p2_y_read_reg_3380_pp0_iter15_reg;
        p2_y_read_reg_3380_pp0_iter17_reg <= p2_y_read_reg_3380_pp0_iter16_reg;
        p2_y_read_reg_3380_pp0_iter18_reg <= p2_y_read_reg_3380_pp0_iter17_reg;
        p2_y_read_reg_3380_pp0_iter19_reg <= p2_y_read_reg_3380_pp0_iter18_reg;
        p2_y_read_reg_3380_pp0_iter1_reg <= p2_y_read_reg_3380;
        p2_y_read_reg_3380_pp0_iter20_reg <= p2_y_read_reg_3380_pp0_iter19_reg;
        p2_y_read_reg_3380_pp0_iter21_reg <= p2_y_read_reg_3380_pp0_iter20_reg;
        p2_y_read_reg_3380_pp0_iter22_reg <= p2_y_read_reg_3380_pp0_iter21_reg;
        p2_y_read_reg_3380_pp0_iter2_reg <= p2_y_read_reg_3380_pp0_iter1_reg;
        p2_y_read_reg_3380_pp0_iter3_reg <= p2_y_read_reg_3380_pp0_iter2_reg;
        p2_y_read_reg_3380_pp0_iter4_reg <= p2_y_read_reg_3380_pp0_iter3_reg;
        p2_y_read_reg_3380_pp0_iter5_reg <= p2_y_read_reg_3380_pp0_iter4_reg;
        p2_y_read_reg_3380_pp0_iter6_reg <= p2_y_read_reg_3380_pp0_iter5_reg;
        p2_y_read_reg_3380_pp0_iter7_reg <= p2_y_read_reg_3380_pp0_iter6_reg;
        p2_y_read_reg_3380_pp0_iter8_reg <= p2_y_read_reg_3380_pp0_iter7_reg;
        p2_y_read_reg_3380_pp0_iter9_reg <= p2_y_read_reg_3380_pp0_iter8_reg;
        p2_z_read_reg_3372 <= p2_z_int_reg;
        p2_z_read_reg_3372_pp0_iter10_reg <= p2_z_read_reg_3372_pp0_iter9_reg;
        p2_z_read_reg_3372_pp0_iter11_reg <= p2_z_read_reg_3372_pp0_iter10_reg;
        p2_z_read_reg_3372_pp0_iter12_reg <= p2_z_read_reg_3372_pp0_iter11_reg;
        p2_z_read_reg_3372_pp0_iter13_reg <= p2_z_read_reg_3372_pp0_iter12_reg;
        p2_z_read_reg_3372_pp0_iter14_reg <= p2_z_read_reg_3372_pp0_iter13_reg;
        p2_z_read_reg_3372_pp0_iter15_reg <= p2_z_read_reg_3372_pp0_iter14_reg;
        p2_z_read_reg_3372_pp0_iter16_reg <= p2_z_read_reg_3372_pp0_iter15_reg;
        p2_z_read_reg_3372_pp0_iter17_reg <= p2_z_read_reg_3372_pp0_iter16_reg;
        p2_z_read_reg_3372_pp0_iter18_reg <= p2_z_read_reg_3372_pp0_iter17_reg;
        p2_z_read_reg_3372_pp0_iter19_reg <= p2_z_read_reg_3372_pp0_iter18_reg;
        p2_z_read_reg_3372_pp0_iter1_reg <= p2_z_read_reg_3372;
        p2_z_read_reg_3372_pp0_iter20_reg <= p2_z_read_reg_3372_pp0_iter19_reg;
        p2_z_read_reg_3372_pp0_iter21_reg <= p2_z_read_reg_3372_pp0_iter20_reg;
        p2_z_read_reg_3372_pp0_iter22_reg <= p2_z_read_reg_3372_pp0_iter21_reg;
        p2_z_read_reg_3372_pp0_iter2_reg <= p2_z_read_reg_3372_pp0_iter1_reg;
        p2_z_read_reg_3372_pp0_iter3_reg <= p2_z_read_reg_3372_pp0_iter2_reg;
        p2_z_read_reg_3372_pp0_iter4_reg <= p2_z_read_reg_3372_pp0_iter3_reg;
        p2_z_read_reg_3372_pp0_iter5_reg <= p2_z_read_reg_3372_pp0_iter4_reg;
        p2_z_read_reg_3372_pp0_iter6_reg <= p2_z_read_reg_3372_pp0_iter5_reg;
        p2_z_read_reg_3372_pp0_iter7_reg <= p2_z_read_reg_3372_pp0_iter6_reg;
        p2_z_read_reg_3372_pp0_iter8_reg <= p2_z_read_reg_3372_pp0_iter7_reg;
        p2_z_read_reg_3372_pp0_iter9_reg <= p2_z_read_reg_3372_pp0_iter8_reg;
        ret_16_reg_3445 <= grp_fu_3241_p2;
        ret_17_reg_3509 <= grp_fu_3250_p2;
        ret_18_reg_3525 <= grp_fu_3259_p2;
        ret_19_reg_3541 <= grp_fu_3268_p2;
        ret_20_reg_3658 <= grp_fu_3284_p2;
        ret_21_reg_3557 <= grp_fu_3276_p2;
        ret_22_reg_3674 <= grp_fu_3293_p2;
        ret_24_reg_3718 <= grp_fu_3302_p2;
        ret_25_reg_3810 <= grp_fu_3311_p2;
        ret_27_reg_3826 <= grp_fu_3320_p2;
        ret_28_reg_3842 <= grp_fu_3329_p2;
        ret_reg_3429 <= grp_fu_3232_p2;
        select_ln26_reg_4014_pp0_iter28_reg <= select_ln26_reg_4014;
        select_ln26_reg_4014_pp0_iter29_reg <= select_ln26_reg_4014_pp0_iter28_reg;
        select_ln52_11_reg_3959_pp0_iter24_reg <= select_ln52_11_reg_3959;
        select_ln52_11_reg_3959_pp0_iter25_reg <= select_ln52_11_reg_3959_pp0_iter24_reg;
        select_ln52_11_reg_3959_pp0_iter26_reg <= select_ln52_11_reg_3959_pp0_iter25_reg;
        select_ln52_11_reg_3959_pp0_iter27_reg <= select_ln52_11_reg_3959_pp0_iter26_reg;
        select_ln52_11_reg_3959_pp0_iter28_reg <= select_ln52_11_reg_3959_pp0_iter27_reg;
        select_ln52_11_reg_3959_pp0_iter29_reg <= select_ln52_11_reg_3959_pp0_iter28_reg;
        select_ln52_12_reg_4078 <= select_ln52_12_fu_3182_p3;
        select_ln52_3_reg_3976 <= select_ln52_3_fu_2618_p3;
        select_ln52_3_reg_3976_pp0_iter25_reg <= select_ln52_3_reg_3976;
        select_ln52_3_reg_3976_pp0_iter26_reg <= select_ln52_3_reg_3976_pp0_iter25_reg;
        select_ln52_3_reg_3976_pp0_iter27_reg <= select_ln52_3_reg_3976_pp0_iter26_reg;
        select_ln52_3_reg_3976_pp0_iter28_reg <= select_ln52_3_reg_3976_pp0_iter27_reg;
        select_ln52_3_reg_3976_pp0_iter29_reg <= select_ln52_3_reg_3976_pp0_iter28_reg;
        select_ln52_3_reg_3976_pp0_iter30_reg <= select_ln52_3_reg_3976_pp0_iter29_reg;
        select_ln52_6_reg_3954_pp0_iter24_reg <= select_ln52_6_reg_3954;
        select_ln52_6_reg_3954_pp0_iter25_reg <= select_ln52_6_reg_3954_pp0_iter24_reg;
        select_ln52_6_reg_3954_pp0_iter26_reg <= select_ln52_6_reg_3954_pp0_iter25_reg;
        select_ln52_6_reg_3954_pp0_iter27_reg <= select_ln52_6_reg_3954_pp0_iter26_reg;
        select_ln52_6_reg_3954_pp0_iter28_reg <= select_ln52_6_reg_3954_pp0_iter27_reg;
        select_ln52_6_reg_3954_pp0_iter29_reg <= select_ln52_6_reg_3954_pp0_iter28_reg;
        select_ln52_6_reg_3954_pp0_iter30_reg <= select_ln52_6_reg_3954_pp0_iter29_reg;
        t_V_10_reg_3562 <= t_V_10_fu_668_p2;
        t_V_11_reg_3679 <= t_V_11_fu_1259_p2;
        t_V_12_reg_3723 <= t_V_12_fu_1516_p2;
        t_V_13_reg_3815 <= t_V_13_fu_1860_p2;
        t_V_14_reg_3831 <= t_V_14_fu_1919_p2;
        t_V_15_reg_3847 <= t_V_15_fu_1978_p2;
        t_V_6_reg_3514 <= t_V_6_fu_491_p2;
        t_V_7_reg_3530 <= t_V_7_fu_550_p2;
        t_V_8_reg_3546 <= t_V_8_fu_609_p2;
        t_V_9_reg_3663 <= t_V_9_fu_1200_p2;
        t_V_reg_3450 <= t_V_fu_220_p2;
        t_reg_3434 <= t_fu_161_p2;
        trunc_ln1497_66_reg_3456 <= trunc_ln1497_66_fu_226_p1;
        trunc_ln1497_67_reg_3520 <= trunc_ln1497_67_fu_497_p1;
        trunc_ln1497_68_reg_3536 <= trunc_ln1497_68_fu_556_p1;
        trunc_ln1497_69_reg_3552 <= trunc_ln1497_69_fu_615_p1;
        trunc_ln1497_70_reg_3669 <= trunc_ln1497_70_fu_1206_p1;
        trunc_ln1497_71_reg_3568 <= trunc_ln1497_71_fu_674_p1;
        trunc_ln1497_72_reg_3685 <= trunc_ln1497_72_fu_1265_p1;
        trunc_ln1497_73_reg_3729 <= trunc_ln1497_73_fu_1522_p1;
        trunc_ln1497_74_reg_3821 <= trunc_ln1497_74_fu_1866_p1;
        trunc_ln1497_75_reg_3837 <= trunc_ln1497_75_fu_1925_p1;
        trunc_ln1497_76_reg_3853 <= trunc_ln1497_76_fu_1984_p1;
        trunc_ln1497_reg_3440 <= trunc_ln1497_fu_167_p1;
        x_V_13_reg_3712 <= x_V_13_fu_1459_p3;
        x_V_20_reg_3909 <= x_V_20_fu_2336_p3;
        x_V_21_reg_3937 <= x_V_21_fu_2450_p2;
        x_V_reg_3609 <= x_V_fu_984_p3;
        y_V_107_reg_3740 <= y_V_107_fu_1593_p3;
        y_V_113_reg_3858 <= y_V_113_fu_2038_p3;
        y_V_119_reg_3865 <= y_V_119_fu_2096_p3;
        y_V_124_reg_3872 <= y_V_124_fu_2154_p3;
        y_V_156_reg_3601 <= y_V_156_fu_943_p3;
        y_V_156_reg_3601_pp0_iter11_reg <= y_V_156_reg_3601;
        y_V_156_reg_3601_pp0_iter12_reg <= y_V_156_reg_3601_pp0_iter11_reg;
        y_V_156_reg_3601_pp0_iter13_reg <= y_V_156_reg_3601_pp0_iter12_reg;
        y_V_156_reg_3601_pp0_iter14_reg <= y_V_156_reg_3601_pp0_iter13_reg;
        y_V_156_reg_3601_pp0_iter15_reg <= y_V_156_reg_3601_pp0_iter14_reg;
        y_V_156_reg_3601_pp0_iter16_reg <= y_V_156_reg_3601_pp0_iter15_reg;
        y_V_157_reg_3704 <= y_V_157_fu_1418_p3;
        y_V_157_reg_3704_pp0_iter16_reg <= y_V_157_reg_3704;
        y_V_157_reg_3704_pp0_iter17_reg <= y_V_157_reg_3704_pp0_iter16_reg;
        y_V_157_reg_3704_pp0_iter18_reg <= y_V_157_reg_3704_pp0_iter17_reg;
        y_V_157_reg_3704_pp0_iter19_reg <= y_V_157_reg_3704_pp0_iter18_reg;
        y_V_157_reg_3704_pp0_iter20_reg <= y_V_157_reg_3704_pp0_iter19_reg;
        y_V_157_reg_3704_pp0_iter21_reg <= y_V_157_reg_3704_pp0_iter20_reg;
        y_V_158_reg_3901 <= y_V_158_fu_2295_p3;
        y_V_158_reg_3901_pp0_iter23_reg <= y_V_158_reg_3901;
        y_V_158_reg_3901_pp0_iter24_reg <= y_V_158_reg_3901_pp0_iter23_reg;
        y_V_159_reg_3895 <= y_V_159_fu_2254_p3;
        y_V_160_reg_3964 <= y_V_160_fu_2590_p2;
        y_V_60_reg_3461 <= y_V_60_fu_280_p3;
        y_V_65_reg_3468 <= y_V_65_fu_338_p3;
        y_V_68_reg_3481 <= y_V_68_fu_420_p3;
        y_V_68_reg_3481_pp0_iter10_reg <= y_V_68_reg_3481_pp0_iter9_reg;
        y_V_68_reg_3481_pp0_iter11_reg <= y_V_68_reg_3481_pp0_iter10_reg;
        y_V_68_reg_3481_pp0_iter12_reg <= y_V_68_reg_3481_pp0_iter11_reg;
        y_V_68_reg_3481_pp0_iter13_reg <= y_V_68_reg_3481_pp0_iter12_reg;
        y_V_68_reg_3481_pp0_iter14_reg <= y_V_68_reg_3481_pp0_iter13_reg;
        y_V_68_reg_3481_pp0_iter15_reg <= y_V_68_reg_3481_pp0_iter14_reg;
        y_V_68_reg_3481_pp0_iter16_reg <= y_V_68_reg_3481_pp0_iter15_reg;
        y_V_68_reg_3481_pp0_iter17_reg <= y_V_68_reg_3481_pp0_iter16_reg;
        y_V_68_reg_3481_pp0_iter18_reg <= y_V_68_reg_3481_pp0_iter17_reg;
        y_V_68_reg_3481_pp0_iter19_reg <= y_V_68_reg_3481_pp0_iter18_reg;
        y_V_68_reg_3481_pp0_iter20_reg <= y_V_68_reg_3481_pp0_iter19_reg;
        y_V_68_reg_3481_pp0_iter21_reg <= y_V_68_reg_3481_pp0_iter20_reg;
        y_V_68_reg_3481_pp0_iter22_reg <= y_V_68_reg_3481_pp0_iter21_reg;
        y_V_68_reg_3481_pp0_iter23_reg <= y_V_68_reg_3481_pp0_iter22_reg;
        y_V_68_reg_3481_pp0_iter24_reg <= y_V_68_reg_3481_pp0_iter23_reg;
        y_V_68_reg_3481_pp0_iter6_reg <= y_V_68_reg_3481;
        y_V_68_reg_3481_pp0_iter7_reg <= y_V_68_reg_3481_pp0_iter6_reg;
        y_V_68_reg_3481_pp0_iter8_reg <= y_V_68_reg_3481_pp0_iter7_reg;
        y_V_68_reg_3481_pp0_iter9_reg <= y_V_68_reg_3481_pp0_iter8_reg;
        y_V_71_reg_3573 <= y_V_71_fu_728_p3;
        y_V_74_reg_3475 <= y_V_74_fu_379_p3;
        y_V_74_reg_3475_pp0_iter10_reg <= y_V_74_reg_3475_pp0_iter9_reg;
        y_V_74_reg_3475_pp0_iter11_reg <= y_V_74_reg_3475_pp0_iter10_reg;
        y_V_74_reg_3475_pp0_iter12_reg <= y_V_74_reg_3475_pp0_iter11_reg;
        y_V_74_reg_3475_pp0_iter13_reg <= y_V_74_reg_3475_pp0_iter12_reg;
        y_V_74_reg_3475_pp0_iter14_reg <= y_V_74_reg_3475_pp0_iter13_reg;
        y_V_74_reg_3475_pp0_iter15_reg <= y_V_74_reg_3475_pp0_iter14_reg;
        y_V_74_reg_3475_pp0_iter16_reg <= y_V_74_reg_3475_pp0_iter15_reg;
        y_V_74_reg_3475_pp0_iter17_reg <= y_V_74_reg_3475_pp0_iter16_reg;
        y_V_74_reg_3475_pp0_iter18_reg <= y_V_74_reg_3475_pp0_iter17_reg;
        y_V_74_reg_3475_pp0_iter19_reg <= y_V_74_reg_3475_pp0_iter18_reg;
        y_V_74_reg_3475_pp0_iter20_reg <= y_V_74_reg_3475_pp0_iter19_reg;
        y_V_74_reg_3475_pp0_iter21_reg <= y_V_74_reg_3475_pp0_iter20_reg;
        y_V_74_reg_3475_pp0_iter22_reg <= y_V_74_reg_3475_pp0_iter21_reg;
        y_V_74_reg_3475_pp0_iter23_reg <= y_V_74_reg_3475_pp0_iter22_reg;
        y_V_74_reg_3475_pp0_iter6_reg <= y_V_74_reg_3475;
        y_V_74_reg_3475_pp0_iter7_reg <= y_V_74_reg_3475_pp0_iter6_reg;
        y_V_74_reg_3475_pp0_iter8_reg <= y_V_74_reg_3475_pp0_iter7_reg;
        y_V_74_reg_3475_pp0_iter9_reg <= y_V_74_reg_3475_pp0_iter8_reg;
        y_V_77_reg_3580 <= y_V_77_fu_786_p3;
        y_V_82_reg_3587 <= y_V_82_fu_844_p3;
        y_V_88_reg_3690 <= y_V_88_fu_1319_p3;
        y_V_93_reg_3594 <= y_V_93_fu_902_p3;
        y_V_99_reg_3697 <= y_V_99_fu_1377_p3;
        zext_ln1345_11_reg_3747[12 : 0] <= zext_ln1345_11_fu_1646_p1[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter18_reg[12 : 0] <= zext_ln1345_11_reg_3747[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter19_reg[12 : 0] <= zext_ln1345_11_reg_3747_pp0_iter18_reg[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter20_reg[12 : 0] <= zext_ln1345_11_reg_3747_pp0_iter19_reg[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter21_reg[12 : 0] <= zext_ln1345_11_reg_3747_pp0_iter20_reg[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter22_reg[12 : 0] <= zext_ln1345_11_reg_3747_pp0_iter21_reg[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter23_reg[12 : 0] <= zext_ln1345_11_reg_3747_pp0_iter22_reg[12 : 0];
        zext_ln1345_11_reg_3747_pp0_iter24_reg[12 : 0] <= zext_ln1345_11_reg_3747_pp0_iter23_reg[12 : 0];
        zext_ln1345_14_reg_3764[12 : 0] <= zext_ln1345_14_fu_1690_p1[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter18_reg[12 : 0] <= zext_ln1345_14_reg_3764[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter19_reg[12 : 0] <= zext_ln1345_14_reg_3764_pp0_iter18_reg[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter20_reg[12 : 0] <= zext_ln1345_14_reg_3764_pp0_iter19_reg[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter21_reg[12 : 0] <= zext_ln1345_14_reg_3764_pp0_iter20_reg[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter22_reg[12 : 0] <= zext_ln1345_14_reg_3764_pp0_iter21_reg[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter23_reg[12 : 0] <= zext_ln1345_14_reg_3764_pp0_iter22_reg[12 : 0];
        zext_ln1345_14_reg_3764_pp0_iter24_reg[12 : 0] <= zext_ln1345_14_reg_3764_pp0_iter23_reg[12 : 0];
        zext_ln1345_7_reg_3422[12 : 0] <= zext_ln1345_7_fu_108_p1[12 : 0];
        zext_ln1345_7_reg_3422_pp0_iter1_reg[12 : 0] <= zext_ln1345_7_reg_3422[12 : 0];
        zext_ln1345_7_reg_3422_pp0_iter2_reg[12 : 0] <= zext_ln1345_7_reg_3422_pp0_iter1_reg[12 : 0];
        zext_ln1345_7_reg_3422_pp0_iter3_reg[12 : 0] <= zext_ln1345_7_reg_3422_pp0_iter2_reg[12 : 0];
        zext_ln1345_7_reg_3422_pp0_iter4_reg[12 : 0] <= zext_ln1345_7_reg_3422_pp0_iter3_reg[12 : 0];
        zext_ln1345_reg_3415[12 : 0] <= zext_ln1345_fu_104_p1[12 : 0];
        zext_ln1345_reg_3415_pp0_iter1_reg[12 : 0] <= zext_ln1345_reg_3415[12 : 0];
        zext_ln1345_reg_3415_pp0_iter2_reg[12 : 0] <= zext_ln1345_reg_3415_pp0_iter1_reg[12 : 0];
        zext_ln1345_reg_3415_pp0_iter3_reg[12 : 0] <= zext_ln1345_reg_3415_pp0_iter2_reg[12 : 0];
        zext_ln1345_reg_3415_pp0_iter4_reg[12 : 0] <= zext_ln1345_reg_3415_pp0_iter3_reg[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln52_3_reg_3976_pp0_iter30_reg;
        ap_return_1_int_reg <= select_ln52_7_fu_3210_p3;
        ap_return_2_int_reg <= select_ln52_12_reg_4078;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p1_x_int_reg <= p1_x;
        p1_y_int_reg <= p1_y;
        p1_z_int_reg <= p1_z;
        p2_x_int_reg <= p2_x;
        p2_y_int_reg <= p2_y;
        p2_z_int_reg <= p2_z;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter24_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        ret_30_reg_3981 <= grp_fu_3347_p2;
        t_V_16_reg_3986 <= t_V_16_fu_2695_p2;
        trunc_ln1497_77_reg_3992 <= trunc_ln1497_77_fu_2701_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter27_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        ret_32_reg_4020 <= grp_fu_3356_p2;
        ret_35_reg_4036 <= grp_fu_3364_p2;
        t_V_17_reg_4025 <= t_V_17_fu_2883_p2;
        t_V_19_reg_4041 <= t_V_19_fu_2942_p2;
        trunc_ln1497_78_reg_4031 <= trunc_ln1497_78_fu_2889_p1;
        trunc_ln1497_80_reg_4047 <= trunc_ln1497_80_fu_2948_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter20_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        ret_34_reg_3879 <= grp_fu_3338_p2;
        t_V_18_reg_3884 <= t_V_18_fu_2211_p2;
        trunc_ln1497_79_reg_3890 <= trunc_ln1497_79_fu_2217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter26_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        select_ln26_reg_4014 <= select_ln26_fu_2826_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter22_reg == 1'd1) & (1'b1 == ap_ce_reg))) begin
        select_ln52_11_reg_3959 <= select_ln52_11_fu_2547_p3;
        select_ln52_2_reg_3949 <= select_ln52_2_fu_2509_p3;
        select_ln52_6_reg_3954 <= select_ln52_6_fu_2528_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter29_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        x_V_23_reg_4072 <= x_V_23_fu_3133_p3;
        y_V_142_reg_4066 <= y_V_142_fu_3094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter22_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        x_V_25_reg_3943 <= x_V_25_fu_2489_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter23_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        x_V_26_reg_3970 <= x_V_26_fu_2612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter25_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        y_V_133_reg_4007 <= y_V_133_fu_2785_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter28_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        y_V_139_reg_4052 <= y_V_139_fu_3002_p3;
        y_V_151_reg_4059 <= y_V_151_fu_3060_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln52_3_reg_3797_pp0_iter21_reg == 1'd0) & (1'b1 == ap_ce_reg))) begin
        y_V_145_reg_3925 <= y_V_145_fu_2401_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln52_3_reg_3976_pp0_iter30_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln52_7_fu_3210_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln52_12_reg_4078;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3232_ce = 1'b1;
    end else begin
        grp_fu_3232_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3241_ce = 1'b1;
    end else begin
        grp_fu_3241_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3250_ce = 1'b1;
    end else begin
        grp_fu_3250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3259_ce = 1'b1;
    end else begin
        grp_fu_3259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3268_ce = 1'b1;
    end else begin
        grp_fu_3268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3276_ce = 1'b1;
    end else begin
        grp_fu_3276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3284_ce = 1'b1;
    end else begin
        grp_fu_3284_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3293_ce = 1'b1;
    end else begin
        grp_fu_3293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3302_ce = 1'b1;
    end else begin
        grp_fu_3302_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3311_ce = 1'b1;
    end else begin
        grp_fu_3311_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3320_ce = 1'b1;
    end else begin
        grp_fu_3320_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3329_ce = 1'b1;
    end else begin
        grp_fu_3329_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3338_ce = 1'b1;
    end else begin
        grp_fu_3338_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3347_ce = 1'b1;
    end else begin
        grp_fu_3347_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3356_ce = 1'b1;
    end else begin
        grp_fu_3356_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3364_ce = 1'b1;
    end else begin
        grp_fu_3364_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp39) & (1'b1 == ap_ce_reg))) begin
        grp_pdouble_fu_94_ap_ce = 1'b1;
    end else begin
        grp_pdouble_fu_94_ap_ce = 1'b0;
    end
end

assign H_V_fu_1105_p2 = (add_ln213_51_reg_3635 - y_V_156_reg_3601_pp0_iter11_reg);

assign add_ln208_15_fu_210_p2 = (zext_ln1497_32_fu_193_p1 + zext_ln1497_33_fu_206_p1);

assign add_ln208_17_fu_481_p2 = (zext_ln1497_36_fu_464_p1 + zext_ln1497_37_fu_477_p1);

assign add_ln208_19_fu_540_p2 = (zext_ln1497_40_fu_523_p1 + zext_ln1497_41_fu_536_p1);

assign add_ln208_21_fu_599_p2 = (zext_ln1497_44_fu_582_p1 + zext_ln1497_45_fu_595_p1);

assign add_ln208_23_fu_1190_p2 = (zext_ln1497_48_fu_1173_p1 + zext_ln1497_49_fu_1186_p1);

assign add_ln208_25_fu_658_p2 = (zext_ln1497_52_fu_641_p1 + zext_ln1497_53_fu_654_p1);

assign add_ln208_27_fu_1249_p2 = (zext_ln1497_56_fu_1232_p1 + zext_ln1497_57_fu_1245_p1);

assign add_ln208_29_fu_1506_p2 = (zext_ln1497_60_fu_1489_p1 + zext_ln1497_61_fu_1502_p1);

assign add_ln208_31_fu_1850_p2 = (zext_ln1497_64_fu_1833_p1 + zext_ln1497_65_fu_1846_p1);

assign add_ln208_33_fu_1909_p2 = (zext_ln1497_68_fu_1892_p1 + zext_ln1497_69_fu_1905_p1);

assign add_ln208_35_fu_1968_p2 = (zext_ln1497_72_fu_1951_p1 + zext_ln1497_73_fu_1964_p1);

assign add_ln208_37_fu_2685_p2 = (zext_ln1497_76_fu_2668_p1 + zext_ln1497_77_fu_2681_p1);

assign add_ln208_39_fu_2873_p2 = (zext_ln1497_80_fu_2856_p1 + zext_ln1497_81_fu_2869_p1);

assign add_ln208_41_fu_2201_p2 = (zext_ln1497_84_fu_2184_p1 + zext_ln1497_85_fu_2197_p1);

assign add_ln208_43_fu_2932_p2 = (zext_ln1497_88_fu_2915_p1 + zext_ln1497_89_fu_2928_p1);

assign add_ln208_fu_151_p2 = (zext_ln1497_28_fu_134_p1 + zext_ln1497_29_fu_147_p1);

assign add_ln213_30_fu_314_p2 = (sub_ln213_30_fu_309_p2 + zext_ln1497_34_fu_305_p1);

assign add_ln213_33_fu_704_p2 = (sub_ln213_32_fu_699_p2 + zext_ln1497_38_fu_695_p1);

assign add_ln213_36_fu_762_p2 = (sub_ln213_34_fu_757_p2 + zext_ln1497_42_fu_753_p1);

assign add_ln213_39_fu_820_p2 = (sub_ln213_36_fu_815_p2 + zext_ln1497_46_fu_811_p1);

assign add_ln213_42_fu_1295_p2 = (sub_ln213_38_fu_1290_p2 + zext_ln1497_50_fu_1286_p1);

assign add_ln213_45_fu_878_p2 = (sub_ln213_40_fu_873_p2 + zext_ln1497_54_fu_869_p1);

assign add_ln213_48_fu_1353_p2 = (sub_ln213_42_fu_1348_p2 + zext_ln1497_58_fu_1344_p1);

assign add_ln213_51_fu_1100_p2 = (select_ln213_fu_1092_p3 + x_V_reg_3609);

assign add_ln213_52_fu_1538_p2 = (select_ln213_14_fu_1530_p3 + x_V_13_reg_3712);

assign add_ln213_53_fu_1569_p2 = (sub_ln213_47_fu_1564_p2 + zext_ln1497_62_fu_1560_p1);

assign add_ln213_56_fu_2014_p2 = (sub_ln213_49_fu_2009_p2 + zext_ln1497_66_fu_2005_p1);

assign add_ln213_59_fu_2072_p2 = (sub_ln213_52_fu_2067_p2 + zext_ln1497_70_fu_2063_p1);

assign add_ln213_62_fu_2130_p2 = (sub_ln213_54_fu_2125_p2 + zext_ln1497_74_fu_2121_p1);

assign add_ln213_68_fu_2761_p2 = (sub_ln213_58_fu_2756_p2 + zext_ln1497_78_fu_2752_p1);

assign add_ln213_71_fu_2978_p2 = (sub_ln213_61_fu_2973_p2 + zext_ln1497_82_fu_2969_p1);

assign add_ln213_75_fu_1790_p2 = (p2_z_read_reg_3372_pp0_iter17_reg + p1_z_read_reg_3392_pp0_iter17_reg);

assign add_ln213_76_fu_2377_p2 = (sub_ln213_65_fu_2372_p2 + zext_ln1497_86_fu_2368_p1);

assign add_ln213_81_fu_3036_p2 = (sub_ln213_68_fu_3031_p2 + zext_ln1497_90_fu_3027_p1);

assign add_ln213_fu_256_p2 = (sub_ln213_28_fu_251_p2 + zext_ln1497_30_fu_247_p1);

assign add_ln26_10_fu_1019_p2 = (trunc_ln213_10_fu_1015_p1 + 13'd511);

assign add_ln26_11_fu_1412_p2 = (trunc_ln213_11_fu_1408_p1 + 13'd511);

assign add_ln26_12_fu_1067_p2 = (trunc_ln213_12_fu_1063_p1 + 13'd511);

assign add_ln26_13_fu_1453_p2 = (trunc_ln213_13_fu_1449_p1 + 13'd511);

assign add_ln26_14_fu_1632_p2 = (trunc_ln213_14_fu_1628_p1 + 13'd511);

assign add_ln26_15_fu_2248_p2 = (trunc_ln213_15_fu_2244_p1 + 13'd511);

assign add_ln26_16_fu_2289_p2 = (trunc_ln213_16_fu_2285_p1 + 13'd511);

assign add_ln26_17_fu_2330_p2 = (trunc_ln213_17_fu_2326_p1 + 13'd511);

assign add_ln26_18_fu_2820_p2 = (trunc_ln213_18_fu_2816_p1 + 13'd511);

assign add_ln26_19_fu_3127_p2 = (trunc_ln213_19_fu_3123_p1 + 13'd511);

assign add_ln26_20_fu_2483_p2 = (trunc_ln213_20_fu_2479_p1 + 13'd511);

assign add_ln26_21_fu_3168_p2 = (trunc_ln213_21_fu_3164_p1 + 13'd511);

assign add_ln26_7_fu_414_p2 = (trunc_ln213_7_fu_410_p1 + 13'd511);

assign add_ln26_8_fu_937_p2 = (trunc_ln213_8_fu_933_p1 + 13'd511);

assign add_ln26_9_fu_978_p2 = (trunc_ln213_9_fu_974_p1 + 13'd511);

assign add_ln26_fu_373_p2 = (trunc_ln213_fu_369_p1 + 13'd511);

assign and_ln52_fu_1766_p2 = (xor_ln870_1_fu_1760_p2 & icmp_ln52_fu_1727_p2);

assign and_ln54_fu_1737_p2 = (icmp_ln874_fu_1733_p2 & icmp_ln870_2_reg_3653_pp0_iter16_reg);

assign and_ln870_fu_1748_p2 = (xor_ln870_fu_1742_p2 & icmp_ln870_1_fu_1717_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call6 = ~(1'b1 == 1'b1);

assign b_V_fu_3204_p2 = (sub_ln213_63_fu_3200_p2 + select_ln213_22_fu_3192_p3);

assign grp_fu_3232_p0 = zext_ln1345_fu_104_p1;

assign grp_fu_3232_p1 = zext_ln1345_fu_104_p1;

assign grp_fu_3241_p0 = zext_ln1345_7_fu_108_p1;

assign grp_fu_3241_p1 = zext_ln1345_7_fu_108_p1;

assign grp_fu_3250_p0 = zext_ln1345_8_fu_431_p1;

assign grp_fu_3250_p1 = grp_fu_3250_p10;

assign grp_fu_3250_p10 = p1_x_read_reg_3408_pp0_iter4_reg;

assign grp_fu_3259_p0 = zext_ln1345_9_fu_438_p1;

assign grp_fu_3259_p1 = grp_fu_3259_p10;

assign grp_fu_3259_p10 = p2_x_read_reg_3386_pp0_iter4_reg;

assign grp_fu_3268_p0 = zext_ln1345_8_fu_431_p1;

assign grp_fu_3268_p1 = zext_ln1345_7_reg_3422_pp0_iter4_reg;

assign grp_fu_3276_p0 = zext_ln1345_9_fu_438_p1;

assign grp_fu_3276_p1 = zext_ln1345_reg_3415_pp0_iter4_reg;

assign grp_fu_3284_p0 = grp_fu_3284_p00;

assign grp_fu_3284_p00 = y_V_154_fu_1025_p3;

assign grp_fu_3284_p1 = grp_fu_3284_p10;

assign grp_fu_3284_p10 = p1_y_read_reg_3401_pp0_iter9_reg;

assign grp_fu_3293_p0 = grp_fu_3293_p00;

assign grp_fu_3293_p00 = y_V_155_fu_1073_p3;

assign grp_fu_3293_p1 = grp_fu_3293_p10;

assign grp_fu_3293_p10 = p2_y_read_reg_3380_pp0_iter9_reg;

assign grp_fu_3302_p0 = zext_ln1345_10_fu_1143_p1;

assign grp_fu_3302_p1 = zext_ln1345_10_fu_1143_p1;

assign grp_fu_3311_p0 = zext_ln1345_12_fu_1649_p1;

assign grp_fu_3311_p1 = grp_fu_3311_p10;

assign grp_fu_3311_p10 = H_V_reg_3641_pp0_iter16_reg;

assign grp_fu_3320_p0 = zext_ln1345_12_fu_1649_p1;

assign grp_fu_3320_p1 = grp_fu_3320_p10;

assign grp_fu_3320_p10 = y_V_156_reg_3601_pp0_iter16_reg;

assign grp_fu_3329_p0 = zext_ln1345_14_fu_1690_p1;

assign grp_fu_3329_p1 = zext_ln1345_14_fu_1690_p1;

assign grp_fu_3338_p0 = zext_ln1345_16_fu_1807_p1;

assign grp_fu_3338_p1 = zext_ln1345_16_fu_1807_p1;

assign grp_fu_3347_p0 = grp_fu_3347_p00;

assign grp_fu_3347_p00 = y_V_159_fu_2254_p3;

assign grp_fu_3347_p1 = grp_fu_3347_p10;

assign grp_fu_3347_p10 = y_V_157_reg_3704_pp0_iter21_reg;

assign grp_fu_3356_p0 = grp_fu_3356_p00;

assign grp_fu_3356_p00 = y_V_136_fu_2640_p2;

assign grp_fu_3356_p1 = zext_ln1345_14_reg_3764_pp0_iter24_reg;

assign grp_fu_3364_p0 = zext_ln1345_11_reg_3747_pp0_iter24_reg;

assign grp_fu_3364_p1 = grp_fu_3364_p10;

assign grp_fu_3364_p10 = x_V_27_fu_2725_p2;

assign icmp_ln52_fu_1727_p2 = ((or_ln52_fu_1722_p2 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_1717_p2 = ((p2_z_read_reg_3372_pp0_iter16_reg == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_2_fu_1147_p2 = ((add_ln213_51_reg_3635 == y_V_156_reg_3601_pp0_iter11_reg) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1712_p2 = ((p1_z_read_reg_3392_pp0_iter16_reg == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1733_p2 = ((add_ln213_52_reg_3734 != y_V_157_reg_3704_pp0_iter16_reg) ? 1'b1 : 1'b0);

assign icmp_ln878_10_fu_2428_p2 = ((ret_29_fu_2421_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_11_fu_3075_p2 = ((ret_31_fu_3068_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_12_fu_1706_p2 = ((ret_33_fu_1700_p2 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_9_fu_1661_p2 = ((ret_26_fu_1653_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1117_p2 = ((ret_23_fu_1109_p3 < 14'd7681) ? 1'b1 : 1'b0);

assign icmp_ln882_21_fu_346_p2 = ((y_V_60_reg_3461 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_22_fu_363_p2 = ((y_V_62_fu_356_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_23_fu_326_p2 = ((y_V_63_fu_320_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_24_fu_387_p2 = ((y_V_65_reg_3468 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_25_fu_404_p2 = ((y_V_67_fu_397_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_26_fu_716_p2 = ((y_V_69_fu_710_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_27_fu_910_p2 = ((y_V_71_reg_3573 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_28_fu_927_p2 = ((y_V_73_fu_920_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_29_fu_774_p2 = ((y_V_75_fu_768_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_30_fu_951_p2 = ((y_V_77_reg_3580 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_31_fu_968_p2 = ((y_V_79_fu_961_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_32_fu_832_p2 = ((y_V_80_fu_826_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_33_fu_992_p2 = ((y_V_82_reg_3587 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_34_fu_1009_p2 = ((y_V_84_fu_1002_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_35_fu_1307_p2 = ((y_V_86_fu_1301_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_36_fu_1385_p2 = ((y_V_88_reg_3690 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_37_fu_1402_p2 = ((y_V_90_fu_1395_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_38_fu_890_p2 = ((y_V_91_fu_884_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_39_fu_1040_p2 = ((y_V_93_reg_3594 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_40_fu_1057_p2 = ((y_V_95_fu_1050_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_41_fu_1365_p2 = ((y_V_97_fu_1359_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_42_fu_1426_p2 = ((y_V_99_reg_3697 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_43_fu_1443_p2 = ((y_V_101_fu_1436_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_44_fu_1581_p2 = ((y_V_105_fu_1575_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_45_fu_1605_p2 = ((y_V_107_reg_3740 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_46_fu_1622_p2 = ((y_V_109_fu_1615_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_47_fu_2026_p2 = ((y_V_111_fu_2020_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_48_fu_2221_p2 = ((y_V_113_reg_3858 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_49_fu_2238_p2 = ((y_V_115_fu_2231_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_50_fu_2084_p2 = ((y_V_117_fu_2078_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_51_fu_2262_p2 = ((y_V_119_reg_3865 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_52_fu_2279_p2 = ((y_V_121_fu_2272_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_53_fu_2142_p2 = ((y_V_122_fu_2136_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_54_fu_2303_p2 = ((y_V_124_reg_3872 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_55_fu_2320_p2 = ((y_V_126_fu_2313_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_56_fu_2773_p2 = ((y_V_131_fu_2767_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_57_fu_2793_p2 = ((y_V_133_reg_4007 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_58_fu_2810_p2 = ((y_V_135_fu_2803_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_59_fu_2990_p2 = ((y_V_137_fu_2984_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_60_fu_3100_p2 = ((y_V_139_reg_4052 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_61_fu_3117_p2 = ((y_V_141_fu_3110_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_62_fu_2389_p2 = ((y_V_143_fu_2383_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_63_fu_2456_p2 = ((y_V_145_reg_3925 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_64_fu_2473_p2 = ((y_V_147_fu_2466_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_65_fu_3048_p2 = ((y_V_149_fu_3042_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_66_fu_3141_p2 = ((y_V_151_reg_4059 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_67_fu_3158_p2 = ((y_V_153_fu_3151_p3 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_268_p2 = ((y_V_fu_262_p2 > 26'd7680) ? 1'b1 : 1'b0);

assign icmp_ln886_10_fu_2596_p2 = ((x_V_25_reg_3943 > y_V_74_reg_3475_pp0_iter23_reg) ? 1'b1 : 1'b0);

assign icmp_ln886_11_fu_2709_p2 = ((x_V_26_reg_3970 > y_V_68_reg_3481_pp0_iter24_reg) ? 1'b1 : 1'b0);

assign icmp_ln886_5_fu_1526_p2 = ((x_V_13_reg_3712 > y_V_157_reg_3704) ? 1'b1 : 1'b0);

assign icmp_ln886_6_fu_2434_p2 = ((x_V_20_reg_3909 > y_V_159_reg_3895) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_2572_p2 = ((x_V_21_reg_3937 > y_V_129_fu_2566_p2) ? 1'b1 : 1'b0);

assign icmp_ln886_8_fu_2624_p2 = ((y_V_158_reg_3901_pp0_iter24_reg > y_V_160_reg_3964) ? 1'b1 : 1'b0);

assign icmp_ln886_9_fu_3188_p2 = ((x_V_23_reg_4072 > y_V_142_reg_4066) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1088_p2 = ((x_V_reg_3609 > y_V_156_reg_3601) ? 1'b1 : 1'b0);

assign or_ln52_1_fu_1772_p2 = (and_ln870_fu_1748_p2 | and_ln52_fu_1766_p2);

assign or_ln52_2_fu_1778_p2 = (icmp_ln870_fu_1712_p2 | and_ln54_fu_1737_p2);

assign or_ln52_3_fu_1784_p2 = (or_ln52_2_fu_1778_p2 | or_ln52_1_fu_1772_p2);

assign or_ln52_fu_1722_p2 = (t3_V_fu_1601_p2 | H_V_reg_3641_pp0_iter16_reg);

assign or_ln870_fu_1754_p2 = (icmp_ln870_fu_1712_p2 | icmp_ln870_1_fu_1717_p2);

assign r_14_fu_240_p3 = {{t_reg_3434}, {9'd0}};

assign r_15_fu_291_p3 = {{trunc_ln1497_66_reg_3456}, {13'd0}};

assign r_16_fu_298_p3 = {{t_V_reg_3450}, {9'd0}};

assign r_17_fu_681_p3 = {{trunc_ln1497_67_reg_3520}, {13'd0}};

assign r_18_fu_688_p3 = {{t_V_6_reg_3514}, {9'd0}};

assign r_19_fu_739_p3 = {{trunc_ln1497_68_reg_3536}, {13'd0}};

assign r_20_fu_746_p3 = {{t_V_7_reg_3530}, {9'd0}};

assign r_21_fu_797_p3 = {{trunc_ln1497_69_reg_3552}, {13'd0}};

assign r_22_fu_804_p3 = {{t_V_8_reg_3546}, {9'd0}};

assign r_23_fu_1272_p3 = {{trunc_ln1497_70_reg_3669}, {13'd0}};

assign r_24_fu_1279_p3 = {{t_V_9_reg_3663}, {9'd0}};

assign r_25_fu_855_p3 = {{trunc_ln1497_71_reg_3568}, {13'd0}};

assign r_26_fu_862_p3 = {{t_V_10_reg_3562}, {9'd0}};

assign r_27_fu_1330_p3 = {{trunc_ln1497_72_reg_3685}, {13'd0}};

assign r_28_fu_1337_p3 = {{t_V_11_reg_3679}, {9'd0}};

assign r_29_fu_1546_p3 = {{trunc_ln1497_73_reg_3729}, {13'd0}};

assign r_30_fu_1553_p3 = {{t_V_12_reg_3723}, {9'd0}};

assign r_31_fu_1991_p3 = {{trunc_ln1497_74_reg_3821}, {13'd0}};

assign r_32_fu_1998_p3 = {{t_V_13_reg_3815}, {9'd0}};

assign r_33_fu_2049_p3 = {{trunc_ln1497_75_reg_3837}, {13'd0}};

assign r_34_fu_2056_p3 = {{t_V_14_reg_3831}, {9'd0}};

assign r_35_fu_2107_p3 = {{trunc_ln1497_76_reg_3853}, {13'd0}};

assign r_36_fu_2114_p3 = {{t_V_15_reg_3847}, {9'd0}};

assign r_37_fu_2738_p3 = {{trunc_ln1497_77_reg_3992}, {13'd0}};

assign r_38_fu_2745_p3 = {{t_V_16_reg_3986}, {9'd0}};

assign r_39_fu_2955_p3 = {{trunc_ln1497_78_reg_4031}, {13'd0}};

assign r_40_fu_2962_p3 = {{t_V_17_reg_4025}, {9'd0}};

assign r_41_fu_2354_p3 = {{trunc_ln1497_79_reg_3890}, {13'd0}};

assign r_42_fu_2361_p3 = {{t_V_18_reg_3884}, {9'd0}};

assign r_43_fu_3013_p3 = {{trunc_ln1497_80_reg_4047}, {13'd0}};

assign r_44_fu_3020_p3 = {{t_V_19_reg_4041}, {9'd0}};

assign r_fu_233_p3 = {{trunc_ln1497_reg_3440}, {13'd0}};

assign ret_23_fu_1109_p3 = {{H_V_fu_1105_p2}, {1'd0}};

assign ret_26_fu_1653_p3 = {{t3_V_fu_1601_p2}, {1'd0}};

assign ret_29_fu_2421_p3 = {{y_V_158_reg_3901}, {1'd0}};

assign ret_31_fu_3068_p3 = {{select_ln26_reg_4014_pp0_iter29_reg}, {1'd0}};

assign ret_33_fu_1700_p2 = (zext_ln215_10_fu_1697_p1 + zext_ln215_9_fu_1694_p1);

assign select_ln213_14_fu_1530_p3 = ((icmp_ln886_5_fu_1526_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_15_fu_1129_p3 = ((icmp_ln878_fu_1117_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_16_fu_1673_p3 = ((icmp_ln878_9_fu_1661_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_17_fu_2559_p3 = ((icmp_ln878_10_reg_3932[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_18_fu_2438_p3 = ((icmp_ln886_6_fu_2434_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_19_fu_2577_p3 = ((icmp_ln886_7_fu_2572_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_20_fu_2628_p3 = ((icmp_ln886_8_fu_2624_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_21_fu_3086_p3 = ((icmp_ln878_11_fu_3075_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_22_fu_3192_p3 = ((icmp_ln886_9_fu_3188_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_23_fu_1794_p3 = ((icmp_ln878_12_reg_3771[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_24_fu_2600_p3 = ((icmp_ln886_10_fu_2596_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_25_fu_2713_p3 = ((icmp_ln886_11_fu_2709_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln213_fu_1092_p3 = ((icmp_ln886_fu_1088_p2[0:0] == 1'b1) ? 13'd0 : 13'd7681);

assign select_ln26_fu_2826_p3 = ((icmp_ln882_58_fu_2810_p2[0:0] == 1'b1) ? add_ln26_18_fu_2820_p2 : trunc_ln213_18_fu_2816_p1);

assign select_ln52_10_fu_3174_p3 = ((icmp_ln882_67_fu_3158_p2[0:0] == 1'b1) ? add_ln26_21_fu_3168_p2 : trunc_ln213_21_fu_3164_p1);

assign select_ln52_11_fu_2547_p3 = ((or_ln52_1_reg_3790_pp0_iter22_reg[0:0] == 1'b1) ? select_ln52_8_fu_2535_p3 : select_ln52_9_fu_2541_p3);

assign select_ln52_12_fu_3182_p3 = ((or_ln52_3_reg_3797_pp0_iter29_reg[0:0] == 1'b1) ? select_ln52_11_reg_3959_pp0_iter29_reg : select_ln52_10_fu_3174_p3);

assign select_ln52_1_fu_2503_p3 = ((icmp_ln870_reg_3776_pp0_iter22_reg[0:0] == 1'b1) ? p2_x_read_reg_3386_pp0_iter22_reg : 13'd0);

assign select_ln52_2_fu_2509_p3 = ((or_ln52_1_reg_3790_pp0_iter22_reg[0:0] == 1'b1) ? select_ln52_fu_2497_p3 : select_ln52_1_fu_2503_p3);

assign select_ln52_3_fu_2618_p3 = ((or_ln52_3_reg_3797_pp0_iter23_reg[0:0] == 1'b1) ? select_ln52_2_reg_3949 : y_V_160_fu_2590_p2);

assign select_ln52_4_fu_2516_p3 = ((and_ln52_reg_3783_pp0_iter22_reg[0:0] == 1'b1) ? grp_pdouble_fu_94_ap_return_1 : p1_y_read_reg_3401_pp0_iter22_reg);

assign select_ln52_5_fu_2522_p3 = ((icmp_ln870_reg_3776_pp0_iter22_reg[0:0] == 1'b1) ? p2_y_read_reg_3380_pp0_iter22_reg : 13'd1);

assign select_ln52_6_fu_2528_p3 = ((or_ln52_1_reg_3790_pp0_iter22_reg[0:0] == 1'b1) ? select_ln52_4_fu_2516_p3 : select_ln52_5_fu_2522_p3);

assign select_ln52_7_fu_3210_p3 = ((or_ln52_3_reg_3797_pp0_iter30_reg[0:0] == 1'b1) ? select_ln52_6_reg_3954_pp0_iter30_reg : b_V_fu_3204_p2);

assign select_ln52_8_fu_2535_p3 = ((and_ln52_reg_3783_pp0_iter22_reg[0:0] == 1'b1) ? grp_pdouble_fu_94_ap_return_2 : p1_z_read_reg_3392_pp0_iter22_reg);

assign select_ln52_9_fu_2541_p3 = ((icmp_ln870_reg_3776_pp0_iter22_reg[0:0] == 1'b1) ? p2_z_read_reg_3372_pp0_iter22_reg : 13'd0);

assign select_ln52_fu_2497_p3 = ((and_ln52_reg_3783_pp0_iter22_reg[0:0] == 1'b1) ? grp_pdouble_fu_94_ap_return_0 : p1_x_read_reg_3408_pp0_iter22_reg);

assign shl_ln213_7_fu_1667_p2 = t3_V_fu_1601_p2 << 13'd1;

assign shl_ln213_8_fu_2554_p2 = y_V_158_reg_3901_pp0_iter23_reg << 13'd1;

assign shl_ln213_9_fu_3081_p2 = select_ln26_reg_4014_pp0_iter29_reg << 13'd1;

assign shl_ln213_fu_1123_p2 = H_V_fu_1105_p2 << 13'd1;

assign sub_ln213_10_fu_2446_p2 = (x_V_20_reg_3909 - y_V_159_reg_3895);

assign sub_ln213_13_fu_2608_p2 = (x_V_25_reg_3943 - y_V_74_reg_3475_pp0_iter23_reg);

assign sub_ln213_28_fu_251_p2 = (ret_reg_3429 - zext_ln21_fu_230_p1);

assign sub_ln213_30_fu_309_p2 = (ret_16_reg_3445 - zext_ln21_7_fu_288_p1);

assign sub_ln213_32_fu_699_p2 = (ret_17_reg_3509 - zext_ln21_8_fu_678_p1);

assign sub_ln213_34_fu_757_p2 = (ret_18_reg_3525 - zext_ln21_9_fu_736_p1);

assign sub_ln213_36_fu_815_p2 = (ret_19_reg_3541 - zext_ln21_10_fu_794_p1);

assign sub_ln213_38_fu_1290_p2 = (ret_20_reg_3658 - zext_ln21_11_fu_1269_p1);

assign sub_ln213_40_fu_873_p2 = (ret_21_reg_3557 - zext_ln21_12_fu_852_p1);

assign sub_ln213_42_fu_1348_p2 = (ret_22_reg_3674 - zext_ln21_13_fu_1327_p1);

assign sub_ln213_47_fu_1564_p2 = (ret_24_reg_3718 - zext_ln21_14_fu_1543_p1);

assign sub_ln213_49_fu_2009_p2 = (ret_25_reg_3810 - zext_ln21_15_fu_1988_p1);

assign sub_ln213_52_fu_2067_p2 = (ret_27_reg_3826 - zext_ln21_16_fu_2046_p1);

assign sub_ln213_54_fu_2125_p2 = (ret_28_reg_3842 - zext_ln21_17_fu_2104_p1);

assign sub_ln213_57_fu_2636_p2 = (y_V_158_reg_3901_pp0_iter24_reg - y_V_160_reg_3964);

assign sub_ln213_58_fu_2756_p2 = (ret_30_reg_3981 - zext_ln21_18_fu_2735_p1);

assign sub_ln213_61_fu_2973_p2 = (ret_32_reg_4020 - zext_ln21_19_fu_2952_p1);

assign sub_ln213_63_fu_3200_p2 = (x_V_23_reg_4072 - y_V_142_reg_4066);

assign sub_ln213_65_fu_2372_p2 = (ret_34_reg_3879 - zext_ln21_20_fu_2351_p1);

assign sub_ln213_67_fu_2721_p2 = (x_V_26_reg_3970 - y_V_68_reg_3481_pp0_iter24_reg);

assign sub_ln213_68_fu_3031_p2 = (ret_35_reg_4036 - zext_ln21_21_fu_3010_p1);

assign sub_ln213_fu_2585_p2 = (x_V_21_reg_3937 - y_V_129_fu_2566_p2);

assign t3_V_fu_1601_p2 = (add_ln213_52_reg_3734 - y_V_157_reg_3704_pp0_iter16_reg);

assign t_V_10_fu_668_p2 = (zext_ln208_12_fu_664_p1 + zext_ln1497_51_fu_628_p1);

assign t_V_11_fu_1259_p2 = (zext_ln208_13_fu_1255_p1 + zext_ln1497_55_fu_1219_p1);

assign t_V_12_fu_1516_p2 = (zext_ln208_14_fu_1512_p1 + zext_ln1497_59_fu_1476_p1);

assign t_V_13_fu_1860_p2 = (zext_ln208_15_fu_1856_p1 + zext_ln1497_63_fu_1820_p1);

assign t_V_14_fu_1919_p2 = (zext_ln208_16_fu_1915_p1 + zext_ln1497_67_fu_1879_p1);

assign t_V_15_fu_1978_p2 = (zext_ln208_17_fu_1974_p1 + zext_ln1497_71_fu_1938_p1);

assign t_V_16_fu_2695_p2 = (zext_ln208_18_fu_2691_p1 + zext_ln1497_75_fu_2655_p1);

assign t_V_17_fu_2883_p2 = (zext_ln208_19_fu_2879_p1 + zext_ln1497_79_fu_2843_p1);

assign t_V_18_fu_2211_p2 = (zext_ln208_20_fu_2207_p1 + zext_ln1497_83_fu_2171_p1);

assign t_V_19_fu_2942_p2 = (zext_ln208_21_fu_2938_p1 + zext_ln1497_87_fu_2902_p1);

assign t_V_6_fu_491_p2 = (zext_ln208_8_fu_487_p1 + zext_ln1497_35_fu_451_p1);

assign t_V_7_fu_550_p2 = (zext_ln208_9_fu_546_p1 + zext_ln1497_39_fu_510_p1);

assign t_V_8_fu_609_p2 = (zext_ln208_10_fu_605_p1 + zext_ln1497_43_fu_569_p1);

assign t_V_9_fu_1200_p2 = (zext_ln208_11_fu_1196_p1 + zext_ln1497_47_fu_1160_p1);

assign t_V_fu_220_p2 = (zext_ln208_7_fu_216_p1 + zext_ln1497_31_fu_180_p1);

assign t_fu_161_p2 = (zext_ln208_fu_157_p1 + zext_ln1497_fu_121_p1);

assign trunc_ln1497_20_fu_138_p4 = {{grp_fu_3232_p2[25:21]}};

assign trunc_ln1497_21_fu_171_p4 = {{grp_fu_3241_p2[25:13]}};

assign trunc_ln1497_22_fu_184_p4 = {{grp_fu_3241_p2[25:17]}};

assign trunc_ln1497_23_fu_197_p4 = {{grp_fu_3241_p2[25:21]}};

assign trunc_ln1497_24_fu_442_p4 = {{grp_fu_3250_p2[25:13]}};

assign trunc_ln1497_25_fu_455_p4 = {{grp_fu_3250_p2[25:17]}};

assign trunc_ln1497_26_fu_468_p4 = {{grp_fu_3250_p2[25:21]}};

assign trunc_ln1497_27_fu_501_p4 = {{grp_fu_3259_p2[25:13]}};

assign trunc_ln1497_28_fu_514_p4 = {{grp_fu_3259_p2[25:17]}};

assign trunc_ln1497_29_fu_527_p4 = {{grp_fu_3259_p2[25:21]}};

assign trunc_ln1497_30_fu_560_p4 = {{grp_fu_3268_p2[25:13]}};

assign trunc_ln1497_31_fu_573_p4 = {{grp_fu_3268_p2[25:17]}};

assign trunc_ln1497_32_fu_586_p4 = {{grp_fu_3268_p2[25:21]}};

assign trunc_ln1497_33_fu_1151_p4 = {{grp_fu_3284_p2[25:13]}};

assign trunc_ln1497_34_fu_1164_p4 = {{grp_fu_3284_p2[25:17]}};

assign trunc_ln1497_35_fu_1177_p4 = {{grp_fu_3284_p2[25:21]}};

assign trunc_ln1497_36_fu_619_p4 = {{grp_fu_3276_p2[25:13]}};

assign trunc_ln1497_37_fu_632_p4 = {{grp_fu_3276_p2[25:17]}};

assign trunc_ln1497_38_fu_645_p4 = {{grp_fu_3276_p2[25:21]}};

assign trunc_ln1497_39_fu_1210_p4 = {{grp_fu_3293_p2[25:13]}};

assign trunc_ln1497_40_fu_1223_p4 = {{grp_fu_3293_p2[25:17]}};

assign trunc_ln1497_41_fu_1236_p4 = {{grp_fu_3293_p2[25:21]}};

assign trunc_ln1497_42_fu_1467_p4 = {{grp_fu_3302_p2[25:13]}};

assign trunc_ln1497_43_fu_1480_p4 = {{grp_fu_3302_p2[25:17]}};

assign trunc_ln1497_44_fu_1493_p4 = {{grp_fu_3302_p2[25:21]}};

assign trunc_ln1497_45_fu_1811_p4 = {{grp_fu_3311_p2[25:13]}};

assign trunc_ln1497_46_fu_1824_p4 = {{grp_fu_3311_p2[25:17]}};

assign trunc_ln1497_47_fu_1837_p4 = {{grp_fu_3311_p2[25:21]}};

assign trunc_ln1497_48_fu_1870_p4 = {{grp_fu_3320_p2[25:13]}};

assign trunc_ln1497_49_fu_1883_p4 = {{grp_fu_3320_p2[25:17]}};

assign trunc_ln1497_50_fu_1896_p4 = {{grp_fu_3320_p2[25:21]}};

assign trunc_ln1497_51_fu_1929_p4 = {{grp_fu_3329_p2[25:13]}};

assign trunc_ln1497_52_fu_1942_p4 = {{grp_fu_3329_p2[25:17]}};

assign trunc_ln1497_53_fu_1955_p4 = {{grp_fu_3329_p2[25:21]}};

assign trunc_ln1497_54_fu_2646_p4 = {{grp_fu_3347_p2[25:13]}};

assign trunc_ln1497_55_fu_2659_p4 = {{grp_fu_3347_p2[25:17]}};

assign trunc_ln1497_56_fu_2672_p4 = {{grp_fu_3347_p2[25:21]}};

assign trunc_ln1497_57_fu_2834_p4 = {{grp_fu_3356_p2[25:13]}};

assign trunc_ln1497_58_fu_2847_p4 = {{grp_fu_3356_p2[25:17]}};

assign trunc_ln1497_59_fu_2860_p4 = {{grp_fu_3356_p2[25:21]}};

assign trunc_ln1497_60_fu_2162_p4 = {{grp_fu_3338_p2[25:13]}};

assign trunc_ln1497_61_fu_2175_p4 = {{grp_fu_3338_p2[25:17]}};

assign trunc_ln1497_62_fu_2188_p4 = {{grp_fu_3338_p2[25:21]}};

assign trunc_ln1497_63_fu_2893_p4 = {{grp_fu_3364_p2[25:13]}};

assign trunc_ln1497_64_fu_2906_p4 = {{grp_fu_3364_p2[25:17]}};

assign trunc_ln1497_65_fu_2919_p4 = {{grp_fu_3364_p2[25:21]}};

assign trunc_ln1497_66_fu_226_p1 = t_V_fu_220_p2[12:0];

assign trunc_ln1497_67_fu_497_p1 = t_V_6_fu_491_p2[12:0];

assign trunc_ln1497_68_fu_556_p1 = t_V_7_fu_550_p2[12:0];

assign trunc_ln1497_69_fu_615_p1 = t_V_8_fu_609_p2[12:0];

assign trunc_ln1497_70_fu_1206_p1 = t_V_9_fu_1200_p2[12:0];

assign trunc_ln1497_71_fu_674_p1 = t_V_10_fu_668_p2[12:0];

assign trunc_ln1497_72_fu_1265_p1 = t_V_11_fu_1259_p2[12:0];

assign trunc_ln1497_73_fu_1522_p1 = t_V_12_fu_1516_p2[12:0];

assign trunc_ln1497_74_fu_1866_p1 = t_V_13_fu_1860_p2[12:0];

assign trunc_ln1497_75_fu_1925_p1 = t_V_14_fu_1919_p2[12:0];

assign trunc_ln1497_76_fu_1984_p1 = t_V_15_fu_1978_p2[12:0];

assign trunc_ln1497_77_fu_2701_p1 = t_V_16_fu_2695_p2[12:0];

assign trunc_ln1497_78_fu_2889_p1 = t_V_17_fu_2883_p2[12:0];

assign trunc_ln1497_79_fu_2217_p1 = t_V_18_fu_2211_p2[12:0];

assign trunc_ln1497_80_fu_2948_p1 = t_V_19_fu_2942_p2[12:0];

assign trunc_ln1497_fu_167_p1 = t_fu_161_p2[12:0];

assign trunc_ln1497_s_fu_125_p4 = {{grp_fu_3232_p2[25:17]}};

assign trunc_ln213_10_fu_1015_p1 = y_V_84_fu_1002_p3[12:0];

assign trunc_ln213_11_fu_1408_p1 = y_V_90_fu_1395_p3[12:0];

assign trunc_ln213_12_fu_1063_p1 = y_V_95_fu_1050_p3[12:0];

assign trunc_ln213_13_fu_1449_p1 = y_V_101_fu_1436_p3[12:0];

assign trunc_ln213_14_fu_1628_p1 = y_V_109_fu_1615_p3[12:0];

assign trunc_ln213_15_fu_2244_p1 = y_V_115_fu_2231_p3[12:0];

assign trunc_ln213_16_fu_2285_p1 = y_V_121_fu_2272_p3[12:0];

assign trunc_ln213_17_fu_2326_p1 = y_V_126_fu_2313_p3[12:0];

assign trunc_ln213_18_fu_2816_p1 = y_V_135_fu_2803_p3[12:0];

assign trunc_ln213_19_fu_3123_p1 = y_V_141_fu_3110_p3[12:0];

assign trunc_ln213_20_fu_2479_p1 = y_V_147_fu_2466_p3[12:0];

assign trunc_ln213_21_fu_3164_p1 = y_V_153_fu_3151_p3[12:0];

assign trunc_ln213_7_fu_410_p1 = y_V_67_fu_397_p3[12:0];

assign trunc_ln213_8_fu_933_p1 = y_V_73_fu_920_p3[12:0];

assign trunc_ln213_9_fu_974_p1 = y_V_79_fu_961_p3[12:0];

assign trunc_ln213_fu_369_p1 = y_V_62_fu_356_p3[12:0];

assign trunc_ln_fu_112_p4 = {{grp_fu_3232_p2[25:13]}};

assign x_V_13_fu_1459_p3 = ((icmp_ln882_43_fu_1443_p2[0:0] == 1'b1) ? add_ln26_13_fu_1453_p2 : trunc_ln213_13_fu_1449_p1);

assign x_V_15_fu_1137_p2 = (shl_ln213_fu_1123_p2 - select_ln213_15_fu_1129_p3);

assign x_V_18_fu_1681_p2 = (shl_ln213_7_fu_1667_p2 - select_ln213_16_fu_1673_p3);

assign x_V_20_fu_2336_p3 = ((icmp_ln882_55_fu_2320_p2[0:0] == 1'b1) ? add_ln26_17_fu_2330_p2 : trunc_ln213_17_fu_2326_p1);

assign x_V_21_fu_2450_p2 = (select_ln213_18_fu_2438_p3 + sub_ln213_10_fu_2446_p2);

assign x_V_23_fu_3133_p3 = ((icmp_ln882_61_fu_3117_p2[0:0] == 1'b1) ? add_ln26_19_fu_3127_p2 : trunc_ln213_19_fu_3123_p1);

assign x_V_24_fu_1801_p2 = (add_ln213_75_fu_1790_p2 - select_ln213_23_fu_1794_p3);

assign x_V_25_fu_2489_p3 = ((icmp_ln882_64_fu_2473_p2[0:0] == 1'b1) ? add_ln26_20_fu_2483_p2 : trunc_ln213_20_fu_2479_p1);

assign x_V_26_fu_2612_p2 = (select_ln213_24_fu_2600_p3 + sub_ln213_13_fu_2608_p2);

assign x_V_27_fu_2725_p2 = (sub_ln213_67_fu_2721_p2 + select_ln213_25_fu_2713_p3);

assign x_V_fu_984_p3 = ((icmp_ln882_31_fu_968_p2[0:0] == 1'b1) ? add_ln26_9_fu_978_p2 : trunc_ln213_9_fu_974_p1);

assign xor_ln870_1_fu_1760_p2 = (or_ln870_fu_1754_p2 ^ 1'd1);

assign xor_ln870_fu_1742_p2 = (icmp_ln870_fu_1712_p2 ^ 1'd1);

assign y_V_100_fu_1431_p2 = ($signed(y_V_99_reg_3697) + $signed(26'd67101183));

assign y_V_101_fu_1436_p3 = ((icmp_ln882_42_fu_1426_p2[0:0] == 1'b1) ? y_V_100_fu_1431_p2 : y_V_99_reg_3697);

assign y_V_105_fu_1575_p2 = (add_ln213_53_fu_1569_p2 - r_29_fu_1546_p3);

assign y_V_106_fu_1587_p2 = ($signed(y_V_105_fu_1575_p2) + $signed(26'd67101183));

assign y_V_107_fu_1593_p3 = ((icmp_ln882_44_fu_1581_p2[0:0] == 1'b1) ? y_V_106_fu_1587_p2 : y_V_105_fu_1575_p2);

assign y_V_108_fu_1610_p2 = ($signed(y_V_107_reg_3740) + $signed(26'd67101183));

assign y_V_109_fu_1615_p3 = ((icmp_ln882_45_fu_1605_p2[0:0] == 1'b1) ? y_V_108_fu_1610_p2 : y_V_107_reg_3740);

assign y_V_110_fu_1638_p3 = ((icmp_ln882_46_fu_1622_p2[0:0] == 1'b1) ? add_ln26_14_fu_1632_p2 : trunc_ln213_14_fu_1628_p1);

assign y_V_111_fu_2020_p2 = (add_ln213_56_fu_2014_p2 - r_31_fu_1991_p3);

assign y_V_112_fu_2032_p2 = ($signed(y_V_111_fu_2020_p2) + $signed(26'd67101183));

assign y_V_113_fu_2038_p3 = ((icmp_ln882_47_fu_2026_p2[0:0] == 1'b1) ? y_V_112_fu_2032_p2 : y_V_111_fu_2020_p2);

assign y_V_114_fu_2226_p2 = ($signed(y_V_113_reg_3858) + $signed(26'd67101183));

assign y_V_115_fu_2231_p3 = ((icmp_ln882_48_fu_2221_p2[0:0] == 1'b1) ? y_V_114_fu_2226_p2 : y_V_113_reg_3858);

assign y_V_117_fu_2078_p2 = (add_ln213_59_fu_2072_p2 - r_33_fu_2049_p3);

assign y_V_118_fu_2090_p2 = ($signed(y_V_117_fu_2078_p2) + $signed(26'd67101183));

assign y_V_119_fu_2096_p3 = ((icmp_ln882_50_fu_2084_p2[0:0] == 1'b1) ? y_V_118_fu_2090_p2 : y_V_117_fu_2078_p2);

assign y_V_120_fu_2267_p2 = ($signed(y_V_119_reg_3865) + $signed(26'd67101183));

assign y_V_121_fu_2272_p3 = ((icmp_ln882_51_fu_2262_p2[0:0] == 1'b1) ? y_V_120_fu_2267_p2 : y_V_119_reg_3865);

assign y_V_122_fu_2136_p2 = (add_ln213_62_fu_2130_p2 - r_35_fu_2107_p3);

assign y_V_123_fu_2148_p2 = ($signed(y_V_122_fu_2136_p2) + $signed(26'd67101183));

assign y_V_124_fu_2154_p3 = ((icmp_ln882_53_fu_2142_p2[0:0] == 1'b1) ? y_V_123_fu_2148_p2 : y_V_122_fu_2136_p2);

assign y_V_125_fu_2308_p2 = ($signed(y_V_124_reg_3872) + $signed(26'd67101183));

assign y_V_126_fu_2313_p3 = ((icmp_ln882_54_fu_2303_p2[0:0] == 1'b1) ? y_V_125_fu_2308_p2 : y_V_124_reg_3872);

assign y_V_129_fu_2566_p2 = (shl_ln213_8_fu_2554_p2 - select_ln213_17_fu_2559_p3);

assign y_V_131_fu_2767_p2 = (add_ln213_68_fu_2761_p2 - r_37_fu_2738_p3);

assign y_V_132_fu_2779_p2 = ($signed(y_V_131_fu_2767_p2) + $signed(26'd67101183));

assign y_V_133_fu_2785_p3 = ((icmp_ln882_56_fu_2773_p2[0:0] == 1'b1) ? y_V_132_fu_2779_p2 : y_V_131_fu_2767_p2);

assign y_V_134_fu_2798_p2 = ($signed(y_V_133_reg_4007) + $signed(26'd67101183));

assign y_V_135_fu_2803_p3 = ((icmp_ln882_57_fu_2793_p2[0:0] == 1'b1) ? y_V_134_fu_2798_p2 : y_V_133_reg_4007);

assign y_V_136_fu_2640_p2 = (sub_ln213_57_fu_2636_p2 + select_ln213_20_fu_2628_p3);

assign y_V_137_fu_2984_p2 = (add_ln213_71_fu_2978_p2 - r_39_fu_2955_p3);

assign y_V_138_fu_2996_p2 = ($signed(y_V_137_fu_2984_p2) + $signed(26'd67101183));

assign y_V_139_fu_3002_p3 = ((icmp_ln882_59_fu_2990_p2[0:0] == 1'b1) ? y_V_138_fu_2996_p2 : y_V_137_fu_2984_p2);

assign y_V_140_fu_3105_p2 = ($signed(y_V_139_reg_4052) + $signed(26'd67101183));

assign y_V_141_fu_3110_p3 = ((icmp_ln882_60_fu_3100_p2[0:0] == 1'b1) ? y_V_140_fu_3105_p2 : y_V_139_reg_4052);

assign y_V_142_fu_3094_p2 = (shl_ln213_9_fu_3081_p2 - select_ln213_21_fu_3086_p3);

assign y_V_143_fu_2383_p2 = (add_ln213_76_fu_2377_p2 - r_41_fu_2354_p3);

assign y_V_144_fu_2395_p2 = ($signed(y_V_143_fu_2383_p2) + $signed(26'd67101183));

assign y_V_145_fu_2401_p3 = ((icmp_ln882_62_fu_2389_p2[0:0] == 1'b1) ? y_V_144_fu_2395_p2 : y_V_143_fu_2383_p2);

assign y_V_146_fu_2461_p2 = ($signed(y_V_145_reg_3925) + $signed(26'd67101183));

assign y_V_147_fu_2466_p3 = ((icmp_ln882_63_fu_2456_p2[0:0] == 1'b1) ? y_V_146_fu_2461_p2 : y_V_145_reg_3925);

assign y_V_149_fu_3042_p2 = (add_ln213_81_fu_3036_p2 - r_43_fu_3013_p3);

assign y_V_150_fu_3054_p2 = ($signed(y_V_149_fu_3042_p2) + $signed(26'd67101183));

assign y_V_151_fu_3060_p3 = ((icmp_ln882_65_fu_3048_p2[0:0] == 1'b1) ? y_V_150_fu_3054_p2 : y_V_149_fu_3042_p2);

assign y_V_152_fu_3146_p2 = ($signed(y_V_151_reg_4059) + $signed(26'd67101183));

assign y_V_153_fu_3151_p3 = ((icmp_ln882_66_fu_3141_p2[0:0] == 1'b1) ? y_V_152_fu_3146_p2 : y_V_151_reg_4059);

assign y_V_154_fu_1025_p3 = ((icmp_ln882_34_fu_1009_p2[0:0] == 1'b1) ? add_ln26_10_fu_1019_p2 : trunc_ln213_10_fu_1015_p1);

assign y_V_155_fu_1073_p3 = ((icmp_ln882_40_fu_1057_p2[0:0] == 1'b1) ? add_ln26_12_fu_1067_p2 : trunc_ln213_12_fu_1063_p1);

assign y_V_156_fu_943_p3 = ((icmp_ln882_28_fu_927_p2[0:0] == 1'b1) ? add_ln26_8_fu_937_p2 : trunc_ln213_8_fu_933_p1);

assign y_V_157_fu_1418_p3 = ((icmp_ln882_37_fu_1402_p2[0:0] == 1'b1) ? add_ln26_11_fu_1412_p2 : trunc_ln213_11_fu_1408_p1);

assign y_V_158_fu_2295_p3 = ((icmp_ln882_52_fu_2279_p2[0:0] == 1'b1) ? add_ln26_16_fu_2289_p2 : trunc_ln213_16_fu_2285_p1);

assign y_V_159_fu_2254_p3 = ((icmp_ln882_49_fu_2238_p2[0:0] == 1'b1) ? add_ln26_15_fu_2248_p2 : trunc_ln213_15_fu_2244_p1);

assign y_V_160_fu_2590_p2 = (select_ln213_19_fu_2577_p3 + sub_ln213_fu_2585_p2);

assign y_V_59_fu_274_p2 = ($signed(y_V_fu_262_p2) + $signed(26'd67101183));

assign y_V_60_fu_280_p3 = ((icmp_ln882_fu_268_p2[0:0] == 1'b1) ? y_V_59_fu_274_p2 : y_V_fu_262_p2);

assign y_V_61_fu_351_p2 = ($signed(y_V_60_reg_3461) + $signed(26'd67101183));

assign y_V_62_fu_356_p3 = ((icmp_ln882_21_fu_346_p2[0:0] == 1'b1) ? y_V_61_fu_351_p2 : y_V_60_reg_3461);

assign y_V_63_fu_320_p2 = (add_ln213_30_fu_314_p2 - r_15_fu_291_p3);

assign y_V_64_fu_332_p2 = ($signed(y_V_63_fu_320_p2) + $signed(26'd67101183));

assign y_V_65_fu_338_p3 = ((icmp_ln882_23_fu_326_p2[0:0] == 1'b1) ? y_V_64_fu_332_p2 : y_V_63_fu_320_p2);

assign y_V_66_fu_392_p2 = ($signed(y_V_65_reg_3468) + $signed(26'd67101183));

assign y_V_67_fu_397_p3 = ((icmp_ln882_24_fu_387_p2[0:0] == 1'b1) ? y_V_66_fu_392_p2 : y_V_65_reg_3468);

assign y_V_68_fu_420_p3 = ((icmp_ln882_25_fu_404_p2[0:0] == 1'b1) ? add_ln26_7_fu_414_p2 : trunc_ln213_7_fu_410_p1);

assign y_V_69_fu_710_p2 = (add_ln213_33_fu_704_p2 - r_17_fu_681_p3);

assign y_V_70_fu_722_p2 = ($signed(y_V_69_fu_710_p2) + $signed(26'd67101183));

assign y_V_71_fu_728_p3 = ((icmp_ln882_26_fu_716_p2[0:0] == 1'b1) ? y_V_70_fu_722_p2 : y_V_69_fu_710_p2);

assign y_V_72_fu_915_p2 = ($signed(y_V_71_reg_3573) + $signed(26'd67101183));

assign y_V_73_fu_920_p3 = ((icmp_ln882_27_fu_910_p2[0:0] == 1'b1) ? y_V_72_fu_915_p2 : y_V_71_reg_3573);

assign y_V_74_fu_379_p3 = ((icmp_ln882_22_fu_363_p2[0:0] == 1'b1) ? add_ln26_fu_373_p2 : trunc_ln213_fu_369_p1);

assign y_V_75_fu_768_p2 = (add_ln213_36_fu_762_p2 - r_19_fu_739_p3);

assign y_V_76_fu_780_p2 = ($signed(y_V_75_fu_768_p2) + $signed(26'd67101183));

assign y_V_77_fu_786_p3 = ((icmp_ln882_29_fu_774_p2[0:0] == 1'b1) ? y_V_76_fu_780_p2 : y_V_75_fu_768_p2);

assign y_V_78_fu_956_p2 = ($signed(y_V_77_reg_3580) + $signed(26'd67101183));

assign y_V_79_fu_961_p3 = ((icmp_ln882_30_fu_951_p2[0:0] == 1'b1) ? y_V_78_fu_956_p2 : y_V_77_reg_3580);

assign y_V_80_fu_826_p2 = (add_ln213_39_fu_820_p2 - r_21_fu_797_p3);

assign y_V_81_fu_838_p2 = ($signed(y_V_80_fu_826_p2) + $signed(26'd67101183));

assign y_V_82_fu_844_p3 = ((icmp_ln882_32_fu_832_p2[0:0] == 1'b1) ? y_V_81_fu_838_p2 : y_V_80_fu_826_p2);

assign y_V_83_fu_997_p2 = ($signed(y_V_82_reg_3587) + $signed(26'd67101183));

assign y_V_84_fu_1002_p3 = ((icmp_ln882_33_fu_992_p2[0:0] == 1'b1) ? y_V_83_fu_997_p2 : y_V_82_reg_3587);

assign y_V_86_fu_1301_p2 = (add_ln213_42_fu_1295_p2 - r_23_fu_1272_p3);

assign y_V_87_fu_1313_p2 = ($signed(y_V_86_fu_1301_p2) + $signed(26'd67101183));

assign y_V_88_fu_1319_p3 = ((icmp_ln882_35_fu_1307_p2[0:0] == 1'b1) ? y_V_87_fu_1313_p2 : y_V_86_fu_1301_p2);

assign y_V_89_fu_1390_p2 = ($signed(y_V_88_reg_3690) + $signed(26'd67101183));

assign y_V_90_fu_1395_p3 = ((icmp_ln882_36_fu_1385_p2[0:0] == 1'b1) ? y_V_89_fu_1390_p2 : y_V_88_reg_3690);

assign y_V_91_fu_884_p2 = (add_ln213_45_fu_878_p2 - r_25_fu_855_p3);

assign y_V_92_fu_896_p2 = ($signed(y_V_91_fu_884_p2) + $signed(26'd67101183));

assign y_V_93_fu_902_p3 = ((icmp_ln882_38_fu_890_p2[0:0] == 1'b1) ? y_V_92_fu_896_p2 : y_V_91_fu_884_p2);

assign y_V_94_fu_1045_p2 = ($signed(y_V_93_reg_3594) + $signed(26'd67101183));

assign y_V_95_fu_1050_p3 = ((icmp_ln882_39_fu_1040_p2[0:0] == 1'b1) ? y_V_94_fu_1045_p2 : y_V_93_reg_3594);

assign y_V_97_fu_1359_p2 = (add_ln213_48_fu_1353_p2 - r_27_fu_1330_p3);

assign y_V_98_fu_1371_p2 = ($signed(y_V_97_fu_1359_p2) + $signed(26'd67101183));

assign y_V_99_fu_1377_p3 = ((icmp_ln882_41_fu_1365_p2[0:0] == 1'b1) ? y_V_98_fu_1371_p2 : y_V_97_fu_1359_p2);

assign y_V_fu_262_p2 = (add_ln213_fu_256_p2 - r_fu_233_p3);

assign zext_ln1345_10_fu_1143_p1 = x_V_15_fu_1137_p2;

assign zext_ln1345_11_fu_1646_p1 = H_V_reg_3641_pp0_iter16_reg;

assign zext_ln1345_12_fu_1649_p1 = y_V_110_fu_1638_p3;

assign zext_ln1345_14_fu_1690_p1 = x_V_18_fu_1681_p2;

assign zext_ln1345_16_fu_1807_p1 = x_V_24_fu_1801_p2;

assign zext_ln1345_7_fu_108_p1 = p2_z_int_reg;

assign zext_ln1345_8_fu_431_p1 = y_V_68_fu_420_p3;

assign zext_ln1345_9_fu_438_p1 = y_V_74_fu_379_p3;

assign zext_ln1345_fu_104_p1 = p1_z_int_reg;

assign zext_ln1497_28_fu_134_p1 = trunc_ln1497_s_fu_125_p4;

assign zext_ln1497_29_fu_147_p1 = trunc_ln1497_20_fu_138_p4;

assign zext_ln1497_30_fu_247_p1 = r_14_fu_240_p3;

assign zext_ln1497_31_fu_180_p1 = trunc_ln1497_21_fu_171_p4;

assign zext_ln1497_32_fu_193_p1 = trunc_ln1497_22_fu_184_p4;

assign zext_ln1497_33_fu_206_p1 = trunc_ln1497_23_fu_197_p4;

assign zext_ln1497_34_fu_305_p1 = r_16_fu_298_p3;

assign zext_ln1497_35_fu_451_p1 = trunc_ln1497_24_fu_442_p4;

assign zext_ln1497_36_fu_464_p1 = trunc_ln1497_25_fu_455_p4;

assign zext_ln1497_37_fu_477_p1 = trunc_ln1497_26_fu_468_p4;

assign zext_ln1497_38_fu_695_p1 = r_18_fu_688_p3;

assign zext_ln1497_39_fu_510_p1 = trunc_ln1497_27_fu_501_p4;

assign zext_ln1497_40_fu_523_p1 = trunc_ln1497_28_fu_514_p4;

assign zext_ln1497_41_fu_536_p1 = trunc_ln1497_29_fu_527_p4;

assign zext_ln1497_42_fu_753_p1 = r_20_fu_746_p3;

assign zext_ln1497_43_fu_569_p1 = trunc_ln1497_30_fu_560_p4;

assign zext_ln1497_44_fu_582_p1 = trunc_ln1497_31_fu_573_p4;

assign zext_ln1497_45_fu_595_p1 = trunc_ln1497_32_fu_586_p4;

assign zext_ln1497_46_fu_811_p1 = r_22_fu_804_p3;

assign zext_ln1497_47_fu_1160_p1 = trunc_ln1497_33_fu_1151_p4;

assign zext_ln1497_48_fu_1173_p1 = trunc_ln1497_34_fu_1164_p4;

assign zext_ln1497_49_fu_1186_p1 = trunc_ln1497_35_fu_1177_p4;

assign zext_ln1497_50_fu_1286_p1 = r_24_fu_1279_p3;

assign zext_ln1497_51_fu_628_p1 = trunc_ln1497_36_fu_619_p4;

assign zext_ln1497_52_fu_641_p1 = trunc_ln1497_37_fu_632_p4;

assign zext_ln1497_53_fu_654_p1 = trunc_ln1497_38_fu_645_p4;

assign zext_ln1497_54_fu_869_p1 = r_26_fu_862_p3;

assign zext_ln1497_55_fu_1219_p1 = trunc_ln1497_39_fu_1210_p4;

assign zext_ln1497_56_fu_1232_p1 = trunc_ln1497_40_fu_1223_p4;

assign zext_ln1497_57_fu_1245_p1 = trunc_ln1497_41_fu_1236_p4;

assign zext_ln1497_58_fu_1344_p1 = r_28_fu_1337_p3;

assign zext_ln1497_59_fu_1476_p1 = trunc_ln1497_42_fu_1467_p4;

assign zext_ln1497_60_fu_1489_p1 = trunc_ln1497_43_fu_1480_p4;

assign zext_ln1497_61_fu_1502_p1 = trunc_ln1497_44_fu_1493_p4;

assign zext_ln1497_62_fu_1560_p1 = r_30_fu_1553_p3;

assign zext_ln1497_63_fu_1820_p1 = trunc_ln1497_45_fu_1811_p4;

assign zext_ln1497_64_fu_1833_p1 = trunc_ln1497_46_fu_1824_p4;

assign zext_ln1497_65_fu_1846_p1 = trunc_ln1497_47_fu_1837_p4;

assign zext_ln1497_66_fu_2005_p1 = r_32_fu_1998_p3;

assign zext_ln1497_67_fu_1879_p1 = trunc_ln1497_48_fu_1870_p4;

assign zext_ln1497_68_fu_1892_p1 = trunc_ln1497_49_fu_1883_p4;

assign zext_ln1497_69_fu_1905_p1 = trunc_ln1497_50_fu_1896_p4;

assign zext_ln1497_70_fu_2063_p1 = r_34_fu_2056_p3;

assign zext_ln1497_71_fu_1938_p1 = trunc_ln1497_51_fu_1929_p4;

assign zext_ln1497_72_fu_1951_p1 = trunc_ln1497_52_fu_1942_p4;

assign zext_ln1497_73_fu_1964_p1 = trunc_ln1497_53_fu_1955_p4;

assign zext_ln1497_74_fu_2121_p1 = r_36_fu_2114_p3;

assign zext_ln1497_75_fu_2655_p1 = trunc_ln1497_54_fu_2646_p4;

assign zext_ln1497_76_fu_2668_p1 = trunc_ln1497_55_fu_2659_p4;

assign zext_ln1497_77_fu_2681_p1 = trunc_ln1497_56_fu_2672_p4;

assign zext_ln1497_78_fu_2752_p1 = r_38_fu_2745_p3;

assign zext_ln1497_79_fu_2843_p1 = trunc_ln1497_57_fu_2834_p4;

assign zext_ln1497_80_fu_2856_p1 = trunc_ln1497_58_fu_2847_p4;

assign zext_ln1497_81_fu_2869_p1 = trunc_ln1497_59_fu_2860_p4;

assign zext_ln1497_82_fu_2969_p1 = r_40_fu_2962_p3;

assign zext_ln1497_83_fu_2171_p1 = trunc_ln1497_60_fu_2162_p4;

assign zext_ln1497_84_fu_2184_p1 = trunc_ln1497_61_fu_2175_p4;

assign zext_ln1497_85_fu_2197_p1 = trunc_ln1497_62_fu_2188_p4;

assign zext_ln1497_86_fu_2368_p1 = r_42_fu_2361_p3;

assign zext_ln1497_87_fu_2902_p1 = trunc_ln1497_63_fu_2893_p4;

assign zext_ln1497_88_fu_2915_p1 = trunc_ln1497_64_fu_2906_p4;

assign zext_ln1497_89_fu_2928_p1 = trunc_ln1497_65_fu_2919_p4;

assign zext_ln1497_90_fu_3027_p1 = r_44_fu_3020_p3;

assign zext_ln1497_fu_121_p1 = trunc_ln_fu_112_p4;

assign zext_ln208_10_fu_605_p1 = add_ln208_21_fu_599_p2;

assign zext_ln208_11_fu_1196_p1 = add_ln208_23_fu_1190_p2;

assign zext_ln208_12_fu_664_p1 = add_ln208_25_fu_658_p2;

assign zext_ln208_13_fu_1255_p1 = add_ln208_27_fu_1249_p2;

assign zext_ln208_14_fu_1512_p1 = add_ln208_29_fu_1506_p2;

assign zext_ln208_15_fu_1856_p1 = add_ln208_31_fu_1850_p2;

assign zext_ln208_16_fu_1915_p1 = add_ln208_33_fu_1909_p2;

assign zext_ln208_17_fu_1974_p1 = add_ln208_35_fu_1968_p2;

assign zext_ln208_18_fu_2691_p1 = add_ln208_37_fu_2685_p2;

assign zext_ln208_19_fu_2879_p1 = add_ln208_39_fu_2873_p2;

assign zext_ln208_20_fu_2207_p1 = add_ln208_41_fu_2201_p2;

assign zext_ln208_21_fu_2938_p1 = add_ln208_43_fu_2932_p2;

assign zext_ln208_7_fu_216_p1 = add_ln208_15_fu_210_p2;

assign zext_ln208_8_fu_487_p1 = add_ln208_17_fu_481_p2;

assign zext_ln208_9_fu_546_p1 = add_ln208_19_fu_540_p2;

assign zext_ln208_fu_157_p1 = add_ln208_fu_151_p2;

assign zext_ln215_10_fu_1697_p1 = p2_z_read_reg_3372_pp0_iter16_reg;

assign zext_ln215_9_fu_1694_p1 = p1_z_read_reg_3392_pp0_iter16_reg;

assign zext_ln21_10_fu_794_p1 = t_V_8_reg_3546;

assign zext_ln21_11_fu_1269_p1 = t_V_9_reg_3663;

assign zext_ln21_12_fu_852_p1 = t_V_10_reg_3562;

assign zext_ln21_13_fu_1327_p1 = t_V_11_reg_3679;

assign zext_ln21_14_fu_1543_p1 = t_V_12_reg_3723;

assign zext_ln21_15_fu_1988_p1 = t_V_13_reg_3815;

assign zext_ln21_16_fu_2046_p1 = t_V_14_reg_3831;

assign zext_ln21_17_fu_2104_p1 = t_V_15_reg_3847;

assign zext_ln21_18_fu_2735_p1 = t_V_16_reg_3986;

assign zext_ln21_19_fu_2952_p1 = t_V_17_reg_4025;

assign zext_ln21_20_fu_2351_p1 = t_V_18_reg_3884;

assign zext_ln21_21_fu_3010_p1 = t_V_19_reg_4041;

assign zext_ln21_7_fu_288_p1 = t_V_reg_3450;

assign zext_ln21_8_fu_678_p1 = t_V_6_reg_3514;

assign zext_ln21_9_fu_736_p1 = t_V_7_reg_3530;

assign zext_ln21_fu_230_p1 = t_reg_3434;

always @ (posedge ap_clk) begin
    zext_ln1345_reg_3415[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3415_pp0_iter1_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3415_pp0_iter2_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3415_pp0_iter3_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_reg_3415_pp0_iter4_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3422[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3422_pp0_iter1_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3422_pp0_iter2_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3422_pp0_iter3_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_7_reg_3422_pp0_iter4_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter18_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter19_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter20_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter21_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter22_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter23_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_11_reg_3747_pp0_iter24_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter18_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter19_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter20_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter21_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter22_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter23_reg[25:13] <= 13'b0000000000000;
    zext_ln1345_14_reg_3764_pp0_iter24_reg[25:13] <= 13'b0000000000000;
end

endmodule //msm_arr_padd
