<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p342" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_342{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_342{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_342{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_342{left:95px;bottom:1088px;}
#t5_342{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t6_342{left:256px;bottom:1088px;}
#t7_342{left:264px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t8_342{left:570px;bottom:1088px;}
#t9_342{left:574px;bottom:1088px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#ta_342{left:95px;bottom:1065px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tb_342{left:95px;bottom:1048px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#tc_342{left:95px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#td_342{left:95px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_342{left:69px;bottom:984px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tf_342{left:69px;bottom:967px;letter-spacing:-0.18px;word-spacing:-1.13px;}
#tg_342{left:69px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#th_342{left:69px;bottom:926px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#ti_342{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tj_342{left:69px;bottom:892px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tk_342{left:456px;bottom:892px;}
#tl_342{left:460px;bottom:892px;letter-spacing:-0.07px;word-spacing:-1.3px;}
#tm_342{left:482px;bottom:892px;}
#tn_342{left:493px;bottom:892px;}
#to_342{left:500px;bottom:892px;}
#tp_342{left:511px;bottom:892px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tq_342{left:69px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_342{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_342{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_342{left:69px;bottom:817px;letter-spacing:-0.14px;}
#tu_342{left:69px;bottom:793px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_342{left:69px;bottom:776px;letter-spacing:-0.18px;}
#tw_342{left:129px;bottom:776px;}
#tx_342{left:132px;bottom:776px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#ty_342{left:297px;bottom:776px;}
#tz_342{left:305px;bottom:776px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_342{left:623px;bottom:776px;}
#t11_342{left:626px;bottom:776px;letter-spacing:-0.23px;word-spacing:-0.27px;}
#t12_342{left:69px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_342{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t14_342{left:69px;bottom:726px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t15_342{left:69px;bottom:658px;letter-spacing:0.18px;}
#t16_342{left:150px;bottom:658px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t17_342{left:69px;bottom:632px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t18_342{left:69px;bottom:616px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t19_342{left:69px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_342{left:69px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1b_342{left:69px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_342{left:69px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_342{left:731px;bottom:541px;letter-spacing:-0.14px;}
#t1e_342{left:69px;bottom:524px;letter-spacing:-0.21px;}
#t1f_342{left:110px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1g_342{left:69px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1h_342{left:191px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1i_342{left:393px;bottom:507px;}
#t1j_342{left:400px;bottom:507px;letter-spacing:-0.2px;}
#t1k_342{left:443px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_342{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_342{left:69px;bottom:456px;}
#t1n_342{left:95px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1o_342{left:69px;bottom:433px;}
#t1p_342{left:95px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1q_342{left:69px;bottom:410px;}
#t1r_342{left:95px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1s_342{left:95px;bottom:397px;letter-spacing:-0.14px;}
#t1t_342{left:69px;bottom:373px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1u_342{left:69px;bottom:356px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1v_342{left:356px;bottom:356px;}
#t1w_342{left:360px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1x_342{left:390px;bottom:356px;}
#t1y_342{left:402px;bottom:356px;}
#t1z_342{left:410px;bottom:356px;}
#t20_342{left:422px;bottom:356px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t21_342{left:69px;bottom:330px;}
#t22_342{left:95px;bottom:333px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t23_342{left:155px;bottom:333px;}
#t24_342{left:158px;bottom:333px;letter-spacing:-0.29px;word-spacing:-0.11px;}
#t25_342{left:289px;bottom:333px;}
#t26_342{left:293px;bottom:333px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t27_342{left:69px;bottom:307px;}
#t28_342{left:95px;bottom:310px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t29_342{left:155px;bottom:310px;}
#t2a_342{left:158px;bottom:310px;letter-spacing:-0.29px;word-spacing:-0.11px;}
#t2b_342{left:289px;bottom:310px;}
#t2c_342{left:293px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2d_342{left:507px;bottom:310px;}
#t2e_342{left:511px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2f_342{left:95px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t2g_342{left:95px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2h_342{left:95px;bottom:252px;}
#t2i_342{left:121px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t2j_342{left:256px;bottom:252px;}
#t2k_342{left:264px;bottom:252px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t2l_342{left:543px;bottom:252px;}
#t2m_342{left:547px;bottom:252px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t2n_342{left:95px;bottom:228px;}
#t2o_342{left:121px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t2p_342{left:256px;bottom:228px;}
#t2q_342{left:264px;bottom:228px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t2r_342{left:570px;bottom:228px;}
#t2s_342{left:574px;bottom:228px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t2t_342{left:95px;bottom:205px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t2u_342{left:95px;bottom:188px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t2v_342{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t2w_342{left:95px;bottom:148px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_342{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_342{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_342{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_342{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_342{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s6_342{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_342{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_342{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts342" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg342" style="-webkit-user-select: none;"><object width="935" height="1210" data="342/342.svg" type="image/svg+xml" id="pdf342" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_342" class="t s1_342">13-24 </span><span id="t2_342" class="t s1_342">Vol. 1 </span>
<span id="t3_342" class="t s2_342">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_342" class="t s3_342">— </span><span id="t5_342" class="t s3_342">If state component </span><span id="t6_342" class="t s4_342">i </span><span id="t7_342" class="t s3_342">is not in its initial configuration, XSTATE_BV[</span><span id="t8_342" class="t s4_342">i</span><span id="t9_342" class="t s3_342">] is written with 1. </span>
<span id="ta_342" class="t s3_342">XINUSE[1] pertains only to the state of the XMM registers and not to MXCSR. However, if RFBM[1] = 1 and </span>
<span id="tb_342" class="t s3_342">MXCSR does not have the value 1F80H, XSAVEC writes XSTATE_BV[1] as 1 even if XINUSE[1] = 0. </span>
<span id="tc_342" class="t s3_342">(As explained in Section 13.6, the initial configurations of some state components may depend on whether the </span>
<span id="td_342" class="t s3_342">processor is in 64-bit mode.) </span>
<span id="te_342" class="t s3_342">The XSAVEC instructions sets bit 63 of the XCOMP_BV field of the XSAVE header while writing RFBM[62:0] to </span>
<span id="tf_342" class="t s3_342">XCOMP_BV[62:0]. The XSAVEC instruction does not write any part of the XSAVE header other than the XSTATE_BV </span>
<span id="tg_342" class="t s3_342">and XCOMP_BV fields. </span>
<span id="th_342" class="t s3_342">Execution of XSAVEC saves into the XSAVE area those state components corresponding to bits that are set in RFBM </span>
<span id="ti_342" class="t s3_342">(subject to the init optimization described below). State components 0 and 1 are located in the legacy region of the </span>
<span id="tj_342" class="t s3_342">XSAVE area (see Section 13.4.1). Each state component </span><span id="tk_342" class="t s4_342">i</span><span id="tl_342" class="t s3_342">, 2 </span><span id="tm_342" class="t s5_342">≤ </span><span id="tn_342" class="t s4_342">i </span><span id="to_342" class="t s5_342">≤ </span><span id="tp_342" class="t s3_342">62, is located in the extended region; the XSAVEC </span>
<span id="tq_342" class="t s3_342">instruction always uses the compacted format for the extended region (see Section 13.4.3). </span>
<span id="tr_342" class="t s3_342">See Section 13.5 for specifics for each state component and for details regarding mode-specific operation and </span>
<span id="ts_342" class="t s3_342">operation determined by instruction prefixes. See Section 13.13 for details regarding faults caused by memory </span>
<span id="tt_342" class="t s3_342">accesses. </span>
<span id="tu_342" class="t s3_342">Execution of XSAVEC performs the init optimization to reduce the amount of data written to memory. If </span>
<span id="tv_342" class="t s3_342">XINUSE[</span><span id="tw_342" class="t s4_342">i</span><span id="tx_342" class="t s3_342">] = 0, state component </span><span id="ty_342" class="t s4_342">i </span><span id="tz_342" class="t s3_342">is not saved to the XSAVE area (even if RFBM[</span><span id="t10_342" class="t s4_342">i</span><span id="t11_342" class="t s3_342">] = 1). However, if RFBM[1] = 1 </span>
<span id="t12_342" class="t s3_342">and MXCSR does not have the value 1F80H, XSAVEC saves all of state component 1 (SSE — including the XMM </span>
<span id="t13_342" class="t s3_342">registers) even if XINUSE[1] = 0. Unlike the XSAVE instruction, RFBM[2] does not determine whether XSAVEC </span>
<span id="t14_342" class="t s3_342">saves MXCSR and MXCSR_MASK. </span>
<span id="t15_342" class="t s6_342">13.11 </span><span id="t16_342" class="t s6_342">OPERATION OF XSAVES </span>
<span id="t17_342" class="t s3_342">The operation of XSAVES is similar to that of XSAVEC. The main differences are (1) XSAVES can be executed only </span>
<span id="t18_342" class="t s3_342">if CPL = 0; (2) XSAVES can operate on the state components whose bits are set in XCR0 | IA32_XSS and can thus </span>
<span id="t19_342" class="t s3_342">operate on supervisor state components; and (3) XSAVES uses the modified optimization (see Section 13.6). See </span>
<span id="t1a_342" class="t s3_342">Section 13.2 for details of how to determine whether XSAVES is supported. </span>
<span id="t1b_342" class="t s3_342">The XSAVES instruction takes a single memory operand, which is an XSAVE area. In addition, the register pair </span>
<span id="t1c_342" class="t s3_342">EDX:EAX is an implicit operand used as a state-component bitmap (see Section 13.1) called the </span><span id="t1d_342" class="t s7_342">instruction </span>
<span id="t1e_342" class="t s7_342">mask</span><span id="t1f_342" class="t s3_342">. EDX:EAX &amp; (XCR0 | IA32_XSS) (the logical AND the instruction mask with the logical OR of XCR0 and </span>
<span id="t1g_342" class="t s3_342">IA32_XSS) is the </span><span id="t1h_342" class="t s7_342">requested-feature bitmap </span><span id="t1i_342" class="t s3_342">(</span><span id="t1j_342" class="t s7_342">RFBM</span><span id="t1k_342" class="t s3_342">) of the state components to be saved. </span>
<span id="t1l_342" class="t s3_342">The following conditions cause execution of the XSAVES instruction to generate a fault: </span>
<span id="t1m_342" class="t s8_342">• </span><span id="t1n_342" class="t s3_342">If the XSAVE feature set is not enabled (CR4.OSXSAVE = 0), an invalid-opcode exception (#UD) occurs. </span>
<span id="t1o_342" class="t s8_342">• </span><span id="t1p_342" class="t s3_342">If CR0.TS[bit 3] is 1, a device-not-available exception (#NM) occurs. </span>
<span id="t1q_342" class="t s8_342">• </span><span id="t1r_342" class="t s3_342">If CPL &gt; 0 or if the address of the XSAVE area is not 64-byte aligned, a general-protection exception (#GP) </span>
<span id="t1s_342" class="t s3_342">occurs. </span>
<span id="t1t_342" class="t s3_342">If none of these conditions cause a fault, execution of XSAVES writes the XSTATE_BV field of the XSAVE header </span>
<span id="t1u_342" class="t s3_342">(see Section 13.4.2), setting XSTATE_BV[</span><span id="t1v_342" class="t s4_342">i</span><span id="t1w_342" class="t s3_342">] (0 </span><span id="t1x_342" class="t s5_342">≤ </span><span id="t1y_342" class="t s4_342">i </span><span id="t1z_342" class="t s5_342">≤ </span><span id="t20_342" class="t s3_342">63) as follows: </span>
<span id="t21_342" class="t s8_342">• </span><span id="t22_342" class="t s3_342">If RFBM[</span><span id="t23_342" class="t s4_342">i</span><span id="t24_342" class="t s3_342">] = 0, XSTATE_BV[</span><span id="t25_342" class="t s4_342">i</span><span id="t26_342" class="t s3_342">] is written as 0. </span>
<span id="t27_342" class="t s8_342">• </span><span id="t28_342" class="t s3_342">If RFBM[</span><span id="t29_342" class="t s4_342">i</span><span id="t2a_342" class="t s3_342">] = 1, XSTATE_BV[</span><span id="t2b_342" class="t s4_342">i</span><span id="t2c_342" class="t s3_342">] is set to the value of XINUSE[</span><span id="t2d_342" class="t s4_342">i</span><span id="t2e_342" class="t s3_342">] (see below for an exception made for </span>
<span id="t2f_342" class="t s3_342">XSTATE_BV[1]). Section 13.6 defines XINUSE to describe the processor init optimization and specifies the </span>
<span id="t2g_342" class="t s3_342">initial configuration of each state component. The nature of that optimization implies the following: </span>
<span id="t2h_342" class="t s3_342">— </span><span id="t2i_342" class="t s3_342">If state component </span><span id="t2j_342" class="t s4_342">i </span><span id="t2k_342" class="t s3_342">is in its initial configuration, XSTATE_BV[</span><span id="t2l_342" class="t s4_342">i</span><span id="t2m_342" class="t s3_342">] may be written with either 0 or 1. </span>
<span id="t2n_342" class="t s3_342">— </span><span id="t2o_342" class="t s3_342">If state component </span><span id="t2p_342" class="t s4_342">i </span><span id="t2q_342" class="t s3_342">is not in its initial configuration, XSTATE_BV[</span><span id="t2r_342" class="t s4_342">i</span><span id="t2s_342" class="t s3_342">] is written with 1. </span>
<span id="t2t_342" class="t s3_342">XINUSE[1] pertains only to the state of the XMM registers and not to MXCSR. However, if RFBM[1] = 1 and </span>
<span id="t2u_342" class="t s3_342">MXCSR does not have the value 1F80H, XSAVES writes XSTATE_BV[1] as 1 even if XINUSE[1] = 0. </span>
<span id="t2v_342" class="t s3_342">(As explained in Section 13.6, the initial configurations of some state components may depend on whether the </span>
<span id="t2w_342" class="t s3_342">processor is in 64-bit mode.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
