0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Truong/Desktop/digital_design/Max_Diff/Max_Diff.sim/sim_1/synth/timing/xsim/Post_Synthesis_tb_time_synth.v,1718219106,verilog,,,,Counter_Nbit;Max_Diff;Max_Diff_Controller;Max_Diff_Datapath;Regn;Regn_0;Regn_1;Regn_2;Regn_3;glbl,,,,,,,,
C:/Users/Truong/Desktop/digital_design/Max_Diff/Max_Diff.srcs/sim_1/new/Post_Synthesis_tb.vhd,1718217607,vhdl,,,,post_synthesis_tb,,,,,,,,
