/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:4.1-18.10" *)
module xor_gate(a, b, out);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:11.10-11.11" *)
  input a;
  wire a;
  (* src = "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:12.10-12.11" *)
  input b;
  wire b;
  (* src = "/home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/xor.v:14.11-14.14" *)
  output out;
  wire out;
  \$_NOT_  _4_ (
    .A(a),
    .Y(_0_)
  );
  \$_NOT_  _5_ (
    .A(b),
    .Y(_1_)
  );
  \$_NOR_  _6_ (
    .A(a),
    .B(b),
    .Y(_2_)
  );
  \$_NOR_  _7_ (
    .A(_0_),
    .B(_1_),
    .Y(_3_)
  );
  \$_NOR_  _8_ (
    .A(_2_),
    .B(_3_),
    .Y(out)
  );
endmodule
