
*** Running vivado
    with args -log Driver_Gyro.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Driver_Gyro.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Driver_Gyro.tcl -notrace
Command: synth_design -top Driver_Gyro -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6760 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 415.699 ; gain = 96.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Driver_Gyro' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:31]
	Parameter State_Init bound to: 0 - type: integer 
	Parameter State_Temp bound to: 1 - type: integer 
	Parameter State_Gyro bound to: 2 - type: integer 
	Parameter State_Mag bound to: 3 - type: integer 
	Parameter State_Stop bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clk_Division' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division' (1#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:278]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:292]
WARNING: [Synth 8-6014] Unused sequential element Read_Req_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:180]
WARNING: [Synth 8-6014] Unused sequential element Write_Req_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:210]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Gyro' (2#1) [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:31]
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[7] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[6] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[5] driven by constant 0
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[4] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[3] driven by constant 0
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[2] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[1] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[0] driven by constant 0
WARNING: [Synth 8-3917] design Driver_Gyro has port Reg_2Addr driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 470.371 ; gain = 151.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 470.371 ; gain = 151.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 470.371 ; gain = 151.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Current_State_reg' in module 'Driver_Gyro'
INFO: [Synth 8-802] inferred FSM for state register 'Init_State_reg' in module 'Driver_Gyro'
INFO: [Synth 8-802] inferred FSM for state register 'Gyro_State_reg' in module 'Driver_Gyro'
INFO: [Synth 8-802] inferred FSM for state register 'Mag_State_reg' in module 'Driver_Gyro'
INFO: [Synth 8-5544] ROM "Flag_State_Temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_Addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Flag_State_Init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_Addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Gyro_Data_Z_FIFO" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Flag_State_Gyro" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Gyro_Data_X_FIFO" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Gyro_Data_Y_FIFO" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg_Addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mag_Data_Z_FIFO" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Flag_State_Mag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mag_Data_Y_FIFO" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mag_Data_X_FIFO" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Mag_State_reg' using encoding 'one-hot' in module 'Driver_Gyro'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gyro_State_reg' using encoding 'one-hot' in module 'Driver_Gyro'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                     000000000001 |                             0000
                 iSTATE4 |                     000000000010 |                             0001
                 iSTATE1 |                     000000000100 |                             0010
                  iSTATE |                     000000001000 |                             0011
                 iSTATE0 |                     000000010000 |                             0100
                iSTATE10 |                     000000100000 |                             0101
                 iSTATE9 |                     000001000000 |                             0110
                 iSTATE7 |                     000010000000 |                             0111
                 iSTATE8 |                     000100000000 |                             1000
                 iSTATE6 |                     001000000000 |                             1001
                 iSTATE3 |                     010000000000 |                             1010
                 iSTATE2 |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Init_State_reg' using encoding 'one-hot' in module 'Driver_Gyro'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Init |                              000 |                             0000
               State_Mag |                              001 |                             0011
              State_Gyro |                              010 |                             0010
              State_Temp |                              011 |                             0001
              State_Stop |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_State_reg' using encoding 'sequential' in module 'Driver_Gyro'
WARNING: [Synth 8-327] inferring latch for variable 'Enable_reg' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Driver_Gyro.v:141]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 470.648 ; gain = 151.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 6     
	  12 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_Gyro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 6     
	  12 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 3     
Module Clk_Division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Clk_Division1/Is_Odd_reg' into 'Clk_Division0/Is_Odd_reg' [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Clk_Division.v:37]
WARNING: [Synth 8-6014] Unused sequential element Clk_Division1/Is_Odd_reg was removed.  [C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.srcs/sources_1/new/Clk_Division.v:37]
INFO: [Synth 8-5544] ROM "Flag_State_Temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Temp_State0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[7] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[6] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[5] driven by constant 0
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[4] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[3] driven by constant 0
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[2] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[1] driven by constant 1
WARNING: [Synth 8-3917] design Driver_Gyro has port Addr[0] driven by constant 0
WARNING: [Synth 8-3917] design Driver_Gyro has port Reg_2Addr driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Clk_Division0/Is_Odd_reg )
INFO: [Synth 8-3886] merging instance 'Reg_Data_reg[0]' (FDE_1) to 'Reg_Data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Data_reg[1] )
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[7]' (FDRE_1) to 'Reg_Addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[8]' (FDRE_1) to 'Reg_Addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[9]' (FDRE_1) to 'Reg_Addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[10]' (FDRE_1) to 'Reg_Addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[11]' (FDRE_1) to 'Reg_Addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[12]' (FDRE_1) to 'Reg_Addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[13]' (FDRE_1) to 'Reg_Addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'Reg_Addr_reg[14]' (FDRE_1) to 'Reg_Addr_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Addr_reg[15] )
WARNING: [Synth 8-3332] Sequential element (Reg_Addr_reg[15]) is unused and will be removed from module Driver_Gyro.
WARNING: [Synth 8-3332] Sequential element (Reg_Data_reg[1]) is unused and will be removed from module Driver_Gyro.
WARNING: [Synth 8-3332] Sequential element (Clk_Division0/Is_Odd_reg) is unused and will be removed from module Driver_Gyro.
WARNING: [Synth 8-3332] Sequential element (Clk_Division1/flag_reg) is unused and will be removed from module Driver_Gyro.
WARNING: [Synth 8-3332] Sequential element (Clk_Division0/flag_reg) is unused and will be removed from module Driver_Gyro.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 584.449 ; gain = 265.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 584.449 ; gain = 265.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    16|
|3     |LUT1   |     4|
|4     |LUT2   |    10|
|5     |LUT3   |    10|
|6     |LUT4   |    22|
|7     |LUT5   |    24|
|8     |LUT6   |    36|
|9     |FDCE   |     3|
|10    |FDE_1  |    24|
|11    |FDRE   |   205|
|12    |FDSE   |     1|
|13    |LD     |     1|
|14    |IBUF   |    15|
|15    |OBUF   |   148|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |   522|
|2     |  Clk_Division0 |Clk_Division   |    50|
|3     |  Clk_Division1 |Clk_Division_0 |    50|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 585.352 ; gain = 266.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 24 instances
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 684.605 ; gain = 378.332
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/SEA-Tutorial/Experiment-of-SEA/IP_Core/Gyro-IP/Driver_Gyro/Driver_Gyro.runs/synth_1/Driver_Gyro.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Driver_Gyro_utilization_synth.rpt -pb Driver_Gyro_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 684.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 18:44:07 2019...
