SCHM0106

HEADER
{
 FREEID 262
 VARIABLES
 {
  #ARCHITECTURE="Four_Stage_Pipeline_arch"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"alu_output_rd\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"alu_output_rd_adrs\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"ex_rd_address_input_out\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"ex_rd_data_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"ex_rs1_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"ex_rs2_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"ex_rs3_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"fm_new_rdata_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"fm_rs1_input_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<index=\"0\"><name=\"fm_rs1_new_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE10="<range<index=\"0\"><name=\"fm_rs2_input_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE11="<range<index=\"0\"><name=\"fm_rs2_new_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE12="<range<index=\"0\"><name=\"fm_rs3_input_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE13="<range<index=\"0\"><name=\"fm_rs3_new_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE14="<range<index=\"0\"><name=\"fw_new_rdata_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE15="<range<index=\"0\"><name=\"fw_output_rd\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE16="<range<index=\"0\"><name=\"id_instr_out\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE17="<range<index=\"0\"><name=\"id_opcode_out\"><left=\"9\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE18="<range<index=\"0\"><name=\"id_rd_address_out\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE19="<range<index=\"0\"><name=\"id_rd_address_wb_out\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE20="<range<index=\"0\"><name=\"id_rd_wb_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE21="<range<index=\"0\"><name=\"id_rs1_address_out\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE22="<range<index=\"0\"><name=\"id_rs2_address_out\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE23="<range<index=\"0\"><name=\"id_rs3_address_out\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE24="<range<index=\"0\"><name=\"if_instr_out\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE25="<range<index=\"0\"><name=\"if_pc_out\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE26="<range<index=\"0\"><name=\"load_instr_row_input\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE27="<range<index=\"0\"><name=\"mux_output_rs1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE28="<range<index=\"0\"><name=\"mux_output_rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE29="<range<index=\"0\"><name=\"mux_output_rs3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE30="<range<index=\"0\"><name=\"our_opcode\"><left=\"9\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE31="<range<index=\"0\"><name=\"output\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE32="<range<index=\"0\"><name=\"output_instr\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE33="<range<index=\"0\"><name=\"rf_output_rd_adrs\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE34="<range<index=\"0\"><name=\"rf_output_rs1\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE35="<range<index=\"0\"><name=\"rf_output_rs1_adrs\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE36="<range<index=\"0\"><name=\"rf_output_rs2\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE37="<range<index=\"0\"><name=\"rf_output_rs2_adrs\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE38="<range<index=\"0\"><name=\"rf_output_rs3\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE39="<range<index=\"0\"><name=\"rf_output_rs3_adrs\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="Four_Stage_Pipeline"
  #LANGUAGE="VHDL"
  AUTHOR="Tyguan"
  COMPANY="Stony Brook"
  CREATIONDATE="11/29/2021"
  SOURCE="..\\src\\Four_Stage_Pipeline.vhd"
 }
 SYMBOL "project_final" "alu" "alu"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638165159"
    #NAME="alu"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e7c7c699-6847-4d47-bdae-8097f28ee189"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,115,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,115,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,115,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,188,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,131,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (195,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (137,68,275,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (166,108,275,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs1(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs2(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs3(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd_address_in(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opcode(9:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_address(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="write_enable"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "project_final" "Fowarding_Mux" "Fowarding_Mux"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638165159"
    #NAME="Fowarding_Mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3c8cae6c-addf-46ef-8881-b1ea1914d7e5"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,320)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,141,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,141,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,141,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,115,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,115,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,115,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,178,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,28,295,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,68,295,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,108,295,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mux_control1"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mux_control2"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mux_control3"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs1(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs2(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs3(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="new_rData(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1_out(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (320,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs2_out(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (320,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs3_out(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "project_final" "fowarding_unit" "fowarding_unit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638165159"
    #NAME="fowarding_unit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3bd31935-9543-4911-9441-86839ca1e3a4"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,420,360)
    FREEID 30
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,400,360)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,218,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,149,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,150,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,219,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,150,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,219,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,150,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,219,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (279,28,395,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (279,68,395,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (279,108,395,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (237,148,395,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (237,188,395,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (237,228,395,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ex_wb_rd_data(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ex_wb_rd(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="id_ex_rs1(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="id_ex_rs1_data(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="id_ex_rs2(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="id_ex_rs2_data(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="id_ex_rs3(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="id_ex_rs3_data(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (420,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mux_control1"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (420,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mux_control2"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (420,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mux_control3"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (420,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="foward_rs1(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (420,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="foward_rs2(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (420,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="foward_rs3(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "project_final" "Instr_buffer" "Instr_buffer"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="INSTR_INDEX : INTEGER := 6"
    #GENERIC1="INSTR_WIDTH : INTEGER := 25"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638165159"
    #NAME="Instr_buffer"
    #PRAGMED_GENERICS="INSTR_INDEX;INSTR_WIDTH"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f8ccaf49-9612-4233-a461-e96b2000535a"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,318,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,50,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (328,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="load_instr_row(INSTR_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="instr(24:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "project_final" "Register_file" "Register_file"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="REGISTER_INDEX : INTEGER := 5"
    #GENERIC1="DATA_WIDTH : INTEGER := 128"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638165159"
    #NAME="Register_file"
    #PRAGMED_GENERICS="REGISTER_INDEX;DATA_WIDTH"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5bdd7c3b-77b7-47b1-963c-6cfe4c50fc9f"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,360)
    FREEID 26
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,360)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,112,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,134,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,105,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,50,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (189,28,295,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,68,295,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,108,295,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,148,295,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (157,188,295,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (205,228,295,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (205,268,295,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (205,308,295,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="instr(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_enable"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="opcode(9:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (320,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1_address(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (320,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs2_address(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (320,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs3_address(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (320,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_address(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (320,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (320,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs2(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (320,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs3(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4311,2540)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library ieee;\n"+
"use ieee.std_logic_1164.all;\n"+
"use ieee.NUMERIC_STD.all;"
   RECT (220,260,620,472)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  2, 0, 0
  {
   LABEL "Generics"
   TEXT 
"REGISTER_INDEX : integer := 5;\n"+
"DATA_WIDTH : integer := 128;\n"+
"INSTR_INDEX : integer := 6;\n"+
"INSTR_WIDTH : integer := 25;"
   RECT (220,545,620,717)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="alu"
    #CUSTOM_NAME=""
    #LIBRARY="project_final"
    #REFERENCE="EX_Stage"
    #SYMBOL="alu"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e7c7c699-6847-4d47-bdae-8097f28ee189"
   }
   COORD (3440,1560)
   VERTEXES ( (16,107), (12,113), (2,116), (4,119), (6,123), (8,125), (10,128) )
  }
  INSTANCE  4, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="fowarding_unit"
    #CUSTOM_NAME=""
    #LIBRARY="project_final"
    #REFERENCE="Foward_Unit"
    #SYMBOL="fowarding_unit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3bd31935-9543-4911-9441-86839ca1e3a4"
   }
   COORD (2480,1560)
   VERTEXES ( (18,131), (20,135), (22,138), (16,155), (8,161), (12,170), (2,173), (14,176), (10,182), (6,191), (4,194) )
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Register_file"
    #CUSTOM_NAME=""
    #LIBRARY="project_final"
    #REFERENCE="ID_WB_Stage"
    #SYMBOL="Register_file"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5bdd7c3b-77b7-47b1-963c-6cfe4c50fc9f"
   }
   COORD (1980,1480)
   VERTEXES ( (10,152), (24,158), (20,164), (22,167), (16,179), (14,185), (12,188), (8,197), (2,200), (4,203), (6,206) )
  }
  INSTANCE  6, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Instr_buffer"
    #CUSTOM_NAME=""
    #LIBRARY="project_final"
    #REFERENCE="IF_Stage"
    #SYMBOL="Instr_buffer"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f8ccaf49-9612-4233-a461-e96b2000535a"
   }
   COORD (1420,1480)
   VERTEXES ( (6,201), (4,212), (2,215) )
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Fowarding_Mux"
    #CUSTOM_NAME=""
    #LIBRARY="project_final"
    #REFERENCE="Foward_Mux"
    #SYMBOL="Fowarding_Mux"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3c8cae6c-addf-46ef-8881-b1ea1914d7e5"
   }
   COORD (3020,1560)
   VERTEXES ( (16,117), (18,120), (20,122), (2,132), (4,134), (6,137), (10,140), (8,143), (12,146), (14,149) )
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="IF_PC_out(5:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,240)
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="IF_instr_out(24:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,280)
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_instr_out(24:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,320)
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_opcode_out(9:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,360)
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_write_enable_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,400)
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_rd_WB_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,440)
  }
  INSTANCE  14, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_rd_address_WB_out(4:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,480)
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_rs1_address_out(4:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,520)
  }
  INSTANCE  16, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_rs2_address_out(4:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,560)
  }
  INSTANCE  17, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_rs3_address_out(4:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,600)
  }
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ID_rd_address_out(4:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,640)
  }
  INSTANCE  19, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EX_rs1_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,680)
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EX_rs2_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,720)
  }
  INSTANCE  21, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EX_rs3_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,760)
  }
  INSTANCE  22, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EX_rd_address_input_out(4:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,800)
  }
  INSTANCE  23, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EX_rd_data_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,840)
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="EX_write_enable_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,880)
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FW_mux_control1_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,920)
  }
  INSTANCE  26, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FW_mux_control2_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,960)
  }
  INSTANCE  27, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FW_mux_control3_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,1000)
  }
  INSTANCE  28, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FW_new_rData_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1040)
  }
  INSTANCE  29, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_mux_control1_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,1080)
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_mux_control2_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,1120)
  }
  INSTANCE  31, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_mux_control3_out"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (3840,1160)
  }
  INSTANCE  32, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_rs1_input_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1200)
  }
  INSTANCE  33, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_rs2_input_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1240)
  }
  INSTANCE  34, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_rs3_input_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1280)
  }
  INSTANCE  35, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_new_rData_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1320)
  }
  INSTANCE  36, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_rs1_new_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1360)
  }
  INSTANCE  37, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_rs2_new_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1400)
  }
  INSTANCE  38, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="FM_rs3_new_out(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1440)
  }
  INSTANCE  39, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="clk"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1280,1560)
   VERTEXES ( (2,209) )
  }
  INSTANCE  40, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="load_instr_row_input(INSTR_WIDTH - 1:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (1280,1520)
   VERTEXES ( (2,216) )
  }
  INSTANCE  41, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="output(127:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (3840,1600)
   VERTEXES ( (2,110) )
  }
  TEXT  42, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3440,1560,3440,1560)
   ALIGN 8
   PARENT 3
  }
  TEXT  43, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3440,1800,3440,1800)
   PARENT 3
  }
  TEXT  44, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2480,1560,2480,1560)
   ALIGN 8
   PARENT 4
  }
  TEXT  45, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2480,1920,2480,1920)
   PARENT 4
  }
  TEXT  46, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1980,1480,1980,1480)
   ALIGN 8
   PARENT 5
  }
  TEXT  47, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1980,1840,1980,1840)
   PARENT 5
  }
  TEXT  48, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1420,1480,1420,1480)
   ALIGN 8
   PARENT 6
  }
  TEXT  49, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1420,1600,1420,1600)
   PARENT 6
  }
  TEXT  50, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3020,1560,3020,1560)
   ALIGN 8
   PARENT 7
  }
  TEXT  51, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3020,1880,3020,1880)
   PARENT 7
  }
  TEXT  52, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,240,3891,240)
   ALIGN 4
   PARENT 8
  }
  TEXT  53, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,280,3891,280)
   ALIGN 4
   PARENT 9
  }
  TEXT  54, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,320,3891,320)
   ALIGN 4
   PARENT 10
  }
  TEXT  55, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,360,3891,360)
   ALIGN 4
   PARENT 11
  }
  TEXT  56, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,400,3891,400)
   ALIGN 4
   PARENT 12
  }
  TEXT  57, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,440,3891,440)
   ALIGN 4
   PARENT 13
  }
  TEXT  58, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,480,3891,480)
   ALIGN 4
   PARENT 14
  }
  TEXT  59, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,520,3891,520)
   ALIGN 4
   PARENT 15
  }
  TEXT  60, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,560,3891,560)
   ALIGN 4
   PARENT 16
  }
  TEXT  61, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,600,3891,600)
   ALIGN 4
   PARENT 17
  }
  TEXT  62, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,640,3891,640)
   ALIGN 4
   PARENT 18
  }
  TEXT  63, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,680,3891,680)
   ALIGN 4
   PARENT 19
  }
  TEXT  64, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,720,3891,720)
   ALIGN 4
   PARENT 20
  }
  TEXT  65, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,760,3891,760)
   ALIGN 4
   PARENT 21
  }
  TEXT  66, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,800,3891,800)
   ALIGN 4
   PARENT 22
  }
  TEXT  67, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,840,3891,840)
   ALIGN 4
   PARENT 23
  }
  TEXT  68, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,880,3891,880)
   ALIGN 4
   PARENT 24
  }
  TEXT  69, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,920,3891,920)
   ALIGN 4
   PARENT 25
  }
  TEXT  70, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,960,3891,960)
   ALIGN 4
   PARENT 26
  }
  TEXT  71, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1000,3891,1000)
   ALIGN 4
   PARENT 27
  }
  TEXT  72, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1040,3891,1040)
   ALIGN 4
   PARENT 28
  }
  TEXT  73, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1080,3891,1080)
   ALIGN 4
   PARENT 29
  }
  TEXT  74, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1120,3891,1120)
   ALIGN 4
   PARENT 30
  }
  TEXT  75, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1160,3891,1160)
   ALIGN 4
   PARENT 31
  }
  TEXT  76, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1200,3891,1200)
   ALIGN 4
   PARENT 32
  }
  TEXT  77, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1240,3891,1240)
   ALIGN 4
   PARENT 33
  }
  TEXT  78, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1280,3891,1280)
   ALIGN 4
   PARENT 34
  }
  TEXT  79, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1320,3891,1320)
   ALIGN 4
   PARENT 35
  }
  TEXT  80, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1360,3891,1360)
   ALIGN 4
   PARENT 36
  }
  TEXT  81, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1400,3891,1400)
   ALIGN 4
   PARENT 37
  }
  TEXT  82, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1440,3891,1440)
   ALIGN 4
   PARENT 38
  }
  TEXT  83, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1229,1560,1229,1560)
   ALIGN 6
   PARENT 39
  }
  TEXT  84, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1229,1520,1229,1520)
   ALIGN 6
   PARENT 40
  }
  TEXT  85, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3891,1600,3891,1600)
   ALIGN 4
   PARENT 41
  }
  NET BUS  86, 0, 0
  {
   VARIABLES
   {
    #NAME="ALU_output_rd_adrs(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  87, 0, 0
  {
   VARIABLES
   {
    #NAME="FW_output_rd(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  88, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rd_adrs(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  89, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="load_instr_row_input(INSTR_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  90, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control1_temp"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  91, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control2_temp"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  92, 0, 0
  {
   VARIABLES
   {
    #NAME="mux_control3_temp"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  93, 0, 0
  {
   VARIABLES
   {
    #NAME="MUX_output_rs1(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  94, 0, 0
  {
   VARIABLES
   {
    #NAME="MUX_output_rs2(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  95, 0, 0
  {
   VARIABLES
   {
    #NAME="MUX_output_rs3(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  96, 0, 0
  {
   VARIABLES
   {
    #NAME="our_opcode(9:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  97, 0, 0
  {
   VARIABLES
   {
    #NAME="output_instr(24:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  98, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rs1_adrs(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  99, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rs2_adrs(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  100, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rs3_adrs(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  101, 0, 0
  {
   VARIABLES
   {
    #NAME="write_enable_RF"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET WIRE  102, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  103, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rs1(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  104, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rs2(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  105, 0, 0
  {
   VARIABLES
   {
    #NAME="RF_output_rs3(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  106, 0, 0
  {
   VARIABLES
   {
    #NAME="ALU_output_rd(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  107, 0, 0
  {
   COORD (3740,1680)
  }
  VTX  108, 0, 0
  {
   COORD (3800,1680)
  }
  WIRE  109, 0, 0
  {
   NET 101
   VTX 107, 108
  }
  VTX  110, 0, 0
  {
   COORD (3840,1600)
  }
  BUS  112, 0, 0
  {
   NET 106
   VTX 110, 114
  }
  VTX  113, 0, 0
  {
   COORD (3740,1600)
  }
  VTX  114, 0, 0
  {
   COORD (3820,1600)
  }
  BUS  115, 0, 0
  {
   NET 106
   VTX 113, 114
  }
  VTX  116, 0, 0
  {
   COORD (3440,1600)
  }
  VTX  117, 0, 0
  {
   COORD (3340,1600)
  }
  BUS  118, 0, 0
  {
   NET 93
   VTX 116, 117
  }
  VTX  119, 0, 0
  {
   COORD (3440,1640)
  }
  VTX  120, 0, 0
  {
   COORD (3340,1640)
  }
  BUS  121, 0, 0
  {
   NET 94
   VTX 119, 120
  }
  VTX  122, 0, 0
  {
   COORD (3340,1680)
  }
  VTX  123, 0, 0
  {
   COORD (3440,1680)
  }
  BUS  124, 0, 0
  {
   NET 95
   VTX 122, 123
  }
  VTX  125, 0, 0
  {
   COORD (3440,1720)
  }
  VTX  126, 0, 0
  {
   COORD (3400,1720)
  }
  BUS  127, 0, 0
  {
   NET 88
   VTX 125, 126
  }
  VTX  128, 0, 0
  {
   COORD (3440,1760)
  }
  VTX  129, 0, 0
  {
   COORD (3420,1760)
  }
  BUS  130, 0, 0
  {
   NET 96
   VTX 128, 129
  }
  VTX  131, 0, 0
  {
   COORD (2900,1600)
  }
  VTX  132, 0, 0
  {
   COORD (3020,1600)
  }
  WIRE  133, 0, 0
  {
   NET 90
   VTX 131, 132
  }
  VTX  134, 0, 0
  {
   COORD (3020,1640)
  }
  VTX  135, 0, 0
  {
   COORD (2900,1640)
  }
  WIRE  136, 0, 0
  {
   NET 91
   VTX 134, 135
  }
  VTX  137, 0, 0
  {
   COORD (3020,1680)
  }
  VTX  138, 0, 0
  {
   COORD (2900,1680)
  }
  WIRE  139, 0, 0
  {
   NET 92
   VTX 137, 138
  }
  VTX  140, 0, 0
  {
   COORD (3020,1760)
  }
  VTX  141, 0, 0
  {
   COORD (2960,1760)
  }
  BUS  142, 0, 0
  {
   NET 104
   VTX 140, 141
  }
  VTX  143, 0, 0
  {
   COORD (3020,1720)
  }
  VTX  144, 0, 0
  {
   COORD (2980,1720)
  }
  BUS  145, 0, 0
  {
   NET 103
   VTX 143, 144
  }
  VTX  146, 0, 0
  {
   COORD (3020,1800)
  }
  VTX  147, 0, 0
  {
   COORD (2980,1800)
  }
  BUS  148, 0, 0
  {
   NET 105
   VTX 146, 147
  }
  VTX  149, 0, 0
  {
   COORD (3020,1840)
  }
  VTX  150, 0, 0
  {
   COORD (3000,1840)
  }
  BUS  151, 0, 0
  {
   NET 87
   VTX 149, 150
  }
  VTX  152, 0, 0
  {
   COORD (2300,1520)
  }
  BUS  154, 0, 0
  {
   NET 96
   VTX 152, 218
  }
  VTX  155, 0, 0
  {
   COORD (2480,1880)
  }
  VTX  156, 0, 0
  {
   COORD (2360,1880)
  }
  BUS  157, 0, 0
  {
   NET 105
   VTX 155, 156
  }
  VTX  158, 0, 0
  {
   COORD (2300,1800)
  }
  VTX  159, 0, 0
  {
   COORD (2360,1800)
  }
  BUS  160, 0, 0
  {
   NET 105
   VTX 158, 159
  }
  VTX  161, 0, 0
  {
   COORD (2480,1720)
  }
  BUS  163, 0, 0
  {
   NET 103
   VTX 161, 165
  }
  VTX  164, 0, 0
  {
   COORD (2300,1720)
  }
  VTX  165, 0, 0
  {
   COORD (2380,1720)
  }
  BUS  166, 0, 0
  {
   NET 103
   VTX 164, 165
  }
  VTX  167, 0, 0
  {
   COORD (2300,1760)
  }
  VTX  168, 0, 0
  {
   COORD (2380,1760)
  }
  BUS  169, 0, 0
  {
   NET 104
   VTX 167, 168
  }
  VTX  170, 0, 0
  {
   COORD (2480,1800)
  }
  VTX  171, 0, 0
  {
   COORD (2380,1800)
  }
  BUS  172, 0, 0
  {
   NET 104
   VTX 170, 171
  }
  VTX  173, 0, 0
  {
   COORD (2480,1600)
  }
  VTX  174, 0, 0
  {
   COORD (2400,1600)
  }
  BUS  175, 0, 0
  {
   NET 106
   VTX 173, 174
  }
  VTX  176, 0, 0
  {
   COORD (2480,1840)
  }
  VTX  177, 0, 0
  {
   COORD (2400,1840)
  }
  BUS  178, 0, 0
  {
   NET 100
   VTX 176, 177
  }
  VTX  179, 0, 0
  {
   COORD (2300,1640)
  }
  VTX  180, 0, 0
  {
   COORD (2400,1640)
  }
  BUS  181, 0, 0
  {
   NET 100
   VTX 179, 180
  }
  VTX  182, 0, 0
  {
   COORD (2480,1760)
  }
  VTX  183, 0, 0
  {
   COORD (2420,1760)
  }
  BUS  184, 0, 0
  {
   NET 99
   VTX 182, 183
  }
  VTX  185, 0, 0
  {
   COORD (2300,1600)
  }
  VTX  186, 0, 0
  {
   COORD (2420,1600)
  }
  BUS  187, 0, 0
  {
   NET 99
   VTX 185, 186
  }
  VTX  188, 0, 0
  {
   COORD (2300,1560)
  }
  VTX  189, 0, 0
  {
   COORD (2440,1560)
  }
  BUS  190, 0, 0
  {
   NET 98
   VTX 188, 189
  }
  VTX  191, 0, 0
  {
   COORD (2480,1680)
  }
  VTX  192, 0, 0
  {
   COORD (2440,1680)
  }
  BUS  193, 0, 0
  {
   NET 98
   VTX 191, 192
  }
  VTX  194, 0, 0
  {
   COORD (2480,1640)
  }
  VTX  195, 0, 0
  {
   COORD (2460,1640)
  }
  BUS  196, 0, 0
  {
   NET 86
   VTX 194, 195
  }
  VTX  197, 0, 0
  {
   COORD (1980,1640)
  }
  WIRE  199, 0, 0
  {
   NET 102
   VTX 197, 221
  }
  VTX  200, 0, 0
  {
   COORD (1980,1520)
  }
  VTX  201, 0, 0
  {
   COORD (1860,1520)
  }
  BUS  202, 0, 0
  {
   NET 97
   VTX 200, 201
  }
  VTX  203, 0, 0
  {
   COORD (1980,1560)
  }
  VTX  204, 0, 0
  {
   COORD (1940,1560)
  }
  WIRE  205, 0, 0
  {
   NET 101
   VTX 203, 204
  }
  VTX  206, 0, 0
  {
   COORD (1980,1600)
  }
  VTX  207, 0, 0
  {
   COORD (1960,1600)
  }
  BUS  208, 0, 0
  {
   NET 106
   VTX 206, 207
  }
  VTX  209, 0, 0
  {
   COORD (1280,1560)
  }
  WIRE  211, 0, 0
  {
   NET 102
   VTX 209, 213
  }
  VTX  212, 0, 0
  {
   COORD (1420,1560)
  }
  VTX  213, 0, 0
  {
   COORD (1400,1560)
  }
  WIRE  214, 0, 0
  {
   NET 102
   VTX 212, 213
  }
  VTX  215, 0, 0
  {
   COORD (1420,1520)
  }
  VTX  216, 0, 0
  {
   COORD (1280,1520)
  }
  BUS  217, 0, 0
  {
   NET 89
   VTX 215, 216
  }
  VTX  218, 0, 0
  {
   COORD (3420,1520)
  }
  VTX  219, 0, 0
  {
   COORD (3800,1460)
  }
  VTX  220, 0, 0
  {
   COORD (1940,1460)
  }
  VTX  221, 0, 0
  {
   COORD (1400,1640)
  }
  VTX  222, 0, 0
  {
   COORD (2980,1540)
  }
  VTX  223, 0, 0
  {
   COORD (2380,1540)
  }
  VTX  224, 0, 0
  {
   COORD (2960,1940)
  }
  VTX  225, 0, 0
  {
   COORD (2380,1940)
  }
  VTX  226, 0, 0
  {
   COORD (2980,1960)
  }
  VTX  227, 0, 0
  {
   COORD (2360,1960)
  }
  VTX  228, 0, 0
  {
   COORD (3820,1500)
  }
  VTX  229, 0, 0
  {
   COORD (2400,1500)
  }
  VTX  230, 0, 0
  {
   COORD (2400,1440)
  }
  VTX  231, 0, 0
  {
   COORD (1960,1440)
  }
  WIRE  233, 0, 0
  {
   NET 101
   VTX 219, 220
  }
  BUS  235, 0, 0
  {
   NET 103
   VTX 222, 223
  }
  BUS  236, 0, 0
  {
   NET 104
   VTX 224, 225
  }
  BUS  237, 0, 0
  {
   NET 105
   VTX 226, 227
  }
  BUS  238, 0, 0
  {
   NET 106
   VTX 228, 229
  }
  BUS  239, 0, 0
  {
   NET 106
   VTX 230, 231
  }
  BUS  240, 0, 0
  {
   NET 96
   VTX 218, 129
  }
  BUS  241, 0, 0
  {
   NET 98
   VTX 189, 192
  }
  BUS  242, 0, 0
  {
   NET 99
   VTX 186, 183
  }
  BUS  243, 0, 0
  {
   NET 100
   VTX 180, 177
  }
  WIRE  244, 0, 0
  {
   NET 101
   VTX 219, 108
  }
  WIRE  245, 0, 0
  {
   NET 101
   VTX 220, 204
  }
  WIRE  247, 0, 0
  {
   NET 102
   VTX 213, 221
  }
  BUS  248, 0, 0
  {
   NET 103
   VTX 222, 144
  }
  BUS  249, 0, 0
  {
   NET 103
   VTX 223, 165
  }
  BUS  251, 0, 0
  {
   NET 104
   VTX 141, 224
  }
  BUS  252, 0, 0
  {
   NET 104
   VTX 168, 171
  }
  BUS  253, 0, 0
  {
   NET 104
   VTX 171, 225
  }
  BUS  254, 0, 0
  {
   NET 105
   VTX 147, 226
  }
  BUS  255, 0, 0
  {
   NET 105
   VTX 159, 156
  }
  BUS  256, 0, 0
  {
   NET 105
   VTX 156, 227
  }
  BUS  257, 0, 0
  {
   NET 106
   VTX 228, 114
  }
  BUS  259, 0, 0
  {
   NET 106
   VTX 230, 229
  }
  BUS  260, 0, 0
  {
   NET 106
   VTX 229, 174
  }
  BUS  261, 0, 0
  {
   NET 106
   VTX 231, 207
  }
 }
 
}

