

================================================================
== Vitis HLS Report for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1'
================================================================
* Date:           Tue Dec  6 19:10:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      585|      585|  5.850 us|  5.850 us|  585|  585|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_210_1  |      583|      583|        54|         53|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 53, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 1
  Pipeline-0 : II = 53, D = 54, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%idx21 = alloca i32 1"   --->   Operation 57 'alloca' 'idx21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_assign = alloca i32 1"   --->   Operation 58 'alloca' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 9, i4 %r_assign"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %idx21"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_assign_load = load i4 %r_assign" [clefia.c:210]   --->   Operation 62 'load' 'r_assign_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln216 = icmp_eq  i4 %r_assign_load, i4 0" [clefia.c:216]   --->   Operation 63 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %while.body.i22.i.0, void %if.end.i" [clefia.c:216]   --->   Operation 64 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln210 = add i4 %r_assign_load, i4 15" [clefia.c:210]   --->   Operation 65 'add' 'add_ln210' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln216, void %if.end.i.while.body.i_crit_edge, void %while.body.i40.i.preheader.exitStub" [clefia.c:210]   --->   Operation 66 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln210 = store i4 %add_ln210, i4 %r_assign" [clefia.c:210]   --->   Operation 67 'store' 'store_ln210' <Predicate = (!icmp_ln216)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%idx21_load = load i8 %idx21" [clefia.c:215]   --->   Operation 68 'load' 'idx21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [9/9] (4.10ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 69 'call' 'call_ln211' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (1.91ns)   --->   "%add_ln215 = add i8 %idx21_load, i8 16" [clefia.c:215]   --->   Operation 70 'add' 'add_ln215' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln210 = store i8 %add_ln215, i8 %idx21" [clefia.c:210]   --->   Operation 71 'store' 'store_ln210' <Predicate = (!icmp_ln216)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln210 = br void %while.body.i" [clefia.c:210]   --->   Operation 72 'br' 'br_ln210' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.75>
ST_3 : Operation 73 [8/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 73 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 74 [7/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 74 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 75 [6/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 75 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 76 [5/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 76 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 77 [4/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 77 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.75>
ST_8 : Operation 78 [3/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 78 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.75>
ST_9 : Operation 79 [2/9] (5.75ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 79 'call' 'call_ln211' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 80 [1/9] (0.00ns)   --->   "%call_ln211 = call void @ClefiaF0Xor.2, i8 %fout, i5 0, i8 %fin, i5 0, i8 %con256, i8 %idx21_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:211]   --->   Operation 80 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.10>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln212 = or i8 %idx21_load, i8 4" [clefia.c:212]   --->   Operation 81 'or' 'or_ln212' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [9/9] (4.10ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 82 'call' 'call_ln212' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.99>
ST_12 : Operation 83 [8/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 83 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.99>
ST_13 : Operation 84 [7/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 84 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.99>
ST_14 : Operation 85 [6/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 85 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.99>
ST_15 : Operation 86 [5/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 86 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 87 [4/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 87 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 88 [3/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 88 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.99>
ST_18 : Operation 89 [2/9] (6.99ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 89 'call' 'call_ln212' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 90 [1/9] (0.00ns)   --->   "%call_ln212 = call void @ClefiaF1Xor.2, i8 %fout, i5 8, i8 %fin, i5 8, i8 %con256, i8 %or_ln212, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:212]   --->   Operation 90 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln213 = or i8 %idx21_load, i8 8" [clefia.c:213]   --->   Operation 91 'or' 'or_ln213' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 92 [9/9] (4.10ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 92 'call' 'call_ln213' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.75>
ST_21 : Operation 93 [8/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 93 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.75>
ST_22 : Operation 94 [7/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 94 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.75>
ST_23 : Operation 95 [6/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 95 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.75>
ST_24 : Operation 96 [5/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 96 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.75>
ST_25 : Operation 97 [4/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 97 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.75>
ST_26 : Operation 98 [3/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 98 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.75>
ST_27 : Operation 99 [2/9] (5.75ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 99 'call' 'call_ln213' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 100 [1/9] (0.00ns)   --->   "%call_ln213 = call void @ClefiaF0Xor.2, i8 %fout, i5 16, i8 %fin, i5 16, i8 %con256, i8 %or_ln213, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:213]   --->   Operation 100 'call' 'call_ln213' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 4.10>
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln214 = or i8 %idx21_load, i8 12" [clefia.c:214]   --->   Operation 101 'or' 'or_ln214' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 102 [9/9] (4.10ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 102 'call' 'call_ln214' <Predicate = true> <Delay = 4.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.99>
ST_30 : Operation 103 [8/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 103 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.99>
ST_31 : Operation 104 [7/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 104 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.99>
ST_32 : Operation 105 [6/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 105 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.99>
ST_33 : Operation 106 [5/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 106 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 6.99>
ST_34 : Operation 107 [4/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 107 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.99>
ST_35 : Operation 108 [3/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 108 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 6.99>
ST_36 : Operation 109 [2/9] (6.99ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 109 'call' 'call_ln214' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 110 [1/9] (0.00ns)   --->   "%call_ln214 = call void @ClefiaF1Xor.2, i8 %fout, i5 24, i8 %fin, i5 24, i8 %con256, i8 %or_ln214, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:214]   --->   Operation 110 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 111 [1/1] (0.00ns)   --->   "%fout_addr_30 = getelementptr i8 %fout, i64 0, i64 5" [clefia.c:114]   --->   Operation 111 'getelementptr' 'fout_addr_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 112 [1/1] (0.00ns)   --->   "%fout_addr_31 = getelementptr i8 %fout, i64 0, i64 4" [clefia.c:114]   --->   Operation 112 'getelementptr' 'fout_addr_31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 113 [2/2] (2.32ns)   --->   "%fout_load = load i5 %fout_addr_31" [clefia.c:117]   --->   Operation 113 'load' 'fout_load' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 114 [2/2] (2.32ns)   --->   "%fout_load_1 = load i5 %fout_addr_30" [clefia.c:117]   --->   Operation 114 'load' 'fout_load_1' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 4.64>
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "%fout_addr_28 = getelementptr i8 %fout, i64 0, i64 7" [clefia.c:114]   --->   Operation 115 'getelementptr' 'fout_addr_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "%fout_addr_29 = getelementptr i8 %fout, i64 0, i64 6" [clefia.c:114]   --->   Operation 116 'getelementptr' 'fout_addr_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%fin_addr_30 = getelementptr i8 %fin, i64 0, i64 1" [clefia.c:114]   --->   Operation 117 'getelementptr' 'fin_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "%fin_addr_31 = getelementptr i8 %fin, i64 0, i64 0" [clefia.c:114]   --->   Operation 118 'getelementptr' 'fin_addr_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 119 [1/2] (2.32ns)   --->   "%fout_load = load i5 %fout_addr_31" [clefia.c:117]   --->   Operation 119 'load' 'fout_load' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load, i5 %fin_addr_31" [clefia.c:117]   --->   Operation 120 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 121 [1/2] (2.32ns)   --->   "%fout_load_1 = load i5 %fout_addr_30" [clefia.c:117]   --->   Operation 121 'load' 'fout_load_1' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_1, i5 %fin_addr_30" [clefia.c:117]   --->   Operation 122 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 123 [2/2] (2.32ns)   --->   "%fout_load_2 = load i5 %fout_addr_29" [clefia.c:117]   --->   Operation 123 'load' 'fout_load_2' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 124 [2/2] (2.32ns)   --->   "%fout_load_3 = load i5 %fout_addr_28" [clefia.c:117]   --->   Operation 124 'load' 'fout_load_3' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 40 <SV = 39> <Delay = 4.64>
ST_40 : Operation 125 [1/1] (0.00ns)   --->   "%fout_addr_26 = getelementptr i8 %fout, i64 0, i64 9" [clefia.c:114]   --->   Operation 125 'getelementptr' 'fout_addr_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 126 [1/1] (0.00ns)   --->   "%fout_addr_27 = getelementptr i8 %fout, i64 0, i64 8" [clefia.c:114]   --->   Operation 126 'getelementptr' 'fout_addr_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 127 [1/1] (0.00ns)   --->   "%fin_addr_28 = getelementptr i8 %fin, i64 0, i64 3" [clefia.c:114]   --->   Operation 127 'getelementptr' 'fin_addr_28' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 128 [1/1] (0.00ns)   --->   "%fin_addr_29 = getelementptr i8 %fin, i64 0, i64 2" [clefia.c:114]   --->   Operation 128 'getelementptr' 'fin_addr_29' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 129 [1/2] (2.32ns)   --->   "%fout_load_2 = load i5 %fout_addr_29" [clefia.c:117]   --->   Operation 129 'load' 'fout_load_2' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_2, i5 %fin_addr_29" [clefia.c:117]   --->   Operation 130 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 131 [1/2] (2.32ns)   --->   "%fout_load_3 = load i5 %fout_addr_28" [clefia.c:117]   --->   Operation 131 'load' 'fout_load_3' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_3, i5 %fin_addr_28" [clefia.c:117]   --->   Operation 132 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 133 [2/2] (2.32ns)   --->   "%fout_load_4 = load i5 %fout_addr_27" [clefia.c:117]   --->   Operation 133 'load' 'fout_load_4' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 134 [2/2] (2.32ns)   --->   "%fout_load_5 = load i5 %fout_addr_26" [clefia.c:117]   --->   Operation 134 'load' 'fout_load_5' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 41 <SV = 40> <Delay = 4.64>
ST_41 : Operation 135 [1/1] (0.00ns)   --->   "%fout_addr_24 = getelementptr i8 %fout, i64 0, i64 11" [clefia.c:114]   --->   Operation 135 'getelementptr' 'fout_addr_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 136 [1/1] (0.00ns)   --->   "%fout_addr_25 = getelementptr i8 %fout, i64 0, i64 10" [clefia.c:114]   --->   Operation 136 'getelementptr' 'fout_addr_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 137 [1/1] (0.00ns)   --->   "%fin_addr_26 = getelementptr i8 %fin, i64 0, i64 5" [clefia.c:114]   --->   Operation 137 'getelementptr' 'fin_addr_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 138 [1/1] (0.00ns)   --->   "%fin_addr_27 = getelementptr i8 %fin, i64 0, i64 4" [clefia.c:114]   --->   Operation 138 'getelementptr' 'fin_addr_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 139 [1/2] (2.32ns)   --->   "%fout_load_4 = load i5 %fout_addr_27" [clefia.c:117]   --->   Operation 139 'load' 'fout_load_4' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_4, i5 %fin_addr_27" [clefia.c:117]   --->   Operation 140 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 141 [1/2] (2.32ns)   --->   "%fout_load_5 = load i5 %fout_addr_26" [clefia.c:117]   --->   Operation 141 'load' 'fout_load_5' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_5, i5 %fin_addr_26" [clefia.c:117]   --->   Operation 142 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 143 [2/2] (2.32ns)   --->   "%fout_load_6 = load i5 %fout_addr_25" [clefia.c:117]   --->   Operation 143 'load' 'fout_load_6' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 144 [2/2] (2.32ns)   --->   "%fout_load_7 = load i5 %fout_addr_24" [clefia.c:117]   --->   Operation 144 'load' 'fout_load_7' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 42 <SV = 41> <Delay = 4.64>
ST_42 : Operation 145 [1/1] (0.00ns)   --->   "%fout_addr_22 = getelementptr i8 %fout, i64 0, i64 13" [clefia.c:114]   --->   Operation 145 'getelementptr' 'fout_addr_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 146 [1/1] (0.00ns)   --->   "%fout_addr_23 = getelementptr i8 %fout, i64 0, i64 12" [clefia.c:114]   --->   Operation 146 'getelementptr' 'fout_addr_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 147 [1/1] (0.00ns)   --->   "%fin_addr_24 = getelementptr i8 %fin, i64 0, i64 7" [clefia.c:114]   --->   Operation 147 'getelementptr' 'fin_addr_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 148 [1/1] (0.00ns)   --->   "%fin_addr_25 = getelementptr i8 %fin, i64 0, i64 6" [clefia.c:114]   --->   Operation 148 'getelementptr' 'fin_addr_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 149 [1/2] (2.32ns)   --->   "%fout_load_6 = load i5 %fout_addr_25" [clefia.c:117]   --->   Operation 149 'load' 'fout_load_6' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_6, i5 %fin_addr_25" [clefia.c:117]   --->   Operation 150 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 151 [1/2] (2.32ns)   --->   "%fout_load_7 = load i5 %fout_addr_24" [clefia.c:117]   --->   Operation 151 'load' 'fout_load_7' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_7, i5 %fin_addr_24" [clefia.c:117]   --->   Operation 152 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 153 [2/2] (2.32ns)   --->   "%fout_load_8 = load i5 %fout_addr_23" [clefia.c:117]   --->   Operation 153 'load' 'fout_load_8' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 154 [2/2] (2.32ns)   --->   "%fout_load_9 = load i5 %fout_addr_22" [clefia.c:117]   --->   Operation 154 'load' 'fout_load_9' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 43 <SV = 42> <Delay = 4.64>
ST_43 : Operation 155 [1/1] (0.00ns)   --->   "%fout_addr_20 = getelementptr i8 %fout, i64 0, i64 15" [clefia.c:114]   --->   Operation 155 'getelementptr' 'fout_addr_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 156 [1/1] (0.00ns)   --->   "%fout_addr_21 = getelementptr i8 %fout, i64 0, i64 14" [clefia.c:114]   --->   Operation 156 'getelementptr' 'fout_addr_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 157 [1/1] (0.00ns)   --->   "%fin_addr_22 = getelementptr i8 %fin, i64 0, i64 9" [clefia.c:114]   --->   Operation 157 'getelementptr' 'fin_addr_22' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 158 [1/1] (0.00ns)   --->   "%fin_addr_23 = getelementptr i8 %fin, i64 0, i64 8" [clefia.c:114]   --->   Operation 158 'getelementptr' 'fin_addr_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 159 [1/2] (2.32ns)   --->   "%fout_load_8 = load i5 %fout_addr_23" [clefia.c:117]   --->   Operation 159 'load' 'fout_load_8' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_8, i5 %fin_addr_23" [clefia.c:117]   --->   Operation 160 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 161 [1/2] (2.32ns)   --->   "%fout_load_9 = load i5 %fout_addr_22" [clefia.c:117]   --->   Operation 161 'load' 'fout_load_9' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_9, i5 %fin_addr_22" [clefia.c:117]   --->   Operation 162 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 163 [2/2] (2.32ns)   --->   "%fout_load_10 = load i5 %fout_addr_21" [clefia.c:117]   --->   Operation 163 'load' 'fout_load_10' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 164 [2/2] (2.32ns)   --->   "%fout_load_11 = load i5 %fout_addr_20" [clefia.c:117]   --->   Operation 164 'load' 'fout_load_11' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 44 <SV = 43> <Delay = 4.64>
ST_44 : Operation 165 [1/1] (0.00ns)   --->   "%fout_addr_18 = getelementptr i8 %fout, i64 0, i64 17" [clefia.c:114]   --->   Operation 165 'getelementptr' 'fout_addr_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 166 [1/1] (0.00ns)   --->   "%fout_addr_19 = getelementptr i8 %fout, i64 0, i64 16" [clefia.c:114]   --->   Operation 166 'getelementptr' 'fout_addr_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 167 [1/1] (0.00ns)   --->   "%fin_addr_20 = getelementptr i8 %fin, i64 0, i64 11" [clefia.c:114]   --->   Operation 167 'getelementptr' 'fin_addr_20' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 168 [1/1] (0.00ns)   --->   "%fin_addr_21 = getelementptr i8 %fin, i64 0, i64 10" [clefia.c:114]   --->   Operation 168 'getelementptr' 'fin_addr_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 169 [1/2] (2.32ns)   --->   "%fout_load_10 = load i5 %fout_addr_21" [clefia.c:117]   --->   Operation 169 'load' 'fout_load_10' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_10, i5 %fin_addr_21" [clefia.c:117]   --->   Operation 170 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 171 [1/2] (2.32ns)   --->   "%fout_load_11 = load i5 %fout_addr_20" [clefia.c:117]   --->   Operation 171 'load' 'fout_load_11' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_11, i5 %fin_addr_20" [clefia.c:117]   --->   Operation 172 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 173 [2/2] (2.32ns)   --->   "%fout_load_12 = load i5 %fout_addr_19" [clefia.c:117]   --->   Operation 173 'load' 'fout_load_12' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 174 [2/2] (2.32ns)   --->   "%fout_load_13 = load i5 %fout_addr_18" [clefia.c:117]   --->   Operation 174 'load' 'fout_load_13' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 45 <SV = 44> <Delay = 4.64>
ST_45 : Operation 175 [1/1] (0.00ns)   --->   "%fout_addr_16 = getelementptr i8 %fout, i64 0, i64 19" [clefia.c:114]   --->   Operation 175 'getelementptr' 'fout_addr_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 176 [1/1] (0.00ns)   --->   "%fout_addr_17 = getelementptr i8 %fout, i64 0, i64 18" [clefia.c:114]   --->   Operation 176 'getelementptr' 'fout_addr_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 177 [1/1] (0.00ns)   --->   "%fin_addr_18 = getelementptr i8 %fin, i64 0, i64 13" [clefia.c:114]   --->   Operation 177 'getelementptr' 'fin_addr_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 178 [1/1] (0.00ns)   --->   "%fin_addr_19 = getelementptr i8 %fin, i64 0, i64 12" [clefia.c:114]   --->   Operation 178 'getelementptr' 'fin_addr_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 179 [1/2] (2.32ns)   --->   "%fout_load_12 = load i5 %fout_addr_19" [clefia.c:117]   --->   Operation 179 'load' 'fout_load_12' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_12, i5 %fin_addr_19" [clefia.c:117]   --->   Operation 180 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 181 [1/2] (2.32ns)   --->   "%fout_load_13 = load i5 %fout_addr_18" [clefia.c:117]   --->   Operation 181 'load' 'fout_load_13' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_13, i5 %fin_addr_18" [clefia.c:117]   --->   Operation 182 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 183 [2/2] (2.32ns)   --->   "%fout_load_14 = load i5 %fout_addr_17" [clefia.c:117]   --->   Operation 183 'load' 'fout_load_14' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 184 [2/2] (2.32ns)   --->   "%fout_load_15 = load i5 %fout_addr_16" [clefia.c:117]   --->   Operation 184 'load' 'fout_load_15' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 46 <SV = 45> <Delay = 4.64>
ST_46 : Operation 185 [1/1] (0.00ns)   --->   "%fout_addr_14 = getelementptr i8 %fout, i64 0, i64 21" [clefia.c:114]   --->   Operation 185 'getelementptr' 'fout_addr_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 186 [1/1] (0.00ns)   --->   "%fout_addr_15 = getelementptr i8 %fout, i64 0, i64 20" [clefia.c:114]   --->   Operation 186 'getelementptr' 'fout_addr_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 187 [1/1] (0.00ns)   --->   "%fin_addr_16 = getelementptr i8 %fin, i64 0, i64 15" [clefia.c:114]   --->   Operation 187 'getelementptr' 'fin_addr_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 188 [1/1] (0.00ns)   --->   "%fin_addr_17 = getelementptr i8 %fin, i64 0, i64 14" [clefia.c:114]   --->   Operation 188 'getelementptr' 'fin_addr_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 189 [1/2] (2.32ns)   --->   "%fout_load_14 = load i5 %fout_addr_17" [clefia.c:117]   --->   Operation 189 'load' 'fout_load_14' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_14, i5 %fin_addr_17" [clefia.c:117]   --->   Operation 190 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 191 [1/2] (2.32ns)   --->   "%fout_load_15 = load i5 %fout_addr_16" [clefia.c:117]   --->   Operation 191 'load' 'fout_load_15' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 192 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_15, i5 %fin_addr_16" [clefia.c:117]   --->   Operation 192 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 193 [2/2] (2.32ns)   --->   "%fout_load_16 = load i5 %fout_addr_15" [clefia.c:117]   --->   Operation 193 'load' 'fout_load_16' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 194 [2/2] (2.32ns)   --->   "%fout_load_17 = load i5 %fout_addr_14" [clefia.c:117]   --->   Operation 194 'load' 'fout_load_17' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 4.64>
ST_47 : Operation 195 [1/1] (0.00ns)   --->   "%fout_addr_12 = getelementptr i8 %fout, i64 0, i64 23" [clefia.c:114]   --->   Operation 195 'getelementptr' 'fout_addr_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 196 [1/1] (0.00ns)   --->   "%fout_addr_13 = getelementptr i8 %fout, i64 0, i64 22" [clefia.c:114]   --->   Operation 196 'getelementptr' 'fout_addr_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 197 [1/1] (0.00ns)   --->   "%fin_addr_14 = getelementptr i8 %fin, i64 0, i64 17" [clefia.c:114]   --->   Operation 197 'getelementptr' 'fin_addr_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 198 [1/1] (0.00ns)   --->   "%fin_addr_15 = getelementptr i8 %fin, i64 0, i64 16" [clefia.c:114]   --->   Operation 198 'getelementptr' 'fin_addr_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 199 [1/2] (2.32ns)   --->   "%fout_load_16 = load i5 %fout_addr_15" [clefia.c:117]   --->   Operation 199 'load' 'fout_load_16' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 200 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_16, i5 %fin_addr_15" [clefia.c:117]   --->   Operation 200 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 201 [1/2] (2.32ns)   --->   "%fout_load_17 = load i5 %fout_addr_14" [clefia.c:117]   --->   Operation 201 'load' 'fout_load_17' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_17, i5 %fin_addr_14" [clefia.c:117]   --->   Operation 202 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 203 [2/2] (2.32ns)   --->   "%fout_load_18 = load i5 %fout_addr_13" [clefia.c:117]   --->   Operation 203 'load' 'fout_load_18' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 204 [2/2] (2.32ns)   --->   "%fout_load_19 = load i5 %fout_addr_12" [clefia.c:117]   --->   Operation 204 'load' 'fout_load_19' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 48 <SV = 47> <Delay = 4.64>
ST_48 : Operation 205 [1/1] (0.00ns)   --->   "%fout_addr_10 = getelementptr i8 %fout, i64 0, i64 25" [clefia.c:114]   --->   Operation 205 'getelementptr' 'fout_addr_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 206 [1/1] (0.00ns)   --->   "%fout_addr_11 = getelementptr i8 %fout, i64 0, i64 24" [clefia.c:114]   --->   Operation 206 'getelementptr' 'fout_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 207 [1/1] (0.00ns)   --->   "%fin_addr_12 = getelementptr i8 %fin, i64 0, i64 19" [clefia.c:114]   --->   Operation 207 'getelementptr' 'fin_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 208 [1/1] (0.00ns)   --->   "%fin_addr_13 = getelementptr i8 %fin, i64 0, i64 18" [clefia.c:114]   --->   Operation 208 'getelementptr' 'fin_addr_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 209 [1/2] (2.32ns)   --->   "%fout_load_18 = load i5 %fout_addr_13" [clefia.c:117]   --->   Operation 209 'load' 'fout_load_18' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 210 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_18, i5 %fin_addr_13" [clefia.c:117]   --->   Operation 210 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 211 [1/2] (2.32ns)   --->   "%fout_load_19 = load i5 %fout_addr_12" [clefia.c:117]   --->   Operation 211 'load' 'fout_load_19' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_19, i5 %fin_addr_12" [clefia.c:117]   --->   Operation 212 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 213 [2/2] (2.32ns)   --->   "%fout_load_20 = load i5 %fout_addr_11" [clefia.c:117]   --->   Operation 213 'load' 'fout_load_20' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 214 [2/2] (2.32ns)   --->   "%fout_load_21 = load i5 %fout_addr_10" [clefia.c:117]   --->   Operation 214 'load' 'fout_load_21' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 49 <SV = 48> <Delay = 4.64>
ST_49 : Operation 215 [1/1] (0.00ns)   --->   "%fout_addr_8 = getelementptr i8 %fout, i64 0, i64 27" [clefia.c:114]   --->   Operation 215 'getelementptr' 'fout_addr_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 216 [1/1] (0.00ns)   --->   "%fout_addr_9 = getelementptr i8 %fout, i64 0, i64 26" [clefia.c:114]   --->   Operation 216 'getelementptr' 'fout_addr_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 217 [1/1] (0.00ns)   --->   "%fin_addr_10 = getelementptr i8 %fin, i64 0, i64 21" [clefia.c:114]   --->   Operation 217 'getelementptr' 'fin_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 218 [1/1] (0.00ns)   --->   "%fin_addr_11 = getelementptr i8 %fin, i64 0, i64 20" [clefia.c:114]   --->   Operation 218 'getelementptr' 'fin_addr_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 219 [1/2] (2.32ns)   --->   "%fout_load_20 = load i5 %fout_addr_11" [clefia.c:117]   --->   Operation 219 'load' 'fout_load_20' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 220 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_20, i5 %fin_addr_11" [clefia.c:117]   --->   Operation 220 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 221 [1/2] (2.32ns)   --->   "%fout_load_21 = load i5 %fout_addr_10" [clefia.c:117]   --->   Operation 221 'load' 'fout_load_21' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 222 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_21, i5 %fin_addr_10" [clefia.c:117]   --->   Operation 222 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 223 [2/2] (2.32ns)   --->   "%fout_load_22 = load i5 %fout_addr_9" [clefia.c:117]   --->   Operation 223 'load' 'fout_load_22' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 224 [2/2] (2.32ns)   --->   "%fout_load_23 = load i5 %fout_addr_8" [clefia.c:117]   --->   Operation 224 'load' 'fout_load_23' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 50 <SV = 49> <Delay = 4.64>
ST_50 : Operation 225 [1/1] (0.00ns)   --->   "%fout_addr_6 = getelementptr i8 %fout, i64 0, i64 29" [clefia.c:114]   --->   Operation 225 'getelementptr' 'fout_addr_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 226 [1/1] (0.00ns)   --->   "%fout_addr_7 = getelementptr i8 %fout, i64 0, i64 28" [clefia.c:114]   --->   Operation 226 'getelementptr' 'fout_addr_7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 227 [1/1] (0.00ns)   --->   "%fin_addr_8 = getelementptr i8 %fin, i64 0, i64 23" [clefia.c:114]   --->   Operation 227 'getelementptr' 'fin_addr_8' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 228 [1/1] (0.00ns)   --->   "%fin_addr_9 = getelementptr i8 %fin, i64 0, i64 22" [clefia.c:114]   --->   Operation 228 'getelementptr' 'fin_addr_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 229 [1/2] (2.32ns)   --->   "%fout_load_22 = load i5 %fout_addr_9" [clefia.c:117]   --->   Operation 229 'load' 'fout_load_22' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 230 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_22, i5 %fin_addr_9" [clefia.c:117]   --->   Operation 230 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 231 [1/2] (2.32ns)   --->   "%fout_load_23 = load i5 %fout_addr_8" [clefia.c:117]   --->   Operation 231 'load' 'fout_load_23' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_23, i5 %fin_addr_8" [clefia.c:117]   --->   Operation 232 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 233 [2/2] (2.32ns)   --->   "%fout_load_24 = load i5 %fout_addr_7" [clefia.c:117]   --->   Operation 233 'load' 'fout_load_24' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 234 [2/2] (2.32ns)   --->   "%fout_load_25 = load i5 %fout_addr_6" [clefia.c:117]   --->   Operation 234 'load' 'fout_load_25' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 4.64>
ST_51 : Operation 235 [1/1] (0.00ns)   --->   "%fout_addr_4 = getelementptr i8 %fout, i64 0, i64 31" [clefia.c:114]   --->   Operation 235 'getelementptr' 'fout_addr_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 236 [1/1] (0.00ns)   --->   "%fout_addr_5 = getelementptr i8 %fout, i64 0, i64 30" [clefia.c:114]   --->   Operation 236 'getelementptr' 'fout_addr_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 237 [1/1] (0.00ns)   --->   "%fin_addr_6 = getelementptr i8 %fin, i64 0, i64 25" [clefia.c:114]   --->   Operation 237 'getelementptr' 'fin_addr_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 238 [1/1] (0.00ns)   --->   "%fin_addr_7 = getelementptr i8 %fin, i64 0, i64 24" [clefia.c:114]   --->   Operation 238 'getelementptr' 'fin_addr_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 239 [1/2] (2.32ns)   --->   "%fout_load_24 = load i5 %fout_addr_7" [clefia.c:117]   --->   Operation 239 'load' 'fout_load_24' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 240 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_24, i5 %fin_addr_7" [clefia.c:117]   --->   Operation 240 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 241 [1/2] (2.32ns)   --->   "%fout_load_25 = load i5 %fout_addr_6" [clefia.c:117]   --->   Operation 241 'load' 'fout_load_25' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_25, i5 %fin_addr_6" [clefia.c:117]   --->   Operation 242 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 243 [2/2] (2.32ns)   --->   "%fout_load_26 = load i5 %fout_addr_5" [clefia.c:117]   --->   Operation 243 'load' 'fout_load_26' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 244 [2/2] (2.32ns)   --->   "%fout_load_27 = load i5 %fout_addr_4" [clefia.c:117]   --->   Operation 244 'load' 'fout_load_27' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 52 <SV = 51> <Delay = 4.64>
ST_52 : Operation 245 [1/1] (0.00ns)   --->   "%fout_addr_2 = getelementptr i8 %fout, i64 0, i64 1" [clefia.c:114]   --->   Operation 245 'getelementptr' 'fout_addr_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 246 [1/1] (0.00ns)   --->   "%fout_addr_3 = getelementptr i8 %fout, i64 0, i64 0" [clefia.c:114]   --->   Operation 246 'getelementptr' 'fout_addr_3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 247 [1/1] (0.00ns)   --->   "%fin_addr_4 = getelementptr i8 %fin, i64 0, i64 27" [clefia.c:114]   --->   Operation 247 'getelementptr' 'fin_addr_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 248 [1/1] (0.00ns)   --->   "%fin_addr_5 = getelementptr i8 %fin, i64 0, i64 26" [clefia.c:114]   --->   Operation 248 'getelementptr' 'fin_addr_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 249 [1/2] (2.32ns)   --->   "%fout_load_26 = load i5 %fout_addr_5" [clefia.c:117]   --->   Operation 249 'load' 'fout_load_26' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 250 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_26, i5 %fin_addr_5" [clefia.c:117]   --->   Operation 250 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 251 [1/2] (2.32ns)   --->   "%fout_load_27 = load i5 %fout_addr_4" [clefia.c:117]   --->   Operation 251 'load' 'fout_load_27' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 252 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_27, i5 %fin_addr_4" [clefia.c:117]   --->   Operation 252 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 253 [2/2] (2.32ns)   --->   "%fout_load_28 = load i5 %fout_addr_3" [clefia.c:117]   --->   Operation 253 'load' 'fout_load_28' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 254 [2/2] (2.32ns)   --->   "%fout_load_29 = load i5 %fout_addr_2" [clefia.c:117]   --->   Operation 254 'load' 'fout_load_29' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 53 <SV = 52> <Delay = 4.64>
ST_53 : Operation 255 [1/1] (0.00ns)   --->   "%fout_addr = getelementptr i8 %fout, i64 0, i64 3" [clefia.c:114]   --->   Operation 255 'getelementptr' 'fout_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 256 [1/1] (0.00ns)   --->   "%fout_addr_1 = getelementptr i8 %fout, i64 0, i64 2" [clefia.c:114]   --->   Operation 256 'getelementptr' 'fout_addr_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 257 [1/1] (0.00ns)   --->   "%fin_addr_2 = getelementptr i8 %fin, i64 0, i64 29" [clefia.c:114]   --->   Operation 257 'getelementptr' 'fin_addr_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 258 [1/1] (0.00ns)   --->   "%fin_addr_3 = getelementptr i8 %fin, i64 0, i64 28" [clefia.c:114]   --->   Operation 258 'getelementptr' 'fin_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 259 [1/2] (2.32ns)   --->   "%fout_load_28 = load i5 %fout_addr_3" [clefia.c:117]   --->   Operation 259 'load' 'fout_load_28' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_53 : Operation 260 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_28, i5 %fin_addr_3" [clefia.c:117]   --->   Operation 260 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_53 : Operation 261 [1/2] (2.32ns)   --->   "%fout_load_29 = load i5 %fout_addr_2" [clefia.c:117]   --->   Operation 261 'load' 'fout_load_29' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_53 : Operation 262 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_29, i5 %fin_addr_2" [clefia.c:117]   --->   Operation 262 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_53 : Operation 263 [2/2] (2.32ns)   --->   "%fout_load_30 = load i5 %fout_addr_1" [clefia.c:117]   --->   Operation 263 'load' 'fout_load_30' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_53 : Operation 264 [2/2] (2.32ns)   --->   "%fout_load_31 = load i5 %fout_addr" [clefia.c:117]   --->   Operation 264 'load' 'fout_load_31' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 54 <SV = 53> <Delay = 4.64>
ST_54 : Operation 265 [1/1] (0.00ns)   --->   "%fin_addr = getelementptr i8 %fin, i64 0, i64 31" [clefia.c:114]   --->   Operation 265 'getelementptr' 'fin_addr' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 266 [1/1] (0.00ns)   --->   "%fin_addr_1 = getelementptr i8 %fin, i64 0, i64 30" [clefia.c:114]   --->   Operation 266 'getelementptr' 'fin_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 267 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 267 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [clefia.c:205]   --->   Operation 268 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 269 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 269 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 270 [1/2] (2.32ns)   --->   "%fout_load_30 = load i5 %fout_addr_1" [clefia.c:117]   --->   Operation 270 'load' 'fout_load_30' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_54 : Operation 271 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_30, i5 %fin_addr_1" [clefia.c:117]   --->   Operation 271 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_54 : Operation 272 [1/2] (2.32ns)   --->   "%fout_load_31 = load i5 %fout_addr" [clefia.c:117]   --->   Operation 272 'load' 'fout_load_31' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_54 : Operation 273 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_31, i5 %fin_addr" [clefia.c:117]   --->   Operation 273 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_54 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 274 'br' 'br_ln0' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_54 : Operation 275 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 275 'ret' 'ret_ln0' <Predicate = (icmp_ln216)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('r') [7]  (0 ns)
	'load' operation ('r', clefia.c:210) on local variable 'r' [13]  (0 ns)
	'add' operation ('r', clefia.c:210) [158]  (1.74 ns)
	'store' operation ('store_ln210', clefia.c:210) of variable 'r', clefia.c:210 on local variable 'r' [161]  (1.59 ns)

 <State 2>: 4.1ns
The critical path consists of the following:
	'load' operation ('idx21_load', clefia.c:215) on local variable 'idx21' [12]  (0 ns)
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (4.1 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 9>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln211', clefia.c:211) to 'ClefiaF0Xor.2' [80]  (5.75 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 4.1ns
The critical path consists of the following:
	'or' operation ('or_ln212', clefia.c:212) [81]  (0 ns)
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (4.1 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln212', clefia.c:212) to 'ClefiaF1Xor.2' [82]  (7 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 4.1ns
The critical path consists of the following:
	'or' operation ('or_ln213', clefia.c:213) [83]  (0 ns)
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (4.1 ns)

 <State 21>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 22>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 23>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 24>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 25>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 26>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 27>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln213', clefia.c:213) to 'ClefiaF0Xor.2' [84]  (5.75 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 4.1ns
The critical path consists of the following:
	'or' operation ('or_ln214', clefia.c:214) [85]  (0 ns)
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (4.1 ns)

 <State 30>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 31>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 32>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 33>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 34>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 35>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 36>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln214', clefia.c:214) to 'ClefiaF1Xor.2' [86]  (7 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_31', clefia.c:114) [77]  (0 ns)
	'load' operation ('fout_load', clefia.c:117) on array 'fout' [92]  (2.32 ns)

 <State 39>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load', clefia.c:117) on array 'fout' [92]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin' [93]  (2.32 ns)

 <State 40>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_2', clefia.c:117) on array 'fout' [96]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_2', clefia.c:117 on array 'fin' [97]  (2.32 ns)

 <State 41>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_4', clefia.c:117) on array 'fout' [100]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_4', clefia.c:117 on array 'fin' [101]  (2.32 ns)

 <State 42>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_6', clefia.c:117) on array 'fout' [104]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_6', clefia.c:117 on array 'fin' [105]  (2.32 ns)

 <State 43>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_8', clefia.c:117) on array 'fout' [108]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_8', clefia.c:117 on array 'fin' [109]  (2.32 ns)

 <State 44>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_10', clefia.c:117) on array 'fout' [112]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_10', clefia.c:117 on array 'fin' [113]  (2.32 ns)

 <State 45>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_12', clefia.c:117) on array 'fout' [116]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_12', clefia.c:117 on array 'fin' [117]  (2.32 ns)

 <State 46>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_14', clefia.c:117) on array 'fout' [120]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_14', clefia.c:117 on array 'fin' [121]  (2.32 ns)

 <State 47>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_16', clefia.c:117) on array 'fout' [124]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_16', clefia.c:117 on array 'fin' [125]  (2.32 ns)

 <State 48>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_18', clefia.c:117) on array 'fout' [128]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_18', clefia.c:117 on array 'fin' [129]  (2.32 ns)

 <State 49>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_20', clefia.c:117) on array 'fout' [132]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_20', clefia.c:117 on array 'fin' [133]  (2.32 ns)

 <State 50>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_22', clefia.c:117) on array 'fout' [136]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_22', clefia.c:117 on array 'fin' [137]  (2.32 ns)

 <State 51>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_24', clefia.c:117) on array 'fout' [140]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_24', clefia.c:117 on array 'fin' [141]  (2.32 ns)

 <State 52>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_26', clefia.c:117) on array 'fout' [144]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_26', clefia.c:117 on array 'fin' [145]  (2.32 ns)

 <State 53>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_28', clefia.c:117) on array 'fout' [148]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_28', clefia.c:117 on array 'fin' [149]  (2.32 ns)

 <State 54>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_30', clefia.c:117) on array 'fout' [152]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_30', clefia.c:117 on array 'fin' [153]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
