module VectorLoadHandler #(parameter DATA_WIDTH=16)(
			  input logic [18:0] Address,
			  input logic clk,Vectorop,WriteEn,
			  input logic [DATA_WIDTH:0] MemoryDataRead,
			  output logic [DATA_WIDTH:0] VectorRead [DATA_WIDTH:0],
			  output logic BlockPipeLd,
			  output logic [18:0] Out_Address)
			  
			  logic [3:0] mem_adder =4'b0000;
			  
			  always_ff @(posedge clk or negedge clk) begin
					if (posedge clk) begin
						if (Vectorop and ~WriteEn) begin
							if(mem_adder==16)begin
								assign BlockPipeLd=0;
								mem_adder<=4'b0000;
							end else begin
								assign BlockPipeLd=1;
								Out_Address<=Address+mem_adder;
								VectorRead[memadder]=MemoryDataRead;
								mem_adder<=mem_adder+1;
							end
						end
					end
				end
				
endmodule

			  
			  
)