\hypertarget{structLPC__ADC__T}{}\section{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T Struct Reference}
\label{structLPC__ADC__T}\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}


10 or 12-\/bit A\+DC register block structure  




{\ttfamily \#include $<$adc\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+A\+D\+C\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__ADC__T_a22f04dd0b40c5a05707c0b1e43bd10bd}{A\+D\+T\+RM}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__ADC__T_a751f1cbdd3d5242aea596dc18113fedc}{CR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__ADC__T_a10f521f172d10766bb189be671f8bd57}{DR} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__ADC__T_a063e42ec8fcdcf5590579a8d1a888ca0}{G\+DR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__ADC__T_a3ed883c378f817342d10cb7ed29a05ae}{I\+N\+T\+EN}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__ADC__T_afeba3e59f72b009dfb03377557ddcd60}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__ADC__T_a6fd64c9a5717b2adc106721eb9ab190b}{S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
10 or 12-\/bit A\+DC register block structure 

Definition at line 56 of file adc\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!A\+D\+T\+RM@{A\+D\+T\+RM}}
\index{A\+D\+T\+RM@{A\+D\+T\+RM}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+T\+RM}{ADTRM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+A\+D\+T\+RM}\hypertarget{structLPC__ADC__T_a22f04dd0b40c5a05707c0b1e43bd10bd}{}\label{structLPC__ADC__T_a22f04dd0b40c5a05707c0b1e43bd10bd}


Definition at line 64 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!CR@{CR}}
\index{CR@{CR}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+CR}\hypertarget{structLPC__ADC__T_a751f1cbdd3d5242aea596dc18113fedc}{}\label{structLPC__ADC__T_a751f1cbdd3d5242aea596dc18113fedc}
$<$ A\+D\+Cn Structure A/D Control Register. The A\+D0\+CR register must be written to select the operating mode before A/D conversion can occur. 

Definition at line 57 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!DR@{DR}}
\index{DR@{DR}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+DR\mbox{[}8\mbox{]}}\hypertarget{structLPC__ADC__T_a10f521f172d10766bb189be671f8bd57}{}\label{structLPC__ADC__T_a10f521f172d10766bb189be671f8bd57}
A/D Channel Data Register. This register contains the result of the most recent conversion completed on channel n. 

Definition at line 61 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!G\+DR@{G\+DR}}
\index{G\+DR@{G\+DR}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{G\+DR}{GDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+G\+DR}\hypertarget{structLPC__ADC__T_a063e42ec8fcdcf5590579a8d1a888ca0}{}\label{structLPC__ADC__T_a063e42ec8fcdcf5590579a8d1a888ca0}
A/D Global Data Register. Contains the result of the most recent A/D conversion. 

Definition at line 58 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!I\+N\+T\+EN@{I\+N\+T\+EN}}
\index{I\+N\+T\+EN@{I\+N\+T\+EN}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+N\+T\+EN}{INTEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+I\+N\+T\+EN}\hypertarget{structLPC__ADC__T_a3ed883c378f817342d10cb7ed29a05ae}{}\label{structLPC__ADC__T_a3ed883c378f817342d10cb7ed29a05ae}
A/D Interrupt Enable Register. This register contains enable bits that allow the D\+O\+NE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt. 

Definition at line 60 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{structLPC__ADC__T_afeba3e59f72b009dfb03377557ddcd60}{}\label{structLPC__ADC__T_afeba3e59f72b009dfb03377557ddcd60}


Definition at line 59 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!L\+P\+C\+\_\+\+A\+D\+C\+\_\+T@{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+AT}{STAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T\+::\+S\+T\+AT}\hypertarget{structLPC__ADC__T_a6fd64c9a5717b2adc106721eb9ab190b}{}\label{structLPC__ADC__T_a6fd64c9a5717b2adc106721eb9ab190b}
A/D Status Register. This register contains D\+O\+NE and O\+V\+E\+R\+R\+UN flags for all of the A/D channels, as well as the A/D interrupt flag. 

Definition at line 62 of file adc\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{adc__17xx__40xx_8h}{adc\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
