$date
	Sun Oct 23 06:57:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#325629
b1111 !
1"
#325630
b1111 &
b1111 %
1$
#325631
0"
#325634
b101110 &
b101110 %
#325638
b10111 &
b10111 %
#325642
b1000110 &
b1000110 %
#325646
b100011 &
b100011 %
#325650
b1101010 &
b1101010 %
#325654
b110101 &
b110101 %
#325658
b10100000 &
b10100000 %
#325662
b1010000 &
b1010000 %
#325666
b101000 &
b101000 %
#325670
b10100 &
b10100 %
#325674
b1010 &
b1010 %
#325678
b101 &
b101 %
#325682
b10000 &
b10000 %
#325686
b1000 &
b1000 %
#325690
b100 &
b100 %
#325694
b10 &
b10 %
#325698
b1 &
b1 %
1#
#325702
b0 &
0#
b0 %
0$
#1269496
b1101 !
1"
#1269498
b1101 &
b1101 %
1$
#1269499
0"
#1269502
b101000 &
b101000 %
#1269506
b10100 &
b10100 %
#1269510
b1010 &
b1010 %
#1269514
b101 &
b101 %
#1269518
b10000 &
b10000 %
#1269522
b1000 &
b1000 %
#1269526
b100 &
b100 %
#1269530
b10 &
b10 %
#1269534
b1 &
1#
b1 %
#1269538
b0 &
b0 %
0#
0$
#2243258
b10000 &
b10000 %
1$
b10000 !
1"
#2243259
0"
#2243262
b1000 &
b1000 %
#2243266
b100 &
b100 %
#2243270
b10 &
b10 %
#2243274
b1 &
b1 %
1#
#2243278
b0 &
0#
b0 %
0$
#4500012
