Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jul 27 14:13:04 2025
| Host         : THANDA running 64-bit Arch Linux
| Command      : report_methodology -file trafficlight_controller_methodology_drc_routed.rpt -pb trafficlight_controller_methodology_drc_routed.pb -rpx trafficlight_controller_methodology_drc_routed.rpx
| Design       : trafficlight_controller
| Device       : xc7s50fgga484-1Q
| Speed File   : -1Q
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_trafficlight_controller
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 7
+-----------+------------------+-----------------------------+--------+
| Rule      | Severity         | Description                 | Checks |
+-----------+------------------+-----------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 7      |
+-----------+------------------+-----------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin delay_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin delay_reg[1]/C is not reached by a timing clock
Related violations: <none>


