# FIFO_design
<br>
This repository contains a synchronous FIFO (First-In First-Out) buffer designed in Verilog.
It is fully parameterized, supports synchronous read/write operations, and includes proper flag generation for full and empty conditions.
