INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/acc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/main_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
