;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 130, 9
	SUB @127, 106
	SUB @27, 0
	JMN 0, <-2
	JMN 0, <-2
	JMN 0, <-2
	ADD 100, 9
	SUB -7, <-22
	SUB -7, <-22
	SUB -7, <-22
	ADD @127, 106
	ADD @127, 106
	SPL 0, 10
	MOV 121, 60
	SPL 0, 10
	MOV -1, <-20
	SUB @-1, <-0
	MOV #12, @0
	JMP 0
	SPL <0, 90
	SUB #0, 20
	CMP -1, <-20
	SUB #0, 20
	SPL <0, 90
	SLT 121, 60
	SLT 121, 60
	ADD 10, 9
	SUB @-127, 100
	SUB 12, @10
	CMP #0, 9
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
	SLT 121, 60
	MOV #12, @0
	MOV #12, @0
	SPL @12, #200
	SUB #0, 9
	SUB @127, 106
	SPL 0, #2
	CMP -207, <-120
	SPL 0, #2
	SPL 0, #2
	SPL @12, #200
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
