#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f2cf9831a0 .scope module, "main_tb" "main_tb" 2 1;
 .timescale 0 0;
v0x55f2cf9a5530_0 .var "A", 31 0;
v0x55f2cf9a5630_0 .var "address", 31 0;
v0x55f2cf9a56f0_0 .var "clk", 0 0;
v0x55f2cf9a5790_0 .var/i "count", 31 0;
v0x55f2cf9a5850_0 .net "dataOut", 31 0, v0x55f2cf9a4690_0;  1 drivers
v0x55f2cf9a5960_0 .var/i "fp1", 31 0;
v0x55f2cf9a5a40_0 .net "hit", 0 0, v0x55f2cf9a4750_0;  1 drivers
v0x55f2cf9a5ae0_0 .var/i "temp", 31 0;
S_0x55f2cf983320 .scope module, "uut" "main" 2 13, 3 5 0, S_0x55f2cf9831a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "dataOut"
    .port_info 3 /OUTPUT 1 "hit"
v0x55f2cf9a4f40_0 .net "address", 31 0, v0x55f2cf9a5630_0;  1 drivers
v0x55f2cf9a5050_0 .net "clk", 0 0, v0x55f2cf9a56f0_0;  1 drivers
v0x55f2cf9a5110_0 .net "dataIn", 511 0, v0x55f2cf9a3b00_0;  1 drivers
v0x55f2cf9a5200_0 .net "dataOut", 31 0, v0x55f2cf9a4690_0;  alias, 1 drivers
v0x55f2cf9a52a0_0 .net "hit", 0 0, v0x55f2cf9a4750_0;  alias, 1 drivers
v0x55f2cf9a53e0_0 .net "read", 0 0, v0x55f2cf9a4e40_0;  1 drivers
S_0x55f2cf984180 .scope module, "u0" "main_memory" 3 17, 4 2 0, S_0x55f2cf983320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 512 "data_out"
v0x55f2cf980180_0 .net "address", 31 0, v0x55f2cf9a5630_0;  alias, 1 drivers
v0x55f2cf97fa80_0 .net "clk", 0 0, v0x55f2cf9a56f0_0;  alias, 1 drivers
v0x55f2cf9a3b00_0 .var "data_out", 511 0;
v0x55f2cf9a3bc0_0 .var/i "i", 31 0;
v0x55f2cf9a3ca0_0 .var "intialAddress", 31 0;
v0x55f2cf9a3dd0_0 .var/i "q", 31 0;
E_0x55f2cf974ae0 .event posedge, v0x55f2cf97fa80_0;
S_0x55f2cf9a3f30 .scope module, "u1" "cache_memory" 3 18, 5 7 0, S_0x55f2cf983320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 512 "dataIn"
    .port_info 4 /OUTPUT 32 "dataOut"
    .port_info 5 /OUTPUT 1 "hit"
v0x55f2cf9a41a0_0 .net "address", 31 0, v0x55f2cf9a5630_0;  alias, 1 drivers
v0x55f2cf9a4260_0 .var "blockOffset", 3 0;
v0x55f2cf9a4320_0 .var "buffer", 532 0;
v0x55f2cf9a4410 .array "cache", 0 255, 532 0;
v0x55f2cf9a44d0_0 .net "clk", 0 0, v0x55f2cf9a56f0_0;  alias, 1 drivers
v0x55f2cf9a45c0_0 .net "dataIn", 511 0, v0x55f2cf9a3b00_0;  alias, 1 drivers
v0x55f2cf9a4690_0 .var "dataOut", 31 0;
v0x55f2cf9a4750_0 .var "hit", 0 0;
v0x55f2cf9a4810_0 .var "index", 7 0;
v0x55f2cf9a48f0_0 .net "read", 0 0, v0x55f2cf9a4e40_0;  alias, 1 drivers
S_0x55f2cf9a4a70 .scope module, "u2" "cache_controller" 3 19, 6 1 0, S_0x55f2cf983320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "hit"
    .port_info 2 /OUTPUT 1 "read"
v0x55f2cf9a4c70_0 .net "clk", 0 0, v0x55f2cf9a56f0_0;  alias, 1 drivers
v0x55f2cf9a4d80_0 .net "hit", 0 0, v0x55f2cf9a4750_0;  alias, 1 drivers
v0x55f2cf9a4e40_0 .var "read", 0 0;
    .scope S_0x55f2cf984180;
T_0 ;
    %wait E_0x55f2cf974ae0;
    %load/vec4 v0x55f2cf980180_0;
    %parti/s 28, 4, 4;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x55f2cf9a3ca0_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x55f2cf9a3dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2cf9a3bc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55f2cf9a3bc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55f2cf9a3ca0_0;
    %load/vec4 v0x55f2cf9a3dd0_0;
    %pad/s 34;
    %subi 31, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x55f2cf9a3b00_0, 4, 32;
    %load/vec4 v0x55f2cf9a3dd0_0;
    %addi 32, 0, 32;
    %store/vec4 v0x55f2cf9a3dd0_0, 0, 32;
    %load/vec4 v0x55f2cf9a3ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f2cf9a3ca0_0, 0, 32;
    %load/vec4 v0x55f2cf9a3bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f2cf9a3bc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f2cf9a3f30;
T_1 ;
    %wait E_0x55f2cf974ae0;
    %load/vec4 v0x55f2cf9a41a0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x55f2cf9a4810_0, 0, 8;
    %load/vec4 v0x55f2cf9a41a0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55f2cf9a4260_0, 0, 4;
    %load/vec4 v0x55f2cf9a48f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f2cf9a4320_0, 4, 1;
    %load/vec4 v0x55f2cf9a41a0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f2cf9a4320_0, 4, 20;
    %load/vec4 v0x55f2cf9a45c0_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f2cf9a4320_0, 4, 512;
    %load/vec4 v0x55f2cf9a4320_0;
    %load/vec4 v0x55f2cf9a4810_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55f2cf9a4410, 4, 0;
    %load/vec4 v0x55f2cf9a4810_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55f2cf9a4410, 4;
    %load/vec4 v0x55f2cf9a4260_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %addi 52, 0, 32;
    %pad/u 34;
    %subi 31, 0, 34;
    %part/s 32;
    %store/vec4 v0x55f2cf9a4690_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2cf9a4750_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x55f2cf9a48f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55f2cf9a41a0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x55f2cf9a4810_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55f2cf9a4410, 4;
    %parti/s 20, 1, 2;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2cf9a4750_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2cf9a4750_0, 0, 1;
T_1.5 ;
    %load/vec4 v0x55f2cf9a4810_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55f2cf9a4410, 4;
    %load/vec4 v0x55f2cf9a4260_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %addi 52, 0, 32;
    %pad/u 34;
    %subi 31, 0, 34;
    %part/s 32;
    %store/vec4 v0x55f2cf9a4690_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2cf9a4750_0, 0, 1;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f2cf9a4a70;
T_2 ;
    %wait E_0x55f2cf974ae0;
    %load/vec4 v0x55f2cf9a4d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2cf9a4e40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2cf9a4e40_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f2cf9831a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f2cf9a5790_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55f2cf9831a0;
T_4 ;
    %vpi_func 2 20 "$fopen" 32, "instruction_sets/gcc.txt", "r" {0 0 0};
    %store/vec4 v0x55f2cf9a5960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2cf9a56f0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f2cf9a5790_0, 0, 32;
T_4.0 ;
    %vpi_func 2 23 "$feof" 32, v0x55f2cf9a5960_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %vpi_func 2 24 "$fscanf" 32, v0x55f2cf9a5960_0, "%h\012", v0x55f2cf9a5530_0 {0 0 0};
    %store/vec4 v0x55f2cf9a5ae0_0, 0, 32;
    %load/vec4 v0x55f2cf9a5530_0;
    %store/vec4 v0x55f2cf9a5630_0, 0, 32;
    %delay 10, 0;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 27 "$fclose", v0x55f2cf9a5960_0 {0 0 0};
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f2cf9831a0;
T_5 ;
    %delay 2, 0;
    %load/vec4 v0x55f2cf9a56f0_0;
    %inv;
    %store/vec4 v0x55f2cf9a56f0_0, 0, 1;
    %load/vec4 v0x55f2cf9a56f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2cf9a5a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55f2cf9a5790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f2cf9a5790_0, 0, 32;
T_5.0 ;
    %vpi_call 2 35 "$display", "clk = %b hit = %b read = %b address = %h dataout = %h count = %d", v0x55f2cf9a56f0_0, v0x55f2cf9a5a40_0, v0x55f2cf9a53e0_0, v0x55f2cf9a5630_0, v0x55f2cf9a5850_0, v0x55f2cf9a5790_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "main_tb.v";
    "main.v";
    "./main_memory.v";
    "./cache_memory.v";
    "./cache_controller.v";
