Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep 23 16:03:20 2018
| Host         : DESKTOP-89ULBBA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.815    -1711.710                   1590                12535        0.090        0.000                      0                12535        3.000        0.000                       0                  2107  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
dcm1/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                         1.078        0.000                      0                  513        0.281        0.000                      0                  513        3.750        0.000                       0                   515  
dcm1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.775        0.000                      0                 5493        0.155        0.000                      0                 5493        9.500        0.000                       0                  1409  
  clk_out2_clk_wiz_0       25.100        0.000                      0                 1880        0.199        0.000                      0                 1880       19.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk                      -2.815     -841.940                    512                 5120        0.090        0.000                      0                 5120  
clk                 clk_out1_clk_wiz_0       -1.841     -869.769                   1078                 1225        1.151        0.000                      0                 1225  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_512_767_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 2.226ns (27.413%)  route 5.894ns (72.587%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.536 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.536    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     6.783 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.783    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     6.881 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942     7.823    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     8.142 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947     9.088    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    10.092    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.216 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.126    13.342    sram1/myarray_reg_512_767_20_20/D
    SLICE_X54Y86         RAMS64E                                      r  sram1/myarray_reg_512_767_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.499    14.922    sram1/myarray_reg_512_767_20_20/WCLK
    SLICE_X54Y86         RAMS64E                                      r  sram1/myarray_reg_512_767_20_20/RAMS64E_A/CLK
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.145    
    SLICE_X54Y86         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.420    sram1/myarray_reg_512_767_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_768_1023_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.226ns (27.401%)  route 5.898ns (72.599%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.536 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.536    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     6.783 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.783    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     6.881 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942     7.823    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     8.142 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947     9.088    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    10.092    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.216 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.130    13.346    sram1/myarray_reg_768_1023_20_20/D
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.499    14.922    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_A/CLK
                         clock pessimism              0.300    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X56Y84         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.461    sram1/myarray_reg_768_1023_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_256_511_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 2.226ns (27.556%)  route 5.852ns (72.444%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.536 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.536    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     6.783 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.783    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     6.881 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942     7.823    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     8.142 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947     9.088    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    10.092    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.216 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.084    13.300    sram1/myarray_reg_256_511_20_20/D
    SLICE_X56Y86         RAMS64E                                      r  sram1/myarray_reg_256_511_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.500    14.923    sram1/myarray_reg_256_511_20_20/WCLK
    SLICE_X56Y86         RAMS64E                                      r  sram1/myarray_reg_256_511_20_20/RAMS64E_A/CLK
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X56Y86         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.438    sram1/myarray_reg_256_511_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_0_255_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 2.226ns (27.640%)  route 5.827ns (72.360%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.536 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.536    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247     6.783 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000     6.783    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098     6.881 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942     7.823    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319     8.142 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947     9.088    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.212 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    10.092    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.216 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.060    13.275    sram1/myarray_reg_0_255_20_20/D
    SLICE_X60Y86         RAMS64E                                      r  sram1/myarray_reg_0_255_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.504    14.927    sram1/myarray_reg_0_255_20_20/WCLK
    SLICE_X60Y86         RAMS64E                                      r  sram1/myarray_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X60Y86         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.425    sram1/myarray_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_18_18/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_512_767_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 2.226ns (27.663%)  route 5.821ns (72.337%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.630     5.233    sram1/myarray_reg_768_1023_18_18/WCLK
    SLICE_X50Y90         RAMS64E                                      r  sram1/myarray_reg_768_1023_18_18/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.547 r  sram1/myarray_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.547    sram1/myarray_reg_768_1023_18_18/OC
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.247     6.794 r  sram1/myarray_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000     6.794    sram1/myarray_reg_768_1023_18_18/O0
    SLICE_X50Y90         MUXF8 (Prop_muxf8_I0_O)      0.098     6.892 r  sram1/myarray_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.953     7.845    sram1/myarray_reg_768_1023_18_18_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.319     8.164 r  sram1/mdi[18]_i_4/O
                         net (fo=1, routed)           0.789     8.953    rsrc1/rsrcmareg/address_reg[11]_18
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  rsrc1/rsrcmareg/mdi[18]_i_2/O
                         net (fo=1, routed)           0.642     9.719    rsrc1/rsrcmareg/mdi[18]_i_2_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.843 r  rsrc1/rsrcmareg/mdi[18]_i_1/O
                         net (fo=17, routed)          3.436    13.280    sram1/myarray_reg_512_767_18_18/D
    SLICE_X50Y92         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.510    14.933    sram1/myarray_reg_512_767_18_18/WCLK
    SLICE_X50Y92         RAMS64E                                      r  sram1/myarray_reg_512_767_18_18/RAMS64E_A/CLK
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X50Y92         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.448    sram1/myarray_reg_512_767_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.280    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_512_767_29_29/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_768_1023_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 2.251ns (28.780%)  route 5.570ns (71.220%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.230    sram1/myarray_reg_512_767_29_29/WCLK
    SLICE_X62Y86         RAMS64E                                      r  sram1/myarray_reg_512_767_29_29/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.544 r  sram1/myarray_reg_512_767_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.544    sram1/myarray_reg_512_767_29_29/OC
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.247     6.791 r  sram1/myarray_reg_512_767_29_29/F7.B/O
                         net (fo=1, routed)           0.000     6.791    sram1/myarray_reg_512_767_29_29/O0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.098     6.889 r  sram1/myarray_reg_512_767_29_29/F8/O
                         net (fo=1, routed)           0.871     7.760    sram1/myarray_reg_512_767_29_29_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.079 r  sram1/mdi[29]_i_4/O
                         net (fo=1, routed)           0.949     9.028    rsrc1/rsrcmareg/address_reg[11]_29
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.152 r  rsrc1/rsrcmareg/mdi[29]_i_2/O
                         net (fo=1, routed)           0.879    10.031    rsrc1/rsrcmareg/mdi[29]_i_2_n_0
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.149    10.180 r  rsrc1/rsrcmareg/mdi[29]_i_1/O
                         net (fo=17, routed)          2.871    13.051    sram1/myarray_reg_768_1023_29_29/D
    SLICE_X62Y85         RAMS64E                                      r  sram1/myarray_reg_768_1023_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.506    14.929    sram1/myarray_reg_768_1023_29_29/WCLK
    SLICE_X62Y85         RAMS64E                                      r  sram1/myarray_reg_768_1023_29_29/RAMS64E_A/CLK
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X62Y85         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.933    14.236    sram1/myarray_reg_768_1023_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_16_16/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_0_255_16_16/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 2.226ns (27.812%)  route 5.778ns (72.188%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.632     5.235    sram1/myarray_reg_768_1023_16_16/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_16_16/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.549 r  sram1/myarray_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.549    sram1/myarray_reg_768_1023_16_16/OC
    SLICE_X42Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     6.796 r  sram1/myarray_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000     6.796    sram1/myarray_reg_768_1023_16_16/O0
    SLICE_X42Y88         MUXF8 (Prop_muxf8_I0_O)      0.098     6.894 r  sram1/myarray_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           0.947     7.841    sram1/myarray_reg_768_1023_16_16_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.319     8.160 r  sram1/mdi[16]_i_4/O
                         net (fo=1, routed)           0.881     9.041    rsrc1/rsrcmareg/address_reg[11]_16
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  rsrc1/rsrcmareg/mdi[16]_i_2/O
                         net (fo=1, routed)           0.710     9.875    rsrc1/rsrcmareg/mdi[16]_i_2_n_0
    SLICE_X52Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.999 r  rsrc1/rsrcmareg/mdi[16]_i_1/O
                         net (fo=17, routed)          3.240    13.238    sram1/myarray_reg_0_255_16_16/D
    SLICE_X42Y89         RAMS64E                                      r  sram1/myarray_reg_0_255_16_16/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.513    14.936    sram1/myarray_reg_0_255_16_16/WCLK
    SLICE_X42Y89         RAMS64E                                      r  sram1/myarray_reg_0_255_16_16/RAMS64E_A/CLK
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X42Y89         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.450    sram1/myarray_reg_0_255_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_512_767_29_29/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_256_511_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 2.251ns (28.998%)  route 5.512ns (71.002%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.230    sram1/myarray_reg_512_767_29_29/WCLK
    SLICE_X62Y86         RAMS64E                                      r  sram1/myarray_reg_512_767_29_29/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.544 r  sram1/myarray_reg_512_767_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.544    sram1/myarray_reg_512_767_29_29/OC
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.247     6.791 r  sram1/myarray_reg_512_767_29_29/F7.B/O
                         net (fo=1, routed)           0.000     6.791    sram1/myarray_reg_512_767_29_29/O0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.098     6.889 r  sram1/myarray_reg_512_767_29_29/F8/O
                         net (fo=1, routed)           0.871     7.760    sram1/myarray_reg_512_767_29_29_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.319     8.079 r  sram1/mdi[29]_i_4/O
                         net (fo=1, routed)           0.949     9.028    rsrc1/rsrcmareg/address_reg[11]_29
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.152 r  rsrc1/rsrcmareg/mdi[29]_i_2/O
                         net (fo=1, routed)           0.879    10.031    rsrc1/rsrcmareg/mdi[29]_i_2_n_0
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.149    10.180 r  rsrc1/rsrcmareg/mdi[29]_i_1/O
                         net (fo=17, routed)          2.812    12.992    sram1/myarray_reg_256_511_29_29/D
    SLICE_X58Y84         RAMS64E                                      r  sram1/myarray_reg_256_511_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.503    14.926    sram1/myarray_reg_256_511_29_29/WCLK
    SLICE_X58Y84         RAMS64E                                      r  sram1/myarray_reg_256_511_29_29/RAMS64E_A/CLK
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y84         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.933    14.216    sram1/myarray_reg_256_511_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_18_18/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_256_511_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 2.226ns (27.899%)  route 5.753ns (72.101%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.630     5.233    sram1/myarray_reg_768_1023_18_18/WCLK
    SLICE_X50Y90         RAMS64E                                      r  sram1/myarray_reg_768_1023_18_18/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.547 r  sram1/myarray_reg_768_1023_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.547    sram1/myarray_reg_768_1023_18_18/OC
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.247     6.794 r  sram1/myarray_reg_768_1023_18_18/F7.B/O
                         net (fo=1, routed)           0.000     6.794    sram1/myarray_reg_768_1023_18_18/O0
    SLICE_X50Y90         MUXF8 (Prop_muxf8_I0_O)      0.098     6.892 r  sram1/myarray_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.953     7.845    sram1/myarray_reg_768_1023_18_18_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.319     8.164 r  sram1/mdi[18]_i_4/O
                         net (fo=1, routed)           0.789     8.953    rsrc1/rsrcmareg/address_reg[11]_18
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.077 r  rsrc1/rsrcmareg/mdi[18]_i_2/O
                         net (fo=1, routed)           0.642     9.719    rsrc1/rsrcmareg/mdi[18]_i_2_n_0
    SLICE_X51Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.843 r  rsrc1/rsrcmareg/mdi[18]_i_1/O
                         net (fo=17, routed)          3.368    13.212    sram1/myarray_reg_256_511_18_18/D
    SLICE_X50Y91         RAMS64E                                      r  sram1/myarray_reg_256_511_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.510    14.933    sram1/myarray_reg_256_511_18_18/WCLK
    SLICE_X50Y91         RAMS64E                                      r  sram1/myarray_reg_256_511_18_18/RAMS64E_A/CLK
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X50Y91         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.448    sram1/myarray_reg_256_511_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_16_16/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_768_1023_16_16/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 2.226ns (27.829%)  route 5.773ns (72.171%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.632     5.235    sram1/myarray_reg_768_1023_16_16/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_16_16/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.549 r  sram1/myarray_reg_768_1023_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.549    sram1/myarray_reg_768_1023_16_16/OC
    SLICE_X42Y88         MUXF7 (Prop_muxf7_I1_O)      0.247     6.796 r  sram1/myarray_reg_768_1023_16_16/F7.B/O
                         net (fo=1, routed)           0.000     6.796    sram1/myarray_reg_768_1023_16_16/O0
    SLICE_X42Y88         MUXF8 (Prop_muxf8_I0_O)      0.098     6.894 r  sram1/myarray_reg_768_1023_16_16/F8/O
                         net (fo=1, routed)           0.947     7.841    sram1/myarray_reg_768_1023_16_16_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.319     8.160 r  sram1/mdi[16]_i_4/O
                         net (fo=1, routed)           0.881     9.041    rsrc1/rsrcmareg/address_reg[11]_16
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  rsrc1/rsrcmareg/mdi[16]_i_2/O
                         net (fo=1, routed)           0.710     9.875    rsrc1/rsrcmareg/mdi[16]_i_2_n_0
    SLICE_X52Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.999 r  rsrc1/rsrcmareg/mdi[16]_i_1/O
                         net (fo=17, routed)          3.235    13.233    sram1/myarray_reg_768_1023_16_16/D
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_16_16/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.512    14.935    sram1/myarray_reg_768_1023_16_16/WCLK
    SLICE_X42Y88         RAMS64E                                      r  sram1/myarray_reg_768_1023_16_16/RAMS64E_A/CLK
                         clock pessimism              0.300    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X42Y88         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.474    sram1/myarray_reg_768_1023_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  1.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 reset_l_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  reset_l_temp_reg/Q
                         net (fo=1, routed)           0.176     1.825    reset_l_temp
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism             -0.516     1.484    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.059     1.543    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_768_1023_3_3/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_256_511_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.672ns (24.262%)  route 2.098ns (75.738%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    sram1/myarray_reg_768_1023_3_3/WCLK
    SLICE_X54Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_3_3/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.872 r  sram1/myarray_reg_768_1023_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.872    sram1/myarray_reg_768_1023_3_3/OB
    SLICE_X54Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.934 r  sram1/myarray_reg_768_1023_3_3/F7.A/O
                         net (fo=1, routed)           0.000     1.934    sram1/myarray_reg_768_1023_3_3/O1
    SLICE_X54Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.953 r  sram1/myarray_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           0.163     2.116    sram1/myarray_reg_768_1023_3_3_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.113     2.229 r  sram1/myrom_i_61/O
                         net (fo=1, routed)           0.194     2.423    rsrc1/rsrcmareg/address_reg[11]_3
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.468 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           0.174     2.642    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.687 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         1.567     4.254    sram1/myarray_reg_256_511_3_3/D
    SLICE_X54Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.827     1.993    sram1/myarray_reg_256_511_3_3/WCLK
    SLICE_X54Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.747    
    SLICE_X54Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.891    sram1/myarray_reg_256_511_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           4.254    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_768_1023_3_3/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_512_767_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.672ns (24.253%)  route 2.099ns (75.747%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    sram1/myarray_reg_768_1023_3_3/WCLK
    SLICE_X54Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_3_3/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.872 r  sram1/myarray_reg_768_1023_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.872    sram1/myarray_reg_768_1023_3_3/OB
    SLICE_X54Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.934 r  sram1/myarray_reg_768_1023_3_3/F7.A/O
                         net (fo=1, routed)           0.000     1.934    sram1/myarray_reg_768_1023_3_3/O1
    SLICE_X54Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.953 r  sram1/myarray_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           0.163     2.116    sram1/myarray_reg_768_1023_3_3_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.113     2.229 r  sram1/myrom_i_61/O
                         net (fo=1, routed)           0.194     2.423    rsrc1/rsrcmareg/address_reg[11]_3
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.468 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           0.174     2.642    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.687 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         1.568     4.255    sram1/myarray_reg_512_767_3_3/D
    SLICE_X54Y101        RAMS64E                                      r  sram1/myarray_reg_512_767_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.828     1.994    sram1/myarray_reg_512_767_3_3/WCLK
    SLICE_X54Y101        RAMS64E                                      r  sram1/myarray_reg_512_767_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y101        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.892    sram1/myarray_reg_512_767_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_0_255_7_7/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_256_511_7_7/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.672ns (24.256%)  route 2.099ns (75.744%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.566     1.485    sram1/myarray_reg_0_255_7_7/WCLK
    SLICE_X56Y98         RAMS64E                                      r  sram1/myarray_reg_0_255_7_7/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.873 r  sram1/myarray_reg_0_255_7_7/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.873    sram1/myarray_reg_0_255_7_7/OB
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I0_O)      0.062     1.935 r  sram1/myarray_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     1.935    sram1/myarray_reg_0_255_7_7/O1
    SLICE_X56Y98         MUXF8 (Prop_muxf8_I1_O)      0.019     1.954 r  sram1/myarray_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.163     2.117    sram1/myarray_reg_0_255_7_7_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.113     2.230 r  sram1/myrom_i_56/O
                         net (fo=1, routed)           0.195     2.425    rsrc1/rsrcmareg/address_reg[11]_7
    SLICE_X55Y98         LUT6 (Prop_lut6_I0_O)        0.045     2.470 r  rsrc1/rsrcmareg/myrom_i_33/O
                         net (fo=1, routed)           0.126     2.596    rsrc1/rsrcmareg/myrom_i_33_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.641 r  rsrc1/rsrcmareg/myrom_i_3/O
                         net (fo=145, routed)         1.615     4.256    sram1/myarray_reg_256_511_7_7/D
    SLICE_X56Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_7_7/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.829     1.994    sram1/myarray_reg_256_511_7_7/WCLK
    SLICE_X56Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X56Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.892    sram1/myarray_reg_256_511_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.371ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_256_511_9_9/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_512_767_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.672ns (24.070%)  route 2.120ns (75.930%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.561     1.480    sram1/myarray_reg_256_511_9_9/WCLK
    SLICE_X60Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_9_9/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.868 r  sram1/myarray_reg_256_511_9_9/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.868    sram1/myarray_reg_256_511_9_9/OB
    SLICE_X60Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     1.930 r  sram1/myarray_reg_256_511_9_9/F7.A/O
                         net (fo=1, routed)           0.000     1.930    sram1/myarray_reg_256_511_9_9/O1
    SLICE_X60Y100        MUXF8 (Prop_muxf8_I1_O)      0.019     1.949 r  sram1/myarray_reg_256_511_9_9/F8/O
                         net (fo=1, routed)           0.206     2.155    sram1/myarray_reg_256_511_9_9_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I3_O)        0.113     2.268 r  sram1/mdi[9]_i_4/O
                         net (fo=1, routed)           0.271     2.539    rsrc1/rsrcmareg/address_reg[11]_9
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.045     2.584 r  rsrc1/rsrcmareg/mdi[9]_i_2/O
                         net (fo=1, routed)           0.210     2.794    rsrc1/rsrcmareg/mdi[9]_i_2_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.839 r  rsrc1/rsrcmareg/mdi[9]_i_1/O
                         net (fo=17, routed)          1.433     4.272    sram1/myarray_reg_512_767_9_9/D
    SLICE_X60Y99         RAMS64E                                      r  sram1/myarray_reg_512_767_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.838     2.003    sram1/myarray_reg_512_767_9_9/WCLK
    SLICE_X60Y99         RAMS64E                                      r  sram1/myarray_reg_512_767_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.757    
    SLICE_X60Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.901    sram1/myarray_reg_512_767_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.374ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_0_255_8_8/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_768_1023_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.672ns (24.049%)  route 2.122ns (75.951%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.560     1.479    sram1/myarray_reg_0_255_8_8/WCLK
    SLICE_X56Y101        RAMS64E                                      r  sram1/myarray_reg_0_255_8_8/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.867 r  sram1/myarray_reg_0_255_8_8/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.867    sram1/myarray_reg_0_255_8_8/OB
    SLICE_X56Y101        MUXF7 (Prop_muxf7_I0_O)      0.062     1.929 r  sram1/myarray_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000     1.929    sram1/myarray_reg_0_255_8_8/O1
    SLICE_X56Y101        MUXF8 (Prop_muxf8_I1_O)      0.019     1.948 r  sram1/myarray_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.175     2.124    sram1/myarray_reg_0_255_8_8_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.113     2.237 r  sram1/myrom_i_52/O
                         net (fo=1, routed)           0.215     2.452    rsrc1/rsrcmareg/address_reg[11]_8
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.497 r  rsrc1/rsrcmareg/myrom_i_31/O
                         net (fo=1, routed)           0.151     2.648    rsrc1/rsrcmareg/myrom_i_31_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.693 r  rsrc1/rsrcmareg/myrom_i_2/O
                         net (fo=145, routed)         1.581     4.274    sram1/myarray_reg_768_1023_8_8/D
    SLICE_X56Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.836     2.001    sram1/myarray_reg_768_1023_8_8/WCLK
    SLICE_X56Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.755    
    SLICE_X56Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.899    sram1/myarray_reg_768_1023_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           4.274    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.385ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_512_767_24_24/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_768_1023_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.672ns (24.050%)  route 2.122ns (75.950%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    sram1/myarray_reg_512_767_24_24/WCLK
    SLICE_X56Y93         RAMS64E                                      r  sram1/myarray_reg_512_767_24_24/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.872 r  sram1/myarray_reg_512_767_24_24/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.872    sram1/myarray_reg_512_767_24_24/OB
    SLICE_X56Y93         MUXF7 (Prop_muxf7_I0_O)      0.062     1.934 r  sram1/myarray_reg_512_767_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.934    sram1/myarray_reg_512_767_24_24/O1
    SLICE_X56Y93         MUXF8 (Prop_muxf8_I1_O)      0.019     1.953 r  sram1/myarray_reg_512_767_24_24/F8/O
                         net (fo=1, routed)           0.256     2.210    sram1/myarray_reg_512_767_24_24_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.113     2.323 r  sram1/mdi[24]_i_4/O
                         net (fo=1, routed)           0.155     2.478    rsrc1/rsrcmareg/address_reg[11]_24
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.523 r  rsrc1/rsrcmareg/mdi[24]_i_2/O
                         net (fo=1, routed)           0.159     2.681    rsrc1/rsrcmareg/mdi[24]_i_2_n_0
    SLICE_X53Y94         LUT2 (Prop_lut2_I0_O)        0.045     2.726 r  rsrc1/rsrcmareg/mdi[24]_i_1/O
                         net (fo=17, routed)          1.552     4.279    sram1/myarray_reg_768_1023_24_24/D
    SLICE_X50Y94         RAMS64E                                      r  sram1/myarray_reg_768_1023_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.835     2.000    sram1/myarray_reg_768_1023_24_24/WCLK
    SLICE_X50Y94         RAMS64E                                      r  sram1/myarray_reg_768_1023_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.250     1.749    
    SLICE_X50Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.893    sram1/myarray_reg_768_1023_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.390ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_256_511_3_3/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_768_1023_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.672ns (23.906%)  route 2.139ns (76.094%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.558     1.477    sram1/myarray_reg_256_511_3_3/WCLK
    SLICE_X54Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_3_3/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.865 r  sram1/myarray_reg_256_511_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.865    sram1/myarray_reg_256_511_3_3/OB
    SLICE_X54Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     1.927 r  sram1/myarray_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000     1.927    sram1/myarray_reg_256_511_3_3/O1
    SLICE_X54Y103        MUXF8 (Prop_muxf8_I1_O)      0.019     1.946 r  sram1/myarray_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           0.239     2.185    sram1/myarray_reg_256_511_3_3_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.113     2.298 r  sram1/myrom_i_61/O
                         net (fo=1, routed)           0.194     2.492    rsrc1/rsrcmareg/address_reg[11]_3
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.537 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           0.174     2.711    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.045     2.756 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         1.532     4.288    sram1/myarray_reg_768_1023_3_3/D
    SLICE_X54Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.835     2.000    sram1/myarray_reg_768_1023_3_3/WCLK
    SLICE_X54Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.754    
    SLICE_X54Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.898    sram1/myarray_reg_768_1023_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.391ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_0_255_7_7/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_512_767_7_7/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.672ns (24.021%)  route 2.126ns (75.979%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.566     1.485    sram1/myarray_reg_0_255_7_7/WCLK
    SLICE_X56Y98         RAMS64E                                      r  sram1/myarray_reg_0_255_7_7/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.873 r  sram1/myarray_reg_0_255_7_7/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.873    sram1/myarray_reg_0_255_7_7/OB
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I0_O)      0.062     1.935 r  sram1/myarray_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     1.935    sram1/myarray_reg_0_255_7_7/O1
    SLICE_X56Y98         MUXF8 (Prop_muxf8_I1_O)      0.019     1.954 r  sram1/myarray_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.163     2.117    sram1/myarray_reg_0_255_7_7_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.113     2.230 r  sram1/myrom_i_56/O
                         net (fo=1, routed)           0.195     2.425    rsrc1/rsrcmareg/address_reg[11]_7
    SLICE_X55Y98         LUT6 (Prop_lut6_I0_O)        0.045     2.470 r  rsrc1/rsrcmareg/myrom_i_33/O
                         net (fo=1, routed)           0.126     2.596    rsrc1/rsrcmareg/myrom_i_33_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.641 r  rsrc1/rsrcmareg/myrom_i_3/O
                         net (fo=145, routed)         1.642     4.283    sram1/myarray_reg_512_767_7_7/D
    SLICE_X54Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_7_7/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.828     1.994    sram1/myarray_reg_512_767_7_7/WCLK
    SLICE_X54Y102        RAMS64E                                      r  sram1/myarray_reg_512_767_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.892    sram1/myarray_reg_512_767_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.396ns  (arrival time - required time)
  Source:                 sram1/myarray_reg_768_1023_8_8/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram1/myarray_reg_256_511_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.672ns (23.966%)  route 2.132ns (76.034%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.566     1.485    sram1/myarray_reg_768_1023_8_8/WCLK
    SLICE_X56Y99         RAMS64E                                      r  sram1/myarray_reg_768_1023_8_8/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     1.873 r  sram1/myarray_reg_768_1023_8_8/RAMS64E_B/O
                         net (fo=1, routed)           0.000     1.873    sram1/myarray_reg_768_1023_8_8/OB
    SLICE_X56Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.935 r  sram1/myarray_reg_768_1023_8_8/F7.A/O
                         net (fo=1, routed)           0.000     1.935    sram1/myarray_reg_768_1023_8_8/O1
    SLICE_X56Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.954 r  sram1/myarray_reg_768_1023_8_8/F8/O
                         net (fo=1, routed)           0.221     2.176    sram1/myarray_reg_768_1023_8_8_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.113     2.289 r  sram1/myrom_i_52/O
                         net (fo=1, routed)           0.215     2.504    rsrc1/rsrcmareg/address_reg[11]_8
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.549 r  rsrc1/rsrcmareg/myrom_i_31/O
                         net (fo=1, routed)           0.151     2.700    rsrc1/rsrcmareg/myrom_i_31_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.745 r  rsrc1/rsrcmareg/myrom_i_2/O
                         net (fo=145, routed)         1.545     4.289    sram1/myarray_reg_256_511_8_8/D
    SLICE_X56Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.830     1.995    sram1/myarray_reg_256_511_8_8/WCLK
    SLICE_X56Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.893    sram1/myarray_reg_256_511_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  2.396    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y101   reset_l_sync_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y101   reset_l_temp_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y88    sram1/myarray_reg_256_511_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y88    sram1/myarray_reg_256_511_27_27/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y88    sram1/myarray_reg_256_511_27_27/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y88    sram1/myarray_reg_256_511_27_27/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y91    sram1/myarray_reg_256_511_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y91    sram1/myarray_reg_256_511_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y91    sram1/myarray_reg_256_511_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y91    sram1/myarray_reg_256_511_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y86    sram1/myarray_reg_512_767_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y86    sram1/myarray_reg_512_767_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81    sram1/myarray_reg_256_511_30_30/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81    sram1/myarray_reg_256_511_30_30/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81    sram1/myarray_reg_256_511_30_30/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81    sram1/myarray_reg_256_511_30_30/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y100   sram1/myarray_reg_256_511_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y100   sram1/myarray_reg_256_511_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y100   sram1/myarray_reg_256_511_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y100   sram1/myarray_reg_256_511_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    sram1/myarray_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y83    sram1/myarray_reg_512_767_0_0/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dcm1/inst/clk_in1
  To Clock:  dcm1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.542ns  (logic 1.754ns (12.061%)  route 12.788ns (87.939%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.556     9.638    sram1/myarray_reg_256_511_4_4/A0
    SLICE_X56Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.434    10.072 r  sram1/myarray_reg_256_511_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    10.072    sram1/myarray_reg_256_511_4_4/OB
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.281 r  sram1/myarray_reg_256_511_4_4/F7.A/O
                         net (fo=1, routed)           0.000    10.281    sram1/myarray_reg_256_511_4_4/O1
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    10.369 r  sram1/myarray_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.760    11.129    sram1/myarray_reg_256_511_4_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.319    11.448 r  sram1/myrom_i_59/O
                         net (fo=1, routed)           0.564    12.012    rsrc1/rsrcmareg/address_reg[11]_4
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.136 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.460    12.596    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.124    12.720 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         3.448    16.167    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    21.762    
                         clock uncertainty           -0.084    21.679    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.942    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.942    
                         arrival time                         -16.167    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.111ns  (logic 2.968ns (19.642%)  route 12.143ns (80.358%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.621     1.623    rsrc1/rsrccontrol/clk_out1
    SLICE_X53Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=43, routed)          1.796     3.875    rsrc1/rsrccontrol/upc[7]
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.999 r  rsrc1/rsrccontrol/reg0[31]_i_24/O
                         net (fo=1, routed)           0.000     3.999    rsrc1/rsrccontrol/reg0[31]_i_24_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     4.208 r  rsrc1/rsrccontrol/reg0_reg[31]_i_11/O
                         net (fo=2, routed)           0.737     4.945    rsrc1/rsrccontrol/reg0_reg[31]_i_11_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.297     5.242 r  rsrc1/rsrccontrol/reg0[31]_i_14/O
                         net (fo=5, routed)           0.462     5.705    rsrc1/rsrcirreg/gra
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.829 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.994     7.823    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X32Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.947 r  rsrc1/rsrcregfile/reg0[9]_i_11/O
                         net (fo=1, routed)           0.000     7.947    rsrc1/rsrcregfile/reg0[9]_i_11_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     8.185 r  rsrc1/rsrcregfile/reg0_reg[9]_i_7/O
                         net (fo=1, routed)           0.639     8.823    rsrc1/rsrcregfile/reg0_reg[9]_i_7_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.298     9.121 r  rsrc1/rsrcregfile/reg0[9]_i_6/O
                         net (fo=1, routed)           0.850     9.971    rsrc1/rsrccontrol/ir_reg[26]_8
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  rsrc1/rsrccontrol/reg0[9]_i_4/O
                         net (fo=1, routed)           0.538    10.634    rsrc1/rsrccontrol/reg0[9]_i_4_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    10.758 r  rsrc1/rsrccontrol/reg0[9]_i_2/O
                         net (fo=1, routed)           0.851    11.609    rsrc1/rsrccontrol/reg0[9]_i_2_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.733 r  rsrc1/rsrccontrol/reg0[9]_i_1/O
                         net (fo=54, routed)          1.328    13.061    rsrc1/rsrccontrol/cpu_bus[8]
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.124    13.185 r  rsrc1/rsrccontrol/c[29]_i_18/O
                         net (fo=4, routed)           1.114    14.298    rsrc1/rsrccontrol/c[29]_i_18_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.152    14.450 r  rsrc1/rsrccontrol/c[25]_i_12/O
                         net (fo=4, routed)           0.823    15.274    rsrc1/rsrccontrol/c_reg[1]
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.326    15.600 r  rsrc1/rsrccontrol/c[17]_i_3/O
                         net (fo=1, routed)           1.010    16.610    rsrc1/rsrccontrol/c[17]_i_3_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.124    16.734 r  rsrc1/rsrccontrol/c[17]_i_1/O
                         net (fo=1, routed)           0.000    16.734    rsrc1/rsrccreg/D[17]
    SLICE_X38Y87         FDRE                                         r  rsrc1/rsrccreg/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.511    21.514    rsrc1/rsrccreg/clk_out1
    SLICE_X38Y87         FDRE                                         r  rsrc1/rsrccreg/c_reg[17]/C
                         clock pessimism              0.007    21.521    
                         clock uncertainty           -0.084    21.438    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.077    21.515    rsrc1/rsrccreg/c_reg[17]
  -------------------------------------------------------------------
                         required time                         21.515    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 2.968ns (19.762%)  route 12.051ns (80.238%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.621     1.623    rsrc1/rsrccontrol/clk_out1
    SLICE_X53Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=43, routed)          1.796     3.875    rsrc1/rsrccontrol/upc[7]
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.999 r  rsrc1/rsrccontrol/reg0[31]_i_24/O
                         net (fo=1, routed)           0.000     3.999    rsrc1/rsrccontrol/reg0[31]_i_24_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     4.208 r  rsrc1/rsrccontrol/reg0_reg[31]_i_11/O
                         net (fo=2, routed)           0.737     4.945    rsrc1/rsrccontrol/reg0_reg[31]_i_11_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.297     5.242 r  rsrc1/rsrccontrol/reg0[31]_i_14/O
                         net (fo=5, routed)           0.462     5.705    rsrc1/rsrcirreg/gra
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.829 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.994     7.823    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X32Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.947 r  rsrc1/rsrcregfile/reg0[9]_i_11/O
                         net (fo=1, routed)           0.000     7.947    rsrc1/rsrcregfile/reg0[9]_i_11_n_0
    SLICE_X32Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     8.185 r  rsrc1/rsrcregfile/reg0_reg[9]_i_7/O
                         net (fo=1, routed)           0.639     8.823    rsrc1/rsrcregfile/reg0_reg[9]_i_7_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.298     9.121 r  rsrc1/rsrcregfile/reg0[9]_i_6/O
                         net (fo=1, routed)           0.850     9.971    rsrc1/rsrccontrol/ir_reg[26]_8
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  rsrc1/rsrccontrol/reg0[9]_i_4/O
                         net (fo=1, routed)           0.538    10.634    rsrc1/rsrccontrol/reg0[9]_i_4_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    10.758 r  rsrc1/rsrccontrol/reg0[9]_i_2/O
                         net (fo=1, routed)           0.851    11.609    rsrc1/rsrccontrol/reg0[9]_i_2_n_0
    SLICE_X44Y86         LUT2 (Prop_lut2_I0_O)        0.124    11.733 r  rsrc1/rsrccontrol/reg0[9]_i_1/O
                         net (fo=54, routed)          1.328    13.061    rsrc1/rsrccontrol/cpu_bus[8]
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.124    13.185 r  rsrc1/rsrccontrol/c[29]_i_18/O
                         net (fo=4, routed)           1.114    14.298    rsrc1/rsrccontrol/c[29]_i_18_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.152    14.450 r  rsrc1/rsrccontrol/c[25]_i_12/O
                         net (fo=4, routed)           0.659    15.109    rsrc1/rsrcirreg/ir_reg[16]_25
    SLICE_X41Y84         LUT5 (Prop_lut5_I4_O)        0.326    15.435 r  rsrc1/rsrcirreg/c[25]_i_4/O
                         net (fo=1, routed)           1.083    16.518    rsrc1/rsrccontrol/ir_reg[16]_30
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.124    16.642 r  rsrc1/rsrccontrol/c[25]_i_1/O
                         net (fo=1, routed)           0.000    16.642    rsrc1/rsrccreg/D[25]
    SLICE_X41Y89         FDRE                                         r  rsrc1/rsrccreg/c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.513    21.516    rsrc1/rsrccreg/clk_out1
    SLICE_X41Y89         FDRE                                         r  rsrc1/rsrccreg/c_reg[25]/C
                         clock pessimism              0.007    21.523    
                         clock uncertainty           -0.084    21.440    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)        0.029    21.469    rsrc1/rsrccreg/c_reg[25]
  -------------------------------------------------------------------
                         required time                         21.469    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.456ns  (logic 1.546ns (10.698%)  route 12.909ns (89.302%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 21.723 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.831     9.912    sram1/myarray_reg_0_255_3_3/A0
    SLICE_X54Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.178    10.091 r  sram1/myarray_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.091    sram1/myarray_reg_0_255_3_3/OC
    SLICE_X54Y98         MUXF7 (Prop_muxf7_I1_O)      0.247    10.338 r  sram1/myarray_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.338    sram1/myarray_reg_0_255_3_3/O0
    SLICE_X54Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.436 r  sram1/myarray_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.717    11.153    sram1/myarray_reg_0_255_3_3_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.319    11.472 r  sram1/myrom_i_61/O
                         net (fo=1, routed)           0.576    12.048    rsrc1/rsrcmareg/address_reg[11]_3
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           0.488    12.660    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.784 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         3.297    16.081    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.720    21.723    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    21.730    
                         clock uncertainty           -0.084    21.647    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    20.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.910    
                         arrival time                         -16.081    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 3.991ns (26.591%)  route 11.018ns (73.409%))
  Logic Levels:           18  (CARRY4=4 LUT2=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 21.513 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.621     1.623    rsrc1/rsrccontrol/clk_out1
    SLICE_X53Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=43, routed)          1.796     3.875    rsrc1/rsrccontrol/upc[7]
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.999 r  rsrc1/rsrccontrol/reg0[31]_i_24/O
                         net (fo=1, routed)           0.000     3.999    rsrc1/rsrccontrol/reg0[31]_i_24_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     4.208 r  rsrc1/rsrccontrol/reg0_reg[31]_i_11/O
                         net (fo=2, routed)           0.737     4.945    rsrc1/rsrccontrol/reg0_reg[31]_i_11_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.297     5.242 r  rsrc1/rsrccontrol/reg0[31]_i_14/O
                         net (fo=5, routed)           0.462     5.705    rsrc1/rsrcirreg/gra
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.829 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.944     7.773    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.897 r  rsrc1/rsrcregfile/reg0[8]_i_16/O
                         net (fo=1, routed)           0.000     7.897    rsrc1/rsrcregfile/reg0[8]_i_16_n_0
    SLICE_X40Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     8.114 r  rsrc1/rsrcregfile/reg0_reg[8]_i_9/O
                         net (fo=1, routed)           0.734     8.848    rsrc1/rsrcregfile/reg0_reg[8]_i_9_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I3_O)        0.299     9.147 r  rsrc1/rsrcregfile/reg0[8]_i_6/O
                         net (fo=1, routed)           1.003    10.150    rsrc1/rsrccontrol/ir_reg[26]_7
    SLICE_X52Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.274 r  rsrc1/rsrccontrol/reg0[8]_i_4/O
                         net (fo=1, routed)           0.303    10.577    rsrc1/rsrccontrol/reg0[8]_i_4_n_0
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.124    10.701 r  rsrc1/rsrccontrol/reg0[8]_i_2/O
                         net (fo=1, routed)           0.979    11.680    rsrc1/rsrccontrol/reg0[8]_i_2_n_0
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.804 r  rsrc1/rsrccontrol/reg0[8]_i_1/O
                         net (fo=54, routed)          0.627    12.432    rsrc1/rsrcalu/cpu_bus[7]
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.556 r  rsrc1/rsrcalu/c[11]_i_22/O
                         net (fo=1, routed)           0.000    12.556    rsrc1/rsrcalu/c[11]_i_22_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.088 r  rsrc1/rsrcalu/c_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.088    rsrc1/rsrcalu/c_reg[11]_i_13_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.202 r  rsrc1/rsrcalu/c_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.202    rsrc1/rsrcalu/c_reg[18]_i_16_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.316 r  rsrc1/rsrcalu/c_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.316    rsrc1/rsrcalu/c_reg[18]_i_11_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.650 r  rsrc1/rsrcalu/c_reg[23]_i_11/O[1]
                         net (fo=1, routed)           0.956    14.606    rsrc1/rsrccontrol/data0[21]
    SLICE_X49Y89         LUT5 (Prop_lut5_I1_O)        0.303    14.909 r  rsrc1/rsrccontrol/c[21]_i_9/O
                         net (fo=1, routed)           0.814    15.723    rsrc1/rsrccontrol/c[21]_i_9_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.847 r  rsrc1/rsrccontrol/c[21]_i_4/O
                         net (fo=1, routed)           0.662    16.508    rsrc1/rsrccontrol/c[21]_i_4_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.632 r  rsrc1/rsrccontrol/c[21]_i_1/O
                         net (fo=1, routed)           0.000    16.632    rsrc1/rsrccreg/D[21]
    SLICE_X38Y86         FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510    21.513    rsrc1/rsrccreg/clk_out1
    SLICE_X38Y86         FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/C
                         clock pessimism              0.007    21.520    
                         clock uncertainty           -0.084    21.437    
    SLICE_X38Y86         FDRE (Setup_fdre_C_D)        0.081    21.518    rsrc1/rsrccreg/c_reg[21]
  -------------------------------------------------------------------
                         required time                         21.518    
                         arrival time                         -16.632    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.413ns  (logic 1.754ns (12.169%)  route 12.659ns (87.831%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 21.762 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.556     9.638    sram1/myarray_reg_256_511_4_4/A0
    SLICE_X56Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.434    10.072 r  sram1/myarray_reg_256_511_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    10.072    sram1/myarray_reg_256_511_4_4/OB
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.281 r  sram1/myarray_reg_256_511_4_4/F7.A/O
                         net (fo=1, routed)           0.000    10.281    sram1/myarray_reg_256_511_4_4/O1
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    10.369 r  sram1/myarray_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.760    11.129    sram1/myarray_reg_256_511_4_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.319    11.448 r  sram1/myrom_i_59/O
                         net (fo=1, routed)           0.564    12.012    rsrc1/rsrcmareg/address_reg[11]_4
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.136 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.460    12.596    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.124    12.720 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         3.319    16.038    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.759    21.762    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    21.761    
                         clock uncertainty           -0.084    21.678    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.941    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                         -16.038    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.333ns  (logic 1.754ns (12.237%)  route 12.579ns (87.763%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 21.723 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.556     9.638    sram1/myarray_reg_256_511_4_4/A0
    SLICE_X56Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.434    10.072 r  sram1/myarray_reg_256_511_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    10.072    sram1/myarray_reg_256_511_4_4/OB
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.281 r  sram1/myarray_reg_256_511_4_4/F7.A/O
                         net (fo=1, routed)           0.000    10.281    sram1/myarray_reg_256_511_4_4/O1
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    10.369 r  sram1/myarray_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.760    11.129    sram1/myarray_reg_256_511_4_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.319    11.448 r  sram1/myrom_i_59/O
                         net (fo=1, routed)           0.564    12.012    rsrc1/rsrcmareg/address_reg[11]_4
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.136 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.460    12.596    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.124    12.720 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         3.238    15.958    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.720    21.723    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    21.730    
                         clock uncertainty           -0.084    21.647    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.910    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.934ns  (logic 4.490ns (30.066%)  route 10.444ns (69.934%))
  Logic Levels:           21  (CARRY4=6 LUT1=1 LUT2=3 LUT5=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.621     1.623    rsrc1/rsrccontrol/clk_out1
    SLICE_X53Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  rsrc1/rsrccontrol/upc_reg[7]/Q
                         net (fo=43, routed)          1.796     3.875    rsrc1/rsrccontrol/upc[7]
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.999 r  rsrc1/rsrccontrol/reg0[31]_i_24/O
                         net (fo=1, routed)           0.000     3.999    rsrc1/rsrccontrol/reg0[31]_i_24_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     4.208 r  rsrc1/rsrccontrol/reg0_reg[31]_i_11/O
                         net (fo=2, routed)           0.737     4.945    rsrc1/rsrccontrol/reg0_reg[31]_i_11_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I1_O)        0.297     5.242 r  rsrc1/rsrccontrol/reg0[31]_i_14/O
                         net (fo=5, routed)           0.462     5.705    rsrc1/rsrcirreg/gra
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.829 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.551     7.380    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.504 f  rsrc1/rsrcregfile/reg0[2]_i_12/O
                         net (fo=1, routed)           0.000     7.504    rsrc1/rsrcregfile/reg0[2]_i_12_n_0
    SLICE_X30Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     7.718 f  rsrc1/rsrcregfile/reg0_reg[2]_i_7/O
                         net (fo=1, routed)           1.082     8.800    rsrc1/rsrcregfile/reg0_reg[2]_i_7_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.297     9.097 f  rsrc1/rsrcregfile/reg0[2]_i_6/O
                         net (fo=1, routed)           0.739     9.836    rsrc1/rsrccontrol/ir_reg[26]_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.960 f  rsrc1/rsrccontrol/reg0[2]_i_4/O
                         net (fo=1, routed)           0.319    10.279    rsrc1/rsrccontrol/reg0[2]_i_4_n_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.124    10.403 f  rsrc1/rsrccontrol/reg0[2]_i_2/O
                         net (fo=1, routed)           0.432    10.835    rsrc1/rsrccontrol/reg0[2]_i_2_n_0
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.124    10.959 f  rsrc1/rsrccontrol/reg0[2]_i_1/O
                         net (fo=56, routed)          0.642    11.601    rsrc1/rsrccontrol/cpu_bus[1]
    SLICE_X44Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.725 r  rsrc1/rsrccontrol/c[4]_i_11/O
                         net (fo=1, routed)           0.000    11.725    rsrc1/rsrcalu/ir_reg[2][0]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.275 r  rsrc1/rsrcalu/c_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.275    rsrc1/rsrcalu/c_reg[4]_i_10_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.389 r  rsrc1/rsrcalu/c_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.389    rsrc1/rsrcalu/c_reg[16]_i_16_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.503 r  rsrc1/rsrcalu/c_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.503    rsrc1/rsrcalu/c_reg[16]_i_15_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.617 r  rsrc1/rsrcalu/c_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.617    rsrc1/rsrcalu/c_reg[16]_i_9_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.731 r  rsrc1/rsrcalu/c_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.731    rsrc1/rsrcalu/c_reg[24]_i_23_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.970 r  rsrc1/rsrcalu/c_reg[24]_i_19/O[2]
                         net (fo=1, routed)           0.973    13.943    rsrc1/rsrccontrol/data3[22]
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.328    14.271 r  rsrc1/rsrccontrol/c[23]_i_16/O
                         net (fo=1, routed)           0.578    14.849    rsrc1/rsrccontrol/c[23]_i_16_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I2_O)        0.328    15.177 r  rsrc1/rsrccontrol/c[23]_i_10/O
                         net (fo=1, routed)           0.582    15.759    rsrc1/rsrccontrol/c[23]_i_10_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124    15.883 r  rsrc1/rsrccontrol/c[23]_i_4/O
                         net (fo=1, routed)           0.550    16.433    rsrc1/rsrccontrol/c[23]_i_4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.557 r  rsrc1/rsrccontrol/c[23]_i_1/O
                         net (fo=1, routed)           0.000    16.557    rsrc1/rsrccreg/D[23]
    SLICE_X38Y90         FDRE                                         r  rsrc1/rsrccreg/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.513    21.516    rsrc1/rsrccreg/clk_out1
    SLICE_X38Y90         FDRE                                         r  rsrc1/rsrccreg/c_reg[23]/C
                         clock pessimism              0.007    21.523    
                         clock uncertainty           -0.084    21.440    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.077    21.517    rsrc1/rsrccreg/c_reg[23]
  -------------------------------------------------------------------
                         required time                         21.517    
                         arrival time                         -16.557    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.293ns  (logic 1.754ns (12.271%)  route 12.539ns (87.729%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 21.712 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.556     9.638    sram1/myarray_reg_256_511_4_4/A0
    SLICE_X56Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.434    10.072 r  sram1/myarray_reg_256_511_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    10.072    sram1/myarray_reg_256_511_4_4/OB
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    10.281 r  sram1/myarray_reg_256_511_4_4/F7.A/O
                         net (fo=1, routed)           0.000    10.281    sram1/myarray_reg_256_511_4_4/O1
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    10.369 r  sram1/myarray_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.760    11.129    sram1/myarray_reg_256_511_4_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.319    11.448 r  sram1/myrom_i_59/O
                         net (fo=1, routed)           0.564    12.012    rsrc1/rsrcmareg/address_reg[11]_4
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.136 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.460    12.596    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.124    12.720 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         3.199    15.918    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.709    21.712    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    21.711    
                         clock uncertainty           -0.084    21.628    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.891    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.891    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.347ns  (logic 1.546ns (10.779%)  route 12.801ns (89.221%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.831     9.912    sram1/myarray_reg_0_255_3_3/A0
    SLICE_X54Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.178    10.091 r  sram1/myarray_reg_0_255_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.091    sram1/myarray_reg_0_255_3_3/OC
    SLICE_X54Y98         MUXF7 (Prop_muxf7_I1_O)      0.247    10.338 r  sram1/myarray_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.338    sram1/myarray_reg_0_255_3_3/O0
    SLICE_X54Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.436 r  sram1/myarray_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.717    11.153    sram1/myarray_reg_0_255_3_3_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.319    11.472 r  sram1/myrom_i_61/O
                         net (fo=1, routed)           0.576    12.048    rsrc1/rsrcmareg/address_reg[11]_3
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.124    12.172 r  rsrc1/rsrcmareg/myrom_i_41/O
                         net (fo=1, routed)           0.488    12.660    rsrc1/rsrcmareg/myrom_i_41_n_0
    SLICE_X55Y101        LUT2 (Prop_lut2_I0_O)        0.124    12.784 r  rsrc1/rsrcmareg/myrom_i_7/O
                         net (fo=145, routed)         3.188    15.972    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    21.770    
                         clock uncertainty           -0.084    21.687    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    20.950    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.950    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                  4.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rsrc1/rsrccontrol/upc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.982%)  route 0.283ns (55.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.561     0.563    rsrc1/rsrccontrol/clk_out1
    SLICE_X52Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  rsrc1/rsrccontrol/upc_reg[4]/Q
                         net (fo=45, routed)          0.231     0.935    rsrc1/rsrccontrol/upc[4]
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.980 r  rsrc1/rsrccontrol/upc[0]_i_2/O
                         net (fo=1, routed)           0.051     1.031    rsrc1/rsrccontrol/upc[0]_i_2_n_0
    SLICE_X49Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.076 r  rsrc1/rsrccontrol/upc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.076    rsrc1/rsrccontrol/upc[0]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.834     0.836    rsrc1/rsrccontrol/clk_out1
    SLICE_X49Y91         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.091     0.922    rsrc1/rsrccontrol/upc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rsrc1/rsrcirreg/ir_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.561     0.563    rsrc1/rsrcirreg/clk_out1
    SLICE_X53Y92         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rsrc1/rsrcirreg/ir_reg[27]/Q
                         net (fo=1, routed)           0.097     0.800    rsrc1/rsrccontrol/ir_reg[31]_0[17]
    SLICE_X52Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.845 r  rsrc1/rsrccontrol/upc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.845    rsrc1/rsrccontrol/upc[3]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.831     0.833    rsrc1/rsrccontrol/clk_out1
    SLICE_X52Y92         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[3]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.091     0.667    rsrc1/rsrccontrol/upc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.560     0.562    rsrc1/rsrcirreg/clk_out1
    SLICE_X53Y89         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=1, routed)           0.136     0.839    rsrc1/rsrccontrol/ir_reg[31]_0[21]
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  rsrc1/rsrccontrol/upc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.884    rsrc1/rsrccontrol/upc[7]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.831     0.833    rsrc1/rsrccontrol/clk_out1
    SLICE_X53Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.091     0.670    rsrc1/rsrccontrol/upc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.577%)  route 0.189ns (50.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.561     0.563    rsrc1/rsrcirreg/clk_out1
    SLICE_X53Y92         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=1, routed)           0.189     0.893    rsrc1/rsrccontrol/ir_reg[31]_0[19]
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.938 r  rsrc1/rsrccontrol/upc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.938    rsrc1/rsrccontrol/upc[5]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.831     0.833    rsrc1/rsrccontrol/clk_out1
    SLICE_X53Y91         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[5]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.092     0.671    rsrc1/rsrccontrol/upc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rsrc1/rsrcirreg/ir_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.246%)  route 0.225ns (54.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.560     0.562    rsrc1/rsrcirreg/clk_out1
    SLICE_X53Y89         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  rsrc1/rsrcirreg/ir_reg[28]/Q
                         net (fo=1, routed)           0.225     0.928    rsrc1/rsrccontrol/ir_reg[31]_0[18]
    SLICE_X52Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.973 r  rsrc1/rsrccontrol/upc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.973    rsrc1/rsrccontrol/upc[4]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.831     0.833    rsrc1/rsrccontrol/clk_out1
    SLICE_X52Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[4]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.091     0.670    rsrc1/rsrccontrol/upc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rsrc1/rsrccontrol/upc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.231ns (34.012%)  route 0.448ns (65.988%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.562     0.564    rsrc1/rsrccontrol/clk_out1
    SLICE_X51Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  rsrc1/rsrccontrol/upc_reg[2]/Q
                         net (fo=46, routed)          0.278     0.983    rsrc1/rsrccontrol/upc[2]
    SLICE_X52Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.028 r  rsrc1/rsrccontrol/upc[6]_i_2/O
                         net (fo=1, routed)           0.170     1.198    rsrc1/rsrccontrol/plusOp[6]
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.243 r  rsrc1/rsrccontrol/upc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.243    rsrc1/rsrccontrol/upc[6]_i_1_n_0
    SLICE_X52Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.831     0.833    rsrc1/rsrccontrol/clk_out1
    SLICE_X52Y90         FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.092     0.920    rsrc1/rsrccontrol/upc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.014%)  route 0.472ns (76.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.557     0.559    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y83         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  rsrc1/rsrcmareg/address_reg[6]_rep/Q
                         net (fo=256, routed)         0.472     1.171    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y17         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.877     0.879    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.828    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.336%)  route 0.722ns (83.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.557     0.559    rsrc1/rsrcmareg/clk_out1
    SLICE_X52Y83         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  rsrc1/rsrcmareg/address_reg[2]_rep__1/Q
                         net (fo=161, routed)         0.722     1.422    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y21         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.876     0.878    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.878    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.061    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.545%)  route 0.513ns (78.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.557     0.559    rsrc1/rsrcmareg/clk_out1
    SLICE_X52Y83         FDRE                                         r  rsrc1/rsrcmareg/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  rsrc1/rsrcmareg/address_reg[13]/Q
                         net (fo=130, routed)         0.513     1.213    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.877     0.879    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.828    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.128ns (21.089%)  route 0.479ns (78.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.557     0.559    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y83         FDRE                                         r  rsrc1/rsrcmareg/address_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  rsrc1/rsrcmareg/address_reg[8]_rep/Q
                         net (fo=320, routed)         0.479     1.166    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X1Y17         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.877     0.879    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     0.774    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y27     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y36     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y24     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y28     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y27     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     rsrc1/rsrcareg/a_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     rsrc1/rsrcareg/a_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     rsrc1/rsrcareg/a_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y90     rsrc1/rsrcareg/a_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y87     rsrc1/rsrccreg/c_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y89     rsrc1/rsrccreg/c_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y88     rsrc1/rsrccreg/c_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y90     rsrc1/rsrccreg/c_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y90     rsrc1/rsrccreg/c_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y90     rsrc1/rsrccreg/c_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y87     rsrc1/rsrcareg/a_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y87     rsrc1/rsrcareg/a_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y87     rsrc1/rsrcareg/a_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y87     rsrc1/rsrcareg/a_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y87     rsrc1/rsrcareg/a_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y87     rsrc1/rsrcareg/a_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y89     rsrc1/rsrcareg/a_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y88     rsrc1/rsrcareg/a_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y87     rsrc1/rsrcareg/a_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y89     rsrc1/rsrcareg/a_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.100ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.440ns  (logic 0.766ns (5.305%)  route 13.674ns (94.695%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 41.694 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        10.824    14.098    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X62Y132        LUT5 (Prop_lut5_I1_O)        0.124    14.222 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__105/O
                         net (fo=1, routed)           1.841    16.063    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[41]
    RAMB36_X1Y35         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.691    41.694    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.700    
                         clock uncertainty           -0.095    41.606    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.163    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.163    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                 25.100    

Slack (MET) :             25.140ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.462ns  (logic 0.766ns (5.296%)  route 13.696ns (94.703%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 41.757 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        10.336    13.610    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X62Y135        LUT5 (Prop_lut5_I1_O)        0.124    13.734 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__120/O
                         net (fo=1, routed)           2.351    16.085    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/enb_array[100]
    RAMB36_X2Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.754    41.757    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.763    
                         clock uncertainty           -0.095    41.669    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.226    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.226    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                 25.140    

Slack (MET) :             25.382ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.226ns  (logic 0.766ns (5.385%)  route 13.460ns (94.615%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 41.762 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)         8.125    11.399    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X72Y116        LUT5 (Prop_lut5_I1_O)        0.124    11.523 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__103/O
                         net (fo=1, routed)           4.326    15.849    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.759    41.762    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.768    
                         clock uncertainty           -0.095    41.674    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.231    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.231    
                         arrival time                         -15.849    
  -------------------------------------------------------------------
                         slack                                 25.382    

Slack (MET) :             25.383ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.174ns  (logic 0.766ns (5.404%)  route 13.408ns (94.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 41.711 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)         9.313    12.587    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X72Y138        LUT5 (Prop_lut5_I1_O)        0.124    12.711 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           3.087    15.797    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/enb_array[52]
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.708    41.711    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.717    
                         clock uncertainty           -0.095    41.623    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.180    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.180    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                 25.383    

Slack (MET) :             25.431ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.175ns  (logic 0.766ns (5.404%)  route 13.409ns (94.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 41.760 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)         9.981    13.255    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X63Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.379 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__104/O
                         net (fo=1, routed)           2.419    15.798    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X2Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.757    41.760    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.766    
                         clock uncertainty           -0.095    41.672    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.229    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.229    
                         arrival time                         -15.798    
  -------------------------------------------------------------------
                         slack                                 25.431    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.110ns  (logic 0.766ns (5.429%)  route 13.344ns (94.571%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 r  vga1/myrom_i_16/O
                         net (fo=129, routed)        10.539    13.813    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X63Y135        LUT5 (Prop_lut5_I0_O)        0.124    13.937 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90/O
                         net (fo=1, routed)           1.796    15.733    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/enb_array[106]
    RAMB36_X1Y33         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.702    41.705    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y33         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.711    
                         clock uncertainty           -0.095    41.617    
    RAMB36_X1Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.174    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.727ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.818ns  (logic 0.766ns (5.543%)  route 13.052ns (94.457%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)        10.540    13.814    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X63Y135        LUT5 (Prop_lut5_I1_O)        0.124    13.938 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__102/O
                         net (fo=1, routed)           1.503    15.441    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/enb_array[101]
    RAMB36_X1Y34         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.697    41.700    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y34         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.706    
                         clock uncertainty           -0.095    41.612    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.169    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 25.727    

Slack (MET) :             25.780ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.765ns  (logic 0.766ns (5.565%)  route 12.999ns (94.435%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 41.700 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 f  vga1/myrom_i_16/O
                         net (fo=129, routed)         9.774    13.048    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X62Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.172 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__98/O
                         net (fo=1, routed)           2.216    15.388    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/enb_array[21]
    RAMB36_X1Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.697    41.700    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.706    
                         clock uncertainty           -0.095    41.612    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.169    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.169    
                         arrival time                         -15.388    
  -------------------------------------------------------------------
                         slack                                 25.780    

Slack (MET) :             25.900ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.655ns  (logic 0.766ns (5.610%)  route 12.889ns (94.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 41.709 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 r  vga1/myrom_i_16/O
                         net (fo=129, routed)         9.101    12.375    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X72Y132        LUT5 (Prop_lut5_I1_O)        0.124    12.499 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           2.779    15.278    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/enb_array[47]
    RAMB36_X1Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.706    41.709    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.715    
                         clock uncertainty           -0.095    41.621    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.178    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.178    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 25.900    

Slack (MET) :             25.995ns  (required time - arrival time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.479ns  (logic 0.766ns (5.683%)  route 12.713ns (94.317%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 41.629 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.621     1.623    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          1.009     3.150    vga1/v_reg__0[3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.124     3.274 r  vga1/myrom_i_16/O
                         net (fo=129, routed)        10.494    13.768    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X64Y135        LUT5 (Prop_lut5_I1_O)        0.124    13.892 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           1.210    15.102    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/enb_array[111]
    RAMB36_X3Y29         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    41.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.626    41.629    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.006    41.635    
                         clock uncertainty           -0.095    41.540    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.097    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.097    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                 25.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.267%)  route 0.124ns (46.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.564     0.566    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.124     0.830    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.836     0.838    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.272     0.566    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.066     0.632    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.564     0.566    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.130     0.836    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.836     0.838    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.070     0.636    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.231ns (65.240%)  route 0.123ns (34.760%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.564     0.566    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=9, routed)           0.123     0.830    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X70Y88         MUXF7 (Prop_muxf7_S_O)       0.090     0.920 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.920    vga1/doutb[5]
    SLICE_X70Y88         FDRE                                         r  vga1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.836     0.838    vga1/CLK
    SLICE_X70Y88         FDRE                                         r  vga1/b_reg[3]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X70Y88         FDRE (Hold_fdre_C_D)         0.134     0.716    vga1/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560     0.562    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y110        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121     0.847    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X60Y110        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.831     0.832    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y110        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.059     0.621    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.560     0.562    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y110        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121     0.847    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X60Y110        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.831     0.832    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y110        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.271     0.562    
    SLICE_X60Y110        FDRE (Hold_fdre_C_D)         0.052     0.614    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.234ns (65.837%)  route 0.121ns (34.163%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.564     0.566    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X69Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=9, routed)           0.121     0.828    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X71Y89         MUXF7 (Prop_muxf7_S_O)       0.093     0.921 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.921    vga1/doutb[3]
    SLICE_X71Y89         FDRE                                         r  vga1/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.836     0.838    vga1/CLK
    SLICE_X71Y89         FDRE                                         r  vga1/b_reg[1]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X71Y89         FDRE (Hold_fdre_C_D)         0.105     0.687    vga1/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga1/v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.258%)  route 0.156ns (42.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.563     0.565    vga1/CLK
    SLICE_X46Y102        FDRE                                         r  vga1/v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga1/v_reg[4]/Q
                         net (fo=8, routed)           0.156     0.885    vga1/v_reg__0[4]
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.930 r  vga1/v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    vga1/plusOp__0[5]
    SLICE_X45Y102        FDRE                                         r  vga1/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.834     0.836    vga1/CLK
    SLICE_X45Y102        FDRE                                         r  vga1/v_reg[5]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.092     0.695    vga1/v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga1/h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.565     0.567    vga1/CLK
    SLICE_X44Y102        FDRE                                         r  vga1/h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga1/h_reg[2]/Q
                         net (fo=11, routed)          0.167     0.874    vga1/h_reg__1[2]
    SLICE_X44Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.919 r  vga1/h[5]_i_1/O
                         net (fo=1, routed)           0.000     0.919    vga1/plusOp[5]
    SLICE_X44Y101        FDRE                                         r  vga1/h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.834     0.836    vga1/CLK
    SLICE_X44Y101        FDRE                                         r  vga1/h_reg[5]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.091     0.674    vga1/h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga1/v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.192ns (53.420%)  route 0.167ns (46.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.563     0.565    vga1/CLK
    SLICE_X47Y101        FDRE                                         r  vga1/v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga1/v_reg[7]/Q
                         net (fo=7, routed)           0.167     0.873    vga1/v_reg__0[7]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.051     0.924 r  vga1/v[9]_i_2/O
                         net (fo=1, routed)           0.000     0.924    vga1/plusOp__0[9]
    SLICE_X47Y101        FDRE                                         r  vga1/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.833     0.835    vga1/CLK
    SLICE_X47Y101        FDRE                                         r  vga1/v_reg[9]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.107     0.672    vga1/v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.389%)  route 0.184ns (56.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.624     0.624    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.564     0.566    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.184     0.891    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.836     0.838    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
                         clock pessimism             -0.272     0.566    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.070     0.636    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y27     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y21     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y36     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y24     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y28     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y14     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y27     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y88     vga1/r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y89     vga1/b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y88     vga1/b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y89     vga1/g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y103    vga1/hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y88     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y88     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y88     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y103    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y88     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y102    vga1/v_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y102    vga1/v_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y102    vga1/v_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    vga1/v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    vga1/v_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y102    vga1/v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    vga1/v_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y101    vga1/v_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y101    vga1/v_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y101    vga1/v_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    dcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  dcm1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk

Setup :          512  Failing Endpoints,  Worst Slack       -2.815ns,  Total Violation     -841.941ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.815ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.209ns  (logic 1.703ns (11.199%)  route 13.506ns (88.801%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.618     1.620    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y86         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  rsrc1/rsrcmareg/address_reg[6]_rep__0/Q
                         net (fo=128, routed)         7.608     9.685    sram1/myarray_reg_768_1023_20_20/A4
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.335    10.020 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.020    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247    10.267 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000    10.267    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098    10.365 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942    11.307    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319    11.626 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947    12.573    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    13.576    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.700 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.130    16.830    sram1/myarray_reg_768_1023_20_20/D
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.499    14.922    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_A/CLK
                         clock pessimism              0.000    14.922    
                         clock uncertainty           -0.182    14.739    
    SLICE_X56Y84         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.014    sram1/myarray_reg_768_1023_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                 -2.815    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.206ns  (logic 1.703ns (11.202%)  route 13.502ns (88.798%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.618     1.620    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y86         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  rsrc1/rsrcmareg/address_reg[6]_rep__0/Q
                         net (fo=128, routed)         7.608     9.685    sram1/myarray_reg_768_1023_20_20/A4
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.335    10.020 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.020    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247    10.267 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000    10.267    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098    10.365 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942    11.307    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319    11.626 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947    12.573    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    13.576    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.700 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.126    16.826    sram1/myarray_reg_512_767_20_20/D
    SLICE_X54Y86         RAMS64E                                      r  sram1/myarray_reg_512_767_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.499    14.922    sram1/myarray_reg_512_767_20_20/WCLK
    SLICE_X54Y86         RAMS64E                                      r  sram1/myarray_reg_512_767_20_20/RAMS64E_A/CLK
                         clock pessimism              0.000    14.922    
                         clock uncertainty           -0.182    14.739    
    SLICE_X54Y86         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.014    sram1/myarray_reg_512_767_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.014    
                         arrival time                         -16.826    
  -------------------------------------------------------------------
                         slack                                 -2.812    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 1.703ns (11.233%)  route 13.460ns (88.767%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.618     1.620    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y86         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  rsrc1/rsrcmareg/address_reg[6]_rep__0/Q
                         net (fo=128, routed)         7.608     9.685    sram1/myarray_reg_768_1023_20_20/A4
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.335    10.020 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.020    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247    10.267 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000    10.267    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098    10.365 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942    11.307    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319    11.626 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947    12.573    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    13.576    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.700 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.084    16.784    sram1/myarray_reg_256_511_20_20/D
    SLICE_X56Y86         RAMS64E                                      r  sram1/myarray_reg_256_511_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.500    14.923    sram1/myarray_reg_256_511_20_20/WCLK
    SLICE_X56Y86         RAMS64E                                      r  sram1/myarray_reg_256_511_20_20/RAMS64E_A/CLK
                         clock pessimism              0.000    14.923    
                         clock uncertainty           -0.182    14.740    
    SLICE_X56Y86         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.015    sram1/myarray_reg_256_511_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                         -16.784    
  -------------------------------------------------------------------
                         slack                                 -2.769    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_0_255_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.154ns  (logic 1.628ns (10.743%)  route 13.526ns (89.257%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.814     9.895    sram1/myarray_reg_512_767_26_26/A0
    SLICE_X50Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.260    10.155 r  sram1/myarray_reg_512_767_26_26/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.155    sram1/myarray_reg_512_767_26_26/OC
    SLICE_X50Y98         MUXF7 (Prop_muxf7_I1_O)      0.247    10.402 r  sram1/myarray_reg_512_767_26_26/F7.B/O
                         net (fo=1, routed)           0.000    10.402    sram1/myarray_reg_512_767_26_26/O0
    SLICE_X50Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.500 r  sram1/myarray_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           0.953    11.454    sram1/myarray_reg_512_767_26_26_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.319    11.773 r  sram1/mdi[26]_i_4/O
                         net (fo=1, routed)           0.726    12.499    rsrc1/rsrcmareg/address_reg[11]_26
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  rsrc1/rsrcmareg/mdi[26]_i_2/O
                         net (fo=1, routed)           0.512    13.135    rsrc1/rsrcmareg/mdi[26]_i_2_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124    13.259 r  rsrc1/rsrcmareg/mdi[26]_i_1/O
                         net (fo=17, routed)          3.521    16.780    sram1/myarray_reg_0_255_26_26/D
    SLICE_X50Y99         RAMS64E                                      r  sram1/myarray_reg_0_255_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.512    14.935    sram1/myarray_reg_0_255_26_26/WCLK
    SLICE_X50Y99         RAMS64E                                      r  sram1/myarray_reg_0_255_26_26/RAMS64E_A/CLK
                         clock pessimism              0.000    14.935    
                         clock uncertainty           -0.182    14.752    
    SLICE_X50Y99         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.027    sram1/myarray_reg_0_255_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 1.628ns (10.750%)  route 13.516ns (89.250%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.814     9.895    sram1/myarray_reg_512_767_26_26/A0
    SLICE_X50Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.260    10.155 r  sram1/myarray_reg_512_767_26_26/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.155    sram1/myarray_reg_512_767_26_26/OC
    SLICE_X50Y98         MUXF7 (Prop_muxf7_I1_O)      0.247    10.402 r  sram1/myarray_reg_512_767_26_26/F7.B/O
                         net (fo=1, routed)           0.000    10.402    sram1/myarray_reg_512_767_26_26/O0
    SLICE_X50Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.500 r  sram1/myarray_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           0.953    11.454    sram1/myarray_reg_512_767_26_26_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.319    11.773 r  sram1/mdi[26]_i_4/O
                         net (fo=1, routed)           0.726    12.499    rsrc1/rsrcmareg/address_reg[11]_26
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  rsrc1/rsrcmareg/mdi[26]_i_2/O
                         net (fo=1, routed)           0.512    13.135    rsrc1/rsrcmareg/mdi[26]_i_2_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124    13.259 r  rsrc1/rsrcmareg/mdi[26]_i_1/O
                         net (fo=17, routed)          3.511    16.770    sram1/myarray_reg_768_1023_26_26/D
    SLICE_X50Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.512    14.935    sram1/myarray_reg_768_1023_26_26/WCLK
    SLICE_X50Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_26_26/RAMS64E_A/CLK
                         clock pessimism              0.000    14.935    
                         clock uncertainty           -0.182    14.752    
    SLICE_X50Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.027    sram1/myarray_reg_768_1023_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -16.770    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.740ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_0_255_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.139ns  (logic 1.703ns (11.251%)  route 13.436ns (88.749%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.618     1.620    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y86         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  rsrc1/rsrcmareg/address_reg[6]_rep__0/Q
                         net (fo=128, routed)         7.608     9.685    sram1/myarray_reg_768_1023_20_20/A4
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.335    10.020 r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.020    sram1/myarray_reg_768_1023_20_20/OC
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.247    10.267 r  sram1/myarray_reg_768_1023_20_20/F7.B/O
                         net (fo=1, routed)           0.000    10.267    sram1/myarray_reg_768_1023_20_20/O0
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I0_O)      0.098    10.365 r  sram1/myarray_reg_768_1023_20_20/F8/O
                         net (fo=1, routed)           0.942    11.307    sram1/myarray_reg_768_1023_20_20_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I0_O)        0.319    11.626 r  sram1/mdi[20]_i_4/O
                         net (fo=1, routed)           0.947    12.573    rsrc1/rsrcmareg/address_reg[11]_20
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.697 r  rsrc1/rsrcmareg/mdi[20]_i_2/O
                         net (fo=1, routed)           0.879    13.576    rsrc1/rsrcmareg/mdi[20]_i_2_n_0
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.700 r  rsrc1/rsrcmareg/mdi[20]_i_1/O
                         net (fo=17, routed)          3.060    16.760    sram1/myarray_reg_0_255_20_20/D
    SLICE_X60Y86         RAMS64E                                      r  sram1/myarray_reg_0_255_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.504    14.927    sram1/myarray_reg_0_255_20_20/WCLK
    SLICE_X60Y86         RAMS64E                                      r  sram1/myarray_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism              0.000    14.927    
                         clock uncertainty           -0.182    14.744    
    SLICE_X60Y86         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.019    sram1/myarray_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                         -16.760    
  -------------------------------------------------------------------
                         slack                                 -2.740    

Slack (VIOLATED) :        -2.685ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.086ns  (logic 1.628ns (10.791%)  route 13.459ns (89.209%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.814     9.895    sram1/myarray_reg_512_767_26_26/A0
    SLICE_X50Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.260    10.155 r  sram1/myarray_reg_512_767_26_26/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.155    sram1/myarray_reg_512_767_26_26/OC
    SLICE_X50Y98         MUXF7 (Prop_muxf7_I1_O)      0.247    10.402 r  sram1/myarray_reg_512_767_26_26/F7.B/O
                         net (fo=1, routed)           0.000    10.402    sram1/myarray_reg_512_767_26_26/O0
    SLICE_X50Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.500 r  sram1/myarray_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           0.953    11.454    sram1/myarray_reg_512_767_26_26_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.319    11.773 r  sram1/mdi[26]_i_4/O
                         net (fo=1, routed)           0.726    12.499    rsrc1/rsrcmareg/address_reg[11]_26
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  rsrc1/rsrcmareg/mdi[26]_i_2/O
                         net (fo=1, routed)           0.512    13.135    rsrc1/rsrcmareg/mdi[26]_i_2_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124    13.259 r  rsrc1/rsrcmareg/mdi[26]_i_1/O
                         net (fo=17, routed)          3.453    16.712    sram1/myarray_reg_256_511_26_26/D
    SLICE_X50Y96         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.511    14.934    sram1/myarray_reg_256_511_26_26/WCLK
    SLICE_X50Y96         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_A/CLK
                         clock pessimism              0.000    14.934    
                         clock uncertainty           -0.182    14.751    
    SLICE_X50Y96         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.026    sram1/myarray_reg_256_511_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.026    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                 -2.685    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.014ns  (logic 1.628ns (10.843%)  route 13.386ns (89.157%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.814     9.895    sram1/myarray_reg_512_767_26_26/A0
    SLICE_X50Y98         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.260    10.155 r  sram1/myarray_reg_512_767_26_26/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.155    sram1/myarray_reg_512_767_26_26/OC
    SLICE_X50Y98         MUXF7 (Prop_muxf7_I1_O)      0.247    10.402 r  sram1/myarray_reg_512_767_26_26/F7.B/O
                         net (fo=1, routed)           0.000    10.402    sram1/myarray_reg_512_767_26_26/O0
    SLICE_X50Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    10.500 r  sram1/myarray_reg_512_767_26_26/F8/O
                         net (fo=1, routed)           0.953    11.454    sram1/myarray_reg_512_767_26_26_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.319    11.773 r  sram1/mdi[26]_i_4/O
                         net (fo=1, routed)           0.726    12.499    rsrc1/rsrcmareg/address_reg[11]_26
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.623 r  rsrc1/rsrcmareg/mdi[26]_i_2/O
                         net (fo=1, routed)           0.512    13.135    rsrc1/rsrcmareg/mdi[26]_i_2_n_0
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124    13.259 r  rsrc1/rsrcmareg/mdi[26]_i_1/O
                         net (fo=17, routed)          3.381    16.640    sram1/myarray_reg_512_767_26_26/D
    SLICE_X50Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.512    14.935    sram1/myarray_reg_512_767_26_26/WCLK
    SLICE_X50Y98         RAMS64E                                      r  sram1/myarray_reg_512_767_26_26/RAMS64E_A/CLK
                         clock pessimism              0.000    14.935    
                         clock uncertainty           -0.182    14.752    
    SLICE_X50Y98         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.027    sram1/myarray_reg_512_767_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.027    
                         arrival time                         -16.640    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_512_767_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.977ns  (logic 1.984ns (13.246%)  route 12.993ns (86.754%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.623     1.625    rsrc1/rsrcmareg/clk_out1
    SLICE_X55Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  rsrc1/rsrcmareg/address_reg[2]_rep/Q
                         net (fo=197, routed)         7.295     9.377    sram1/myarray_reg_256_511_14_14/A0
    SLICE_X46Y86         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.616     9.993 r  sram1/myarray_reg_256_511_14_14/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.993    sram1/myarray_reg_256_511_14_14/OC
    SLICE_X46Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    10.240 r  sram1/myarray_reg_256_511_14_14/F7.B/O
                         net (fo=1, routed)           0.000    10.240    sram1/myarray_reg_256_511_14_14/O0
    SLICE_X46Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    10.338 r  sram1/myarray_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.800    11.138    sram1/myarray_reg_256_511_14_14_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.319    11.457 r  sram1/mdi[14]_i_4/O
                         net (fo=1, routed)           0.872    12.329    rsrc1/rsrcmareg/address_reg[11]_14
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.453 r  rsrc1/rsrcmareg/mdi[14]_i_2/O
                         net (fo=1, routed)           0.795    13.248    rsrc1/rsrcmareg/mdi[14]_i_2_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I0_O)        0.124    13.372 r  rsrc1/rsrcmareg/mdi[14]_i_1/O
                         net (fo=17, routed)          3.231    16.602    sram1/myarray_reg_512_767_14_14/D
    SLICE_X46Y88         RAMS64E                                      r  sram1/myarray_reg_512_767_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.510    14.933    sram1/myarray_reg_512_767_14_14/WCLK
    SLICE_X46Y88         RAMS64E                                      r  sram1/myarray_reg_512_767_14_14/RAMS64E_A/CLK
                         clock pessimism              0.000    14.933    
                         clock uncertainty           -0.182    14.750    
    SLICE_X46Y88         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.025    sram1/myarray_reg_512_767_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.770ns  (logic 1.599ns (10.829%)  route 13.170ns (89.171%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.809     1.809    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.615     1.617    rsrc1/rsrcmareg/clk_out1
    SLICE_X53Y83         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     2.073 r  rsrc1/rsrcmareg/address_reg[2]_rep__0/Q
                         net (fo=168, routed)         7.600     9.673    sram1/myarray_reg_512_767_29_29/A0
    SLICE_X62Y86         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.206     9.880 r  sram1/myarray_reg_512_767_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.880    sram1/myarray_reg_512_767_29_29/OC
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    10.127 r  sram1/myarray_reg_512_767_29_29/F7.B/O
                         net (fo=1, routed)           0.000    10.127    sram1/myarray_reg_512_767_29_29/O0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.098    10.225 r  sram1/myarray_reg_512_767_29_29/F8/O
                         net (fo=1, routed)           0.871    11.096    sram1/myarray_reg_512_767_29_29_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.319    11.415 r  sram1/mdi[29]_i_4/O
                         net (fo=1, routed)           0.949    12.364    rsrc1/rsrcmareg/address_reg[11]_29
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.488 r  rsrc1/rsrcmareg/mdi[29]_i_2/O
                         net (fo=1, routed)           0.879    13.367    rsrc1/rsrcmareg/mdi[29]_i_2_n_0
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.149    13.516 r  rsrc1/rsrcmareg/mdi[29]_i_1/O
                         net (fo=17, routed)          2.871    16.387    sram1/myarray_reg_768_1023_29_29/D
    SLICE_X62Y85         RAMS64E                                      r  sram1/myarray_reg_768_1023_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.506    14.929    sram1/myarray_reg_768_1023_29_29/WCLK
    SLICE_X62Y85         RAMS64E                                      r  sram1/myarray_reg_768_1023_29_29/RAMS64E_A/CLK
                         clock pessimism              0.000    14.929    
                         clock uncertainty           -0.182    14.746    
    SLICE_X62Y85         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.933    13.813    sram1/myarray_reg_768_1023_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                 -2.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_13_13/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.660%)  route 3.584ns (86.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.393     5.664    sram1/myarray_reg_768_1023_13_13/WE
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.230    sram1/myarray_reg_768_1023_13_13/WCLK
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_A/CLK
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.182     5.412    
    SLICE_X50Y86         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.574    sram1/myarray_reg_768_1023_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_13_13/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.660%)  route 3.584ns (86.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.393     5.664    sram1/myarray_reg_768_1023_13_13/WE
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.230    sram1/myarray_reg_768_1023_13_13/WCLK
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_B/CLK
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.182     5.412    
    SLICE_X50Y86         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.574    sram1/myarray_reg_768_1023_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_13_13/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.660%)  route 3.584ns (86.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.393     5.664    sram1/myarray_reg_768_1023_13_13/WE
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.230    sram1/myarray_reg_768_1023_13_13/WCLK
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_C/CLK
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.182     5.412    
    SLICE_X50Y86         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.574    sram1/myarray_reg_768_1023_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_13_13/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.660%)  route 3.584ns (86.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.393     5.664    sram1/myarray_reg_768_1023_13_13/WE
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627     5.230    sram1/myarray_reg_768_1023_13_13/WCLK
    SLICE_X50Y86         RAMS64E                                      r  sram1/myarray_reg_768_1023_13_13/RAMS64E_D/CLK
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.182     5.412    
    SLICE_X50Y86         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.574    sram1/myarray_reg_768_1023_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_20_20/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.658%)  route 3.584ns (86.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.394     5.665    sram1/myarray_reg_768_1023_20_20/WE
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_A/CLK
                         clock pessimism              0.000     5.222    
                         clock uncertainty            0.182     5.404    
    SLICE_X56Y84         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.566    sram1/myarray_reg_768_1023_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_20_20/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.658%)  route 3.584ns (86.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.394     5.665    sram1/myarray_reg_768_1023_20_20/WE
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_B/CLK
                         clock pessimism              0.000     5.222    
                         clock uncertainty            0.182     5.404    
    SLICE_X56Y84         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.566    sram1/myarray_reg_768_1023_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_20_20/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.658%)  route 3.584ns (86.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.394     5.665    sram1/myarray_reg_768_1023_20_20/WE
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_C/CLK
                         clock pessimism              0.000     5.222    
                         clock uncertainty            0.182     5.404    
    SLICE_X56Y84         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.566    sram1/myarray_reg_768_1023_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_20_20/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.567ns (13.658%)  route 3.584ns (86.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.222ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.394     5.665    sram1/myarray_reg_768_1023_20_20/WE
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.619     5.222    sram1/myarray_reg_768_1023_20_20/WCLK
    SLICE_X56Y84         RAMS64E                                      r  sram1/myarray_reg_768_1023_20_20/RAMS64E_D/CLK
                         clock pessimism              0.000     5.222    
                         clock uncertainty            0.182     5.404    
    SLICE_X56Y84         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.566    sram1/myarray_reg_768_1023_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.567ns (13.604%)  route 3.601ns (86.396%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.410     5.681    sram1/myarray_reg_768_1023_6_6/WE
    SLICE_X58Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.631     5.234    sram1/myarray_reg_768_1023_6_6/WCLK
    SLICE_X58Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_6_6/RAMS64E_A/CLK
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.182     5.416    
    SLICE_X58Y97         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.578    sram1/myarray_reg_768_1023_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.567ns (13.604%)  route 3.601ns (86.396%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683     1.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.510     1.513    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y95         FDRE                                         r  rsrc1/rsrcmareg/address_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.367     1.880 f  rsrc1/rsrcmareg/address_reg[30]/Q
                         net (fo=3, routed)           0.492     2.372    rsrc1/rsrcmareg/address[30]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.100     2.472 f  rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4/O
                         net (fo=5, routed)           0.699     3.171    rsrc1/rsrcmareg/myarray_reg_0_255_0_0_i_4_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.100     3.271 r  rsrc1/rsrcmareg/myarray_reg_768_1023_0_0_i_1/O
                         net (fo=128, routed)         2.410     5.681    sram1/myarray_reg_768_1023_6_6/WE
    SLICE_X58Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.631     5.234    sram1/myarray_reg_768_1023_6_6/WCLK
    SLICE_X58Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_6_6/RAMS64E_B/CLK
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.182     5.416    
    SLICE_X58Y97         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.162     5.578    sram1/myarray_reg_768_1023_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_clk_wiz_0

Setup :         1078  Failing Endpoints,  Worst Slack       -1.841ns,  Total Violation     -869.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_256_511_4_4/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.458ns  (logic 2.226ns (29.849%)  route 5.232ns (70.151%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 15.228 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.625    15.228    sram1/myarray_reg_256_511_4_4/WCLK
    SLICE_X56Y91         RAMS64E                                      r  sram1/myarray_reg_256_511_4_4/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.542 r  sram1/myarray_reg_256_511_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.542    sram1/myarray_reg_256_511_4_4/OC
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I1_O)      0.247    16.789 r  sram1/myarray_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    16.789    sram1/myarray_reg_256_511_4_4/O0
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I0_O)      0.098    16.887 r  sram1/myarray_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.760    17.647    sram1/myarray_reg_256_511_4_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.319    17.966 r  sram1/myrom_i_59/O
                         net (fo=1, routed)           0.564    18.530    rsrc1/rsrcmareg/address_reg[11]_4
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124    18.654 r  rsrc1/rsrcmareg/myrom_i_39/O
                         net (fo=1, routed)           0.460    19.114    rsrc1/rsrcmareg/myrom_i_39_n_0
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.124    19.238 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         3.448    22.685    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.763    
                         clock uncertainty           -0.182    21.581    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.844    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -22.685    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.405ns  (logic 2.226ns (30.062%)  route 5.179ns (69.938%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627    15.230    sram1/myarray_reg_768_1023_5_5/WCLK
    SLICE_X56Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.544 r  sram1/myarray_reg_768_1023_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.544    sram1/myarray_reg_768_1023_5_5/OC
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    16.791 r  sram1/myarray_reg_768_1023_5_5/F7.B/O
                         net (fo=1, routed)           0.000    16.791    sram1/myarray_reg_768_1023_5_5/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    16.889 r  sram1/myarray_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.719    17.608    sram1/myarray_reg_768_1023_5_5_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I0_O)        0.319    17.927 r  sram1/myrom_i_58/O
                         net (fo=1, routed)           0.599    18.526    rsrc1/rsrcmareg/address_reg[11]_5
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    18.650 r  rsrc1/rsrcmareg/myrom_i_37/O
                         net (fo=1, routed)           0.593    19.243    rsrc1/rsrcmareg/myrom_i_37_n_0
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.367 r  rsrc1/rsrcmareg/myrom_i_5/O
                         net (fo=145, routed)         3.267    22.634    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.763    
                         clock uncertainty           -0.182    21.581    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    20.844    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -22.634    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.781ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.372ns  (logic 2.226ns (30.196%)  route 5.146ns (69.804%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 21.723 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.611    15.213    sram1/myarray_reg_256_511_8_8/WCLK
    SLICE_X56Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.527 r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.527    sram1/myarray_reg_256_511_8_8/OC
    SLICE_X56Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    16.774 r  sram1/myarray_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    16.774    sram1/myarray_reg_256_511_8_8/O0
    SLICE_X56Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    16.872 r  sram1/myarray_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           0.868    17.740    sram1/myarray_reg_256_511_8_8_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.319    18.059 r  sram1/myrom_i_52/O
                         net (fo=1, routed)           0.615    18.674    rsrc1/rsrcmareg/address_reg[11]_8
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.124    18.798 r  rsrc1/rsrcmareg/myrom_i_31/O
                         net (fo=1, routed)           0.429    19.227    rsrc1/rsrcmareg/myrom_i_31_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.351 r  rsrc1/rsrcmareg/myrom_i_2/O
                         net (fo=145, routed)         3.234    22.585    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.720    21.723    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.723    
                         clock uncertainty           -0.182    21.541    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.804    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.804    
                         arrival time                         -22.585    
  -------------------------------------------------------------------
                         slack                                 -1.781    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.352ns  (logic 2.226ns (30.278%)  route 5.126ns (69.722%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 21.712 - 20.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 15.220 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.617    15.220    sram1/myarray_reg_0_255_0_0/WCLK
    SLICE_X56Y82         RAMS64E                                      r  sram1/myarray_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.534 r  sram1/myarray_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.534    sram1/myarray_reg_0_255_0_0/OC
    SLICE_X56Y82         MUXF7 (Prop_muxf7_I1_O)      0.247    16.781 r  sram1/myarray_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    16.781    sram1/myarray_reg_0_255_0_0/O0
    SLICE_X56Y82         MUXF8 (Prop_muxf8_I0_O)      0.098    16.879 r  sram1/myarray_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.720    17.599    sram1/myarray_reg_0_255_0_0_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.319    17.918 r  sram1/myrom_i_67/O
                         net (fo=1, routed)           0.546    18.464    rsrc1/rsrcmareg/address_reg[11]_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.588 r  rsrc1/rsrcmareg/myrom_i_47/O
                         net (fo=1, routed)           0.488    19.076    rsrc1/rsrcmareg/myrom_i_47_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    19.200 r  rsrc1/rsrcmareg/myrom_i_10/O
                         net (fo=145, routed)         3.372    22.572    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.709    21.712    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.712    
                         clock uncertainty           -0.182    21.530    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.793    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.793    
                         arrival time                         -22.572    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.344ns  (logic 2.226ns (30.309%)  route 5.118ns (69.691%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 21.712 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.611    15.213    sram1/myarray_reg_256_511_8_8/WCLK
    SLICE_X56Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.527 r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.527    sram1/myarray_reg_256_511_8_8/OC
    SLICE_X56Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    16.774 r  sram1/myarray_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    16.774    sram1/myarray_reg_256_511_8_8/O0
    SLICE_X56Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    16.872 r  sram1/myarray_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           0.868    17.740    sram1/myarray_reg_256_511_8_8_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.319    18.059 r  sram1/myrom_i_52/O
                         net (fo=1, routed)           0.615    18.674    rsrc1/rsrcmareg/address_reg[11]_8
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.124    18.798 r  rsrc1/rsrcmareg/myrom_i_31/O
                         net (fo=1, routed)           0.429    19.227    rsrc1/rsrcmareg/myrom_i_31_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.351 r  rsrc1/rsrcmareg/myrom_i_2/O
                         net (fo=145, routed)         3.207    22.558    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.709    21.712    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.712    
                         clock uncertainty           -0.182    21.530    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.793    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.793    
                         arrival time                         -22.558    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.334ns  (logic 2.226ns (30.350%)  route 5.108ns (69.650%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.705 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.611    15.213    sram1/myarray_reg_256_511_8_8/WCLK
    SLICE_X56Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.527 r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.527    sram1/myarray_reg_256_511_8_8/OC
    SLICE_X56Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    16.774 r  sram1/myarray_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    16.774    sram1/myarray_reg_256_511_8_8/O0
    SLICE_X56Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    16.872 r  sram1/myarray_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           0.868    17.740    sram1/myarray_reg_256_511_8_8_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.319    18.059 r  sram1/myrom_i_52/O
                         net (fo=1, routed)           0.615    18.674    rsrc1/rsrcmareg/address_reg[11]_8
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.124    18.798 r  rsrc1/rsrcmareg/myrom_i_31/O
                         net (fo=1, routed)           0.429    19.227    rsrc1/rsrcmareg/myrom_i_31_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.351 r  rsrc1/rsrcmareg/myrom_i_2/O
                         net (fo=145, routed)         3.197    22.548    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.702    21.705    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.705    
                         clock uncertainty           -0.182    21.523    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.786    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                         -22.548    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_0_255_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.381ns  (logic 2.226ns (30.159%)  route 5.155ns (69.841%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 15.220 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.617    15.220    sram1/myarray_reg_0_255_0_0/WCLK
    SLICE_X56Y82         RAMS64E                                      r  sram1/myarray_reg_0_255_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.534 r  sram1/myarray_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.534    sram1/myarray_reg_0_255_0_0/OC
    SLICE_X56Y82         MUXF7 (Prop_muxf7_I1_O)      0.247    16.781 r  sram1/myarray_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    16.781    sram1/myarray_reg_0_255_0_0/O0
    SLICE_X56Y82         MUXF8 (Prop_muxf8_I0_O)      0.098    16.879 r  sram1/myarray_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.720    17.599    sram1/myarray_reg_0_255_0_0_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.319    17.918 r  sram1/myrom_i_67/O
                         net (fo=1, routed)           0.546    18.464    rsrc1/rsrcmareg/address_reg[11]_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.588 r  rsrc1/rsrcmareg/myrom_i_47/O
                         net (fo=1, routed)           0.488    19.076    rsrc1/rsrcmareg/myrom_i_47_n_0
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    19.200 r  rsrc1/rsrcmareg/myrom_i_10/O
                         net (fo=145, routed)         3.401    22.601    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.763    
                         clock uncertainty           -0.182    21.581    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.844    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -22.601    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.359ns  (logic 2.226ns (30.249%)  route 5.133ns (69.751%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627    15.230    sram1/myarray_reg_768_1023_5_5/WCLK
    SLICE_X56Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.544 r  sram1/myarray_reg_768_1023_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.544    sram1/myarray_reg_768_1023_5_5/OC
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    16.791 r  sram1/myarray_reg_768_1023_5_5/F7.B/O
                         net (fo=1, routed)           0.000    16.791    sram1/myarray_reg_768_1023_5_5/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    16.889 r  sram1/myarray_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.719    17.608    sram1/myarray_reg_768_1023_5_5_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I0_O)        0.319    17.927 r  sram1/myrom_i_58/O
                         net (fo=1, routed)           0.599    18.526    rsrc1/rsrcmareg/address_reg[11]_5
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    18.650 r  rsrc1/rsrcmareg/myrom_i_37/O
                         net (fo=1, routed)           0.593    19.243    rsrc1/rsrcmareg/myrom_i_37_n_0
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.367 r  rsrc1/rsrcmareg/myrom_i_5/O
                         net (fo=145, routed)         3.221    22.589    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.763    
                         clock uncertainty           -0.182    21.581    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    20.844    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -22.589    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.744ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.375ns  (logic 2.226ns (30.183%)  route 5.149ns (69.817%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 21.763 - 20.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 15.213 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.611    15.213    sram1/myarray_reg_256_511_8_8/WCLK
    SLICE_X56Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.527 r  sram1/myarray_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.527    sram1/myarray_reg_256_511_8_8/OC
    SLICE_X56Y100        MUXF7 (Prop_muxf7_I1_O)      0.247    16.774 r  sram1/myarray_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    16.774    sram1/myarray_reg_256_511_8_8/O0
    SLICE_X56Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    16.872 r  sram1/myarray_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           0.868    17.740    sram1/myarray_reg_256_511_8_8_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.319    18.059 r  sram1/myrom_i_52/O
                         net (fo=1, routed)           0.615    18.674    rsrc1/rsrcmareg/address_reg[11]_8
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.124    18.798 r  rsrc1/rsrcmareg/myrom_i_31/O
                         net (fo=1, routed)           0.429    19.227    rsrc1/rsrcmareg/myrom_i_31_n_0
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.351 r  rsrc1/rsrcmareg/myrom_i_2/O
                         net (fo=145, routed)         3.237    22.588    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.760    21.763    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.763    
                         clock uncertainty           -0.182    21.581    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.844    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -22.588    
  -------------------------------------------------------------------
                         slack                                 -1.744    

Slack (VIOLATED) :        -1.730ns  (required time - arrival time)
  Source:                 sram1/myarray_reg_768_1023_5_5/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        7.304ns  (logic 2.226ns (30.477%)  route 5.078ns (69.523%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 21.723 - 20.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 15.230 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.627    15.230    sram1/myarray_reg_768_1023_5_5/WCLK
    SLICE_X56Y97         RAMS64E                                      r  sram1/myarray_reg_768_1023_5_5/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314    16.544 r  sram1/myarray_reg_768_1023_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    16.544    sram1/myarray_reg_768_1023_5_5/OC
    SLICE_X56Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    16.791 r  sram1/myarray_reg_768_1023_5_5/F7.B/O
                         net (fo=1, routed)           0.000    16.791    sram1/myarray_reg_768_1023_5_5/O0
    SLICE_X56Y97         MUXF8 (Prop_muxf8_I0_O)      0.098    16.889 r  sram1/myarray_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.719    17.608    sram1/myarray_reg_768_1023_5_5_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I0_O)        0.319    17.927 r  sram1/myrom_i_58/O
                         net (fo=1, routed)           0.599    18.526    rsrc1/rsrcmareg/address_reg[11]_5
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    18.650 r  rsrc1/rsrcmareg/myrom_i_37/O
                         net (fo=1, routed)           0.593    19.243    rsrc1/rsrcmareg/myrom_i_37_n_0
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.124    19.367 r  rsrc1/rsrcmareg/myrom_i_5/O
                         net (fo=145, routed)         3.166    22.534    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         1.683    21.683    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.720    21.723    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    21.723    
                         clock uncertainty           -0.182    21.541    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    20.804    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.804    
                         arrival time                         -22.534    
  -------------------------------------------------------------------
                         slack                                 -1.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.239%)  route 0.460ns (68.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.378     2.153    rsrc1/rsrcpc/SR[0]
    SLICE_X41Y92         FDRE                                         r  rsrc1/rsrcpc/pc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.837     0.839    rsrc1/rsrcpc/clk_out1
    SLICE_X41Y92         FDRE                                         r  rsrc1/rsrcpc/pc_reg[25]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.182     1.021    
    SLICE_X41Y92         FDRE (Hold_fdre_C_R)        -0.018     1.003    rsrc1/rsrcpc/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.239%)  route 0.460ns (68.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.378     2.153    rsrc1/rsrcpc/SR[0]
    SLICE_X41Y92         FDRE                                         r  rsrc1/rsrcpc/pc_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.837     0.839    rsrc1/rsrcpc/clk_out1
    SLICE_X41Y92         FDRE                                         r  rsrc1/rsrcpc/pc_reg[31]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.182     1.021    
    SLICE_X41Y92         FDRE (Hold_fdre_C_R)        -0.018     1.003    rsrc1/rsrcpc/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.410%)  route 0.502ns (70.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.420     2.195    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.837     0.839    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[19]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.182     1.021    
    SLICE_X38Y91         FDRE (Hold_fdre_C_R)         0.009     1.030    rsrc1/rsrcpc/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.410%)  route 0.502ns (70.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.420     2.195    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.837     0.839    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[21]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.182     1.021    
    SLICE_X38Y91         FDRE (Hold_fdre_C_R)         0.009     1.030    rsrc1/rsrcpc/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.410%)  route 0.502ns (70.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.420     2.195    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.837     0.839    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[27]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.182     1.021    
    SLICE_X38Y91         FDRE (Hold_fdre_C_R)         0.009     1.030    rsrc1/rsrcpc/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.209ns (29.410%)  route 0.502ns (70.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.420     2.195    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.837     0.839    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y91         FDRE                                         r  rsrc1/rsrcpc/pc_reg[30]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.182     1.021    
    SLICE_X38Y91         FDRE (Hold_fdre_C_R)         0.009     1.030    rsrc1/rsrcpc/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.396     2.172    rsrc1/rsrcpc/SR[0]
    SLICE_X36Y90         FDRE                                         r  rsrc1/rsrcpc/pc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.838     0.840    rsrc1/rsrcpc/clk_out1
    SLICE_X36Y90         FDRE                                         r  rsrc1/rsrcpc/pc_reg[18]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.182     1.022    
    SLICE_X36Y90         FDRE (Hold_fdre_C_R)        -0.018     1.004    rsrc1/rsrcpc/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.408%)  route 0.478ns (69.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.396     2.172    rsrc1/rsrcpc/SR[0]
    SLICE_X36Y90         FDRE                                         r  rsrc1/rsrcpc/pc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.838     0.840    rsrc1/rsrcpc/clk_out1
    SLICE_X36Y90         FDRE                                         r  rsrc1/rsrcpc/pc_reg[22]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.182     1.022    
    SLICE_X36Y90         FDRE (Hold_fdre_C_R)        -0.018     1.004    rsrc1/rsrcpc/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.269%)  route 0.618ns (74.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.536     2.312    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y89         FDRE                                         r  rsrc1/rsrcpc/pc_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.836     0.838    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y89         FDRE                                         r  rsrc1/rsrcpc/pc_reg[15]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.182     1.020    
    SLICE_X38Y89         FDRE (Hold_fdre_C_R)         0.009     1.029    rsrc1/rsrcpc/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.269%)  route 0.618ns (74.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.082     1.731    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X35Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.776 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.536     2.312    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y89         FDRE                                         r  rsrc1/rsrcpc/pc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=515, routed)         0.898     0.898    dcm1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcm1/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.836     0.838    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y89         FDRE                                         r  rsrc1/rsrcpc/pc_reg[17]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.182     1.020    
    SLICE_X38Y89         FDRE (Hold_fdre_C_R)         0.009     1.029    rsrc1/rsrcpc/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  1.283    





