Determining the location of the ModelSim executable...

Using: /home/vvh413/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off dsp -c dsp --vector_source="/media/a/hse/soc/spds/labs/lab05/project/Waveform.vwf" --testbench_file="/media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Mon Nov 22 19:44:44 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off dsp -c dsp --vector_source=/media/a/hse/soc/spds/labs/lab05/project/Waveform.vwf --testbench_file=/media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/" dsp -c dsp

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Mon Nov 22 19:44:45 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/ dsp -c dspWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file dsp.vo in folder "/media/a/hse/soc/spds/labs/lab05/project/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 787 megabytes    Info: Processing ended: Mon Nov 22 19:44:46 2021    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/dsp.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/vvh413/intelFPGA_lite/20.1/modelsim_ase/linuxaloem//vsim -c -do dsp.do

Reading pref.tcl
# 2020.1
# do dsp.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:47 on Nov 22,2021# vlog -work work dsp.vo 
# -- Compiling module part1
# 
# Top level modules:# 	part1
# End time: 19:44:47 on Nov 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:47 on Nov 22,2021# vlog -work work Waveform.vwf.vt 
# -- Compiling module part1_vlg_vec_tst
# 
# Top level modules:# 	part1_vlg_vec_tst
# End time: 19:44:47 on Nov 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.part1_vlg_vec_tst # Start time: 19:44:47 on Nov 22,2021# Loading work.part1_vlg_vec_tst# Loading work.part1# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_lcell_comb# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_pll_refclk_select# Loading cyclonev_ver.cyclonev_fractional_pll# Loading cyclonev_ver.cyclonev_pll_reconfig# Loading cyclonev_ver.cyclonev_pll_output_counter# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# Loading altera_lnsim_ver.altera_pll_reconfig_tasks# Loading altera_lnsim_ver.generic_device_pll# Loading altera_lnsim_ver.altera_generic_pll_functions# Loading altera_lnsim_ver.generic_pll# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT '.  Expected 15, found 14.#    Time: 0 ps  Iteration: 0  Instance: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT  File: dsp.vo Line: 4909# ** Warning: (vsim-3722) dsp.vo(4909): [TFMPC] - Missing connection for port 'pllen'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for ''.  Expected , found .#    Time: 0 ps  Iteration: 0  Protected: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL '.  Expected 24, found 23.#    Time: 0 ps  Iteration: 0  Instance: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL  File: dsp.vo Line: 4936# ** Warning: (vsim-3722) dsp.vo(4936): [TFMPC] - Missing connection for port 'vsspl'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.#    Time: 0 ps  Iteration: 0  Instance: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v Line: 3492# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /part1_vlg_vec_tst/i1/\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# after#25
# # Warning: por to CB BFM is not connected, internal por is used.# # Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen# Info: reference_clock_frequency = 27.000039 mhz# Info: output_clock_frequency = 378.000546 mhz# Info: phase_shift = 0 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1322.749412# Info: output_clock_low_period = 1322.749412# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen# Info: reference_clock_frequency = 27.000039 mhz# Info: output_clock_frequency = 378.000546 mhz# Info: phase_shift = 330 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1322.749412# Info: output_clock_low_period = 1322.749412# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen# Info: reference_clock_frequency = 27.000039 mhz# Info: output_clock_frequency = 378.000546 mhz# Info: phase_shift = 660 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1322.749412# Info: output_clock_low_period = 1322.749412# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = part1_vlg_vec_tst.i1.\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen# Info: reference_clock_frequency = 27.000039 mhz# Info: output_clock_frequency = 378.000546 mhz# Info: phase_shift = 990 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1322.749412# Info: output_clock_low_period = 1322.749412# # Warning: por to CB BFM is not connected, internal por is used.# # ** Note: $finish    : Waveform.vwf.vt(65)#    Time: 1 us  Iteration: 0  Instance: /part1_vlg_vec_tst
# End time: 19:44:48 on Nov 22,2021, Elapsed time: 0:00:01# Errors: 0, Warnings: 9
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /media/a/hse/soc/spds/labs/lab05/project/Waveform.vwf...

Reading /media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/dsp.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /media/a/hse/soc/spds/labs/lab05/project/simulation/qsim/dsp_20211122194448.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.