{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 01:45:16 2021 " "Info: Processing started: Tue May 11 01:45:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off registers -c registers --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registers -c registers --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sel0 " "Info: Assuming node \"sel0\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 304 616 784 320 "sel0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "write0/read1 " "Info: Assuming node \"write0/read1\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 352 608 776 368 "write0/read1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "write0/read1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 192 656 824 208 "cp" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel1 " "Info: Assuming node \"sel1\" is an undefined clock" {  } { { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 272 608 776 288 "sel1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "registerwr:inst1\|inst8 " "Info: Detected gated clock \"registerwr:inst1\|inst8\" as buffer" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "registerwr:inst1\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "registerwr:inst3\|inst8 " "Info: Detected gated clock \"registerwr:inst3\|inst8\" as buffer" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "registerwr:inst3\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sel0 " "Info: No valid register-to-register data paths exist for clock \"sel0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "write0/read1 " "Info: No valid register-to-register data paths exist for clock \"write0/read1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cp " "Info: No valid register-to-register data paths exist for clock \"cp\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sel1 " "Info: No valid register-to-register data paths exist for clock \"sel1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "registerwr:inst3\|inst7 d0 cp 3.320 ns register " "Info: tsu for register \"registerwr:inst3\|inst7\" (data pin = \"d0\", clock pin = \"cp\") is 3.320 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.554 ns + Longest pin register " "Info: + Longest pin to register delay is 8.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns d0 1 PIN PIN_6 2 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 2; PIN Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 712 656 824 728 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.089 ns) + CELL(0.460 ns) 8.554 ns registerwr:inst3\|inst7 2 REG LCFF_X1_Y8_N25 1 " "Info: 2: + IC(7.089 ns) + CELL(0.460 ns) = 8.554 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 1; REG Node = 'registerwr:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { d0 registerwr:inst3|inst7 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 968 456 520 1048 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns ( 17.13 % ) " "Info: Total cell delay = 1.465 ns ( 17.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.089 ns ( 82.87 % ) " "Info: Total interconnect delay = 7.089 ns ( 82.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { d0 registerwr:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { d0 {} d0~combout {} registerwr:inst3|inst7 {} } { 0.000ns 0.000ns 7.089ns } { 0.000ns 1.005ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 968 456 520 1048 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 5.194 ns - Shortest register " "Info: - Shortest clock path from clock \"cp\" to destination register is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cp 1 CLK PIN_31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 2; CLK Node = 'cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 192 656 824 208 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.606 ns) 2.526 ns registerwr:inst3\|inst8 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.935 ns) + CELL(0.606 ns) = 2.526 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'registerwr:inst3\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { cp registerwr:inst3|inst8 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.638 ns registerwr:inst3\|inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.638 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'registerwr:inst3\|inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 5.194 ns registerwr:inst3\|inst7 4 REG LCFF_X1_Y8_N25 1 " "Info: 4: + IC(0.890 ns) + CELL(0.666 ns) = 5.194 ns; Loc. = LCFF_X1_Y8_N25; Fanout = 1; REG Node = 'registerwr:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { registerwr:inst3|inst8~clkctrl registerwr:inst3|inst7 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 968 456 520 1048 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 43.45 % ) " "Info: Total cell delay = 2.257 ns ( 43.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.937 ns ( 56.55 % ) " "Info: Total interconnect delay = 2.937 ns ( 56.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { cp registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl registerwr:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { cp {} cp~combout {} registerwr:inst3|inst8 {} registerwr:inst3|inst8~clkctrl {} registerwr:inst3|inst7 {} } { 0.000ns 0.000ns 0.935ns 1.112ns 0.890ns } { 0.000ns 0.985ns 0.606ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.554 ns" { d0 registerwr:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.554 ns" { d0 {} d0~combout {} registerwr:inst3|inst7 {} } { 0.000ns 0.000ns 7.089ns } { 0.000ns 1.005ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { cp registerwr:inst3|inst8 registerwr:inst3|inst8~clkctrl registerwr:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { cp {} cp~combout {} registerwr:inst3|inst8 {} registerwr:inst3|inst8~clkctrl {} registerwr:inst3|inst7 {} } { 0.000ns 0.000ns 0.935ns 1.112ns 0.890ns } { 0.000ns 0.985ns 0.606ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel1 q0 registerwr:inst1\|inst7 13.650 ns register " "Info: tco from clock \"sel1\" to destination pin \"q0\" through register \"registerwr:inst1\|inst7\" is 13.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel1 source 7.794 ns + Longest register " "Info: + Longest clock path from clock \"sel1\" to source register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns sel1 1 CLK PIN_59 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_59; Fanout = 9; CLK Node = 'sel1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel1 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 272 608 776 288 "sel1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.577 ns) 3.388 ns registerwr:inst1\|inst8 2 COMB LCCOMB_X1_Y8_N30 1 " "Info: 2: + IC(1.807 ns) + CELL(0.577 ns) = 3.388 ns; Loc. = LCCOMB_X1_Y8_N30; Fanout = 1; COMB Node = 'registerwr:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { sel1 registerwr:inst1|inst8 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.000 ns) 6.238 ns registerwr:inst1\|inst8~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.850 ns) + CELL(0.000 ns) = 6.238 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'registerwr:inst1\|inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 7.794 ns registerwr:inst1\|inst7 4 REG LCFF_X1_Y8_N19 1 " "Info: 4: + IC(0.890 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X1_Y8_N19; Fanout = 1; REG Node = 'registerwr:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { registerwr:inst1|inst8~clkctrl registerwr:inst1|inst7 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 968 456 520 1048 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 28.83 % ) " "Info: Total cell delay = 2.247 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.547 ns ( 71.17 % ) " "Info: Total interconnect delay = 5.547 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { sel1 registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl registerwr:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { sel1 {} sel1~combout {} registerwr:inst1|inst8 {} registerwr:inst1|inst8~clkctrl {} registerwr:inst1|inst7 {} } { 0.000ns 0.000ns 1.807ns 2.850ns 0.890ns } { 0.000ns 1.004ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 968 456 520 1048 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.552 ns + Longest register pin " "Info: + Longest register to pin delay is 5.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registerwr:inst1\|inst7 1 REG LCFF_X1_Y8_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N19; Fanout = 1; REG Node = 'registerwr:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { registerwr:inst1|inst7 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 968 456 520 1048 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.650 ns) 1.422 ns selector:inst2\|inst41 2 COMB LCCOMB_X1_Y8_N24 1 " "Info: 2: + IC(0.772 ns) + CELL(0.650 ns) = 1.422 ns; Loc. = LCCOMB_X1_Y8_N24; Fanout = 1; COMB Node = 'selector:inst2\|inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { registerwr:inst1|inst7 selector:inst2|inst41 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/wangyi/task-4/registers/selector.bdf" { { 776 576 640 824 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(3.076 ns) 5.552 ns q0 3 PIN PIN_37 0 " "Info: 3: + IC(1.054 ns) + CELL(3.076 ns) = 5.552 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'q0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.130 ns" { selector:inst2|inst41 q0 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 504 1656 1832 520 "q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.726 ns ( 67.11 % ) " "Info: Total cell delay = 3.726 ns ( 67.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.826 ns ( 32.89 % ) " "Info: Total interconnect delay = 1.826 ns ( 32.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { registerwr:inst1|inst7 selector:inst2|inst41 q0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { registerwr:inst1|inst7 {} selector:inst2|inst41 {} q0 {} } { 0.000ns 0.772ns 1.054ns } { 0.000ns 0.650ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { sel1 registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl registerwr:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { sel1 {} sel1~combout {} registerwr:inst1|inst8 {} registerwr:inst1|inst8~clkctrl {} registerwr:inst1|inst7 {} } { 0.000ns 0.000ns 1.807ns 2.850ns 0.890ns } { 0.000ns 1.004ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.552 ns" { registerwr:inst1|inst7 selector:inst2|inst41 q0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.552 ns" { registerwr:inst1|inst7 {} selector:inst2|inst41 {} q0 {} } { 0.000ns 0.772ns 1.054ns } { 0.000ns 0.650ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel1 q3 13.018 ns Longest " "Info: Longest tpd from source pin \"sel1\" to destination pin \"q3\" is 13.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns sel1 1 CLK PIN_59 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_59; Fanout = 9; CLK Node = 'sel1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel1 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 272 608 776 288 "sel1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.545 ns) + CELL(0.651 ns) 8.200 ns selector:inst2\|inst38 2 COMB LCCOMB_X1_Y8_N12 1 " "Info: 2: + IC(6.545 ns) + CELL(0.651 ns) = 8.200 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 1; COMB Node = 'selector:inst2\|inst38'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { sel1 selector:inst2|inst38 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/wangyi/task-4/registers/selector.bdf" { { 488 576 640 536 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(3.116 ns) 13.018 ns q3 3 PIN PIN_5 0 " "Info: 3: + IC(1.702 ns) + CELL(3.116 ns) = 13.018 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.818 ns" { selector:inst2|inst38 q3 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 408 1656 1832 424 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.771 ns ( 36.65 % ) " "Info: Total cell delay = 4.771 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.247 ns ( 63.35 % ) " "Info: Total interconnect delay = 8.247 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.018 ns" { sel1 selector:inst2|inst38 q3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.018 ns" { sel1 {} sel1~combout {} selector:inst2|inst38 {} q3 {} } { 0.000ns 0.000ns 6.545ns 1.702ns } { 0.000ns 1.004ns 0.651ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "registerwr:inst1\|inst4 d3 sel1 5.506 ns register " "Info: th for register \"registerwr:inst1\|inst4\" (data pin = \"d3\", clock pin = \"sel1\") is 5.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel1 destination 7.794 ns + Longest register " "Info: + Longest clock path from clock \"sel1\" to destination register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns sel1 1 CLK PIN_59 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_59; Fanout = 9; CLK Node = 'sel1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel1 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 272 608 776 288 "sel1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.577 ns) 3.388 ns registerwr:inst1\|inst8 2 COMB LCCOMB_X1_Y8_N30 1 " "Info: 2: + IC(1.807 ns) + CELL(0.577 ns) = 3.388 ns; Loc. = LCCOMB_X1_Y8_N30; Fanout = 1; COMB Node = 'registerwr:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { sel1 registerwr:inst1|inst8 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(0.000 ns) 6.238 ns registerwr:inst1\|inst8~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.850 ns) + CELL(0.000 ns) = 6.238 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'registerwr:inst1\|inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 136 336 400 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 7.794 ns registerwr:inst1\|inst4 4 REG LCFF_X1_Y8_N13 1 " "Info: 4: + IC(0.890 ns) + CELL(0.666 ns) = 7.794 ns; Loc. = LCFF_X1_Y8_N13; Fanout = 1; REG Node = 'registerwr:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { registerwr:inst1|inst8~clkctrl registerwr:inst1|inst4 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 648 456 520 728 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 28.83 % ) " "Info: Total cell delay = 2.247 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.547 ns ( 71.17 % ) " "Info: Total interconnect delay = 5.547 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { sel1 registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl registerwr:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { sel1 {} sel1~combout {} registerwr:inst1|inst8 {} registerwr:inst1|inst8~clkctrl {} registerwr:inst1|inst4 {} } { 0.000ns 0.000ns 1.807ns 2.850ns 0.890ns } { 0.000ns 1.004ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 648 456 520 728 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.594 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns d3 1 PIN PIN_27 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 2; PIN Node = 'd3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d3 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "D:/wangyi/task-4/registers/registers.bdf" { { 664 656 824 680 "d3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.460 ns) 2.594 ns registerwr:inst1\|inst4 2 REG LCFF_X1_Y8_N13 1 " "Info: 2: + IC(1.004 ns) + CELL(0.460 ns) = 2.594 ns; Loc. = LCFF_X1_Y8_N13; Fanout = 1; REG Node = 'registerwr:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { d3 registerwr:inst1|inst4 } "NODE_NAME" } } { "registerwr.bdf" "" { Schematic "D:/wangyi/task-4/registers/registerwr.bdf" { { 648 456 520 728 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 61.30 % ) " "Info: Total cell delay = 1.590 ns ( 61.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 38.70 % ) " "Info: Total interconnect delay = 1.004 ns ( 38.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { d3 registerwr:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { d3 {} d3~combout {} registerwr:inst1|inst4 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 1.130ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { sel1 registerwr:inst1|inst8 registerwr:inst1|inst8~clkctrl registerwr:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { sel1 {} sel1~combout {} registerwr:inst1|inst8 {} registerwr:inst1|inst8~clkctrl {} registerwr:inst1|inst4 {} } { 0.000ns 0.000ns 1.807ns 2.850ns 0.890ns } { 0.000ns 1.004ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { d3 registerwr:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { d3 {} d3~combout {} registerwr:inst1|inst4 {} } { 0.000ns 0.000ns 1.004ns } { 0.000ns 1.130ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 01:45:17 2021 " "Info: Processing ended: Tue May 11 01:45:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
