$date
	Sun Oct 23 04:50:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#247344
b11000 !
1"
#247346
b11000 &
b11000 %
1$
#247347
0"
#247350
b1100 &
b1100 %
#247354
b110 &
b110 %
#247358
b11 &
b11 %
#247362
b1010 &
b1010 %
#247366
b101 &
b101 %
#247370
b10000 &
b10000 %
#247374
b1000 &
b1000 %
#247378
b100 &
b100 %
#247382
b10 &
b10 %
#247386
b1 &
b1 %
1#
#247390
b0 &
0#
b0 %
0$
#1225201
b1100 !
1"
#1225202
b1100 &
b1100 %
1$
#1225203
0"
#1225206
b110 &
b110 %
#1225210
b11 &
b11 %
#1225214
b1010 &
b1010 %
#1225218
b101 &
b101 %
#1225222
b10000 &
b10000 %
#1225226
b1000 &
b1000 %
#1225230
b100 &
b100 %
#1225234
b10 &
b10 %
#1225238
b1 &
1#
b1 %
#1225242
b0 &
b0 %
0#
0$
#2320793
b1101 !
1"
#2320794
b1101 &
b1101 %
1$
#2320795
0"
#2320798
b101000 &
b101000 %
#2320802
b10100 &
b10100 %
#2320806
b1010 &
b1010 %
#2320810
b101 &
b101 %
#2320814
b10000 &
b10000 %
#2320818
b1000 &
b1000 %
#2320822
b100 &
b100 %
#2320826
b10 &
b10 %
#2320830
b1 &
1#
b1 %
#2320834
b0 &
b0 %
0#
0$
#4500012
