====================================================================================================
DETAILED DEBUG INFO FOR 'MobileNet-L1' WORKLOAD
====================================================================================================

====================================================================================================
1. WORKLOAD CONFIGURATION
====================================================================================================
  Name: MobileNet-L1
  Dimensions: R=3, S=3, P=56, Q=56, C=32, K=32, N=1
  Bounds: [3, 3, 56, 56, 32, 32, 1]
  MACs: 28901376
  Stride: (1, 1)
  Dilation: (1, 1)

  Tensor Sizes:
    Input:  N=1 × C=32 × H=58 × W=58 = 107648 elements
    Weight: K=32 × C=32 × R=3 × S=3 = 9216 elements
    Output: N=1 × K=32 × P=56 × Q=56 = 100352 elements

  Relevancy Matrix O[dim][tensor] (1=relevant, 0=irrelevant):
    Dim      Input    Weight   Output  
    R        1        1        0       
    S        1        1        0       
    P        1        0        1       
    Q        1        0        1       
    C        1        1        0       
    K        0        1        1       
    N        1        0        1       

  Divisors per dimension:
    R: [1, 3]
    S: [1, 3]
    P: [1, 2, 4, 7, 8, 14, 28, 56]
    Q: [1, 2, 4, 7, 8, 14, 28, 56]
    C: [1, 2, 4, 8, 16, 32]
    K: [1, 2, 4, 8, 16, 32]
    N: [1]

====================================================================================================
2. OPTIMIZER RESULT
====================================================================================================

  Solver Status: optimal
  Solve Time: 4.73s

====================================================================================================
3. MAPPING DETAILS
====================================================================================================

  Layout:
    Input:  row_aligned
    Weight: row_aligned
    Output: row_aligned

  Tile Info:
    block_h: 29
    block_w: 29

  Loop Bounds (per memory level):
  Memory Hierarchy: Level 0=PE, Level 1=GlobalBuffer, Level 2=RowBuffer, Level 3=LocalDRAM

    Level 0:
      H: {'R': 3, 'Q': 4}
      W: {'P': 4, 'K': 4}
      Internal: (all 1s)
      temporal: {'S': 3, 'Q': 2}

    Level 1:
      spatial: (all 1s)
      temporal: (all 1s)

    Level 2:
      spatial: (all 1s)
      temporal: {'K': 8}

    Level 3:
      spatial: (all 1s)
      temporal: {'P': 14, 'Q': 7, 'C': 32}

  Permutation (per memory level, inner to outer):
    Level 0: S -> Q
    Level 1: 
    Level 2: K
    Level 3: C -> P -> Q

  Tile Sizes (cumulative up to each level):
    Level 0: {'S': 3, 'Q': 2}
    Level 1: {'S': 3, 'Q': 2}
    Level 2: {'S': 3, 'Q': 2, 'K': 8}
    Level 3: {'S': 3, 'P': 14, 'Q': 14, 'C': 32, 'K': 8}

====================================================================================================
4. DRAM LEVEL ANALYSIS (Level 2 + Level 3)
====================================================================================================

  DRAM Level Factors (Level 2 × Level 3):
    R: 1
    S: 1
    P: 14
    Q: 7
    C: 32
    K: 8
    N: 1

  Reuse Penalty per Tensor (irrelevant DRAM factors):
    Input: irrelevant dims = ['K'], penalty = 8
    Weight: irrelevant dims = ['P', 'Q', 'N'], penalty = 98
    Output: irrelevant dims = ['R', 'S', 'C'], penalty = 32

  Expected Unique Row Activations (simplified):
    For row_aligned: total_tiles = Π(DRAM factors)
    Total DRAM tiles: 25088

====================================================================================================
5. ILP ROW ACTIVATION PREDICTIONS
====================================================================================================

  ILP Predicted Row Activations:
    Input:  3184.0000
    Weight: 3136.0000
    Output: 98.0000
    Total:  6418.0000

====================================================================================================
5.1 ILP VARIABLE VALUES
====================================================================================================

  xp[m=3] - Permutation at DRAM level (which dim at which position):
    Position 3: C
    Position 5: P
    Position 6: Q

  xb[m=3, s=1] - DRAM temporal bounds:
    R: divisor[0] = 1
    S: divisor[0] = 1
    P: divisor[5] = 14
    Q: divisor[3] = 7
    C: divisor[5] = 32
    K: divisor[0] = 1
    N: divisor[0] = 1

  xr[m=2, m_=3] - Relevant inner loop exists at position p:

    Input:
      Position 0: xr = 0
      Position 1: xr = 0
      Position 2: xr = 0
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Weight:
      Position 0: xr = 0
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Output:
      Position 0: xr = 0
      Position 1: xr = 0
      Position 2: xr = 0
      Position 3: xr = 0
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

  xj[m=2, m_=3] - Dimension j has inner loop for tensor:

    Input (relevant dims: ['R', 'S', 'P', 'Q', 'C', 'N']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 1 (relevant)
      K: xj = 0 (irrelevant)
      N: xj = 0 (relevant)

    Weight (relevant dims: ['R', 'S', 'C', 'K']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 1 (irrelevant)
      Q: xj = 1 (irrelevant)
      C: xj = 1 (relevant)
      K: xj = 0 (relevant)
      N: xj = 0 (irrelevant)

    Output (relevant dims: ['P', 'Q', 'K', 'N']):
      R: xj = 0 (irrelevant)
      S: xj = 0 (irrelevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 0 (irrelevant)
      K: xj = 0 (relevant)
      N: xj = 0 (relevant)

  Manual row_acts_aligned calculation (for verification):
    Input: P=14 × Q=7 × C=32 = 3136
    Weight: P=14 × Q=7 × C=32 = 3136
    Output: P=14 × Q=7 = 98

====================================================================================================
5.2 DETAILED ROW ACTIVATION ILP VARIABLES
====================================================================================================

  ============================================================
  Tensor: Input
  ============================================================

    2. Row Acts (Row-Aligned mode): 3136.0000
       (Π {all dims with xj=1} bound_j)

    4. Outer Irrelevant Product: 1.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 100352.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 3136.0000
       (row_aligned × row_acts_row_aligned)

    8. Input Block Crossing Acts: 32.0000
       (2 × selected_count × reuse_penalty)
       - Selected IBC Count: 2.0000
       - aux_ibc_rp (selected_count × reuse_penalty): 16.0000

    9. Total Row Acts: 3184.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 1.0801
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 27.0019
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Weight
  ============================================================

    2. Row Acts (Row-Aligned mode): 3136.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 9.0000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 98.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 882.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 3136.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 3136.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 1.0638
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 26.5948
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Output
  ============================================================

    2. Row Acts (Row-Aligned mode): 98.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 3136.0000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 1.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 3135.9954
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 98.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 98.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.0332
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 0.8311
        (scaled_acts × activation_latency)

  ============================================================
  Layout Choices
  ============================================================
    Input: row_aligned
    Weight: row_aligned
    Output: row_aligned

====================================================================================================
5.5 ADDRESS CALCULATION DETAILS
====================================================================================================

  Buffer Tile (Level 0+1):
    R: 3
    S: 3
    P: 4
    Q: 8
    K: 4

  DRAM Loop Structure (Level 2+3, outer to inner):
    Loops iterate using TILE INDEX (0, 1, 2, ...), NOT element coordinates
    Element coord = tile_index × tile_stride (computed at access time)
    [0] Level 3, Q: for tile_idx in range(7)
         tile_stride=8 → elem_coord = tile_idx × 8
    [1] Level 3, P: for tile_idx in range(14)
         tile_stride=4 → elem_coord = tile_idx × 4
    [2] Level 3, C: for tile_idx in range(32)
         tile_stride=1 → elem_coord = tile_idx × 1
    [3] Level 2, K: for tile_idx in range(8)
         tile_stride=4 → elem_coord = tile_idx × 4

  ======================================================================
  DEBUG: INPUT STRIDE CALCULATION DETAILS
  ======================================================================
    input_loop_order = [(3, 3), (3, 2), (3, 4)]
    input_l3_dims_in_perm = [(3, 3), (3, 2), (3, 4)]
    Level 3 factors: P_l3=14, Q_l3=7, C_l3=32, N_l3=1
    input_aligned_tile_size = 1024
    input_l3_tile_counts = {2: 14, 3: 7, 4: 32, 6: 1}

    Stride calculation process:
      Initial stride = input_aligned_tile_size = 1024

      Step 1: Process dims in permutation (reversed):
        dim=C: stride=1024, count=32
        dim=P: stride=32768, count=14
        dim=Q: stride=458752, count=7

      Step 2: Process remaining dims:
        dim=N: stride=3211264, count=1

    Final input_strides from layout_info:
      (L2, P): 29
      (L2, Q): 1
      (L2, C): 841
      (L2, N): 841
      (L3, P): 32768
      (L3, Q): 458752
      (L3, C): 1024
      (L3, N): 3211264
  ======================================================================

  Block Configuration:
    block_h: 29 (data layout)
    block_w: 29 (data layout)
    block_size: 841
    num_blocks_h: 2
    num_blocks_w: 2
    row_size (elements): 1024

  Input Access Tile Configuration:
    H_per_tile: 6 (access tile)
    W_per_tile: 10 (access tile)
    C_per_tile: 1
    input_dram_tile_size: 60 bytes
    input_aligned_tile_size: 1024 bytes (row_aligned)
    DRAM factors: P_l3=14, Q_l3=7, C_l3=32, N_l3=1

  Input Address Calculation:
    Layout: row_aligned
    Strides (Level 3 = between DRAM tiles, Level 2 = within tile):
      (L2, P): 29
      (L2, Q): 1
      (L2, C): 841
      (L2, N): 841
      (L3, P): 32768
      (L3, Q): 458752
      (L3, C): 1024
      (L3, N): 3211264

  Weight Address Calculation:
    Layout: row_aligned
    Buffer Tile Size: 36 (K=4 × C=1 × R=3 × S=3)
    Strides:
      (L2, R): 3
      (L2, S): 1
      (L2, C): 9
      (L2, K): 9
      (L3, R): 1024
      (L3, S): 1024
      (L3, C): 1024
      (L3, K): 1024

  Output Address Calculation:
    Layout: row_aligned
    Buffer Tile Size: 128 (N=1 × K=4 × P=4 × Q=8)
    Strides:
      (L2, P): 8
      (L2, Q): 1
      (L2, K): 32
      (L2, N): 32
      (L3, P): 1024
      (L3, Q): 14336
      (L3, K): 1024
      (L3, N): 1024

  Base Addresses:
    Input:  0x00000000 (Bank 0)
    Weight: 0x01000000 (Bank 1)
    Output: 0x02000000 (Bank 2)

====================================================================================================
6. TRACE GENERATION DETAILS
====================================================================================================

  DRAM Config:
    row_buffer_bytes: 1024
    num_banks: 4
    num_rows: 16384
    element_size: 1
    bank_size: 16777216 bytes (16 MB)

====================================================================================================
6.1 INPUT ADDRESS CALCULATION DEBUG
====================================================================================================

  First 100 Input accesses (detailed):
    idx |   h   w | h_blk w_blk | h_in w_in |   block_base  l2_base   offset |         addr |   row   col
  -----------------------------------------------------------------------------------------------
      0 |   0   0 |     0     0 |    0    0 |            0        0        0 | 0x00000000 |     0     0
      1 |   0   1 |     0     0 |    0    1 |            0        0        1 | 0x00000001 |     0     1
      2 |   0   2 |     0     0 |    0    2 |            0        0        2 | 0x00000002 |     0     2
      3 |   0   3 |     0     0 |    0    3 |            0        0        3 | 0x00000003 |     0     3
      4 |   0   4 |     0     0 |    0    4 |            0        0        4 | 0x00000004 |     0     4
      5 |   0   5 |     0     0 |    0    5 |            0        0        5 | 0x00000005 |     0     5
      6 |   0   6 |     0     0 |    0    6 |            0        0        6 | 0x00000006 |     0     6
      7 |   0   7 |     0     0 |    0    7 |            0        0        7 | 0x00000007 |     0     7
      8 |   0   8 |     0     0 |    0    8 |            0        0        8 | 0x00000008 |     0     8
      9 |   0   9 |     0     0 |    0    9 |            0        0        9 | 0x00000009 |     0     9
     10 |   1   0 |     0     0 |    1    0 |            0        0       29 | 0x0000001D |     0    29
     11 |   1   1 |     0     0 |    1    1 |            0        0       30 | 0x0000001E |     0    30
     12 |   1   2 |     0     0 |    1    2 |            0        0       31 | 0x0000001F |     0    31
     13 |   1   3 |     0     0 |    1    3 |            0        0       32 | 0x00000020 |     0    32
     14 |   1   4 |     0     0 |    1    4 |            0        0       33 | 0x00000021 |     0    33
     15 |   1   5 |     0     0 |    1    5 |            0        0       34 | 0x00000022 |     0    34
     16 |   1   6 |     0     0 |    1    6 |            0        0       35 | 0x00000023 |     0    35
     17 |   1   7 |     0     0 |    1    7 |            0        0       36 | 0x00000024 |     0    36
     18 |   1   8 |     0     0 |    1    8 |            0        0       37 | 0x00000025 |     0    37
     19 |   1   9 |     0     0 |    1    9 |            0        0       38 | 0x00000026 |     0    38
     20 |   2   0 |     0     0 |    2    0 |            0        0       58 | 0x0000003A |     0    58
     21 |   2   1 |     0     0 |    2    1 |            0        0       59 | 0x0000003B |     0    59
     22 |   2   2 |     0     0 |    2    2 |            0        0       60 | 0x0000003C |     0    60
     23 |   2   3 |     0     0 |    2    3 |            0        0       61 | 0x0000003D |     0    61
     24 |   2   4 |     0     0 |    2    4 |            0        0       62 | 0x0000003E |     0    62
     25 |   2   5 |     0     0 |    2    5 |            0        0       63 | 0x0000003F |     0    63
     26 |   2   6 |     0     0 |    2    6 |            0        0       64 | 0x00000040 |     0    64
     27 |   2   7 |     0     0 |    2    7 |            0        0       65 | 0x00000041 |     0    65
     28 |   2   8 |     0     0 |    2    8 |            0        0       66 | 0x00000042 |     0    66
     29 |   2   9 |     0     0 |    2    9 |            0        0       67 | 0x00000043 |     0    67
     30 |   3   0 |     0     0 |    3    0 |            0        0       87 | 0x00000057 |     0    87
     31 |   3   1 |     0     0 |    3    1 |            0        0       88 | 0x00000058 |     0    88
     32 |   3   2 |     0     0 |    3    2 |            0        0       89 | 0x00000059 |     0    89
     33 |   3   3 |     0     0 |    3    3 |            0        0       90 | 0x0000005A |     0    90
     34 |   3   4 |     0     0 |    3    4 |            0        0       91 | 0x0000005B |     0    91
     35 |   3   5 |     0     0 |    3    5 |            0        0       92 | 0x0000005C |     0    92
     36 |   3   6 |     0     0 |    3    6 |            0        0       93 | 0x0000005D |     0    93
     37 |   3   7 |     0     0 |    3    7 |            0        0       94 | 0x0000005E |     0    94
     38 |   3   8 |     0     0 |    3    8 |            0        0       95 | 0x0000005F |     0    95
     39 |   3   9 |     0     0 |    3    9 |            0        0       96 | 0x00000060 |     0    96
     40 |   4   0 |     0     0 |    4    0 |            0        0      116 | 0x00000074 |     0   116
     41 |   4   1 |     0     0 |    4    1 |            0        0      117 | 0x00000075 |     0   117
     42 |   4   2 |     0     0 |    4    2 |            0        0      118 | 0x00000076 |     0   118
     43 |   4   3 |     0     0 |    4    3 |            0        0      119 | 0x00000077 |     0   119
     44 |   4   4 |     0     0 |    4    4 |            0        0      120 | 0x00000078 |     0   120
     45 |   4   5 |     0     0 |    4    5 |            0        0      121 | 0x00000079 |     0   121
     46 |   4   6 |     0     0 |    4    6 |            0        0      122 | 0x0000007A |     0   122
     47 |   4   7 |     0     0 |    4    7 |            0        0      123 | 0x0000007B |     0   123
     48 |   4   8 |     0     0 |    4    8 |            0        0      124 | 0x0000007C |     0   124
     49 |   4   9 |     0     0 |    4    9 |            0        0      125 | 0x0000007D |     0   125
     50 |   5   0 |     0     0 |    5    0 |            0        0      145 | 0x00000091 |     0   145
     51 |   5   1 |     0     0 |    5    1 |            0        0      146 | 0x00000092 |     0   146
     52 |   5   2 |     0     0 |    5    2 |            0        0      147 | 0x00000093 |     0   147
     53 |   5   3 |     0     0 |    5    3 |            0        0      148 | 0x00000094 |     0   148
     54 |   5   4 |     0     0 |    5    4 |            0        0      149 | 0x00000095 |     0   149
     55 |   5   5 |     0     0 |    5    5 |            0        0      150 | 0x00000096 |     0   150
     56 |   5   6 |     0     0 |    5    6 |            0        0      151 | 0x00000097 |     0   151
     57 |   5   7 |     0     0 |    5    7 |            0        0      152 | 0x00000098 |     0   152
     58 |   5   8 |     0     0 |    5    8 |            0        0      153 | 0x00000099 |     0   153
     59 |   5   9 |     0     0 |    5    9 |            0        0      154 | 0x0000009A |     0   154
     60 |   0   0 |     0     0 |    0    0 |         1024        0        0 | 0x00000400 |     1     0 <-- ROW SWITCH
     61 |   0   1 |     0     0 |    0    1 |         1024        0        1 | 0x00000401 |     1     1
     62 |   0   2 |     0     0 |    0    2 |         1024        0        2 | 0x00000402 |     1     2
     63 |   0   3 |     0     0 |    0    3 |         1024        0        3 | 0x00000403 |     1     3
     64 |   0   4 |     0     0 |    0    4 |         1024        0        4 | 0x00000404 |     1     4
     65 |   0   5 |     0     0 |    0    5 |         1024        0        5 | 0x00000405 |     1     5
     66 |   0   6 |     0     0 |    0    6 |         1024        0        6 | 0x00000406 |     1     6
     67 |   0   7 |     0     0 |    0    7 |         1024        0        7 | 0x00000407 |     1     7
     68 |   0   8 |     0     0 |    0    8 |         1024        0        8 | 0x00000408 |     1     8
     69 |   0   9 |     0     0 |    0    9 |         1024        0        9 | 0x00000409 |     1     9
     70 |   1   0 |     0     0 |    1    0 |         1024        0       29 | 0x0000041D |     1    29
     71 |   1   1 |     0     0 |    1    1 |         1024        0       30 | 0x0000041E |     1    30
     72 |   1   2 |     0     0 |    1    2 |         1024        0       31 | 0x0000041F |     1    31
     73 |   1   3 |     0     0 |    1    3 |         1024        0       32 | 0x00000420 |     1    32
     74 |   1   4 |     0     0 |    1    4 |         1024        0       33 | 0x00000421 |     1    33
     75 |   1   5 |     0     0 |    1    5 |         1024        0       34 | 0x00000422 |     1    34
     76 |   1   6 |     0     0 |    1    6 |         1024        0       35 | 0x00000423 |     1    35
     77 |   1   7 |     0     0 |    1    7 |         1024        0       36 | 0x00000424 |     1    36
     78 |   1   8 |     0     0 |    1    8 |         1024        0       37 | 0x00000425 |     1    37
     79 |   1   9 |     0     0 |    1    9 |         1024        0       38 | 0x00000426 |     1    38
     80 |   2   0 |     0     0 |    2    0 |         1024        0       58 | 0x0000043A |     1    58
     81 |   2   1 |     0     0 |    2    1 |         1024        0       59 | 0x0000043B |     1    59
     82 |   2   2 |     0     0 |    2    2 |         1024        0       60 | 0x0000043C |     1    60
     83 |   2   3 |     0     0 |    2    3 |         1024        0       61 | 0x0000043D |     1    61
     84 |   2   4 |     0     0 |    2    4 |         1024        0       62 | 0x0000043E |     1    62
     85 |   2   5 |     0     0 |    2    5 |         1024        0       63 | 0x0000043F |     1    63
     86 |   2   6 |     0     0 |    2    6 |         1024        0       64 | 0x00000440 |     1    64
     87 |   2   7 |     0     0 |    2    7 |         1024        0       65 | 0x00000441 |     1    65
     88 |   2   8 |     0     0 |    2    8 |         1024        0       66 | 0x00000442 |     1    66
     89 |   2   9 |     0     0 |    2    9 |         1024        0       67 | 0x00000443 |     1    67
     90 |   3   0 |     0     0 |    3    0 |         1024        0       87 | 0x00000457 |     1    87
     91 |   3   1 |     0     0 |    3    1 |         1024        0       88 | 0x00000458 |     1    88
     92 |   3   2 |     0     0 |    3    2 |         1024        0       89 | 0x00000459 |     1    89
     93 |   3   3 |     0     0 |    3    3 |         1024        0       90 | 0x0000045A |     1    90
     94 |   3   4 |     0     0 |    3    4 |         1024        0       91 | 0x0000045B |     1    91
     95 |   3   5 |     0     0 |    3    5 |         1024        0       92 | 0x0000045C |     1    92
     96 |   3   6 |     0     0 |    3    6 |         1024        0       93 | 0x0000045D |     1    93
     97 |   3   7 |     0     0 |    3    7 |         1024        0       94 | 0x0000045E |     1    94
     98 |   3   8 |     0     0 |    3    8 |         1024        0       95 | 0x0000045F |     1    95
     99 |   3   9 |     0     0 |    3    9 |         1024        0       96 | 0x00000460 |     1    96

  ROW SWITCH ANALYSIS:
    Row switches in first 200 Input accesses: 3

    First 30 row switches:
      idx=60: row 0 -> 1 (h=0, w=0)
      idx=120: row 1 -> 2 (h=0, w=0)
      idx=180: row 2 -> 3 (h=0, w=0)

  W BOUNDARY CROSSING DEBUG (w=30 or w=31):
     idx |   h   w | w_range    | h_blk w_blk | h_in w_in |   block_base   offset |         addr |   row
  ----------------------------------------------------------------------------------------------------
   80644 |   0  28 | [24,34)    |     0     0 |    0   28 |            0       28 | 0x0000001C |     0
   80645 |   0  29 | [24,34)    |     0     1 |    0    0 |       458752        0 | 0x00070000 |   448 <-- ROW SWITCH
   80654 |   1  28 | [24,34)    |     0     0 |    1   28 |            0       57 | 0x00000039 |     0 <-- ROW SWITCH
   80655 |   1  29 | [24,34)    |     0     1 |    1    0 |       458752       29 | 0x0007001D |   448 <-- ROW SWITCH
   80664 |   2  28 | [24,34)    |     0     0 |    2   28 |            0       86 | 0x00000056 |     0 <-- ROW SWITCH
   80665 |   2  29 | [24,34)    |     0     1 |    2    0 |       458752       58 | 0x0007003A |   448 <-- ROW SWITCH
   80674 |   3  28 | [24,34)    |     0     0 |    3   28 |            0      115 | 0x00000073 |     0 <-- ROW SWITCH
   80675 |   3  29 | [24,34)    |     0     1 |    3    0 |       458752       87 | 0x00070057 |   448 <-- ROW SWITCH
   80684 |   4  28 | [24,34)    |     0     0 |    4   28 |            0      144 | 0x00000090 |     0 <-- ROW SWITCH
   80685 |   4  29 | [24,34)    |     0     1 |    4    0 |       458752      116 | 0x00070074 |   448 <-- ROW SWITCH
   80694 |   5  28 | [24,34)    |     0     0 |    5   28 |            0      173 | 0x000000AD |     0 <-- ROW SWITCH
   80695 |   5  29 | [24,34)    |     0     1 |    5    0 |       458752      145 | 0x00070091 |   448 <-- ROW SWITCH
   80704 |   0  28 | [24,34)    |     0     0 |    0   28 |         1024       28 | 0x0000041C |     1 <-- ROW SWITCH
   80705 |   0  29 | [24,34)    |     0     1 |    0    0 |       459776        0 | 0x00070400 |   449 <-- ROW SWITCH
   80714 |   1  28 | [24,34)    |     0     0 |    1   28 |         1024       57 | 0x00000439 |     1 <-- ROW SWITCH
   80715 |   1  29 | [24,34)    |     0     1 |    1    0 |       459776       29 | 0x0007041D |   449 <-- ROW SWITCH
   80724 |   2  28 | [24,34)    |     0     0 |    2   28 |         1024       86 | 0x00000456 |     1 <-- ROW SWITCH
   80725 |   2  29 | [24,34)    |     0     1 |    2    0 |       459776       58 | 0x0007043A |   449 <-- ROW SWITCH
   80734 |   3  28 | [24,34)    |     0     0 |    3   28 |         1024      115 | 0x00000473 |     1 <-- ROW SWITCH
   80735 |   3  29 | [24,34)    |     0     1 |    3    0 |       459776       87 | 0x00070457 |   449 <-- ROW SWITCH
   80744 |   4  28 | [24,34)    |     0     0 |    4   28 |         1024      144 | 0x00000490 |     1 <-- ROW SWITCH
   80745 |   4  29 | [24,34)    |     0     1 |    4    0 |       459776      116 | 0x00070474 |   449 <-- ROW SWITCH
   80754 |   5  28 | [24,34)    |     0     0 |    5   28 |         1024      173 | 0x000004AD |     1 <-- ROW SWITCH
   80755 |   5  29 | [24,34)    |     0     1 |    5    0 |       459776      145 | 0x00070491 |   449 <-- ROW SWITCH
   80764 |   0  28 | [24,34)    |     0     0 |    0   28 |         2048       28 | 0x0000081C |     2 <-- ROW SWITCH
   80765 |   0  29 | [24,34)    |     0     1 |    0    0 |       460800        0 | 0x00070800 |   450 <-- ROW SWITCH
   80774 |   1  28 | [24,34)    |     0     0 |    1   28 |         2048       57 | 0x00000839 |     2 <-- ROW SWITCH
   80775 |   1  29 | [24,34)    |     0     1 |    1    0 |       460800       29 | 0x0007081D |   450 <-- ROW SWITCH
   80784 |   2  28 | [24,34)    |     0     0 |    2   28 |         2048       86 | 0x00000856 |     2 <-- ROW SWITCH
   80785 |   2  29 | [24,34)    |     0     1 |    2    0 |       460800       58 | 0x0007083A |   450 <-- ROW SWITCH
   80794 |   3  28 | [24,34)    |     0     0 |    3   28 |         2048      115 | 0x00000873 |     2 <-- ROW SWITCH
   80795 |   3  29 | [24,34)    |     0     1 |    3    0 |       460800       87 | 0x00070857 |   450 <-- ROW SWITCH
   80804 |   4  28 | [24,34)    |     0     0 |    4   28 |         2048      144 | 0x00000890 |     2 <-- ROW SWITCH
   80805 |   4  29 | [24,34)    |     0     1 |    4    0 |       460800      116 | 0x00070874 |   450 <-- ROW SWITCH
   80814 |   5  28 | [24,34)    |     0     0 |    5   28 |         2048      173 | 0x000008AD |     2 <-- ROW SWITCH
   80815 |   5  29 | [24,34)    |     0     1 |    5    0 |       460800      145 | 0x00070891 |   450 <-- ROW SWITCH
   80824 |   0  28 | [24,34)    |     0     0 |    0   28 |         3072       28 | 0x00000C1C |     3 <-- ROW SWITCH
   80825 |   0  29 | [24,34)    |     0     1 |    0    0 |       461824        0 | 0x00070C00 |   451 <-- ROW SWITCH
   80834 |   1  28 | [24,34)    |     0     0 |    1   28 |         3072       57 | 0x00000C39 |     3 <-- ROW SWITCH
   80835 |   1  29 | [24,34)    |     0     1 |    1    0 |       461824       29 | 0x00070C1D |   451 <-- ROW SWITCH
   80844 |   2  28 | [24,34)    |     0     0 |    2   28 |         3072       86 | 0x00000C56 |     3 <-- ROW SWITCH
   80845 |   2  29 | [24,34)    |     0     1 |    2    0 |       461824       58 | 0x00070C3A |   451 <-- ROW SWITCH
   80854 |   3  28 | [24,34)    |     0     0 |    3   28 |         3072      115 | 0x00000C73 |     3 <-- ROW SWITCH
   80855 |   3  29 | [24,34)    |     0     1 |    3    0 |       461824       87 | 0x00070C57 |   451 <-- ROW SWITCH
   80864 |   4  28 | [24,34)    |     0     0 |    4   28 |         3072      144 | 0x00000C90 |     3 <-- ROW SWITCH
   80865 |   4  29 | [24,34)    |     0     1 |    4    0 |       461824      116 | 0x00070C74 |   451 <-- ROW SWITCH
   80874 |   5  28 | [24,34)    |     0     0 |    5   28 |         3072      173 | 0x00000CAD |     3 <-- ROW SWITCH
   80875 |   5  29 | [24,34)    |     0     1 |    5    0 |       461824      145 | 0x00070C91 |   451 <-- ROW SWITCH
   80884 |   0  28 | [24,34)    |     0     0 |    0   28 |         4096       28 | 0x0000101C |     4 <-- ROW SWITCH
   80885 |   0  29 | [24,34)    |     0     1 |    0    0 |       462848        0 | 0x00071000 |   452 <-- ROW SWITCH

  Trace Statistics:
    Total trace lines: 4302592

  Input (Bank 0):
    Total accesses: 188160
    Unique addresses: 107648
    Unique rows: 128
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511]
    Row activations (switches): 8448
    Row visit pattern:
      Row 0: activated 66 times
      Row 1: activated 66 times
      Row 2: activated 66 times
      Row 3: activated 66 times
      Row 4: activated 66 times
      Row 5: activated 66 times
      Row 6: activated 66 times
      Row 7: activated 66 times
      Row 8: activated 66 times
      Row 9: activated 66 times
      Row 10: activated 66 times
      Row 11: activated 66 times
      Row 12: activated 66 times
      Row 13: activated 66 times
      Row 14: activated 66 times
      Row 15: activated 66 times
      Row 16: activated 66 times
      Row 17: activated 66 times
      Row 18: activated 66 times
      Row 19: activated 66 times
      Row 20: activated 66 times
      Row 21: activated 66 times
      Row 22: activated 66 times
      Row 23: activated 66 times
      Row 24: activated 66 times
      Row 25: activated 66 times
      Row 26: activated 66 times
      Row 27: activated 66 times
      Row 28: activated 66 times
      Row 29: activated 66 times
      Row 30: activated 66 times
      Row 31: activated 66 times
      Row 32: activated 66 times
      Row 33: activated 66 times
      Row 34: activated 66 times
      Row 35: activated 66 times
      Row 36: activated 66 times
      Row 37: activated 66 times
      Row 38: activated 66 times
      Row 39: activated 66 times
      Row 40: activated 66 times
      Row 41: activated 66 times
      Row 42: activated 66 times
      Row 43: activated 66 times
      Row 44: activated 66 times
      Row 45: activated 66 times
      Row 46: activated 66 times
      Row 47: activated 66 times
      Row 48: activated 66 times
      Row 49: activated 66 times
      Row 50: activated 66 times
      Row 51: activated 66 times
      Row 52: activated 66 times
      Row 53: activated 66 times
      Row 54: activated 66 times
      Row 55: activated 66 times
      Row 56: activated 66 times
      Row 57: activated 66 times
      Row 58: activated 66 times
      Row 59: activated 66 times
      Row 60: activated 66 times
      Row 61: activated 66 times
      Row 62: activated 66 times
      Row 63: activated 66 times
      Row 448: activated 66 times
      Row 449: activated 66 times
      Row 450: activated 66 times
      Row 451: activated 66 times
      Row 452: activated 66 times
      Row 453: activated 66 times
      Row 454: activated 66 times
      Row 455: activated 66 times
      Row 456: activated 66 times
      Row 457: activated 66 times
      Row 458: activated 66 times
      Row 459: activated 66 times
      Row 460: activated 66 times
      Row 461: activated 66 times
      Row 462: activated 66 times
      Row 463: activated 66 times
      Row 464: activated 66 times
      Row 465: activated 66 times
      Row 466: activated 66 times
      Row 467: activated 66 times
      Row 468: activated 66 times
      Row 469: activated 66 times
      Row 470: activated 66 times
      Row 471: activated 66 times
      Row 472: activated 66 times
      Row 473: activated 66 times
      Row 474: activated 66 times
      Row 475: activated 66 times
      Row 476: activated 66 times
      Row 477: activated 66 times
      Row 478: activated 66 times
      Row 479: activated 66 times
      Row 480: activated 66 times
      Row 481: activated 66 times
      Row 482: activated 66 times
      Row 483: activated 66 times
      Row 484: activated 66 times
      Row 485: activated 66 times
      Row 486: activated 66 times
      Row 487: activated 66 times
      Row 488: activated 66 times
      Row 489: activated 66 times
      Row 490: activated 66 times
      Row 491: activated 66 times
      Row 492: activated 66 times
      Row 493: activated 66 times
      Row 494: activated 66 times
      Row 495: activated 66 times
      Row 496: activated 66 times
      Row 497: activated 66 times
      Row 498: activated 66 times
      Row 499: activated 66 times
      Row 500: activated 66 times
      Row 501: activated 66 times
      Row 502: activated 66 times
      Row 503: activated 66 times
      Row 504: activated 66 times
      Row 505: activated 66 times
      Row 506: activated 66 times
      Row 507: activated 66 times
      Row 508: activated 66 times
      Row 509: activated 66 times
      Row 510: activated 66 times
      Row 511: activated 66 times

  Weight (Bank 1):
    Total accesses: 903168
    Unique addresses: 9216
    Unique rows: 32
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
    Row activations (switches): 3136
    Row visit pattern:
      Row 0: activated 98 times
      Row 1: activated 98 times
      Row 2: activated 98 times
      Row 3: activated 98 times
      Row 4: activated 98 times
      Row 5: activated 98 times
      Row 6: activated 98 times
      Row 7: activated 98 times
      Row 8: activated 98 times
      Row 9: activated 98 times
      Row 10: activated 98 times
      Row 11: activated 98 times
      Row 12: activated 98 times
      Row 13: activated 98 times
      Row 14: activated 98 times
      Row 15: activated 98 times
      Row 16: activated 98 times
      Row 17: activated 98 times
      Row 18: activated 98 times
      Row 19: activated 98 times
      Row 20: activated 98 times
      Row 21: activated 98 times
      Row 22: activated 98 times
      Row 23: activated 98 times
      Row 24: activated 98 times
      Row 25: activated 98 times
      Row 26: activated 98 times
      Row 27: activated 98 times
      Row 28: activated 98 times
      Row 29: activated 98 times
      Row 30: activated 98 times
      Row 31: activated 98 times

  Output (Bank 2):
    Total accesses: 3211264
    Unique addresses: 100352
    Unique rows: 98
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97]
    Row activations (switches): 98
    Row visit pattern:
      Row 0: activated 1 times
      Row 1: activated 1 times
      Row 2: activated 1 times
      Row 3: activated 1 times
      Row 4: activated 1 times
      Row 5: activated 1 times
      Row 6: activated 1 times
      Row 7: activated 1 times
      Row 8: activated 1 times
      Row 9: activated 1 times
      Row 10: activated 1 times
      Row 11: activated 1 times
      Row 12: activated 1 times
      Row 13: activated 1 times
      Row 14: activated 1 times
      Row 15: activated 1 times
      Row 16: activated 1 times
      Row 17: activated 1 times
      Row 18: activated 1 times
      Row 19: activated 1 times
      Row 20: activated 1 times
      Row 21: activated 1 times
      Row 22: activated 1 times
      Row 23: activated 1 times
      Row 24: activated 1 times
      Row 25: activated 1 times
      Row 26: activated 1 times
      Row 27: activated 1 times
      Row 28: activated 1 times
      Row 29: activated 1 times
      Row 30: activated 1 times
      Row 31: activated 1 times
      Row 32: activated 1 times
      Row 33: activated 1 times
      Row 34: activated 1 times
      Row 35: activated 1 times
      Row 36: activated 1 times
      Row 37: activated 1 times
      Row 38: activated 1 times
      Row 39: activated 1 times
      Row 40: activated 1 times
      Row 41: activated 1 times
      Row 42: activated 1 times
      Row 43: activated 1 times
      Row 44: activated 1 times
      Row 45: activated 1 times
      Row 46: activated 1 times
      Row 47: activated 1 times
      Row 48: activated 1 times
      Row 49: activated 1 times
      Row 50: activated 1 times
      Row 51: activated 1 times
      Row 52: activated 1 times
      Row 53: activated 1 times
      Row 54: activated 1 times
      Row 55: activated 1 times
      Row 56: activated 1 times
      Row 57: activated 1 times
      Row 58: activated 1 times
      Row 59: activated 1 times
      Row 60: activated 1 times
      Row 61: activated 1 times
      Row 62: activated 1 times
      Row 63: activated 1 times
      Row 64: activated 1 times
      Row 65: activated 1 times
      Row 66: activated 1 times
      Row 67: activated 1 times
      Row 68: activated 1 times
      Row 69: activated 1 times
      Row 70: activated 1 times
      Row 71: activated 1 times
      Row 72: activated 1 times
      Row 73: activated 1 times
      Row 74: activated 1 times
      Row 75: activated 1 times
      Row 76: activated 1 times
      Row 77: activated 1 times
      Row 78: activated 1 times
      Row 79: activated 1 times
      Row 80: activated 1 times
      Row 81: activated 1 times
      Row 82: activated 1 times
      Row 83: activated 1 times
      Row 84: activated 1 times
      Row 85: activated 1 times
      Row 86: activated 1 times
      Row 87: activated 1 times
      Row 88: activated 1 times
      Row 89: activated 1 times
      Row 90: activated 1 times
      Row 91: activated 1 times
      Row 92: activated 1 times
      Row 93: activated 1 times
      Row 94: activated 1 times
      Row 95: activated 1 times
      Row 96: activated 1 times
      Row 97: activated 1 times

====================================================================================================
7. SAMPLE TRACE ENTRIES (First 100)
====================================================================================================
     0: LD 0x00000000 -> Input  Row=  0 Col=   0 <-- NEW ROW
     1: LD 0x00000001 -> Input  Row=  0 Col=   1
     2: LD 0x00000002 -> Input  Row=  0 Col=   2
     3: LD 0x00000003 -> Input  Row=  0 Col=   3
     4: LD 0x00000004 -> Input  Row=  0 Col=   4
     5: LD 0x00000005 -> Input  Row=  0 Col=   5
     6: LD 0x00000006 -> Input  Row=  0 Col=   6
     7: LD 0x00000007 -> Input  Row=  0 Col=   7
     8: LD 0x00000008 -> Input  Row=  0 Col=   8
     9: LD 0x00000009 -> Input  Row=  0 Col=   9
    10: LD 0x0000001D -> Input  Row=  0 Col=  29
    11: LD 0x0000001E -> Input  Row=  0 Col=  30
    12: LD 0x0000001F -> Input  Row=  0 Col=  31
    13: LD 0x00000020 -> Input  Row=  0 Col=  32
    14: LD 0x00000021 -> Input  Row=  0 Col=  33
    15: LD 0x00000022 -> Input  Row=  0 Col=  34
    16: LD 0x00000023 -> Input  Row=  0 Col=  35
    17: LD 0x00000024 -> Input  Row=  0 Col=  36
    18: LD 0x00000025 -> Input  Row=  0 Col=  37
    19: LD 0x00000026 -> Input  Row=  0 Col=  38
    20: LD 0x0000003A -> Input  Row=  0 Col=  58
    21: LD 0x0000003B -> Input  Row=  0 Col=  59
    22: LD 0x0000003C -> Input  Row=  0 Col=  60
    23: LD 0x0000003D -> Input  Row=  0 Col=  61
    24: LD 0x0000003E -> Input  Row=  0 Col=  62
    25: LD 0x0000003F -> Input  Row=  0 Col=  63
    26: LD 0x00000040 -> Input  Row=  0 Col=  64
    27: LD 0x00000041 -> Input  Row=  0 Col=  65
    28: LD 0x00000042 -> Input  Row=  0 Col=  66
    29: LD 0x00000043 -> Input  Row=  0 Col=  67
    30: LD 0x00000057 -> Input  Row=  0 Col=  87
    31: LD 0x00000058 -> Input  Row=  0 Col=  88
    32: LD 0x00000059 -> Input  Row=  0 Col=  89
    33: LD 0x0000005A -> Input  Row=  0 Col=  90
    34: LD 0x0000005B -> Input  Row=  0 Col=  91
    35: LD 0x0000005C -> Input  Row=  0 Col=  92
    36: LD 0x0000005D -> Input  Row=  0 Col=  93
    37: LD 0x0000005E -> Input  Row=  0 Col=  94
    38: LD 0x0000005F -> Input  Row=  0 Col=  95
    39: LD 0x00000060 -> Input  Row=  0 Col=  96
    40: LD 0x00000074 -> Input  Row=  0 Col= 116
    41: LD 0x00000075 -> Input  Row=  0 Col= 117
    42: LD 0x00000076 -> Input  Row=  0 Col= 118
    43: LD 0x00000077 -> Input  Row=  0 Col= 119
    44: LD 0x00000078 -> Input  Row=  0 Col= 120
    45: LD 0x00000079 -> Input  Row=  0 Col= 121
    46: LD 0x0000007A -> Input  Row=  0 Col= 122
    47: LD 0x0000007B -> Input  Row=  0 Col= 123
    48: LD 0x0000007C -> Input  Row=  0 Col= 124
    49: LD 0x0000007D -> Input  Row=  0 Col= 125
    50: LD 0x00000091 -> Input  Row=  0 Col= 145
    51: LD 0x00000092 -> Input  Row=  0 Col= 146
    52: LD 0x00000093 -> Input  Row=  0 Col= 147
    53: LD 0x00000094 -> Input  Row=  0 Col= 148
    54: LD 0x00000095 -> Input  Row=  0 Col= 149
    55: LD 0x00000096 -> Input  Row=  0 Col= 150
    56: LD 0x00000097 -> Input  Row=  0 Col= 151
    57: LD 0x00000098 -> Input  Row=  0 Col= 152
    58: LD 0x00000099 -> Input  Row=  0 Col= 153
    59: LD 0x0000009A -> Input  Row=  0 Col= 154
    60: LD 0x01000000 -> Weight Row=  0 Col=   0 <-- NEW ROW
    61: LD 0x01000001 -> Weight Row=  0 Col=   1
    62: LD 0x01000002 -> Weight Row=  0 Col=   2
    63: LD 0x01000003 -> Weight Row=  0 Col=   3
    64: LD 0x01000004 -> Weight Row=  0 Col=   4
    65: LD 0x01000005 -> Weight Row=  0 Col=   5
    66: LD 0x01000006 -> Weight Row=  0 Col=   6
    67: LD 0x01000007 -> Weight Row=  0 Col=   7
    68: LD 0x01000008 -> Weight Row=  0 Col=   8
    69: LD 0x01000009 -> Weight Row=  0 Col=   9
    70: LD 0x0100000A -> Weight Row=  0 Col=  10
    71: LD 0x0100000B -> Weight Row=  0 Col=  11
    72: LD 0x0100000C -> Weight Row=  0 Col=  12
    73: LD 0x0100000D -> Weight Row=  0 Col=  13
    74: LD 0x0100000E -> Weight Row=  0 Col=  14
    75: LD 0x0100000F -> Weight Row=  0 Col=  15
    76: LD 0x01000010 -> Weight Row=  0 Col=  16
    77: LD 0x01000011 -> Weight Row=  0 Col=  17
    78: LD 0x01000012 -> Weight Row=  0 Col=  18
    79: LD 0x01000013 -> Weight Row=  0 Col=  19
    80: LD 0x01000014 -> Weight Row=  0 Col=  20
    81: LD 0x01000015 -> Weight Row=  0 Col=  21
    82: LD 0x01000016 -> Weight Row=  0 Col=  22
    83: LD 0x01000017 -> Weight Row=  0 Col=  23
    84: LD 0x01000018 -> Weight Row=  0 Col=  24
    85: LD 0x01000019 -> Weight Row=  0 Col=  25
    86: LD 0x0100001A -> Weight Row=  0 Col=  26
    87: LD 0x0100001B -> Weight Row=  0 Col=  27
    88: LD 0x0100001C -> Weight Row=  0 Col=  28
    89: LD 0x0100001D -> Weight Row=  0 Col=  29
    90: LD 0x0100001E -> Weight Row=  0 Col=  30
    91: LD 0x0100001F -> Weight Row=  0 Col=  31
    92: LD 0x01000020 -> Weight Row=  0 Col=  32
    93: LD 0x01000021 -> Weight Row=  0 Col=  33
    94: LD 0x01000022 -> Weight Row=  0 Col=  34
    95: LD 0x01000023 -> Weight Row=  0 Col=  35
    96: ST 0x02000000 -> Output Row=  0 Col=   0 <-- NEW ROW
    97: ST 0x02000001 -> Output Row=  0 Col=   1
    98: ST 0x02000002 -> Output Row=  0 Col=   2
    99: ST 0x02000003 -> Output Row=  0 Col=   3

====================================================================================================
8. DISCREPANCY ANALYSIS
====================================================================================================

  Comparison:
  Tensor     ILP             Trace           Ratio (Trace/ILP)   
  ------------------------------------------------------------
  Input      3184.00         8448            2.65                
  Weight     3136.00         3136            1.00                
  Output     98.00           98              1.00                

  Key Observations:
    - ILP computes row_acts based on DRAM level tiling factors
    - Trace counts actual row switches during execution
    - The large discrepancy suggests:
      1. ILP model may only consider Level 3 factors, not Level 2+3
      2. Or trace generator iterates both Level 2 and Level 3 loops
      3. Or the formula for row_aligned mode is incorrect