<dec f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='43' type='void llvm::AllocationOrder::AllocationOrder(unsigned int VirtReg, const llvm::VirtRegMap &amp; VRM, const llvm::RegisterClassInfo &amp; RegClassInfo, const llvm::LiveRegMatrix * Matrix)'/>
<def f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='29' ll='54' type='void llvm::AllocationOrder::AllocationOrder(unsigned int VirtReg, const llvm::VirtRegMap &amp; VRM, const llvm::RegisterClassInfo &amp; RegClassInfo, const llvm::LiveRegMatrix * Matrix)'/>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='28'>// Compare VirtRegMap::getRegAllocPref().</doc>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='39'>/// Create a new AllocationOrder for VirtReg.
  /// @param VirtReg      Virtual register to allocate for.
  /// @param VRM          Virtual register map for function.
  /// @param RegClassInfo Information about reserved and allocatable registers.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='262' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='810' u='c' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3040' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
