<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="Test403" device="LFE3-70EA-7FN672C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="Top"/>
        <Source name="Top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="Top"/>
        </Source>
        <Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="test.rva" type="Reveal Analyzer Project File" type_short="RVA">
            <Options/>
        </Source>
        <Source name="test.rvl" type="Reveal" type_short="Reveal">
            <Options/>
        </Source>
        <Source name="Test403.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="Test4031.sty"/>
</BaliProject>
