# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config  -id {Synth 8-312}  -suppress 
set_msg_config  -id {IP_Flow 19-3664}  -suppress 
create_project -in_memory -part xc7a100tcsg324-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.cache/wt} [current_project]
set_property parent.project_path {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/Source/cortexm0ds_logic.v}
  {C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/Source/CORTEXM0DS.v}
}
read_xdc -mode out_of_context {{C:/Users/lab/Documents/Embedded Digital Systems/Tuesday/DES_SoC/Hardware/DES_M0_SoC.srcs/CORTEXM0DS/new/CORTEXM0DS_ooc.xdc}}

synth_design -top CORTEXM0DS -part xc7a100tcsg324-1 -mode out_of_context
rename_ref -prefix_all CORTEXM0DS_
write_checkpoint -noxdef CORTEXM0DS.dcp
catch { report_utilization -file CORTEXM0DS_utilization_synth.rpt -pb CORTEXM0DS_utilization_synth.pb }
