#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 16 14:41:36 2018
# Process ID: 8680
# Current directory: F:/Vivado_prj/B-CEDNet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2984 F:\Vivado_prj\B-CEDNet\B-CEDNet.xpr
# Log file: F:/Vivado_prj/B-CEDNet/vivado.log
# Journal file: F:/Vivado_prj/B-CEDNet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Vivado_prj/B-CEDNet/B-CEDNet.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/FMAP_IN_SHIFTREG_tb.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/BCEDN_ENCODER_tb.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_3.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_W_ROM_0.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_3.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/mem/gen/EC_REF_SOFT_ROM_0.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/soft_ip/building_blocks/headers/W_ROM_SOFT.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/Vivado_prj/B-CEDNet/src/testbench/headers/testbench_FMAP_IN_SHIFTREG.vh'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1335.813 ; gain = 614.965
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs synth_1 -jobs 2
[Tue Oct 16 14:46:45 2018] Launched synth_1...
Run output will be captured here: F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flga2104-2L-e
INFO: [Project 1-454] Reading design checkpoint 'f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sys_clk'
INFO: [Project 1-454] Reading design checkpoint 'f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/data_in_ROM/data_in_ROM.dcp' for cell 'your_instance_name'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_clk/inst'
Finished Parsing XDC File [f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_clk/inst'
Parsing XDC File [f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [f:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_clk/inst'
Parsing XDC File [F:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/constrs_1/new/sys_top.xdc]
Finished Parsing XDC File [F:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/constrs_1/new/sys_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 3057.621 ; gain = 1721.809
show_objects -name start [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BLOCKRAM.*.* } ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_p_0 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list sys_clk/inst/clk_out2 ]]
set_property port_width 17 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {data_out_count_reg[0]} {data_out_count_reg[1]} {data_out_count_reg[2]} {data_out_count_reg[3]} {data_out_count_reg[4]} {data_out_count_reg[5]} {data_out_count_reg[6]} {data_out_count_reg[7]} {data_out_count_reg[8]} {data_out_count_reg[9]} {data_out_count_reg[10]} {data_out_count_reg[11]} {data_out_count_reg[12]} {data_out_count_reg[13]} {data_out_count_reg[14]} {data_out_count_reg[15]} {data_out_count_reg[16]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list out_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list U/ec1_inst/tg_ad_ec1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list U/ec1_inst/tg_ec1_ec2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list U/ec2_inst/tg_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list U/ec3_inst/tg_next ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list U/dc10_inst/done ]]
set_property port_width 12 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {data_in_addr_reg__0[0]} {data_in_addr_reg__0[1]} {data_in_addr_reg__0[2]} {data_in_addr_reg__0[3]} {data_in_addr_reg__0[4]} {data_in_addr_reg__0[5]} {data_in_addr_reg__0[6]} {data_in_addr_reg__0[7]} {data_in_addr_reg__0[8]} {data_in_addr_reg__0[9]} {data_in_addr_reg__0[10]} {data_in_addr_reg__0[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {data_in_dly[0]} {data_in_dly[1]} {data_in_dly[2]} {data_in_dly[3]} {data_in_dly[4]} {data_in_dly[5]} {data_in_dly[6]} {data_in_dly[7]} ]]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to 'F:/Vivado_prj/B-CEDNet/B-CEDNet.srcs/constrs_1/new/sys_top.xdc' for the 'constrs_1' constraints set.
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 4501.820 ; gain = 0.000
[Tue Oct 16 15:26:39 2018] Launched impl_1...
Run output will be captured here: F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 16 15:47:18 2018] Launched impl_1...
Run output will be captured here: F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Chipscope 16-324] Core: u_ila_1 UUID: 3b505a03-0738-513c-9847-1d25f5b1f848 
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4501.820 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4501.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 938 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 900 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4501.820 ; gain = 0.000
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4501.820 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A466AA
set_property PROGRAM.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.bit} [get_hw_devices xcvu9p_0]
set_property PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
current_hw_device [get_hw_devices xcvu9p_0]
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-1435] Device xcvu9p (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property PROGRAM.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.bit} [get_hw_devices xcvu9p_0]
program_hw_devices [get_hw_devices xcvu9p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 4665.813 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:1. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:1, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property PROGRAM.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.bit} [get_hw_devices xcvu9p_0]
program_hw_devices [get_hw_devices xcvu9p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 4668.477 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
ERROR: [Labtools 27-3412] Mismatch between the design programmed into the device 'xcvu9p' (JTAG device index = '0'
 and the probes file(s) 'F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx'.
 The hw_probe 'U/dc10_inst/done' in the probes file has port index '6'. This port location for the ILA core at location (uuid_23E7D65A79BC59F7BC47406C1714DFAE), does not support a data probe.
.
Resolution: 
1) Ensure that the clock signal connected to the debug core and/or debug hub is clean and free-running.
2) Ensure that the clock connected to the debug core and/or debug hub meets all timing constraints.
3) Ensure that the JTAG clock frequency is 2.5x times slower than the frequency of the clock connected to your debug hub.
set_property CONTROL.DATA_DEPTH 2 [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~""}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~""}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~""}]
ERROR: [Labtoolstcl 44-46] This command currently supports only one <hw_ila> object
ERROR: [Common 17-39] 'upload_hw_ila_data' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A466AA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A466AA
set_property PROGRAM.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.bit} [get_hw_devices xcvu9p_0]
set_property PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
current_hw_device [get_hw_devices xcvu9p_0]
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-1435] Device xcvu9p (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-1435] Device xcvu9p (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property PROGRAM.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.bit} [get_hw_devices xcvu9p_0]
program_hw_devices [get_hw_devices xcvu9p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 4675.848 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:1. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:1, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.ltx} [get_hw_devices xcvu9p_0]
set_property PROGRAM.FILE {F:/Vivado_prj/B-CEDNet/B-CEDNet.runs/impl_1/SYS_TOP.bit} [get_hw_devices xcvu9p_0]
program_hw_devices [get_hw_devices xcvu9p_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4675.848 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4676.461 ; gain = 0.613
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Vivado_prj/B-CEDNet/B-CEDNet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Vivado_prj/B-CEDNet/B-CEDNet.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-16 16:06:37
startgroup 
set_property CONTROL.DATA_DEPTH 2 [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property CONTROL.TRIGGER_POSITION 0 [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]
endgroup
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Labtools 27-2215] Slow clock or no clock connected for ILA [hw_ila_1].
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-16 16:07:09
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Vivado_prj/B-CEDNet/B-CEDNet.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Vivado_prj/B-CEDNet/B-CEDNet.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_1"}]
ERROR: [Xicom 50-38] xicom: Unknown deviceType: 32.
ERROR: [Xicom 50-38] xicom: Could not set Parameter: capture_ctrl_config.
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Oct-16 16:08:41
ERROR: [Common 17-39] 'run_hw_ila' failed due to earlier errors.
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcvu9p_0] -filter {CELL_NAME=~"u_ila_1"}]
ERROR: [Labtools 27-2215] Slow clock or no clock connected for ILA [hw_ila_2].
save_wave_config {F:/Vivado_prj/B-CEDNet/B-CEDNet.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {F:/Vivado_prj/B-CEDNet/B-CEDNet.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A466AA
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:10:35 2018...
