# do sim.do 
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Compiling package mig_23_parameters_0
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Compiling entity mig_23
# -- Compiling architecture arc_mem_interface_top of mig_23
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mig_23_cal_ctl
# -- Compiling architecture arc_cal_ctl of mig_23_cal_ctl
# -- Compiling entity mig_23_cal_top
# -- Compiling architecture arc of mig_23_cal_top
# -- Loading package mig_23_parameters_0
# -- Compiling entity mig_23_controller_0
# -- Compiling architecture arc of mig_23_controller_0
# -- Compiling entity mig_23_controller_iobs_0
# -- Compiling architecture arc of mig_23_controller_iobs_0
# -- Compiling entity mig_23_data_path_0
# -- Compiling architecture arc of mig_23_data_path_0
# -- Compiling entity mig_23_data_path_iobs_0
# -- Compiling architecture arc of mig_23_data_path_iobs_0
# -- Compiling entity mig_23_data_read_0
# -- Compiling architecture arc of mig_23_data_read_0
# -- Compiling entity mig_23_data_read_controller_0
# -- Compiling architecture arc of mig_23_data_read_controller_0
# -- Compiling entity mig_23_data_write_0
# -- Compiling architecture arc of mig_23_data_write_0
# -- Compiling entity mig_23_dqs_delay_0
# -- Compiling architecture arc of mig_23_dqs_delay_0
# -- Compiling entity mig_23_fifo_0_wr_en_0
# -- Compiling architecture arc of mig_23_fifo_0_wr_en_0
# -- Compiling entity mig_23_fifo_1_wr_en_0
# -- Compiling architecture arc of mig_23_fifo_1_wr_en_0
# -- Compiling entity mig_23_infrastructure
# -- Compiling architecture arc of mig_23_infrastructure
# -- Compiling entity mig_23_infrastructure_iobs_0
# -- Compiling architecture arc of mig_23_infrastructure_iobs_0
# -- Compiling entity mig_23_infrastructure_top0
# -- Compiling architecture arc of mig_23_infrastructure_top0
# -- Compiling entity mig_23_iobs_0
# -- Compiling architecture arc of mig_23_iobs_0
# -- Compiling package mig_23_parameters_0
# -- Loading package mig_23_parameters_0
# -- Compiling entity mig_23_ram8d_0
# -- Compiling architecture arc of mig_23_ram8d_0
# -- Compiling entity mig_23_rd_gray_cntr
# -- Compiling architecture arc of mig_23_rd_gray_cntr
# -- Compiling entity mig_23_s3_dm_iob
# -- Compiling architecture arc of mig_23_s3_dm_iob
# -- Compiling entity mig_23_s3_dq_iob
# -- Compiling architecture arc of mig_23_s3_dq_iob
# -- Compiling entity mig_23_s3_dqs_iob
# -- Compiling architecture arc of mig_23_s3_dqs_iob
# -- Compiling entity mig_23_tap_dly
# -- Compiling architecture arc_tap_dly of mig_23_tap_dly
# -- Compiling entity mig_23_top_0
# -- Compiling architecture arc of mig_23_top_0
# -- Compiling entity mig_23_wr_gray_cntr
# -- Compiling architecture arc of mig_23_wr_gray_cntr
# Model Technology ModelSim XE III vlog 6.3c Compiler 2007.09 Sep 12 2007
# -- Compiling module ddr_model
# -- Compiling module glbl
# 
# Top level modules:
# 	ddr_model
# 	glbl
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vcomponents
# -- Loading package mig_23_parameters_0
# -- Compiling entity mig_23_addr_gen_0
# -- Compiling architecture arc of mig_23_addr_gen_0
# -- Compiling entity mig_23_cmd_fsm_0
# -- Compiling architecture arc of mig_23_cmd_fsm_0
# -- Compiling entity mig_23_cmp_data_0
# -- Compiling architecture arc of mig_23_cmp_data_0
# -- Compiling entity mig_23_data_gen_0
# -- Compiling architecture arc of mig_23_data_gen_0
# -- Compiling entity mig_23_test_bench_0
# -- Compiling architecture arc of mig_23_test_bench_0
# -- Loading package numeric_std
# -- Compiling entity sim_tb_top
# -- Compiling architecture arch of sim_tb_top
# -- Compiling entity wiredelay
# -- Compiling architecture wiredelay_a of wiredelay
# Model Technology ModelSim XE III vlog 6.3c Compiler 2007.09 Sep 12 2007
# -- Compiling module ddr_model
# 
# Top level modules:
# 	ddr_model
# vsim +notimingchecks -L unisim -t ps -novopt work.sim_tb_top glbl 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading unisim.vcomponents
# Loading work.mig_23_parameters_0
# Loading work.sim_tb_top(arch)
# XE version supports only a single HDL
# Error loading design
