{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529403156507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529403156511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 12:12:36 2018 " "Processing started: Tue Jun 19 12:12:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529403156511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403156511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mimi -c mimi " "Command: quartus_map --read_settings_files=on --write_settings_files=off mimi -c mimi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403156512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529403156675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529403156675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb-rtl " "Found design unit 1: wb-rtl" {  } { { "../src/wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/wb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164232 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "../src/wb.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/wb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_pkg " "Found design unit 1: sync_pkg" {  } { { "../src/sync_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-beh " "Found design unit 1: sync-beh" {  } { { "../src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164237 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_wrapper-behavior " "Found design unit 1: serial_port_wrapper-behavior" {  } { { "../src/serial_port_wrapper.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_wrapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164239 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_wrapper " "Found entity 1: serial_port_wrapper" {  } { { "../src/serial_port_wrapper.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_tx_fsm_pkg " "Found design unit 1: serial_port_tx_fsm_pkg" {  } { { "../src/serial_port_tx_fsm_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_tx_fsm-beh " "Found design unit 1: serial_port_tx_fsm-beh" {  } { { "../src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164244 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_tx_fsm " "Found entity 1: serial_port_tx_fsm" {  } { { "../src/serial_port_tx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_tx_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_rx_fsm_pkg " "Found design unit 1: serial_port_rx_fsm_pkg" {  } { { "../src/serial_port_rx_fsm_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_rx_fsm-beh " "Found design unit 1: serial_port_rx_fsm-beh" {  } { { "../src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164249 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_rx_fsm " "Found entity 1: serial_port_rx_fsm" {  } { { "../src/serial_port_rx_fsm.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_rx_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_pkg " "Found design unit 1: serial_port_pkg" {  } { { "../src/serial_port_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port-beh " "Found design unit 1: serial_port-beh" {  } { { "../src/serial_port.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164254 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port " "Found entity 1: serial_port" {  } { { "../src/serial_port.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-rtl " "Found design unit 1: regfile-rtl" {  } { { "../src/regfile.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/regfile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164257 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/regfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ram_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ram_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_pkg " "Found design unit 1: ram_pkg" {  } { { "../src/ram_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ram_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../src/pll_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164262 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "../src/pipeline.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164265 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/op_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/op_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_pack " "Found design unit 1: op_pack" {  } { { "../src/op_pack.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/op_pack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocram_altera-SYN " "Found design unit 1: ocram_altera-SYN" {  } { { "../src/ocram_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocram_altera " "Found entity 1: ocram_altera" {  } { { "../src/ocram_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mimi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mimi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mimi-rtl " "Found design unit 1: mimi-rtl" {  } { { "../src/mimi.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mimi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164274 ""} { "Info" "ISGN_ENTITY_NAME" "1 mimi " "Found entity 1: mimi" {  } { { "../src/mimi.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mimi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/memu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/memu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memu-rtl " "Found design unit 1: memu-rtl" {  } { { "../src/memu.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/memu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164276 ""} { "Info" "ISGN_ENTITY_NAME" "1 memu " "Found entity 1: memu" {  } { { "../src/memu.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/memu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../src/mem.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164279 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../src/mem.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mem.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Found design unit 1: math_pkg" {  } { { "../src/math_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/math_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Found design unit 2: math_pkg-body" {  } { { "../src/math_pkg.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/math_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/jmpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/jmpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jmpu-rtl " "Found design unit 1: jmpu-rtl" {  } { { "../src/jmpu.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/jmpu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164284 ""} { "Info" "ISGN_ENTITY_NAME" "1 jmpu " "Found entity 1: jmpu" {  } { { "../src/jmpu.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/jmpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem_altera-SYN " "Found design unit 1: imem_altera-SYN" {  } { { "../src/imem_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164286 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem_altera " "Found entity 1: imem_altera" {  } { { "../src/imem_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fwd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fwd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fwd-rtl " "Found design unit 1: fwd-rtl" {  } { { "../src/fwd.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fwd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164289 ""} { "Info" "ISGN_ENTITY_NAME" "1 fwd " "Found entity 1: fwd" {  } { { "../src/fwd.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fwd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fifo_1c1r1w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fifo_1c1r1w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1c1r1w-mixed " "Found design unit 1: fifo_1c1r1w-mixed" {  } { { "../src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fifo_1c1r1w.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164291 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_1c1r1w " "Found entity 1: fifo_1c1r1w" {  } { { "../src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fifo_1c1r1w.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-rtl " "Found design unit 1: fetch-rtl" {  } { { "../src/fetch.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164294 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../src/fetch.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec-rtl " "Found design unit 1: exec-rtl" {  } { { "../src/exec.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/exec.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164298 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "../src/exec.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/exec.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/dp_ram_1c1r1w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/dp_ram_1c1r1w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_ram_1c1r1w-beh " "Found design unit 1: dp_ram_1c1r1w-beh" {  } { { "../src/dp_ram_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/dp_ram_1c1r1w.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164301 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_ram_1c1r1w " "Found entity 1: dp_ram_1c1r1w" {  } { { "../src/dp_ram_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/dp_ram_1c1r1w.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Found design unit 1: decode-rtl" {  } { { "../src/decode.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/decode.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164306 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../src/decode.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/decode.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_pack " "Found design unit 1: core_pack" {  } { { "../src/core_pack.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-rtl " "Found design unit 1: core-rtl" {  } { { "../src/core.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164318 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../src/core.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../src/alu.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164323 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mimi " "Elaborating entity \"mimi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529403164419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core " "Elaborating entity \"core\" for hierarchy \"core:core\"" {  } { { "../src/mimi.vhd" "core" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mimi.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline core:core\|pipeline:pipeline " "Elaborating entity \"pipeline\" for hierarchy \"core:core\|pipeline:pipeline\"" {  } { { "../src/core.vhd" "pipeline" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs pipeline.vhd(55) " "Verilog HDL or VHDL warning at pipeline.vhd(55): object \"rs\" assigned a value but never read" {  } { { "../src/pipeline.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403164453 "|mimi|core:core|pipeline:pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt pipeline.vhd(56) " "Verilog HDL or VHDL warning at pipeline.vhd(56): object \"rt\" assigned a value but never read" {  } { { "../src/pipeline.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403164453 "|mimi|core:core|pipeline:pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch core:core\|pipeline:pipeline\|fetch:fetch_inst " "Elaborating entity \"fetch\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\"" {  } { { "../src/pipeline.vhd" "fetch_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem_altera core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem " "Elaborating entity \"imem_altera\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\"" {  } { { "../src/fetch.vhd" "imem" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fetch.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\"" {  } { { "../src/imem_altera.vhd" "altsyncram_component" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\"" {  } { { "../src/imem_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/imem.mif " "Parameter \"init_file\" = \"../src/imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403164628 ""}  } { { "../src/imem_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529403164628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lc81 " "Found entity 1: altsyncram_lc81" {  } { { "db/altsyncram_lc81.tdf" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/quartus/db/altsyncram_lc81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403164677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403164677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lc81 core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\|altsyncram_lc81:auto_generated " "Elaborating entity \"altsyncram_lc81\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\|altsyncram_lc81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164678 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 371 /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem.mif " "Memory depth (4096) in the design file differs from memory depth (371) in the Memory Initialization File \"/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../src/imem_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/imem_altera.vhd" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1529403164686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:core\|pipeline:pipeline\|decode:decode_inst " "Elaborating entity \"decode\" for hierarchy \"core:core\|pipeline:pipeline\|decode:decode_inst\"" {  } { { "../src/pipeline.vhd" "decode_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\"" {  } { { "../src/decode.vhd" "regfile_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/decode.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec core:core\|pipeline:pipeline\|exec:exec_inst " "Elaborating entity \"exec\" for hierarchy \"core:core\|pipeline:pipeline\|exec:exec_inst\"" {  } { { "../src/pipeline.vhd" "exec_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core\|pipeline:pipeline\|exec:exec_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"core:core\|pipeline:pipeline\|exec:exec_inst\|alu:alu_inst\"" {  } { { "../src/exec.vhd" "alu_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/exec.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403164994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd core:core\|pipeline:pipeline\|fwd:fwd_inst " "Elaborating entity \"fwd\" for hierarchy \"core:core\|pipeline:pipeline\|fwd:fwd_inst\"" {  } { { "../src/pipeline.vhd" "fwd_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem core:core\|pipeline:pipeline\|mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"core:core\|pipeline:pipeline\|mem:mem_inst\"" {  } { { "../src/pipeline.vhd" "mem_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmpu core:core\|pipeline:pipeline\|mem:mem_inst\|jmpu:jmpu_instance " "Elaborating entity \"jmpu\" for hierarchy \"core:core\|pipeline:pipeline\|mem:mem_inst\|jmpu:jmpu_instance\"" {  } { { "../src/mem.vhd" "jmpu_instance" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mem.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memu core:core\|pipeline:pipeline\|mem:mem_inst\|memu:memu_instance " "Elaborating entity \"memu\" for hierarchy \"core:core\|pipeline:pipeline\|mem:mem_inst\|memu:memu_instance\"" {  } { { "../src/mem.vhd" "memu_instance" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mem.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl core:core\|pipeline:pipeline\|ctrl:ctrl_inst " "Elaborating entity \"ctrl\" for hierarchy \"core:core\|pipeline:pipeline\|ctrl:ctrl_inst\"" {  } { { "../src/pipeline.vhd" "ctrl_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165089 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_j_lat_thr_clk ctrl.vhd(61) " "Verilog HDL or VHDL warning at ctrl.vhd(61): object \"pc_j_lat_thr_clk\" assigned a value but never read" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403165091 "|mimi|core:core|pipeline:pipeline|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcsrc_lat_thr_clk ctrl.vhd(64) " "Verilog HDL or VHDL warning at ctrl.vhd(64): object \"pcsrc_lat_thr_clk\" assigned a value but never read" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403165091 "|mimi|core:core|pipeline:pipeline|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec_jmpop_lat ctrl.vhd(69) " "Verilog HDL or VHDL warning at ctrl.vhd(69): object \"exec_jmpop_lat\" assigned a value but never read" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403165091 "|mimi|core:core|pipeline:pipeline|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_q ctrl.vhd(82) " "Verilog HDL or VHDL warning at ctrl.vhd(82): object \"status_q\" assigned a value but never read" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403165091 "|mimi|core:core|pipeline:pipeline|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flush_lat ctrl.vhd(88) " "Verilog HDL or VHDL warning at ctrl.vhd(88): object \"flush_lat\" assigned a value but never read" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403165091 "|mimi|core:core|pipeline:pipeline|ctrl:ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "npc_saved ctrl.vhd(94) " "Verilog HDL or VHDL warning at ctrl.vhd(94): object \"npc_saved\" assigned a value but never read" {  } { { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529403165091 "|mimi|core:core|pipeline:pipeline|ctrl:ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb core:core\|pipeline:pipeline\|wb:wb_inst " "Elaborating entity \"wb\" for hierarchy \"core:core\|pipeline:pipeline\|wb:wb_inst\"" {  } { { "../src/pipeline.vhd" "wb_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pipeline.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocram_altera core:core\|ocram_altera:ocram " "Elaborating entity \"ocram_altera\" for hierarchy \"core:core\|ocram_altera:ocram\"" {  } { { "../src/core.vhd" "ocram" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\"" {  } { { "../src/ocram_altera.vhd" "altsyncram_component" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\"" {  } { { "../src/ocram_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component " "Instantiated megafunction \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/dmem.mif " "Parameter \"init_file\" = \"../src/dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165268 ""}  } { { "../src/ocram_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529403165268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jgf1 " "Found entity 1: altsyncram_jgf1" {  } { { "db/altsyncram_jgf1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/quartus/db/altsyncram_jgf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403165312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403165312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jgf1 core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\|altsyncram_jgf1:auto_generated " "Elaborating entity \"altsyncram_jgf1\" for hierarchy \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\|altsyncram_jgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165312 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 20 /homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/dmem.mif " "Memory depth (1024) in the design file differs from memory depth (20) in the Memory Initialization File \"/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/dmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../src/ocram_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ocram_altera.vhd" 92 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1529403165316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_wrapper core:core\|serial_port_wrapper:uart " "Elaborating entity \"serial_port_wrapper\" for hierarchy \"core:core\|serial_port_wrapper:uart\"" {  } { { "../src/core.vhd" "uart" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/core.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port core:core\|serial_port_wrapper:uart\|serial_port:sp " "Elaborating entity \"serial_port\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\"" {  } { { "../src/serial_port_wrapper.vhd" "sp" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port_wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync core:core\|serial_port_wrapper:uart\|serial_port:sp\|sync:sync " "Elaborating entity \"sync\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|sync:sync\"" {  } { { "../src/serial_port.vhd" "sync" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1c1r1w core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst " "Elaborating entity \"fifo_1c1r1w\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\"" {  } { { "../src/serial_port.vhd" "tx_fifo_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram_1c1r1w core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst " "Elaborating entity \"dp_ram_1c1r1w\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\"" {  } { { "../src/fifo_1c1r1w.vhd" "memory_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fifo_1c1r1w.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_rx_fsm core:core\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:sp_rx_fsm_inst " "Elaborating entity \"serial_port_rx_fsm\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_rx_fsm:sp_rx_fsm_inst\"" {  } { { "../src/serial_port.vhd" "sp_rx_fsm_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_tx_fsm core:core\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:sp_tx_fsm_inst " "Elaborating entity \"serial_port_tx_fsm\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|serial_port_tx_fsm:sp_tx_fsm_inst\"" {  } { { "../src/serial_port.vhd" "sp_tx_fsm_inst" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/serial_port.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "../src/mimi.vhd" "pll" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/mimi.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll_altera.vhd" "altpll_component" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403165578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403165579 ""}  } { { "../src/pll_altera.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/pll_altera.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529403165579 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_0 " "Inferred RAM node \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529403167649 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_1 " "Inferred RAM node \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529403167651 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529403167656 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred RAM node \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529403167657 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mimi.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/mimi.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|memory_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mimi.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/mimi.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mimi.ram0_dp_ram_1c1r1w_c65e4601.hdl.mif " "Parameter INIT_FILE set to db/mimi.ram0_dp_ram_1c1r1w_c65e4601.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:rx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mimi.ram0_dp_ram_1c1r1w_c65e4601.hdl.mif " "Parameter INIT_FILE set to db/mimi.ram0_dp_ram_1c1r1w_c65e4601.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529403169788 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529403169788 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529403169788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403169840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mimi.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mimi.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169840 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529403169840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6i1 " "Found entity 1: altsyncram_t6i1" {  } { { "db/altsyncram_t6i1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/quartus/db/altsyncram_t6i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403169888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403169888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403169951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|fifo_1c1r1w:tx_fifo_inst\|dp_ram_1c1r1w:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mimi.ram0_dp_ram_1c1r1w_c65e4601.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mimi.ram0_dp_ram_1c1r1w_c65e4601.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529403169951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529403169951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvm1 " "Found entity 1: altsyncram_nvm1" {  } { { "db/altsyncram_nvm1.tdf" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/quartus/db/altsyncram_nvm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529403169999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403169999 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/fifo_1c1r1w.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/fifo_1c1r1w.vhd" 67 -1 0 } } { "../src/ctrl.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/ctrl.vhd" 342 -1 0 } } { "../src/sync.vhd" "" { Text "/homes/d01304470/Documents/DDCA/Assignment4 - CoprocessorInterrV2/src/sync.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529403170393 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529403170393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529403173195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529403175553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529403175889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529403175889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3369 " "Implemented 3369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529403176163 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529403176163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3217 " "Implemented 3217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529403176163 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529403176163 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529403176163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529403176163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1176 " "Peak virtual memory: 1176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529403176207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 12:12:56 2018 " "Processing ended: Tue Jun 19 12:12:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529403176207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529403176207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529403176207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529403176207 ""}
