Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE.ip --synthesis=VHDL --output-directory=C:\FDAS_PI17\FDAS_PI17_3_DDR_22_4\Projects\SKA\altera\quartus\22.2\reset_release\RESET_RELEASE --family=Agilex --part=AGFB014R24B2E2V
Info: RESET_RELEASE: "Transforming system: RESET_RELEASE"
Info: RESET_RELEASE: "Naming system components in system: RESET_RELEASE"
Info: RESET_RELEASE: "Processing generation queue"
Info: RESET_RELEASE: "Generating: RESET_RELEASE"
Info: RESET_RELEASE: "Generating: altera_s10_user_rst_clkgate"
Info: s10_user_rst_clkgate_0: generating top-level entity altera_s10_user_rst_clkgate
Info: RESET_RELEASE: Done "RESET_RELEASE" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
