######### Versal Gen2 Platform example design change log ##############
1.2 - 2025.1.1
NOC2 and NOC3 DDRMCs are connected in interleaved mode.

1.1 - 2025.1_web
Updated TSU_REF clk, IPI interrupts and DDRMC 2/3/4 configuration to use internal sys_clk.

1.0 - 2025.1
Initial design for vek385 device



