;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @410, #180
	JMP @410, #180
	SUB @0, @1
	ADD #270, <61
	CMP 207, @510
	SUB @0, @1
	SUB @0, @1
	SUB 0, @10
	SUB -10, @10
	CMP 700, 600
	ADD 270, 60
	SUB #-17, 0
	SUB #10, @180
	SUB #-17, 0
	JMP <-10, #10
	SUB 0, @10
	SUB -10, @10
	MOV -7, <-20
	SUB -237, <-126
	SUB @0, @1
	CMP 207, 10
	ADD <-30, 9
	SUB 0, @10
	SUB #10, 0
	SUB #10, 0
	SUB #-17, 0
	CMP -10, @10
	SLT @20, @12
	SUB 202, @18
	JMP <-10, #10
	JMP <-10, #10
	JMP <-10, #10
	JMP <-10, #10
	JMP <-10, #10
	JMP <-10, #10
	ADD <-30, 9
	JMN @412, 0
	SUB @0, @1
	JMP <-10, #10
	SPL 0, <332
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	ADD #270, <61
