// Seed: 3443964391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply0 id_3#(
        .id_6(1),
        .id_7(1)
    ),
    input supply0 id_4
);
  assign id_7 = 1;
  assign id_6 = id_3;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wor  id_8 = 1;
  wire id_9;
  id_10(
      1'd0, id_1
  );
endmodule
