// Seed: 1962232995
module module_0 (
    output wire id_0
    , id_7,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5
);
  wire id_8;
  assign module_1.id_4 = 0;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri id_12
    , id_15,
    input tri id_13
);
  wire id_16;
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_10,
      id_10,
      id_1,
      id_3
  );
  wire id_17;
endmodule
