
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CANLITE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top fpga_top -part xczu3eg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1657.012 ; gain = 108.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/FPGA/fpga_top.sv:9]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [D:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32998]
INFO: [Synth 8-6157] synthesizing module 'can_top' [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_top.sv:11]
	Parameter LOCAL_ID bound to: 11'b10001010110 
	Parameter RX_ID_SHORT_FILTER bound to: 11'b00100100010 
	Parameter RX_ID_SHORT_MASK bound to: 11'b00101111110 
	Parameter RX_ID_LONG_FILTER bound to: 29'b10010001101000101011001111000 
	Parameter RX_ID_LONG_MASK bound to: 29'b11111111111111111111111111111 
	Parameter default_c_PTS bound to: 16'b0000000000100010 
	Parameter default_c_PBS1 bound to: 16'b0000000000000101 
	Parameter default_c_PBS2 bound to: 16'b0000000000001010 
	Parameter DSIZE bound to: 32 - type: integer 
	Parameter ASIZE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'can_level_packet' [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_packet.sv:10]
	Parameter TX_RTR bound to: 1'b0 
	Parameter TX_ID bound to: 11'b10001010110 
	Parameter default_c_PTS bound to: 16'b0000000000100010 
	Parameter default_c_PBS1 bound to: 16'b0000000000000101 
	Parameter default_c_PBS2 bound to: 16'b0000000000001010 
	Parameter INIT bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0001 
	Parameter TX_ID_MSB bound to: 4'b0010 
	Parameter TRX_ID_BASE bound to: 4'b0011 
	Parameter TX_PAYLOAD bound to: 4'b0100 
	Parameter TX_ACK_DEL bound to: 4'b0101 
	Parameter TX_ACK bound to: 4'b0110 
	Parameter TX_EOF bound to: 4'b0111 
	Parameter RX_IDE_BIT bound to: 4'b1000 
	Parameter RX_ID_EXTEND bound to: 4'b1001 
	Parameter RX_RESV1_BIT bound to: 4'b1010 
	Parameter RX_CTRL bound to: 4'b1011 
	Parameter RX_DATA bound to: 4'b1100 
	Parameter RX_CRC bound to: 4'b1101 
	Parameter RX_ACK bound to: 4'b1110 
	Parameter RX_EOF bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'can_level_bit' [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_bit.sv:10]
	Parameter default_c_PTS bound to: 16'b0000000000100010 
	Parameter default_c_PBS1 bound to: 16'b0000000000000101 
	Parameter default_c_PBS2 bound to: 16'b0000000000001010 
	Parameter default_c_PTS_e bound to: 17'b00000000000100010 
	Parameter default_c_PBS1_e bound to: 17'b00000000000000101 
	Parameter default_c_PBS2_e bound to: 17'b00000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'can_level_bit' (2#1) [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_bit.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'can_level_packet' (3#1) [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_packet.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'can_top' (4#1) [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_top.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (5#1) [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/FPGA/fpga_top.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1718.402 ; gain = 169.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.340 ; gain = 187.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1736.340 ; gain = 187.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1736.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1/new/can_lite.xdc]
Finished Parsing XDC File [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1/new/can_lite.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1/new/can_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1835.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1835.562 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.562 ; gain = 286.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.562 ; gain = 286.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.562 ; gain = 286.797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'can_level_bit'
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'can_level_packet'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STAT_PTS |                               00 |                               00
               STAT_PBS1 |                               01 |                               01
               STAT_PBS2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'sequential' in module 'can_level_bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
                    IDLE |                             0001 |                             0001
               TX_ID_MSB |                             0010 |                             0010
             TRX_ID_BASE |                             0011 |                             0011
              RX_IDE_BIT |                             0100 |                             1000
            RX_ID_EXTEND |                             0101 |                             1001
            RX_RESV1_BIT |                             0110 |                             1010
                 RX_CTRL |                             0111 |                             1011
                 RX_DATA |                             1000 |                             1100
                  RX_CRC |                             1001 |                             1101
                  RX_ACK |                             1010 |                             1110
              TX_PAYLOAD |                             1011 |                             0100
              TX_ACK_DEL |                             1100 |                             0101
                  TX_ACK |                             1101 |                             0110
                  TX_EOF |                             1110 |                             0111
                  RX_EOF |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'sequential' in module 'can_level_packet'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"can_top:/buffer_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "can_top:/buffer_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1835.562 ; gain = 286.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               29 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	  16 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	  16 Input   50 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	  16 Input   29 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 5     
	   3 Input   17 Bit        Muxes := 2     
	  16 Input   15 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 14    
	  16 Input    8 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	  42 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 48    
	   3 Input    1 Bit        Muxes := 8     
	  16 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fpga_top/can0_controller/buffer_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "fpga_top/can0_controller/buffer_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1835.562 ; gain = 286.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fpga_top    | can0_controller/buffer_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2364.145 ; gain = 815.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2384.219 ; gain = 835.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fpga_top    | can0_controller/buffer_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance can0_controller/buffer_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2384.969 ; gain = 836.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga_top    | rstn_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY8   |    15|
|3     |LUT1     |     7|
|4     |LUT2     |    61|
|5     |LUT3     |   139|
|6     |LUT4     |    96|
|7     |LUT5     |    46|
|8     |LUT6     |   119|
|9     |RAMB36E2 |     1|
|10    |SRL16E   |     1|
|11    |FDCE     |   303|
|12    |FDPE     |    59|
|13    |FDRE     |     1|
|14    |IBUF     |     2|
|15    |IBUFDS   |     1|
|16    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2399.277 ; gain = 751.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2399.277 ; gain = 850.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2407.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2421.551 ; gain = 1241.641
INFO: [Common 17-1381] The checkpoint 'D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 16:27:38 2023...
