/*
 * Copyright (C) 2020-2022 Digi International, Inc.
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

#define __ASSEMBLY__
#include <config.h>

/* image version */

IMAGE_VERSION 2

#if defined(CONFIG_CSF_SIZE) && defined(CONFIG_SIGN_IMAGE)
CSF CONFIG_CSF_SIZE
#endif

/*
 * Boot Device : one of
 * spi/sd/nand/onenand, qspi/nor
 */

#ifdef CONFIG_SYS_BOOT_QSPI
BOOT_FROM	qspi
#elif defined(CONFIG_SYS_BOOT_EIMNOR)
BOOT_FROM	nor
#elif defined(CONFIG_NAND_BOOT)
BOOT_FROM	nand
#else
BOOT_FROM	sd
#endif

#ifdef CONFIG_USE_PLUGIN
/*PLUGIN    plugin-binary-file    IRAM_FREE_START_ADDR*/
PLUGIN	board/digi/ccimx6ul/plugin.bin 0x00907000
#else

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */

/* Enable all clocks */
DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff

/* IOMUX */
/* DDR IO type */
DATA 4 0x020E04B4 0x000C0000
DATA 4 0x020E04AC 0x00000000
/* Clock */
DATA 4 0x020E027C 0x00000030
/* Control */
DATA 4 0x020E0250 0x00000030
DATA 4 0x020E024C 0x00000030
DATA 4 0x020E0490 0x00000030
DATA 4 0x020E0288 0x00000030
DATA 4 0x020E0270 0x00000000
DATA 4 0x020E0260 0x00000030
DATA 4 0x020E0264 0x00000030
DATA 4 0x020E04A0 0x00000030
/* Data strobe */
DATA 4 0x020E0494 0x00020000
DATA 4 0x020E0280 0x00000030
DATA 4 0x020E0284 0x00000030
/* Data */
DATA 4 0x020E04B0 0x00020000
DATA 4 0x020E0498 0x00000030
DATA 4 0x020E04A4 0x00000030
DATA 4 0x020E0244 0x00000030
DATA 4 0x020E0248 0x00000030

/* DDR Controller registers */
DATA 4 0x021B001C 0x00008000
DATA 4 0x021B0800 0xA1390003
/* Calibration values */
DATA 4 0x021B080C 0x00000000
DATA 4 0x021B083C 0x4139013E
DATA 4 0x021B0848 0x40403840
DATA 4 0x021B0850 0x40405B54
DATA 4 0x021B081C 0x33333333
DATA 4 0x021B0820 0x33333333
DATA 4 0x021B082C 0xf3333333
DATA 4 0x021B0830 0xf3333333
/* END of calibration values */
DATA 4 0x021B08C0 0x00921012
DATA 4 0x021B08b8 0x00000800

/* MMDC init */
DATA 4 0x021B0004 0x0002002D
DATA 4 0x021B0008 0x1B444040
DATA 4 0x021B000C 0x676B52D3
DATA 4 0x021B0010 0xB66D0B64
DATA 4 0x021B0014 0x01FF00DB
/* Consider reducing RALAT (currently set to 5) */
DATA 4 0x021B0018 0x00201740
DATA 4 0x021B001C 0x00008000
DATA 4 0x021B002C 0x000026D2
DATA 4 0x021B0030 0x006B1023
DATA 4 0x021B0040 0x0000004F
DATA 4 0x021B0000 0x84180000

/* Mode registers writes for CS0 */
DATA 4 0x021B001C 0x02088032
DATA 4 0x021B001C 0x00008033
DATA 4 0x021B001C 0x00048031
DATA 4 0x021B001C 0x15208030
DATA 4 0x021B001C 0x04008040

/* Mode registers writes for CS1 */
DATA 4 0x021B001C 0x0208803A
DATA 4 0x021B001C 0x0000803B
DATA 4 0x021B001C 0x00048039
DATA 4 0x021B001C 0x15208038
DATA 4 0x021B001C 0x04008048

/* Final DDR setup */
DATA 4 0x021B0020 0x00000800
DATA 4 0x021B0818 0x00000227
DATA 4 0x021B0004 0x0002556D
DATA 4 0x021B0404 0x00011006
CHECK_BITS_SET 4 0x021B001C 0x00004000
DATA 4 0x021B001C 0x00000000
#endif
