Timing Analyzer report for EXEX
Tue Jul 07 14:39:51 2015
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.953 ns    ; BUS0             ; a74273:inst35|19 ; --         ; CLK_273  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.874 ns   ; a74273:inst35|16 ; R2BUS            ; CLK_273    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.176 ns   ; RSBUS            ; R2BUS            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.452 ns    ; BUS5             ; a74273:inst35|14 ; --         ; CLK_273  ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_273         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 0.953 ns   ; BUS0 ; a74273:inst35|19 ; CLK_273  ;
; N/A   ; None         ; 0.935 ns   ; BUS1 ; a74273:inst35|18 ; CLK_273  ;
; N/A   ; None         ; 0.934 ns   ; BUS3 ; a74273:inst35|16 ; CLK_273  ;
; N/A   ; None         ; 0.895 ns   ; BUS2 ; a74273:inst35|17 ; CLK_273  ;
; N/A   ; None         ; 0.348 ns   ; BUS7 ; a74273:inst35|12 ; CLK_273  ;
; N/A   ; None         ; 0.321 ns   ; BUS6 ; a74273:inst35|13 ; CLK_273  ;
; N/A   ; None         ; 0.319 ns   ; BUS4 ; a74273:inst35|15 ; CLK_273  ;
; N/A   ; None         ; 0.102 ns   ; BUS5 ; a74273:inst35|14 ; CLK_273  ;
+-------+--------------+------------+------+------------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To    ; From Clock ;
+-------+--------------+------------+------------------+-------+------------+
; N/A   ; None         ; 13.874 ns  ; a74273:inst35|16 ; R2BUS ; CLK_273    ;
; N/A   ; None         ; 13.659 ns  ; a74273:inst35|19 ; R2BUS ; CLK_273    ;
; N/A   ; None         ; 13.302 ns  ; a74273:inst35|18 ; LDR3  ; CLK_273    ;
; N/A   ; None         ; 13.164 ns  ; a74273:inst35|18 ; R2BUS ; CLK_273    ;
; N/A   ; None         ; 12.882 ns  ; a74273:inst35|19 ; R0BUS ; CLK_273    ;
; N/A   ; None         ; 12.844 ns  ; a74273:inst35|16 ; R1BUS ; CLK_273    ;
; N/A   ; None         ; 12.786 ns  ; a74273:inst35|17 ; R2BUS ; CLK_273    ;
; N/A   ; None         ; 12.762 ns  ; a74273:inst35|18 ; LDR2  ; CLK_273    ;
; N/A   ; None         ; 12.692 ns  ; a74273:inst35|18 ; R0BUS ; CLK_273    ;
; N/A   ; None         ; 12.656 ns  ; a74273:inst35|18 ; LDR0  ; CLK_273    ;
; N/A   ; None         ; 12.629 ns  ; a74273:inst35|19 ; R1BUS ; CLK_273    ;
; N/A   ; None         ; 12.629 ns  ; a74273:inst35|17 ; R0BUS ; CLK_273    ;
; N/A   ; None         ; 12.431 ns  ; a74273:inst35|15 ; TEST2 ; CLK_273    ;
; N/A   ; None         ; 12.431 ns  ; a74273:inst35|15 ; TEST1 ; CLK_273    ;
; N/A   ; None         ; 12.331 ns  ; a74273:inst35|16 ; R0BUS ; CLK_273    ;
; N/A   ; None         ; 12.279 ns  ; a74273:inst35|14 ; TEST2 ; CLK_273    ;
; N/A   ; None         ; 12.279 ns  ; a74273:inst35|14 ; TEST1 ; CLK_273    ;
; N/A   ; None         ; 12.087 ns  ; a74273:inst35|19 ; LDR3  ; CLK_273    ;
; N/A   ; None         ; 11.880 ns  ; a74273:inst35|18 ; R1BUS ; CLK_273    ;
; N/A   ; None         ; 11.738 ns  ; a74273:inst35|13 ; TEST2 ; CLK_273    ;
; N/A   ; None         ; 11.738 ns  ; a74273:inst35|13 ; TEST1 ; CLK_273    ;
; N/A   ; None         ; 11.569 ns  ; a74273:inst35|16 ; IR3   ; CLK_273    ;
; N/A   ; None         ; 11.545 ns  ; a74273:inst35|19 ; LDR2  ; CLK_273    ;
; N/A   ; None         ; 11.440 ns  ; a74273:inst35|19 ; LDR0  ; CLK_273    ;
; N/A   ; None         ; 11.375 ns  ; a74273:inst35|17 ; R1BUS ; CLK_273    ;
; N/A   ; None         ; 11.238 ns  ; a74273:inst35|12 ; TEST2 ; CLK_273    ;
; N/A   ; None         ; 11.238 ns  ; a74273:inst35|12 ; TEST1 ; CLK_273    ;
; N/A   ; None         ; 11.075 ns  ; a74273:inst35|14 ; IR5   ; CLK_273    ;
; N/A   ; None         ; 11.067 ns  ; a74273:inst35|12 ; IR7   ; CLK_273    ;
; N/A   ; None         ; 11.037 ns  ; a74273:inst35|15 ; IR4   ; CLK_273    ;
; N/A   ; None         ; 10.968 ns  ; a74273:inst35|13 ; IR6   ; CLK_273    ;
; N/A   ; None         ; 10.850 ns  ; a74273:inst35|18 ; IR1   ; CLK_273    ;
; N/A   ; None         ; 10.537 ns  ; a74273:inst35|17 ; IR2   ; CLK_273    ;
; N/A   ; None         ; 10.423 ns  ; a74273:inst35|19 ; IR0   ; CLK_273    ;
+-------+--------------+------------+------------------+-------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 11.176 ns       ; RSBUS ; R2BUS ;
; N/A   ; None              ; 10.307 ns       ; RDBUS ; R2BUS ;
; N/A   ; None              ; 10.146 ns       ; RSBUS ; R1BUS ;
; N/A   ; None              ; 10.089 ns       ; RDBUS ; R0BUS ;
; N/A   ; None              ; 9.633 ns        ; RSBUS ; R0BUS ;
; N/A   ; None              ; 9.277 ns        ; RDBUS ; R1BUS ;
; N/A   ; None              ; 8.973 ns        ; LDR3N ; LDR3  ;
; N/A   ; None              ; 8.948 ns        ; LDRi  ; LDR3  ;
; N/A   ; None              ; 8.405 ns        ; LDRi  ; LDR2  ;
; N/A   ; None              ; 8.299 ns        ; LDRi  ; LDR0  ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; 0.452 ns  ; BUS5 ; a74273:inst35|14 ; CLK_273  ;
; N/A           ; None        ; 0.235 ns  ; BUS4 ; a74273:inst35|15 ; CLK_273  ;
; N/A           ; None        ; 0.233 ns  ; BUS6 ; a74273:inst35|13 ; CLK_273  ;
; N/A           ; None        ; 0.206 ns  ; BUS7 ; a74273:inst35|12 ; CLK_273  ;
; N/A           ; None        ; -0.341 ns ; BUS2 ; a74273:inst35|17 ; CLK_273  ;
; N/A           ; None        ; -0.380 ns ; BUS3 ; a74273:inst35|16 ; CLK_273  ;
; N/A           ; None        ; -0.381 ns ; BUS1 ; a74273:inst35|18 ; CLK_273  ;
; N/A           ; None        ; -0.399 ns ; BUS0 ; a74273:inst35|19 ; CLK_273  ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Tue Jul 07 14:39:51 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXEX -c EXEX
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_273" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK_273"
Info: tsu for register "a74273:inst35|19" (data pin = "BUS0", clock pin = "CLK_273") is 0.953 ns
    Info: + Longest pin to register delay is 6.297 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'BUS0'
        Info: 2: + IC(4.885 ns) + CELL(0.280 ns) = 6.297 ns; Loc. = LC_X2_Y3_N8; Fanout = 7; REG Node = 'a74273:inst35|19'
        Info: Total cell delay = 1.412 ns ( 22.42 % )
        Info: Total interconnect delay = 4.885 ns ( 77.58 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CLK_273" to destination register is 5.677 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK_273'
        Info: 2: + IC(3.627 ns) + CELL(0.918 ns) = 5.677 ns; Loc. = LC_X2_Y3_N8; Fanout = 7; REG Node = 'a74273:inst35|19'
        Info: Total cell delay = 2.050 ns ( 36.11 % )
        Info: Total interconnect delay = 3.627 ns ( 63.89 % )
Info: tco from clock "CLK_273" to destination pin "R2BUS" through register "a74273:inst35|16" is 13.874 ns
    Info: + Longest clock path from clock "CLK_273" to source register is 5.677 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK_273'
        Info: 2: + IC(3.627 ns) + CELL(0.918 ns) = 5.677 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'a74273:inst35|16'
        Info: Total cell delay = 2.050 ns ( 36.11 % )
        Info: Total interconnect delay = 3.627 ns ( 63.89 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.821 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N9; Fanout = 3; REG Node = 'a74273:inst35|16'
        Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X2_Y3_N9; Fanout = 2; COMB Node = 'a7455:inst23|2~2'
        Info: 3: + IC(0.729 ns) + CELL(0.740 ns) = 2.064 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'a7455:inst23|3'
        Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 2.569 ns; Loc. = LC_X2_Y3_N7; Fanout = 1; COMB Node = 'a7411:inst26|5~45'
        Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 3.074 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'a7411:inst26|5~46'
        Info: 6: + IC(2.425 ns) + CELL(2.322 ns) = 7.821 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'R2BUS'
        Info: Total cell delay = 4.057 ns ( 51.87 % )
        Info: Total interconnect delay = 3.764 ns ( 48.13 % )
Info: Longest tpd from source pin "RSBUS" to destination pin "R2BUS" is 11.176 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_17; Fanout = 2; PIN Node = 'RSBUS'
    Info: 2: + IC(2.618 ns) + CELL(0.200 ns) = 3.950 ns; Loc. = LC_X2_Y3_N9; Fanout = 2; COMB Node = 'a7455:inst23|2~2'
    Info: 3: + IC(0.729 ns) + CELL(0.740 ns) = 5.419 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'a7455:inst23|3'
    Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.924 ns; Loc. = LC_X2_Y3_N7; Fanout = 1; COMB Node = 'a7411:inst26|5~45'
    Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.429 ns; Loc. = LC_X2_Y3_N8; Fanout = 1; COMB Node = 'a7411:inst26|5~46'
    Info: 6: + IC(2.425 ns) + CELL(2.322 ns) = 11.176 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'R2BUS'
    Info: Total cell delay = 4.794 ns ( 42.90 % )
    Info: Total interconnect delay = 6.382 ns ( 57.10 % )
Info: th for register "a74273:inst35|14" (data pin = "BUS5", clock pin = "CLK_273") is 0.452 ns
    Info: + Longest clock path from clock "CLK_273" to destination register is 5.677 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 8; CLK Node = 'CLK_273'
        Info: 2: + IC(3.627 ns) + CELL(0.918 ns) = 5.677 ns; Loc. = LC_X3_Y1_N2; Fanout = 2; REG Node = 'a74273:inst35|14'
        Info: Total cell delay = 2.050 ns ( 36.11 % )
        Info: Total interconnect delay = 3.627 ns ( 63.89 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.446 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'BUS5'
        Info: 2: + IC(4.034 ns) + CELL(0.280 ns) = 5.446 ns; Loc. = LC_X3_Y1_N2; Fanout = 2; REG Node = 'a74273:inst35|14'
        Info: Total cell delay = 1.412 ns ( 25.93 % )
        Info: Total interconnect delay = 4.034 ns ( 74.07 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Tue Jul 07 14:39:51 2015
    Info: Elapsed time: 00:00:00


