$date
	Fri Sep 13 10:16:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX_DEMUX_tb $end
$var wire 1 ! ligacao $end
$var wire 4 " Y [3:0] $end
$var reg 4 # D [3:0] $end
$var reg 2 $ S [1:0] $end
$scope module uut $end
$var wire 2 % S [1:0] $end
$var wire 1 ! D $end
$var reg 4 & Y [3:0] $end
$upscope $end
$scope module uut2 $end
$var wire 4 ' D [3:0] $end
$var wire 2 ( S [1:0] $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b1010 '
b0 &
b0 %
b0 $
b1010 #
b0 "
0!
$end
#20
b10 "
b10 &
1!
b1 $
b1 %
b1 (
#40
b0 "
b0 &
0!
b10 $
b10 %
b10 (
#60
b1000 "
b1000 &
1!
b11 $
b11 %
b11 (
#80
