0.6
2018.2
Jun 14 2018
20:07:38
/home/alicemare/Documents/HDL/lab6/lab6_2_2/lab6_2_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/alicemare/Documents/HDL/lab6/lab6_2_2/lab6_2_2.srcs/sim_1/new/tb.v,1542366713,verilog,,,,tb,,,,,,,,
/home/alicemare/Documents/HDL/lab6/lab6_2_2/lab6_2_2.srcs/sources_1/new/8bit_counter.v,1542366526,verilog,,/home/alicemare/Documents/HDL/lab6/lab6_2_2/lab6_2_2.srcs/sim_1/new/tb.v,,T_FF;eightbit_counter,,,,,,,,
