---
layout : default
parent : Architecture
title : Instruction Set
nav_order : 3
---

# Instruction Set

## Instructions:
1. List of instructions
{:toc}

0. NOP
1. AIN
2. BIN
3. CIN
4. LDIA
5. LDIB
6. RDEXP
7. WREXP
8. STA
9. STC
10. ADD
11. SUB
12. MULT
13. DIV
14. JMP
15. JMPZ
16. JMPC
17. JREG
18. LDAIN
19. STAOUT
20. LDLGE
21. STLGE
22. LDW
23. SWP
24. SWPC

<br>

## No Operation

`00000`

<br>

### Syntax

```asm
NOP
```

<br>
<br>

## Load Data

`00001`â€„â€„â€„`00010`â€„â€„â€„`00011`

Load data from the given address into registerâ€„â€„**Aâ€„â€„-â€„â€„C**â€‰.

<br>

### Syntax

```
AIN ã€ˆ ï¼¡ï½„ï½„ï½’ï½…ï½“ï½“ ã€‰
```

```
BIN ã€ˆ ï¼¡ï½„ï½„ï½’ï½…ï½“ï½“ ã€‰
```

```
CIN ã€ˆ ï¼¡ï½„ï½„ï½’ï½…ï½“ï½“ ã€‰
```

<br>
<br>

## Load Immediate

`00100`â€„â€„â€„`00101`

Load immediate value into registerâ€„â€„**Aâ€„â€„-â€„â€„B**â€‰.

<br>

### Syntax

```
LDIA ã€ˆ ï¼¶ï½ï½Œï½•ï½… ã€‰
```

```
LDIB ã€ˆ ï¼¶ï½ï½Œï½•ï½… ã€‰
```

<br>
<br>

## Expansion Port

`00110`â€„â€„â€„`00111`

Read from / write to the expansion port to / from register B.

<br>

### Syntax

**Expansion Port ğŸ – B**

```
RDEXP
```

**Expansion Port ğŸ ” B**

```
WREXP
```

<br>
<br>

## Store Value

`01000`â€„â€„â€„`01001`

Store the register value at the given memory address.

<br>

### Syntax

**A ğŸ – Memory**

```
STA ã€ˆ ï¼¡ï½„ï½„ï½’ï½…ï½“ï½“ ã€‰
```

**C ğŸ – Memory**

```
STC ã€ˆ ï¼¡ï½„ï½„ï½’ï½…ï½“ï½“ ã€‰
```

<br>
<br>

## Math

`01010`â€„â€„â€„`01011`â€„â€„â€„`01100`â€„â€„â€„`01101`

Execute the mathematic operation on <br>
register A & B and save the result in A.

<br>

### Syntax

**Aâ€„â€„+â€„â€„Bâ€„â€„ğŸ –â€„â€„A**

```
ADD
```

**Aâ€„â€Šâ€Šâ€„-â€„â€Šâ€Šâ€„Bâ€„â€„ğŸ –â€„â€„A**

```
SUB
```

**Aâ€„â€„Ã—â€„â€„Bâ€„â€„ğŸ –â€„â€„A**

```
MULT
```

**A**â€„â€„**Ã·**â€„â€„**B**â€„â€„**ğŸ –**â€„â€„**A**

```
DIV
```

<br>
<br>

## Jump

`01110`â€„â€„â€„`01111`â€„â€„â€„`10000`

Jumps to the given instruction position, <br>
which intern sets the program counter.

<br>

### Syntax

```
JMP ã€ˆ ï¼¶ï½ï½Œï½•ï½… ã€‰
```

Jump if register **A** is zero

```
JMPZ ã€ˆ ï¼¶ï½ï½Œï½•ï½… ã€‰
```

Jump if the carry bit is set

```
JMPC ã€ˆ ï¼¶ï½ï½Œï½•ï½… ã€‰
```

<br>
<br>

## Exchange Memory

`10001`â€„â€„â€„`10010`

Use register **A**s value as memory address <br>
to either load or store a memory value.

<br>

### Syntax

**Memoryâ€„â€„ğŸ –â€„â€„A**

```
LDAIN
```

**Bâ€„â€„ğŸ –â€„â€„Memory**

```
STAOUT
```

<br>
<br>

## LDLGE

`10011`

Use value directly after instruction <br>
as address to copy from memory <br>
to reg A and advance counter by 2.

<br>

### Syntax

```
LDLGE
```

<br>
<br>

## STLGE

`10100`

Use value directly after counter as <br>
address, then copy value from reg A <br>
to memory and advance counter by 2.

<br>

### Syntax

```
STLGE
```

<br>
<br>

## Swap

`10101`â€„â€„â€„`10110`

Swaps two registers with each other <br>
& as a side-effect overrides the third.

<br>

### Syntax

**Aâ€„â€„âŸ·â€„â€„Bâ€„â€„â€„Overrides C**

```
SWP
```

**Aâ€„â€„âŸ·â€„â€„Câ€„â€„â€„Overrides B** 

```
SWPC
```

<br>
<br>

## Halt

`10111`

Stop the clock and thus execution.

<br>

### Syntax

```
HLT
```

<br>

