
FRA262-G6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092ec  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  08009488  08009488  00019488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096d8  080096d8  00020270  2**0
                  CONTENTS
  4 .ARM          00000008  080096d8  080096d8  000196d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096e0  080096e0  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096e0  080096e0  000196e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096e4  080096e4  000196e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  080096e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ae8  20000270  08009958  00020270  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d58  08009958  00020d58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015f81  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd2  00000000  00000000  00036221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  00038ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001070  00000000  00000000  0003a178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ede  00000000  00000000  0003b1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f83  00000000  00000000  000540c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dc38  00000000  00000000  0006b049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00108c81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ec8  00000000  00000000  00108cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000270 	.word	0x20000270
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800946c 	.word	0x0800946c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000274 	.word	0x20000274
 80001d4:	0800946c 	.word	0x0800946c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <modbus_1t5_Timeout+0x1c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	751a      	strb	r2, [r3, #20]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	2000028c 	.word	0x2000028c

08000ec4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <modbus_3t5_Timeout+0x1c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	755a      	strb	r2, [r3, #21]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	2000028c 	.word	0x2000028c

08000ee4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000efe:	1c59      	adds	r1, r3, #1
 8000f00:	b289      	uxth	r1, r1
 8000f02:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f06:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f0a:	d210      	bcs.n	8000f2e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68d8      	ldr	r0, [r3, #12]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f1e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f22:	4413      	add	r3, r2
 8000f24:	3302      	adds	r3, #2
 8000f26:	2201      	movs	r2, #1
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f005 fda3 	bl	8006a74 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f2e:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	691b      	ldr	r3, [r3, #16]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000028c 	.word	0x2000028c

08000f48 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <Modbus_init+0x9c>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f58:	4b22      	ldr	r3, [pc, #136]	; (8000fe4 <Modbus_init+0x9c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000f60:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <Modbus_init+0x9c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4a20      	ldr	r2, [pc, #128]	; (8000fe8 <Modbus_init+0xa0>)
 8000f68:	2114      	movs	r1, #20
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f004 ff34 	bl	8005dd8 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <Modbus_init+0x9c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <Modbus_init+0xa4>)
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f004 ff2c 	bl	8005dd8 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000f80:	4b18      	ldr	r3, [pc, #96]	; (8000fe4 <Modbus_init+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <Modbus_init+0xa8>)
 8000f88:	2103      	movs	r1, #3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f005 fcca 	bl	8006924 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <Modbus_init+0x9c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68d8      	ldr	r0, [r3, #12]
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <Modbus_init+0x9c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <Modbus_init+0x9c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000fa2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	f005 fd61 	bl	8006a74 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <Modbus_init+0x9c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10c      	bne.n	8000fdc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <Modbus_init+0x9c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f003 ffa5 	bl	8004f18 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <Modbus_init+0x9c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f004 f9e4 	bl	80053a4 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2000028c 	.word	0x2000028c
 8000fe8:	08000ea5 	.word	0x08000ea5
 8000fec:	08000ec5 	.word	0x08000ec5
 8000ff0:	08000ee5 	.word	0x08000ee5

08000ff4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001000:	23ff      	movs	r3, #255	; 0xff
 8001002:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001004:	23ff      	movs	r3, #255	; 0xff
 8001006:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001008:	e013      	b.n	8001032 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	7bbb      	ldrb	r3, [r7, #14]
 8001014:	4053      	eors	r3, r2
 8001016:	b2db      	uxtb	r3, r3
 8001018:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800101a:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <CRC16+0x64>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4413      	add	r3, r2
 8001020:	781a      	ldrb	r2, [r3, #0]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4053      	eors	r3, r2
 8001026:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001028:	4a0c      	ldr	r2, [pc, #48]	; (800105c <CRC16+0x68>)
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001032:	883b      	ldrh	r3, [r7, #0]
 8001034:	1e5a      	subs	r2, r3, #1
 8001036:	803a      	strh	r2, [r7, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e6      	bne.n	800100a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	20000100 	.word	0x20000100
 800105c:	20000000 	.word	0x20000000

08001060 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001066:	4b81      	ldr	r3, [pc, #516]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	7e1b      	ldrb	r3, [r3, #24]
 800106c:	3b01      	subs	r3, #1
 800106e:	2b03      	cmp	r3, #3
 8001070:	d80a      	bhi.n	8001088 <Modbus_Protocal_Worker+0x28>
 8001072:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <Modbus_Protocal_Worker+0x18>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001093 	.word	0x08001093
 800107c:	08001233 	.word	0x08001233
 8001080:	0800111f 	.word	0x0800111f
 8001084:	08001145 	.word	0x08001145
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2201      	movs	r2, #1
 800108e:	761a      	strb	r2, [r3, #24]
		break;
 8001090:	e0e8      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800109e:	f000 f9dd 	bl	800145c <Modbus_Emission>
 80010a2:	e01c      	b.n	80010de <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	7d9b      	ldrb	r3, [r3, #22]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d017      	beq.n	80010de <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010be:	4b6b      	ldr	r3, [pc, #428]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f042 0201 	orr.w	r2, r2, #1
 80010d4:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010d6:	4b65      	ldr	r3, [pc, #404]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2203      	movs	r2, #3
 80010dc:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010de:	4b63      	ldr	r3, [pc, #396]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b20      	cmp	r3, #32
 80010ec:	f040 80b3 	bne.w	8001256 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010f0:	4b5e      	ldr	r3, [pc, #376]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010fa:	4b5c      	ldr	r3, [pc, #368]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68d8      	ldr	r0, [r3, #12]
 8001100:	4b5a      	ldr	r3, [pc, #360]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b59      	ldr	r3, [pc, #356]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800110c:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001110:	4413      	add	r3, r2
 8001112:	3302      	adds	r3, #2
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f005 fcac 	bl	8006a74 <HAL_UART_Receive_IT>
		}
		break;
 800111c:	e09b      	b.n	8001256 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	7d1b      	ldrb	r3, [r3, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8098 	beq.w	800125a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001132:	4b4e      	ldr	r3, [pc, #312]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	22fe      	movs	r2, #254	; 0xfe
 8001138:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800113a:	4b4c      	ldr	r3, [pc, #304]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2204      	movs	r2, #4
 8001140:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001142:	e08a      	b.n	800125a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001144:	4b49      	ldr	r3, [pc, #292]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7d9b      	ldrb	r3, [r3, #22]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800114e:	4b47      	ldr	r3, [pc, #284]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d103      	bne.n	8001162 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	22ff      	movs	r2, #255	; 0xff
 8001160:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800116a:	f113 0f02 	cmn.w	r3, #2
 800116e:	d150      	bne.n	8001212 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001170:	4b3e      	ldr	r3, [pc, #248]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001178:	4b3c      	ldr	r3, [pc, #240]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001180:	4b3a      	ldr	r3, [pc, #232]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	3b02      	subs	r3, #2
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff ff31 	bl	8000ff4 <CRC16>
 8001192:	4603      	mov	r3, r0
 8001194:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001196:	793a      	ldrb	r2, [r7, #4]
 8001198:	4b34      	ldr	r3, [pc, #208]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119a:	6819      	ldr	r1, [r3, #0]
 800119c:	4b33      	ldr	r3, [pc, #204]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d10c      	bne.n	80011ca <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011b0:	797a      	ldrb	r2, [r7, #5]
 80011b2:	4b2e      	ldr	r3, [pc, #184]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b4:	6819      	ldr	r1, [r3, #0]
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011be:	3b01      	subs	r3, #1
 80011c0:	440b      	add	r3, r1
 80011c2:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d004      	beq.n	80011d4 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	22ff      	movs	r2, #255	; 0xff
 80011d0:	75da      	strb	r2, [r3, #23]
				break;
 80011d2:	e047      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d113      	bne.n	800120e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80011f6:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001200:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001202:	461a      	mov	r2, r3
 8001204:	f006 fdf8 	bl	8007df8 <memcpy>

			//execute command
			Modbus_frame_response();
 8001208:	f000 f910 	bl	800142c <Modbus_frame_response>
 800120c:	e001      	b.n	8001212 <Modbus_Protocal_Worker+0x1b2>
				break;
 800120e:	bf00      	nop
					}
		break;


	}
}
 8001210:	e028      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	7d5b      	ldrb	r3, [r3, #21]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d020      	beq.n	800125e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2201      	movs	r2, #1
 8001222:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4618      	mov	r0, r3
 800122c:	f005 fcd0 	bl	8006bd0 <HAL_UART_AbortReceive>
		break;
 8001230:	e015      	b.n	800125e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b20      	cmp	r3, #32
 8001240:	d10f      	bne.n	8001262 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2201      	movs	r2, #1
 8001252:	761a      	strb	r2, [r3, #24]
		break;
 8001254:	e005      	b.n	8001262 <Modbus_Protocal_Worker+0x202>
		break;
 8001256:	bf00      	nop
 8001258:	e004      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125a:	bf00      	nop
 800125c:	e002      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 8001262:	bf00      	nop
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2000028c 	.word	0x2000028c

08001270 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <modbusWrite1Register+0x80>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	7e9b      	ldrb	r3, [r3, #26]
 800127c:	b29b      	uxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <modbusWrite1Register+0x80>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7edb      	ldrb	r3, [r3, #27]
 8001288:	b29b      	uxth	r3, r3
 800128a:	4413      	add	r3, r2
 800128c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800128e:	88fa      	ldrh	r2, [r7, #6]
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <modbusWrite1Register+0x80>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	429a      	cmp	r2, r3
 8001298:	d903      	bls.n	80012a2 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800129a:	2002      	movs	r0, #2
 800129c:	f000 f8a4 	bl	80013e8 <ModbusErrorReply>
			 return;
 80012a0:	e023      	b.n	80012ea <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6859      	ldr	r1, [r3, #4]
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	7f12      	ldrb	r2, [r2, #28]
 80012b4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <modbusWrite1Register+0x80>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <modbusWrite1Register+0x80>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6859      	ldr	r1, [r3, #4]
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	440b      	add	r3, r1
 80012c6:	7f52      	ldrb	r2, [r2, #29]
 80012c8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <modbusWrite1Register+0x80>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <modbusWrite1Register+0x80>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80012d8:	2208      	movs	r2, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	f006 fd8c 	bl	8007df8 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <modbusWrite1Register+0x80>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2205      	movs	r2, #5
 80012e6:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	2000028c 	.word	0x2000028c

080012f4 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012fa:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <modbusRead1Register+0xf0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	7f1b      	ldrb	r3, [r3, #28]
 8001300:	b29b      	uxth	r3, r3
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b29a      	uxth	r2, r3
 8001306:	4b37      	ldr	r3, [pc, #220]	; (80013e4 <modbusRead1Register+0xf0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7f5b      	ldrb	r3, [r3, #29]
 800130c:	b29b      	uxth	r3, r3
 800130e:	4413      	add	r3, r2
 8001310:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <modbusRead1Register+0xf0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	7e9b      	ldrb	r3, [r3, #26]
 8001318:	b29b      	uxth	r3, r3
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	b29a      	uxth	r2, r3
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <modbusRead1Register+0xf0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	7edb      	ldrb	r3, [r3, #27]
 8001324:	b29b      	uxth	r3, r3
 8001326:	4413      	add	r3, r2
 8001328:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <modbusRead1Register+0x42>
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	2b7d      	cmp	r3, #125	; 0x7d
 8001334:	d903      	bls.n	800133e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001336:	2003      	movs	r0, #3
 8001338:	f000 f856 	bl	80013e8 <ModbusErrorReply>
		 return;
 800133c:	e04e      	b.n	80013dc <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800133e:	88ba      	ldrh	r2, [r7, #4]
 8001340:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <modbusRead1Register+0xf0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	429a      	cmp	r2, r3
 8001348:	d808      	bhi.n	800135c <modbusRead1Register+0x68>
 800134a:	88ba      	ldrh	r2, [r7, #4]
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	461a      	mov	r2, r3
 8001352:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <modbusRead1Register+0xf0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	429a      	cmp	r2, r3
 800135a:	d903      	bls.n	8001364 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 f843 	bl	80013e8 <ModbusErrorReply>
		 return;
 8001362:	e03b      	b.n	80013dc <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001364:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <modbusRead1Register+0xf0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2203      	movs	r2, #3
 800136a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <modbusRead1Register+0xf0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0052      	lsls	r2, r2, #1
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800137e:	2400      	movs	r4, #0
 8001380:	e020      	b.n	80013c4 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	4423      	add	r3, r4
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	18d1      	adds	r1, r2, r3
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <modbusRead1Register+0xf0>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	1c63      	adds	r3, r4, #1
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	7849      	ldrb	r1, [r1, #1]
 800139a:	4413      	add	r3, r2
 800139c:	460a      	mov	r2, r1
 800139e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <modbusRead1Register+0xf0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	88bb      	ldrh	r3, [r7, #4]
 80013aa:	4423      	add	r3, r4
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	18d1      	adds	r1, r2, r3
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <modbusRead1Register+0xf0>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	0063      	lsls	r3, r4, #1
 80013b6:	3303      	adds	r3, #3
 80013b8:	7809      	ldrb	r1, [r1, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	460a      	mov	r2, r1
 80013be:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80013c2:	3401      	adds	r4, #1
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	429c      	cmp	r4, r3
 80013c8:	dbdb      	blt.n	8001382 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <modbusRead1Register+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0052      	lsls	r2, r2, #1
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000028c 	.word	0x2000028c

080013e8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <ModbusErrorReply+0x40>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	7e5a      	ldrb	r2, [r3, #25]
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <ModbusErrorReply+0x40>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <ModbusErrorReply+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <ModbusErrorReply+0x40>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2202      	movs	r2, #2
 8001416:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	2000028c 	.word	0x2000028c

0800142c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <Modbus_frame_response+0x2c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	7e5b      	ldrb	r3, [r3, #25]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d004      	beq.n	8001444 <Modbus_frame_response+0x18>
 800143a:	2b06      	cmp	r3, #6
 800143c:	d105      	bne.n	800144a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800143e:	f7ff ff17 	bl	8001270 <modbusWrite1Register>
		break;
 8001442:	e006      	b.n	8001452 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001444:	f7ff ff56 	bl	80012f4 <modbusRead1Register>
		break;
 8001448:	e003      	b.n	8001452 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ffcc 	bl	80013e8 <ModbusErrorReply>
		break;
 8001450:	bf00      	nop

	}
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000028c 	.word	0x2000028c

0800145c <Modbus_Emission>:

void Modbus_Emission()
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <Modbus_Emission+0xfc>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b20      	cmp	r3, #32
 8001470:	d15e      	bne.n	8001530 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001472:	4b39      	ldr	r3, [pc, #228]	; (8001558 <Modbus_Emission+0xfc>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b38      	ldr	r3, [pc, #224]	; (8001558 <Modbus_Emission+0xfc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <Modbus_Emission+0xfc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001488:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148a:	4b33      	ldr	r3, [pc, #204]	; (8001558 <Modbus_Emission+0xfc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 8001492:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Modbus_Emission+0xfc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 800149a:	461a      	mov	r2, r3
 800149c:	f006 fcac 	bl	8007df8 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <Modbus_Emission+0xfc>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Modbus_Emission+0xfc>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3203      	adds	r2, #3
 80014b0:	b292      	uxth	r2, r2
 80014b2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <Modbus_Emission+0xfc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <Modbus_Emission+0xfc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c6:	3b02      	subs	r3, #2
 80014c8:	4619      	mov	r1, r3
 80014ca:	4610      	mov	r0, r2
 80014cc:	f7ff fd92 	bl	8000ff4 <CRC16>
 80014d0:	4603      	mov	r3, r0
 80014d2:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d4:	4b20      	ldr	r3, [pc, #128]	; (8001558 <Modbus_Emission+0xfc>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <Modbus_Emission+0xfc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014e0:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e2:	7939      	ldrb	r1, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	460a      	mov	r2, r1
 80014e8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <Modbus_Emission+0xfc>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <Modbus_Emission+0xfc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014f8:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fa:	7979      	ldrb	r1, [r7, #5]
 80014fc:	4413      	add	r3, r2
 80014fe:	460a      	mov	r2, r1
 8001500:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <Modbus_Emission+0xfc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <Modbus_Emission+0xfc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <Modbus_Emission+0xfc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <Modbus_Emission+0xfc>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f005 fad2 	bl	8006ad4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <Modbus_Emission+0xfc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b07      	ldr	r3, [pc, #28]	; (8001558 <Modbus_Emission+0xfc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <Modbus_Emission+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001548:	4b03      	ldr	r3, [pc, #12]	; (8001558 <Modbus_Emission+0xfc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2202      	movs	r2, #2
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	2000028c 	.word	0x2000028c

0800155c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001562:	463b      	mov	r3, r7
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800156e:	4b21      	ldr	r3, [pc, #132]	; (80015f4 <MX_ADC1_Init+0x98>)
 8001570:	4a21      	ldr	r2, [pc, #132]	; (80015f8 <MX_ADC1_Init+0x9c>)
 8001572:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001574:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <MX_ADC1_Init+0x98>)
 8001576:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800157a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800157c:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <MX_ADC1_Init+0x98>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001582:	4b1c      	ldr	r3, [pc, #112]	; (80015f4 <MX_ADC1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <MX_ADC1_Init+0x98>)
 800158a:	2200      	movs	r2, #0
 800158c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800158e:	4b19      	ldr	r3, [pc, #100]	; (80015f4 <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001596:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <MX_ADC1_Init+0x98>)
 8001598:	2200      	movs	r2, #0
 800159a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800159c:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <MX_ADC1_Init+0x98>)
 800159e:	4a17      	ldr	r2, [pc, #92]	; (80015fc <MX_ADC1_Init+0xa0>)
 80015a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015a2:	4b14      	ldr	r3, [pc, #80]	; (80015f4 <MX_ADC1_Init+0x98>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <MX_ADC1_Init+0x98>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_ADC1_Init+0x98>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <MX_ADC1_Init+0x98>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015bc:	480d      	ldr	r0, [pc, #52]	; (80015f4 <MX_ADC1_Init+0x98>)
 80015be:	f001 fce9 	bl	8002f94 <HAL_ADC_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015c8:	f001 f834 	bl	8002634 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015cc:	230a      	movs	r3, #10
 80015ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015d0:	2301      	movs	r3, #1
 80015d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_ADC1_Init+0x98>)
 80015de:	f001 fd1d 	bl	800301c <HAL_ADC_ConfigChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015e8:	f001 f824 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000290 	.word	0x20000290
 80015f8:	40012000 	.word	0x40012000
 80015fc:	0f000001 	.word	0x0f000001

08001600 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	; 0x28
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0314 	add.w	r3, r7, #20
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a17      	ldr	r2, [pc, #92]	; (800167c <HAL_ADC_MspInit+0x7c>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d127      	bne.n	8001672 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	4b16      	ldr	r3, [pc, #88]	; (8001680 <HAL_ADC_MspInit+0x80>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162a:	4a15      	ldr	r2, [pc, #84]	; (8001680 <HAL_ADC_MspInit+0x80>)
 800162c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001630:	6453      	str	r3, [r2, #68]	; 0x44
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <HAL_ADC_MspInit+0x80>)
 8001634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <HAL_ADC_MspInit+0x80>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a0e      	ldr	r2, [pc, #56]	; (8001680 <HAL_ADC_MspInit+0x80>)
 8001648:	f043 0304 	orr.w	r3, r3, #4
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <HAL_ADC_MspInit+0x80>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800165a:	2303      	movs	r3, #3
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165e:	2303      	movs	r3, #3
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <HAL_ADC_MspInit+0x84>)
 800166e:	f002 fc23 	bl	8003eb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001672:	bf00      	nop
 8001674:	3728      	adds	r7, #40	; 0x28
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40012000 	.word	0x40012000
 8001680:	40023800 	.word	0x40023800
 8001684:	40020800 	.word	0x40020800

08001688 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <MX_DMA_Init+0x3c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	4a0b      	ldr	r2, [pc, #44]	; (80016c4 <MX_DMA_Init+0x3c>)
 8001698:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800169c:	6313      	str	r3, [r2, #48]	; 0x30
 800169e:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <MX_DMA_Init+0x3c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2100      	movs	r1, #0
 80016ae:	2011      	movs	r0, #17
 80016b0:	f001 ffbd 	bl	800362e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80016b4:	2011      	movs	r0, #17
 80016b6:	f001 ffd6 	bl	8003666 <HAL_NVIC_EnableIRQ>

}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40023800 	.word	0x40023800

080016c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b3b      	ldr	r3, [pc, #236]	; (80017d0 <MX_GPIO_Init+0x108>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a3a      	ldr	r2, [pc, #232]	; (80017d0 <MX_GPIO_Init+0x108>)
 80016e8:	f043 0304 	orr.w	r3, r3, #4
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b38      	ldr	r3, [pc, #224]	; (80017d0 <MX_GPIO_Init+0x108>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <MX_GPIO_Init+0x108>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a33      	ldr	r2, [pc, #204]	; (80017d0 <MX_GPIO_Init+0x108>)
 8001704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b31      	ldr	r3, [pc, #196]	; (80017d0 <MX_GPIO_Init+0x108>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <MX_GPIO_Init+0x108>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a2c      	ldr	r2, [pc, #176]	; (80017d0 <MX_GPIO_Init+0x108>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b2a      	ldr	r3, [pc, #168]	; (80017d0 <MX_GPIO_Init+0x108>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
 8001736:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <MX_GPIO_Init+0x108>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a25      	ldr	r2, [pc, #148]	; (80017d0 <MX_GPIO_Init+0x108>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b23      	ldr	r3, [pc, #140]	; (80017d0 <MX_GPIO_Init+0x108>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 6102 	mov.w	r1, #2080	; 0x820
 8001754:	481f      	ldr	r0, [pc, #124]	; (80017d4 <MX_GPIO_Init+0x10c>)
 8001756:	f002 fd33 	bl	80041c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800175a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001760:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	4619      	mov	r1, r3
 8001770:	4819      	ldr	r0, [pc, #100]	; (80017d8 <MX_GPIO_Init+0x110>)
 8001772:	f002 fba1 	bl	8003eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001776:	230c      	movs	r3, #12
 8001778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800177a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800177e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	4619      	mov	r1, r3
 800178a:	4813      	ldr	r0, [pc, #76]	; (80017d8 <MX_GPIO_Init+0x110>)
 800178c:	f002 fb94 	bl	8003eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11;
 8001790:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8001794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001796:	2301      	movs	r3, #1
 8001798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	4619      	mov	r1, r3
 80017a8:	480a      	ldr	r0, [pc, #40]	; (80017d4 <MX_GPIO_Init+0x10c>)
 80017aa:	f002 fb85 	bl	8003eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b4:	2300      	movs	r3, #0
 80017b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	4619      	mov	r1, r3
 80017c2:	4806      	ldr	r0, [pc, #24]	; (80017dc <MX_GPIO_Init+0x114>)
 80017c4:	f002 fb78 	bl	8003eb8 <HAL_GPIO_Init>

}
 80017c8:	bf00      	nop
 80017ca:	3728      	adds	r7, #40	; 0x28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40020800 	.word	0x40020800
 80017dc:	40020400 	.word	0x40020400

080017e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <MX_I2C1_Init+0x50>)
 80017e6:	4a13      	ldr	r2, [pc, #76]	; (8001834 <MX_I2C1_Init+0x54>)
 80017e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_I2C1_Init+0x50>)
 80017ec:	4a12      	ldr	r2, [pc, #72]	; (8001838 <MX_I2C1_Init+0x58>)
 80017ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f0:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_I2C1_Init+0x50>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <MX_I2C1_Init+0x50>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <MX_I2C1_Init+0x50>)
 80017fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001802:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <MX_I2C1_Init+0x50>)
 8001806:	2200      	movs	r2, #0
 8001808:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <MX_I2C1_Init+0x50>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <MX_I2C1_Init+0x50>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <MX_I2C1_Init+0x50>)
 8001818:	2200      	movs	r2, #0
 800181a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <MX_I2C1_Init+0x50>)
 800181e:	f002 fce9 	bl	80041f4 <HAL_I2C_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001828:	f000 ff04 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	200002d8 	.word	0x200002d8
 8001834:	40005400 	.word	0x40005400
 8001838:	000186a0 	.word	0x000186a0

0800183c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	; 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a19      	ldr	r2, [pc, #100]	; (80018c0 <HAL_I2C_MspInit+0x84>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d12b      	bne.n	80018b6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <HAL_I2C_MspInit+0x88>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a17      	ldr	r2, [pc, #92]	; (80018c4 <HAL_I2C_MspInit+0x88>)
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <HAL_I2C_MspInit+0x88>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800187a:	23c0      	movs	r3, #192	; 0xc0
 800187c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800187e:	2312      	movs	r3, #18
 8001880:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800188a:	2304      	movs	r3, #4
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	4619      	mov	r1, r3
 8001894:	480c      	ldr	r0, [pc, #48]	; (80018c8 <HAL_I2C_MspInit+0x8c>)
 8001896:	f002 fb0f 	bl	8003eb8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_I2C_MspInit+0x88>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	4a08      	ldr	r2, [pc, #32]	; (80018c4 <HAL_I2C_MspInit+0x88>)
 80018a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018a8:	6413      	str	r3, [r2, #64]	; 0x40
 80018aa:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <HAL_I2C_MspInit+0x88>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018b6:	bf00      	nop
 80018b8:	3728      	adds	r7, #40	; 0x28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40005400 	.word	0x40005400
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40020400 	.word	0x40020400
 80018cc:	00000000 	.word	0x00000000

080018d0 <localize>:
float calculateNorm(Coordinate coord);
Coordinate negateCoordinate(Coordinate coord);

// USER CODE ======================================================================================

void localize(Coordinate *inputs, Coordinate *outputs, Coordinate *origin, float *angle) {
 80018d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018d4:	b0a2      	sub	sp, #136	; 0x88
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
 80018de:	603b      	str	r3, [r7, #0]
	Coordinate point1 = inputs[0];
 80018e0:	68fa      	ldr	r2, [r7, #12]
 80018e2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80018e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018ea:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate point2 = inputs[1];
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018f4:	3208      	adds	r2, #8
 80018f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018fa:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate point3 = inputs[2];
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001904:	3210      	adds	r2, #16
 8001906:	e892 0003 	ldmia.w	r2, {r0, r1}
 800190a:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate vectA = subtractCoordinates(point2, point1);
 800190e:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 8001912:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8001916:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800191a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800191e:	eeb0 1a46 	vmov.f32	s2, s12
 8001922:	eef0 1a66 	vmov.f32	s3, s13
 8001926:	eeb0 0a47 	vmov.f32	s0, s14
 800192a:	eef0 0a67 	vmov.f32	s1, s15
 800192e:	f000 fba7 	bl	8002080 <subtractCoordinates>
 8001932:	eeb0 7a40 	vmov.f32	s14, s0
 8001936:	eef0 7a60 	vmov.f32	s15, s1
 800193a:	ed87 7a12 	vstr	s14, [r7, #72]	; 0x48
 800193e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	Coordinate vectB = subtractCoordinates(point3, point2);
 8001942:	ed97 6a16 	vldr	s12, [r7, #88]	; 0x58
 8001946:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800194a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800194e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001952:	eeb0 1a46 	vmov.f32	s2, s12
 8001956:	eef0 1a66 	vmov.f32	s3, s13
 800195a:	eeb0 0a47 	vmov.f32	s0, s14
 800195e:	eef0 0a67 	vmov.f32	s1, s15
 8001962:	f000 fb8d 	bl	8002080 <subtractCoordinates>
 8001966:	eeb0 7a40 	vmov.f32	s14, s0
 800196a:	eef0 7a60 	vmov.f32	s15, s1
 800196e:	ed87 7a10 	vstr	s14, [r7, #64]	; 0x40
 8001972:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	Coordinate vectC = subtractCoordinates(point3, point1);
 8001976:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 800197a:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800197e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001982:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001986:	eeb0 1a46 	vmov.f32	s2, s12
 800198a:	eef0 1a66 	vmov.f32	s3, s13
 800198e:	eeb0 0a47 	vmov.f32	s0, s14
 8001992:	eef0 0a67 	vmov.f32	s1, s15
 8001996:	f000 fb73 	bl	8002080 <subtractCoordinates>
 800199a:	eeb0 7a40 	vmov.f32	s14, s0
 800199e:	eef0 7a60 	vmov.f32	s15, s1
 80019a2:	ed87 7a0e 	vstr	s14, [r7, #56]	; 0x38
 80019a6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float lenA = calculateNorm(vectA);
 80019aa:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80019ae:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80019b2:	eeb0 0a47 	vmov.f32	s0, s14
 80019b6:	eef0 0a67 	vmov.f32	s1, s15
 80019ba:	f000 fb9b 	bl	80020f4 <calculateNorm>
 80019be:	ed87 0a1e 	vstr	s0, [r7, #120]	; 0x78
	float lenB = calculateNorm(vectB);
 80019c2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80019c6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019ca:	eeb0 0a47 	vmov.f32	s0, s14
 80019ce:	eef0 0a67 	vmov.f32	s1, s15
 80019d2:	f000 fb8f 	bl	80020f4 <calculateNorm>
 80019d6:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
	float lenC = calculateNorm(vectC);
 80019da:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80019de:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019e2:	eeb0 0a47 	vmov.f32	s0, s14
 80019e6:	eef0 0a67 	vmov.f32	s1, s15
 80019ea:	f000 fb83 	bl	80020f4 <calculateNorm>
 80019ee:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	Coordinate vector1;
	Coordinate vector2;

	if (lenA < lenB && lenB < lenC && lenA < lenC) {
 80019f2:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80019f6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80019fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a02:	d534      	bpl.n	8001a6e <localize+0x19e>
 8001a04:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001a08:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	d52b      	bpl.n	8001a6e <localize+0x19e>
 8001a16:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001a1a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001a1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	d522      	bpl.n	8001a6e <localize+0x19e>
		// CASE 1
		*origin = point2;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a30:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a34:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectB;
 8001a38:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a3c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001a40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a44:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = negateCoordinate(vectA);
 8001a48:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001a4c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001a50:	eeb0 0a47 	vmov.f32	s0, s14
 8001a54:	eef0 0a67 	vmov.f32	s1, s15
 8001a58:	f000 fb7f 	bl	800215a <negateCoordinate>
 8001a5c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a60:	eef0 7a60 	vmov.f32	s15, s1
 8001a64:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8001a68:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001a6c:	e134      	b.n	8001cd8 <localize+0x408>
	} else if (lenC < lenB && lenB < lenA && lenC < lenA) {
 8001a6e:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001a72:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001a76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7e:	d53e      	bpl.n	8001afe <localize+0x22e>
 8001a80:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001a84:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001a88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a90:	d535      	bpl.n	8001afe <localize+0x22e>
 8001a92:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001a96:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001a9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa2:	d52c      	bpl.n	8001afe <localize+0x22e>
		// CASE 2
		*origin = point3;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001aac:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ab0:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectB);
 8001ab4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001ab8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001abc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ac0:	eef0 0a67 	vmov.f32	s1, s15
 8001ac4:	f000 fb49 	bl	800215a <negateCoordinate>
 8001ac8:	eeb0 7a40 	vmov.f32	s14, s0
 8001acc:	eef0 7a60 	vmov.f32	s15, s1
 8001ad0:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8001ad4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = negateCoordinate(vectC);
 8001ad8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001adc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ae0:	eeb0 0a47 	vmov.f32	s0, s14
 8001ae4:	eef0 0a67 	vmov.f32	s1, s15
 8001ae8:	f000 fb37 	bl	800215a <negateCoordinate>
 8001aec:	eeb0 7a40 	vmov.f32	s14, s0
 8001af0:	eef0 7a60 	vmov.f32	s15, s1
 8001af4:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8001af8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001afc:	e0ec      	b.n	8001cd8 <localize+0x408>
	} else if (lenA < lenC && lenC < lenB && lenA < lenB) {
 8001afe:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001b02:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001b06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0e:	d52a      	bpl.n	8001b66 <localize+0x296>
 8001b10:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001b14:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b20:	d521      	bpl.n	8001b66 <localize+0x296>
 8001b22:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001b26:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b32:	d518      	bpl.n	8001b66 <localize+0x296>
		// CASE 3
		*origin = point1;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	461a      	mov	r2, r3
 8001b38:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001b3c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b40:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectC;
 8001b44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b48:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001b4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b50:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = vectA;
 8001b54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b58:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001b5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b60:	e883 0003 	stmia.w	r3, {r0, r1}
 8001b64:	e0b8      	b.n	8001cd8 <localize+0x408>
	} else if (lenC < lenA && lenA < lenB && lenC < lenB) {
 8001b66:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001b6a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001b6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b76:	d52a      	bpl.n	8001bce <localize+0x2fe>
 8001b78:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001b7c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b88:	d521      	bpl.n	8001bce <localize+0x2fe>
 8001b8a:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001b8e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9a:	d518      	bpl.n	8001bce <localize+0x2fe>
		// CASE 4
		*origin = point1;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001ba4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ba8:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectA;
 8001bac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bb0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001bb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bb8:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = vectC;
 8001bbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bc0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001bc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bc8:	e883 0003 	stmia.w	r3, {r0, r1}
 8001bcc:	e084      	b.n	8001cd8 <localize+0x408>
	} else if (lenB < lenC && lenC < lenA && lenB < lenA) {
 8001bce:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001bd2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001bd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bde:	d53e      	bpl.n	8001c5e <localize+0x38e>
 8001be0:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8001be4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001be8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf0:	d535      	bpl.n	8001c5e <localize+0x38e>
 8001bf2:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001bf6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001bfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c02:	d52c      	bpl.n	8001c5e <localize+0x38e>
		// CASE 5
		*origin = point3;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	461a      	mov	r2, r3
 8001c08:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c10:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectC);
 8001c14:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001c18:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c1c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c20:	eef0 0a67 	vmov.f32	s1, s15
 8001c24:	f000 fa99 	bl	800215a <negateCoordinate>
 8001c28:	eeb0 7a40 	vmov.f32	s14, s0
 8001c2c:	eef0 7a60 	vmov.f32	s15, s1
 8001c30:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8001c34:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = negateCoordinate(vectB);
 8001c38:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001c3c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c40:	eeb0 0a47 	vmov.f32	s0, s14
 8001c44:	eef0 0a67 	vmov.f32	s1, s15
 8001c48:	f000 fa87 	bl	800215a <negateCoordinate>
 8001c4c:	eeb0 7a40 	vmov.f32	s14, s0
 8001c50:	eef0 7a60 	vmov.f32	s15, s1
 8001c54:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8001c58:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001c5c:	e03c      	b.n	8001cd8 <localize+0x408>
	} else if (lenB < lenA && lenA < lenC && lenB < lenC) {
 8001c5e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001c62:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001c66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	d533      	bpl.n	8001cd8 <localize+0x408>
 8001c70:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001c74:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c80:	d52a      	bpl.n	8001cd8 <localize+0x408>
 8001c82:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8001c86:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	d521      	bpl.n	8001cd8 <localize+0x408>
		// CASE 6
		*origin = point2;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	461a      	mov	r2, r3
 8001c98:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c9c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ca0:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectA);
 8001ca4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ca8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001cac:	eeb0 0a47 	vmov.f32	s0, s14
 8001cb0:	eef0 0a67 	vmov.f32	s1, s15
 8001cb4:	f000 fa51 	bl	800215a <negateCoordinate>
 8001cb8:	eeb0 7a40 	vmov.f32	s14, s0
 8001cbc:	eef0 7a60 	vmov.f32	s15, s1
 8001cc0:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8001cc4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = vectB;
 8001cc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ccc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001cd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001cd4:	e883 0003 	stmia.w	r3, {r0, r1}
	}

	// calculate vector angle
	if (vector1.x == 0) {
 8001cd8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001cdc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce4:	d10e      	bne.n	8001d04 <localize+0x434>
		if (vector1.y > 0) {
 8001ce6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001cea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf2:	dd03      	ble.n	8001cfc <localize+0x42c>
			*angle = M_PI / 2.0;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	4a72      	ldr	r2, [pc, #456]	; (8001ec0 <localize+0x5f0>)
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	e096      	b.n	8001e2a <localize+0x55a>
		} else {
			*angle = 1.5 * M_PI;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	4a71      	ldr	r2, [pc, #452]	; (8001ec4 <localize+0x5f4>)
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	e092      	b.n	8001e2a <localize+0x55a>
		}
	} else if (vector1.y == 0) {
 8001d04:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d08:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d10:	d10f      	bne.n	8001d32 <localize+0x462>
		if (vector1.x >= 0) {
 8001d12:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001d16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1e:	db04      	blt.n	8001d2a <localize+0x45a>
			*angle = 0;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	e07f      	b.n	8001e2a <localize+0x55a>
		} else {
			*angle = M_PI;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	4a66      	ldr	r2, [pc, #408]	; (8001ec8 <localize+0x5f8>)
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	e07b      	b.n	8001e2a <localize+0x55a>
		}
	} else {
		*angle = abs(atan(vector1.y / vector1.x));
 8001d32:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001d36:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001d3a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d3e:	ee16 0a90 	vmov	r0, s13
 8001d42:	f7fe fbad 	bl	80004a0 <__aeabi_f2d>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	ec43 2b10 	vmov	d0, r2, r3
 8001d4e:	f006 f86b 	bl	8007e28 <atan>
 8001d52:	ec53 2b10 	vmov	r2, r3, d0
 8001d56:	4610      	mov	r0, r2
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f7fe fea9 	bl	8000ab0 <__aeabi_d2iz>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	bfb8      	it	lt
 8001d64:	425b      	neglt	r3, r3
 8001d66:	ee07 3a90 	vmov	s15, r3
 8001d6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	edc3 7a00 	vstr	s15, [r3]
		if (vector1.x < 0 && vector1.y < 0) {
 8001d74:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001d78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d80:	d51a      	bpl.n	8001db8 <localize+0x4e8>
 8001d82:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8e:	d513      	bpl.n	8001db8 <localize+0x4e8>
			*angle = M_PI + *angle;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fb83 	bl	80004a0 <__aeabi_f2d>
 8001d9a:	a345      	add	r3, pc, #276	; (adr r3, 8001eb0 <localize+0x5e0>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fa20 	bl	80001e4 <__adddf3>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe fea8 	bl	8000b00 <__aeabi_d2f>
 8001db0:	4602      	mov	r2, r0
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	e038      	b.n	8001e2a <localize+0x55a>
		} else if (vector1.x < 0) {
 8001db8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001dbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc4:	d515      	bpl.n	8001df2 <localize+0x522>
			*angle = M_PI - *angle;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fb68 	bl	80004a0 <__aeabi_f2d>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	a136      	add	r1, pc, #216	; (adr r1, 8001eb0 <localize+0x5e0>)
 8001dd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001dda:	f7fe fa01 	bl	80001e0 <__aeabi_dsub>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe fe8b 	bl	8000b00 <__aeabi_d2f>
 8001dea:	4602      	mov	r2, r0
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	e01b      	b.n	8001e2a <localize+0x55a>
		} else if (vector1.y < 0) {
 8001df2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001df6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfe:	d514      	bpl.n	8001e2a <localize+0x55a>
			*angle = 2.0 * M_PI - *angle;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fb4b 	bl	80004a0 <__aeabi_f2d>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	a12a      	add	r1, pc, #168	; (adr r1, 8001eb8 <localize+0x5e8>)
 8001e10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001e14:	f7fe f9e4 	bl	80001e0 <__aeabi_dsub>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4610      	mov	r0, r2
 8001e1e:	4619      	mov	r1, r3
 8001e20:	f7fe fe6e 	bl	8000b00 <__aeabi_d2f>
 8001e24:	4602      	mov	r2, r0
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	601a      	str	r2, [r3, #0]
		}
	}

	// calculate for matrix directions
	float dir = vector1.x * vector2.y - vector1.y * vector2.x;
 8001e2a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001e2e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001e32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e36:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8001e3a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001e3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e46:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	if (dir < 0) {
 8001e4a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e56:	d515      	bpl.n	8001e84 <localize+0x5b4>
		*angle = *angle + M_PI;
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb1f 	bl	80004a0 <__aeabi_f2d>
 8001e62:	a313      	add	r3, pc, #76	; (adr r3, 8001eb0 <localize+0x5e0>)
 8001e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e68:	f7fe f9bc 	bl	80001e4 <__adddf3>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4610      	mov	r0, r2
 8001e72:	4619      	mov	r1, r3
 8001e74:	f7fe fe44 	bl	8000b00 <__aeabi_d2f>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	601a      	str	r2, [r3, #0]
		dir = -1.0;
 8001e7e:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <localize+0x5fc>)
 8001e80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}

	// create 9 points
	float X[] = { 10.0, 30.0, 50.0 };
 8001e84:	4a12      	ldr	r2, [pc, #72]	; (8001ed0 <localize+0x600>)
 8001e86:	f107 031c 	add.w	r3, r7, #28
 8001e8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e8c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float Y[] = { 10.0, 25.0, 40.0 };
 8001e90:	4a10      	ldr	r2, [pc, #64]	; (8001ed4 <localize+0x604>)
 8001e92:	f107 0310 	add.w	r3, r7, #16
 8001e96:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (int i = 0; i < 3; i++) {
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001ea2:	e0e2      	b.n	800206a <localize+0x79a>
		for (int j = 0; j < 3; j++) {
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001ea8:	e0d6      	b.n	8002058 <localize+0x788>
 8001eaa:	bf00      	nop
 8001eac:	f3af 8000 	nop.w
 8001eb0:	54442d18 	.word	0x54442d18
 8001eb4:	400921fb 	.word	0x400921fb
 8001eb8:	54442d18 	.word	0x54442d18
 8001ebc:	401921fb 	.word	0x401921fb
 8001ec0:	3fc90fdb 	.word	0x3fc90fdb
 8001ec4:	4096cbe4 	.word	0x4096cbe4
 8001ec8:	40490fdb 	.word	0x40490fdb
 8001ecc:	bf800000 	.word	0xbf800000
 8001ed0:	08009488 	.word	0x08009488
 8001ed4:	08009494 	.word	0x08009494
			double angleValue = (double) (*angle);  // Dereference and convert to double
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fadf 	bl	80004a0 <__aeabi_f2d>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			outputs[i * 3 + j].x = origin->x + X[i] * dir * cos(angleValue) - Y[j] * sin(angleValue);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fad6 	bl	80004a0 <__aeabi_f2d>
 8001ef4:	4604      	mov	r4, r0
 8001ef6:	460d      	mov	r5, r1
 8001ef8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	3388      	adds	r3, #136	; 0x88
 8001f00:	443b      	add	r3, r7
 8001f02:	3b6c      	subs	r3, #108	; 0x6c
 8001f04:	ed93 7a00 	vldr	s14, [r3]
 8001f08:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f10:	ee17 0a90 	vmov	r0, s15
 8001f14:	f7fe fac4 	bl	80004a0 <__aeabi_f2d>
 8001f18:	4680      	mov	r8, r0
 8001f1a:	4689      	mov	r9, r1
 8001f1c:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001f20:	f006 f922 	bl	8008168 <cos>
 8001f24:	ec53 2b10 	vmov	r2, r3, d0
 8001f28:	4640      	mov	r0, r8
 8001f2a:	4649      	mov	r1, r9
 8001f2c:	f7fe fb10 	bl	8000550 <__aeabi_dmul>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4620      	mov	r0, r4
 8001f36:	4629      	mov	r1, r5
 8001f38:	f7fe f954 	bl	80001e4 <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4690      	mov	r8, r2
 8001f42:	4699      	mov	r9, r3
 8001f44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	3388      	adds	r3, #136	; 0x88
 8001f4a:	443b      	add	r3, r7
 8001f4c:	3b78      	subs	r3, #120	; 0x78
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe faa5 	bl	80004a0 <__aeabi_f2d>
 8001f56:	4604      	mov	r4, r0
 8001f58:	460d      	mov	r5, r1
 8001f5a:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001f5e:	f006 f963 	bl	8008228 <sin>
 8001f62:	ec53 2b10 	vmov	r2, r3, d0
 8001f66:	4620      	mov	r0, r4
 8001f68:	4629      	mov	r1, r5
 8001f6a:	f7fe faf1 	bl	8000550 <__aeabi_dmul>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4640      	mov	r0, r8
 8001f74:	4649      	mov	r1, r9
 8001f76:	f7fe f933 	bl	80001e0 <__aeabi_dsub>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	441a      	add	r2, r3
 8001f8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f8e:	4413      	add	r3, r2
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	18d4      	adds	r4, r2, r3
 8001f96:	f7fe fdb3 	bl	8000b00 <__aeabi_d2f>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	6023      	str	r3, [r4, #0]
			outputs[i * 3 + j].y = origin->y + X[i] * dir * sin(angleValue) + Y[j] * cos(angleValue);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fa7c 	bl	80004a0 <__aeabi_f2d>
 8001fa8:	4604      	mov	r4, r0
 8001faa:	460d      	mov	r5, r1
 8001fac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	3388      	adds	r3, #136	; 0x88
 8001fb4:	443b      	add	r3, r7
 8001fb6:	3b6c      	subs	r3, #108	; 0x6c
 8001fb8:	ed93 7a00 	vldr	s14, [r3]
 8001fbc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fc4:	ee17 0a90 	vmov	r0, s15
 8001fc8:	f7fe fa6a 	bl	80004a0 <__aeabi_f2d>
 8001fcc:	4680      	mov	r8, r0
 8001fce:	4689      	mov	r9, r1
 8001fd0:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001fd4:	f006 f928 	bl	8008228 <sin>
 8001fd8:	ec53 2b10 	vmov	r2, r3, d0
 8001fdc:	4640      	mov	r0, r8
 8001fde:	4649      	mov	r1, r9
 8001fe0:	f7fe fab6 	bl	8000550 <__aeabi_dmul>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4620      	mov	r0, r4
 8001fea:	4629      	mov	r1, r5
 8001fec:	f7fe f8fa 	bl	80001e4 <__adddf3>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	4690      	mov	r8, r2
 8001ff6:	4699      	mov	r9, r3
 8001ff8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	3388      	adds	r3, #136	; 0x88
 8001ffe:	443b      	add	r3, r7
 8002000:	3b78      	subs	r3, #120	; 0x78
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe fa4b 	bl	80004a0 <__aeabi_f2d>
 800200a:	4604      	mov	r4, r0
 800200c:	460d      	mov	r5, r1
 800200e:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8002012:	f006 f8a9 	bl	8008168 <cos>
 8002016:	ec53 2b10 	vmov	r2, r3, d0
 800201a:	4620      	mov	r0, r4
 800201c:	4629      	mov	r1, r5
 800201e:	f7fe fa97 	bl	8000550 <__aeabi_dmul>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4640      	mov	r0, r8
 8002028:	4649      	mov	r1, r9
 800202a:	f7fe f8db 	bl	80001e4 <__adddf3>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4610      	mov	r0, r2
 8002034:	4619      	mov	r1, r3
 8002036:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	441a      	add	r2, r3
 8002040:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002042:	4413      	add	r3, r2
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	18d4      	adds	r4, r2, r3
 800204a:	f7fe fd59 	bl	8000b00 <__aeabi_d2f>
 800204e:	4603      	mov	r3, r0
 8002050:	6063      	str	r3, [r4, #4]
		for (int j = 0; j < 3; j++) {
 8002052:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002054:	3301      	adds	r3, #1
 8002056:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002058:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800205a:	2b02      	cmp	r3, #2
 800205c:	f77f af3c 	ble.w	8001ed8 <localize+0x608>
	for (int i = 0; i < 3; i++) {
 8002060:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002064:	3301      	adds	r3, #1
 8002066:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800206a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800206e:	2b02      	cmp	r3, #2
 8002070:	f77f af18 	ble.w	8001ea4 <localize+0x5d4>
		}
	}
}
 8002074:	bf00      	nop
 8002076:	bf00      	nop
 8002078:	3788      	adds	r7, #136	; 0x88
 800207a:	46bd      	mov	sp, r7
 800207c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002080 <subtractCoordinates>:

Coordinate subtractCoordinates(Coordinate coord1, Coordinate coord2) {
 8002080:	b480      	push	{r7}
 8002082:	b08b      	sub	sp, #44	; 0x2c
 8002084:	af00      	add	r7, sp, #0
 8002086:	eeb0 6a40 	vmov.f32	s12, s0
 800208a:	eef0 6a60 	vmov.f32	s13, s1
 800208e:	eeb0 7a41 	vmov.f32	s14, s2
 8002092:	eef0 7a61 	vmov.f32	s15, s3
 8002096:	ed87 6a04 	vstr	s12, [r7, #16]
 800209a:	edc7 6a05 	vstr	s13, [r7, #20]
 800209e:	ed87 7a02 	vstr	s14, [r7, #8]
 80020a2:	edc7 7a03 	vstr	s15, [r7, #12]
	Coordinate result;
	result.x = coord1.x - coord2.x;
 80020a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80020aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80020ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020b2:	edc7 7a06 	vstr	s15, [r7, #24]
	result.y = coord1.y - coord2.y;
 80020b6:	ed97 7a05 	vldr	s14, [r7, #20]
 80020ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80020be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020c2:	edc7 7a07 	vstr	s15, [r7, #28]
	return result;
 80020c6:	f107 0320 	add.w	r3, r7, #32
 80020ca:	f107 0218 	add.w	r2, r7, #24
 80020ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80020d2:	e883 0003 	stmia.w	r3, {r0, r1}
 80020d6:	6a3a      	ldr	r2, [r7, #32]
 80020d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020da:	ee07 2a10 	vmov	s14, r2
 80020de:	ee07 3a90 	vmov	s15, r3
}
 80020e2:	eeb0 0a47 	vmov.f32	s0, s14
 80020e6:	eef0 0a67 	vmov.f32	s1, s15
 80020ea:	372c      	adds	r7, #44	; 0x2c
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <calculateNorm>:

float calculateNorm(Coordinate coord) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	eeb0 7a40 	vmov.f32	s14, s0
 80020fe:	eef0 7a60 	vmov.f32	s15, s1
 8002102:	ed87 7a00 	vstr	s14, [r7]
 8002106:	edc7 7a01 	vstr	s15, [r7, #4]
	float norm = sqrt(coord.x * coord.x + coord.y * coord.y);
 800210a:	ed97 7a00 	vldr	s14, [r7]
 800210e:	edd7 7a00 	vldr	s15, [r7]
 8002112:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002116:	edd7 6a01 	vldr	s13, [r7, #4]
 800211a:	edd7 7a01 	vldr	s15, [r7, #4]
 800211e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002122:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002126:	ee17 0a90 	vmov	r0, s15
 800212a:	f7fe f9b9 	bl	80004a0 <__aeabi_f2d>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	ec43 2b10 	vmov	d0, r2, r3
 8002136:	f006 f8cf 	bl	80082d8 <sqrt>
 800213a:	ec53 2b10 	vmov	r2, r3, d0
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f7fe fcdd 	bl	8000b00 <__aeabi_d2f>
 8002146:	4603      	mov	r3, r0
 8002148:	60fb      	str	r3, [r7, #12]
	return norm;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	ee07 3a90 	vmov	s15, r3
}
 8002150:	eeb0 0a67 	vmov.f32	s0, s15
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <negateCoordinate>:

Coordinate negateCoordinate(Coordinate coord) {
 800215a:	b480      	push	{r7}
 800215c:	b089      	sub	sp, #36	; 0x24
 800215e:	af00      	add	r7, sp, #0
 8002160:	eeb0 7a40 	vmov.f32	s14, s0
 8002164:	eef0 7a60 	vmov.f32	s15, s1
 8002168:	ed87 7a02 	vstr	s14, [r7, #8]
 800216c:	edc7 7a03 	vstr	s15, [r7, #12]
	Coordinate result;
	result.x = -coord.x;
 8002170:	edd7 7a02 	vldr	s15, [r7, #8]
 8002174:	eef1 7a67 	vneg.f32	s15, s15
 8002178:	edc7 7a04 	vstr	s15, [r7, #16]
	result.y = -coord.y;
 800217c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002180:	eef1 7a67 	vneg.f32	s15, s15
 8002184:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 8002188:	f107 0318 	add.w	r3, r7, #24
 800218c:	f107 0210 	add.w	r2, r7, #16
 8002190:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002194:	e883 0003 	stmia.w	r3, {r0, r1}
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	ee07 2a10 	vmov	s14, r2
 80021a0:	ee07 3a90 	vmov	s15, r3
}
 80021a4:	eeb0 0a47 	vmov.f32	s0, s14
 80021a8:	eef0 0a67 	vmov.f32	s1, s15
 80021ac:	3724      	adds	r7, #36	; 0x24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <modbus_heartbeat_handler>:
void modbus_heartbeat_handler(u16u8_t *registerFrame, MB *variables);
void modbus_data_sync(u16u8_t *registerFrame, MB *variables);

// USER CODE ======================================================================================

void modbus_heartbeat_handler(u16u8_t *registerFrame, MB *variables) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
	static int8_t fail = 0;
	static uint32_t timestamp = 0;
	if (HAL_GetTick() >= timestamp) {
 80021c2:	f000 fedb 	bl	8002f7c <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	4b1a      	ldr	r3, [pc, #104]	; (8002234 <modbus_heartbeat_handler+0x7c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d32c      	bcc.n	800222a <modbus_heartbeat_handler+0x72>
		timestamp = HAL_GetTick() + 200;
 80021d0:	f000 fed4 	bl	8002f7c <HAL_GetTick>
 80021d4:	4603      	mov	r3, r0
 80021d6:	33c8      	adds	r3, #200	; 0xc8
 80021d8:	4a16      	ldr	r2, [pc, #88]	; (8002234 <modbus_heartbeat_handler+0x7c>)
 80021da:	6013      	str	r3, [r2, #0]

		// check if the base system send heartbeat
		if (registerFrame[0].U16 == 18537) {
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	f644 0269 	movw	r2, #18537	; 0x4869
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d106      	bne.n	80021f6 <modbus_heartbeat_handler+0x3e>
			// success
			variables->heartbeat = 1;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	2201      	movs	r2, #1
 80021ec:	849a      	strh	r2, [r3, #36]	; 0x24
			fail = 0;
 80021ee:	4b12      	ldr	r3, [pc, #72]	; (8002238 <modbus_heartbeat_handler+0x80>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	701a      	strb	r2, [r3, #0]
 80021f4:	e015      	b.n	8002222 <modbus_heartbeat_handler+0x6a>
		} else {
			// fail, count failure
			if (fail < 126) {
 80021f6:	4b10      	ldr	r3, [pc, #64]	; (8002238 <modbus_heartbeat_handler+0x80>)
 80021f8:	f993 3000 	ldrsb.w	r3, [r3]
 80021fc:	2b7d      	cmp	r3, #125	; 0x7d
 80021fe:	dc08      	bgt.n	8002212 <modbus_heartbeat_handler+0x5a>
				fail++;
 8002200:	4b0d      	ldr	r3, [pc, #52]	; (8002238 <modbus_heartbeat_handler+0x80>)
 8002202:	f993 3000 	ldrsb.w	r3, [r3]
 8002206:	b2db      	uxtb	r3, r3
 8002208:	3301      	adds	r3, #1
 800220a:	b2db      	uxtb	r3, r3
 800220c:	b25a      	sxtb	r2, r3
 800220e:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <modbus_heartbeat_handler+0x80>)
 8002210:	701a      	strb	r2, [r3, #0]
			}
			// if fail is too high then system is disconnected
			if (fail > 9) {
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <modbus_heartbeat_handler+0x80>)
 8002214:	f993 3000 	ldrsb.w	r3, [r3]
 8002218:	2b09      	cmp	r3, #9
 800221a:	dd02      	ble.n	8002222 <modbus_heartbeat_handler+0x6a>
				variables->heartbeat = 0;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	2200      	movs	r2, #0
 8002220:	849a      	strh	r2, [r3, #36]	; 0x24
			}
		}

		// set heartbeat for base system to see
		registerFrame[0].U16 = 22881;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f645 1261 	movw	r2, #22881	; 0x5961
 8002228:	801a      	strh	r2, [r3, #0]
	}
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	2000092c 	.word	0x2000092c
 8002238:	20000930 	.word	0x20000930

0800223c <modbus_data_sync>:

void modbus_data_sync(u16u8_t *registerFrame, MB *variables) {
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
	// report data back to base system
	registerFrame[0x10].U16 = variables->y_moving_status;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	3320      	adds	r3, #32
 8002250:	b292      	uxth	r2, r2
 8002252:	801a      	strh	r2, [r3, #0]
	registerFrame[0x11].U16 = variables->y_actual_position;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	3322      	adds	r3, #34	; 0x22
 800225e:	b292      	uxth	r2, r2
 8002260:	801a      	strh	r2, [r3, #0]
	registerFrame[0x12].U16 = variables->y_actual_speed;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3324      	adds	r3, #36	; 0x24
 800226c:	b292      	uxth	r2, r2
 800226e:	801a      	strh	r2, [r3, #0]
	registerFrame[0x13].U16 = variables->y_actual_acceleration;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3326      	adds	r3, #38	; 0x26
 800227a:	b292      	uxth	r2, r2
 800227c:	801a      	strh	r2, [r3, #0]
	registerFrame[0x20].U16 = variables->pick_tray_origin_x;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3340      	adds	r3, #64	; 0x40
 8002288:	b292      	uxth	r2, r2
 800228a:	801a      	strh	r2, [r3, #0]
	registerFrame[0x21].U16 = variables->pick_tray_origin_y;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3342      	adds	r3, #66	; 0x42
 8002296:	b292      	uxth	r2, r2
 8002298:	801a      	strh	r2, [r3, #0]
	registerFrame[0x22].U16 = variables->pick_tray_orientation;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3344      	adds	r3, #68	; 0x44
 80022a4:	b292      	uxth	r2, r2
 80022a6:	801a      	strh	r2, [r3, #0]
	registerFrame[0x23].U16 = variables->place_tray_origin_x;
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3346      	adds	r3, #70	; 0x46
 80022b2:	b292      	uxth	r2, r2
 80022b4:	801a      	strh	r2, [r3, #0]
	registerFrame[0x24].U16 = variables->place_tray_origin_y;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3348      	adds	r3, #72	; 0x48
 80022c0:	b292      	uxth	r2, r2
 80022c2:	801a      	strh	r2, [r3, #0]
	registerFrame[0x25].U16 = variables->place_tray_orientation;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	f9b3 201c 	ldrsh.w	r2, [r3, #28]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	334a      	adds	r3, #74	; 0x4a
 80022ce:	b292      	uxth	r2, r2
 80022d0:	801a      	strh	r2, [r3, #0]
	registerFrame[0x41].U16 = variables->x_target_position;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	f9b3 201e 	ldrsh.w	r2, [r3, #30]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3382      	adds	r3, #130	; 0x82
 80022dc:	b292      	uxth	r2, r2
 80022de:	801a      	strh	r2, [r3, #0]
	registerFrame[0x42].U16 = variables->x_target_speed;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3384      	adds	r3, #132	; 0x84
 80022ea:	b292      	uxth	r2, r2
 80022ec:	801a      	strh	r2, [r3, #0]
	registerFrame[0x43].U16 = variables->x_target_acceleration_time;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3386      	adds	r3, #134	; 0x86
 80022f8:	b292      	uxth	r2, r2
 80022fa:	801a      	strh	r2, [r3, #0]

	// get data from base system
	variables->goal_point_x = registerFrame[0x30].U16;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3360      	adds	r3, #96	; 0x60
 8002300:	881b      	ldrh	r3, [r3, #0]
 8002302:	b21a      	sxth	r2, r3
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	805a      	strh	r2, [r3, #2]
	variables->goal_point_y = registerFrame[0x31].U16;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3362      	adds	r3, #98	; 0x62
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	b21a      	sxth	r2, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	809a      	strh	r2, [r3, #4]
	variables->x_actual_position = registerFrame[0x44].U16;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3388      	adds	r3, #136	; 0x88
 8002318:	881b      	ldrh	r3, [r3, #0]
 800231a:	b21a      	sxth	r2, r3
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	80da      	strh	r2, [r3, #6]
	variables->x_actual_speed = registerFrame[0x45].U16;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	338a      	adds	r3, #138	; 0x8a
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	b21a      	sxth	r2, r3
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	811a      	strh	r2, [r3, #8]

	static int16_t base_system_status_master_temp;
	if (base_system_status_master_temp != registerFrame[0x01].U16) {
 800232c:	4b3f      	ldr	r3, [pc, #252]	; (800242c <modbus_data_sync+0x1f0>)
 800232e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002332:	461a      	mov	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3302      	adds	r3, #2
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d00a      	beq.n	8002354 <modbus_data_sync+0x118>
		variables->base_system_status = registerFrame[0x01].U16;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	3302      	adds	r3, #2
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	b21a      	sxth	r2, r3
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	801a      	strh	r2, [r3, #0]
		base_system_status_master_temp = variables->base_system_status;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002350:	4b36      	ldr	r3, [pc, #216]	; (800242c <modbus_data_sync+0x1f0>)
 8002352:	801a      	strh	r2, [r3, #0]
	}

	// update read/write variable
	static int16_t end_effector_status_slave_temp;
	static int16_t end_effector_status_master_temp;
	if (end_effector_status_master_temp != registerFrame[0x02].U16) {
 8002354:	4b36      	ldr	r3, [pc, #216]	; (8002430 <modbus_data_sync+0x1f4>)
 8002356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800235a:	461a      	mov	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3304      	adds	r3, #4
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d010      	beq.n	8002388 <modbus_data_sync+0x14c>
		// there is an update from master
		variables->end_effector_status = registerFrame[0x02].U16;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3304      	adds	r3, #4
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	b21a      	sxth	r2, r3
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	84da      	strh	r2, [r3, #38]	; 0x26
		end_effector_status_master_temp = variables->end_effector_status;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002378:	4b2d      	ldr	r3, [pc, #180]	; (8002430 <modbus_data_sync+0x1f4>)
 800237a:	801a      	strh	r2, [r3, #0]
		end_effector_status_slave_temp = variables->end_effector_status;
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002382:	4b2c      	ldr	r3, [pc, #176]	; (8002434 <modbus_data_sync+0x1f8>)
 8002384:	801a      	strh	r2, [r3, #0]
 8002386:	e018      	b.n	80023ba <modbus_data_sync+0x17e>
	} else if (end_effector_status_slave_temp != variables->end_effector_status) {
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 800238e:	4b29      	ldr	r3, [pc, #164]	; (8002434 <modbus_data_sync+0x1f8>)
 8002390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002394:	429a      	cmp	r2, r3
 8002396:	d010      	beq.n	80023ba <modbus_data_sync+0x17e>
		// there is an update locally
		registerFrame[0x02].U16 = variables->end_effector_status;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3304      	adds	r3, #4
 80023a2:	b292      	uxth	r2, r2
 80023a4:	801a      	strh	r2, [r3, #0]
		end_effector_status_slave_temp = variables->end_effector_status;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 80023ac:	4b21      	ldr	r3, [pc, #132]	; (8002434 <modbus_data_sync+0x1f8>)
 80023ae:	801a      	strh	r2, [r3, #0]
		end_effector_status_master_temp = variables->end_effector_status;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 80023b6:	4b1e      	ldr	r3, [pc, #120]	; (8002430 <modbus_data_sync+0x1f4>)
 80023b8:	801a      	strh	r2, [r3, #0]
	}
	static int16_t x_moving_status_slave_temp;
	static int16_t x_moving_status_master_temp;
	if (x_moving_status_master_temp != registerFrame[0x40].U16) {
 80023ba:	4b1f      	ldr	r3, [pc, #124]	; (8002438 <modbus_data_sync+0x1fc>)
 80023bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023c0:	461a      	mov	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3380      	adds	r3, #128	; 0x80
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d010      	beq.n	80023ee <modbus_data_sync+0x1b2>
		// there is an update from master
		variables->x_moving_status = registerFrame[0x40].U16;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3380      	adds	r3, #128	; 0x80
 80023d0:	881b      	ldrh	r3, [r3, #0]
 80023d2:	b21a      	sxth	r2, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	851a      	strh	r2, [r3, #40]	; 0x28
		x_moving_status_master_temp = variables->x_moving_status;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 80023de:	4b16      	ldr	r3, [pc, #88]	; (8002438 <modbus_data_sync+0x1fc>)
 80023e0:	801a      	strh	r2, [r3, #0]
		x_moving_status_slave_temp = variables->x_moving_status;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 80023e8:	4b14      	ldr	r3, [pc, #80]	; (800243c <modbus_data_sync+0x200>)
 80023ea:	801a      	strh	r2, [r3, #0]
		// there is an update locally
		registerFrame[0x40].U16 = variables->x_moving_status;
		x_moving_status_slave_temp = variables->x_moving_status;
		x_moving_status_master_temp = variables->x_moving_status;
	}
}
 80023ec:	e018      	b.n	8002420 <modbus_data_sync+0x1e4>
	} else if (x_moving_status_slave_temp != variables->x_moving_status) {
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <modbus_data_sync+0x200>)
 80023f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d010      	beq.n	8002420 <modbus_data_sync+0x1e4>
		registerFrame[0x40].U16 = variables->x_moving_status;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3380      	adds	r3, #128	; 0x80
 8002408:	b292      	uxth	r2, r2
 800240a:	801a      	strh	r2, [r3, #0]
		x_moving_status_slave_temp = variables->x_moving_status;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <modbus_data_sync+0x200>)
 8002414:	801a      	strh	r2, [r3, #0]
		x_moving_status_master_temp = variables->x_moving_status;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <modbus_data_sync+0x1fc>)
 800241e:	801a      	strh	r2, [r3, #0]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	20000932 	.word	0x20000932
 8002430:	20000934 	.word	0x20000934
 8002434:	20000936 	.word	0x20000936
 8002438:	20000938 	.word	0x20000938
 800243c:	2000093a 	.word	0x2000093a

08002440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	corners[0].x = -67.9771505376344;
 8002444:	4b2e      	ldr	r3, [pc, #184]	; (8002500 <main+0xc0>)
 8002446:	4a2f      	ldr	r2, [pc, #188]	; (8002504 <main+0xc4>)
 8002448:	601a      	str	r2, [r3, #0]
	corners[0].y = 6.58602150537627;
 800244a:	4b2d      	ldr	r3, [pc, #180]	; (8002500 <main+0xc0>)
 800244c:	4a2e      	ldr	r2, [pc, #184]	; (8002508 <main+0xc8>)
 800244e:	605a      	str	r2, [r3, #4]
	corners[1].x = -29.8723118279570;
 8002450:	4b2b      	ldr	r3, [pc, #172]	; (8002500 <main+0xc0>)
 8002452:	4a2e      	ldr	r2, [pc, #184]	; (800250c <main+0xcc>)
 8002454:	609a      	str	r2, [r3, #8]
	corners[1].y = -24.9327956989248;
 8002456:	4b2a      	ldr	r3, [pc, #168]	; (8002500 <main+0xc0>)
 8002458:	4a2d      	ldr	r2, [pc, #180]	; (8002510 <main+0xd0>)
 800245a:	60da      	str	r2, [r3, #12]
	corners[2].x = 8.23252688172050;
 800245c:	4b28      	ldr	r3, [pc, #160]	; (8002500 <main+0xc0>)
 800245e:	4a2d      	ldr	r2, [pc, #180]	; (8002514 <main+0xd4>)
 8002460:	611a      	str	r2, [r3, #16]
	corners[2].y = 21.1693548387096;
 8002462:	4b27      	ldr	r3, [pc, #156]	; (8002500 <main+0xc0>)
 8002464:	4a2c      	ldr	r2, [pc, #176]	; (8002518 <main+0xd8>)
 8002466:	615a      	str	r2, [r3, #20]
	localize(corners, pick, &origin, &angle);
 8002468:	4b2c      	ldr	r3, [pc, #176]	; (800251c <main+0xdc>)
 800246a:	4a2d      	ldr	r2, [pc, #180]	; (8002520 <main+0xe0>)
 800246c:	492d      	ldr	r1, [pc, #180]	; (8002524 <main+0xe4>)
 800246e:	4824      	ldr	r0, [pc, #144]	; (8002500 <main+0xc0>)
 8002470:	f7ff fa2e 	bl	80018d0 <localize>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002474:	f000 fd1c 	bl	8002eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002478:	f000 f868 	bl	800254c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800247c:	f7ff f924 	bl	80016c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002480:	f7ff f902 	bl	8001688 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002484:	f000 fc08 	bl	8002c98 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002488:	f7ff f9aa 	bl	80017e0 <MX_I2C1_Init>
  MX_TIM1_Init();
 800248c:	f000 f96c 	bl	8002768 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002490:	f000 fa0a 	bl	80028a8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002494:	f000 fbd6 	bl	8002c44 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002498:	f7ff f860 	bl	800155c <MX_ADC1_Init>
  MX_TIM9_Init();
 800249c:	f000 fa58 	bl	8002950 <MX_TIM9_Init>
  MX_TIM11_Init();
 80024a0:	f000 fa90 	bl	80029c4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

	// start timer 1 in PWM for motor
	HAL_TIM_Base_Start(&htim1);
 80024a4:	4820      	ldr	r0, [pc, #128]	; (8002528 <main+0xe8>)
 80024a6:	f002 fcdd 	bl	8004e64 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80024aa:	2100      	movs	r1, #0
 80024ac:	481e      	ldr	r0, [pc, #120]	; (8002528 <main+0xe8>)
 80024ae:	f002 fe61 	bl	8005174 <HAL_TIM_PWM_Start>

	// Start timer in encoder mode
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80024b2:	2104      	movs	r1, #4
 80024b4:	481d      	ldr	r0, [pc, #116]	; (800252c <main+0xec>)
 80024b6:	f003 f88f 	bl	80055d8 <HAL_TIM_Encoder_Start>

	// Timer 9 Timer Interrupt (1000Hz)
	HAL_TIM_Base_Start_IT(&htim9);
 80024ba:	481d      	ldr	r0, [pc, #116]	; (8002530 <main+0xf0>)
 80024bc:	f002 fd2c 	bl	8004f18 <HAL_TIM_Base_Start_IT>

	// Initialize modbus
	hmodbus.huart = &huart2;
 80024c0:	4b1c      	ldr	r3, [pc, #112]	; (8002534 <main+0xf4>)
 80024c2:	4a1d      	ldr	r2, [pc, #116]	; (8002538 <main+0xf8>)
 80024c4:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80024c6:	4b1b      	ldr	r3, [pc, #108]	; (8002534 <main+0xf4>)
 80024c8:	4a1c      	ldr	r2, [pc, #112]	; (800253c <main+0xfc>)
 80024ca:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80024cc:	4b19      	ldr	r3, [pc, #100]	; (8002534 <main+0xf4>)
 80024ce:	2215      	movs	r2, #21
 80024d0:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 80024d2:	4b18      	ldr	r3, [pc, #96]	; (8002534 <main+0xf4>)
 80024d4:	2246      	movs	r2, #70	; 0x46
 80024d6:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, MBregisterFrame);
 80024d8:	4919      	ldr	r1, [pc, #100]	; (8002540 <main+0x100>)
 80024da:	4816      	ldr	r0, [pc, #88]	; (8002534 <main+0xf4>)
 80024dc:	f7fe fd34 	bl	8000f48 <Modbus_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		Modbus_Protocal_Worker();
 80024e0:	f7fe fdbe 	bl	8001060 <Modbus_Protocal_Worker>
		modbus_heartbeat_handler(MBregisterFrame, &MBvariables);
 80024e4:	4917      	ldr	r1, [pc, #92]	; (8002544 <main+0x104>)
 80024e6:	4816      	ldr	r0, [pc, #88]	; (8002540 <main+0x100>)
 80024e8:	f7ff fe66 	bl	80021b8 <modbus_heartbeat_handler>
		modbus_data_sync(MBregisterFrame, &MBvariables);
 80024ec:	4915      	ldr	r1, [pc, #84]	; (8002544 <main+0x104>)
 80024ee:	4814      	ldr	r0, [pc, #80]	; (8002540 <main+0x100>)
 80024f0:	f7ff fea4 	bl	800223c <modbus_data_sync>
		QEIReadRaw = getRawPosition();
 80024f4:	f000 f892 	bl	800261c <getRawPosition>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4a13      	ldr	r2, [pc, #76]	; (8002548 <main+0x108>)
 80024fc:	6013      	str	r3, [r2, #0]
		Modbus_Protocal_Worker();
 80024fe:	e7ef      	b.n	80024e0 <main+0xa0>
 8002500:	20000330 	.word	0x20000330
 8002504:	c287f44d 	.word	0xc287f44d
 8002508:	40d2c0b0 	.word	0x40d2c0b0
 800250c:	c1eefa7f 	.word	0xc1eefa7f
 8002510:	c1c7765e 	.word	0xc1c7765e
 8002514:	4103b86e 	.word	0x4103b86e
 8002518:	41a95ad7 	.word	0x41a95ad7
 800251c:	20000398 	.word	0x20000398
 8002520:	20000390 	.word	0x20000390
 8002524:	20000348 	.word	0x20000348
 8002528:	2000093c 	.word	0x2000093c
 800252c:	200009f0 	.word	0x200009f0
 8002530:	20000aa4 	.word	0x20000aa4
 8002534:	2000039c 	.word	0x2000039c
 8002538:	20000c80 	.word	0x20000c80
 800253c:	20000b58 	.word	0x20000b58
 8002540:	20000874 	.word	0x20000874
 8002544:	20000900 	.word	0x20000900
 8002548:	2000032c 	.word	0x2000032c

0800254c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b094      	sub	sp, #80	; 0x50
 8002550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002552:	f107 0320 	add.w	r3, r7, #32
 8002556:	2230      	movs	r2, #48	; 0x30
 8002558:	2100      	movs	r1, #0
 800255a:	4618      	mov	r0, r3
 800255c:	f005 fc5a 	bl	8007e14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002560:	f107 030c 	add.w	r3, r7, #12
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002570:	2300      	movs	r3, #0
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	4b27      	ldr	r3, [pc, #156]	; (8002614 <SystemClock_Config+0xc8>)
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	4a26      	ldr	r2, [pc, #152]	; (8002614 <SystemClock_Config+0xc8>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257e:	6413      	str	r3, [r2, #64]	; 0x40
 8002580:	4b24      	ldr	r3, [pc, #144]	; (8002614 <SystemClock_Config+0xc8>)
 8002582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800258c:	2300      	movs	r3, #0
 800258e:	607b      	str	r3, [r7, #4]
 8002590:	4b21      	ldr	r3, [pc, #132]	; (8002618 <SystemClock_Config+0xcc>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a20      	ldr	r2, [pc, #128]	; (8002618 <SystemClock_Config+0xcc>)
 8002596:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800259a:	6013      	str	r3, [r2, #0]
 800259c:	4b1e      	ldr	r3, [pc, #120]	; (8002618 <SystemClock_Config+0xcc>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025a4:	607b      	str	r3, [r7, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80025a8:	2302      	movs	r3, #2
 80025aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025ac:	2301      	movs	r3, #1
 80025ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025b0:	2310      	movs	r3, #16
 80025b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025b4:	2302      	movs	r3, #2
 80025b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80025b8:	2300      	movs	r3, #0
 80025ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80025bc:	2308      	movs	r3, #8
 80025be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80025c0:	2364      	movs	r3, #100	; 0x64
 80025c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025c4:	2302      	movs	r3, #2
 80025c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80025c8:	2304      	movs	r3, #4
 80025ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025cc:	f107 0320 	add.w	r3, r7, #32
 80025d0:	4618      	mov	r0, r3
 80025d2:	f001 ff53 	bl	800447c <HAL_RCC_OscConfig>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80025dc:	f000 f82a 	bl	8002634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025e0:	230f      	movs	r3, #15
 80025e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025e4:	2302      	movs	r3, #2
 80025e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80025f6:	f107 030c 	add.w	r3, r7, #12
 80025fa:	2103      	movs	r1, #3
 80025fc:	4618      	mov	r0, r3
 80025fe:	f002 f9b5 	bl	800496c <HAL_RCC_ClockConfig>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002608:	f000 f814 	bl	8002634 <Error_Handler>
  }
}
 800260c:	bf00      	nop
 800260e:	3750      	adds	r7, #80	; 0x50
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40023800 	.word	0x40023800
 8002618:	40007000 	.word	0x40007000

0800261c <getRawPosition>:
	}

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, voltage * 25000.0 / 12.0);
}

int32_t getRawPosition() {
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim2);
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <getRawPosition+0x14>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002626:	4618      	mov	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	200009f0 	.word	0x200009f0

08002634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002638:	b672      	cpsid	i
}
 800263a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800263c:	e7fe      	b.n	800263c <Error_Handler+0x8>
	...

08002640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_MspInit+0x4c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	4a0f      	ldr	r2, [pc, #60]	; (800268c <HAL_MspInit+0x4c>)
 8002650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002654:	6453      	str	r3, [r2, #68]	; 0x44
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <HAL_MspInit+0x4c>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800265e:	607b      	str	r3, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <HAL_MspInit+0x4c>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	4a08      	ldr	r2, [pc, #32]	; (800268c <HAL_MspInit+0x4c>)
 800266c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002670:	6413      	str	r3, [r2, #64]	; 0x40
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <HAL_MspInit+0x4c>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800267e:	2007      	movs	r0, #7
 8002680:	f000 ffca 	bl	8003618 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40023800 	.word	0x40023800

08002690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002694:	e7fe      	b.n	8002694 <NMI_Handler+0x4>

08002696 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002696:	b480      	push	{r7}
 8002698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800269a:	e7fe      	b.n	800269a <HardFault_Handler+0x4>

0800269c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a0:	e7fe      	b.n	80026a0 <MemManage_Handler+0x4>

080026a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026a2:	b480      	push	{r7}
 80026a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026a6:	e7fe      	b.n	80026a6 <BusFault_Handler+0x4>

080026a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026ac:	e7fe      	b.n	80026ac <UsageFault_Handler+0x4>

080026ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026ae:	b480      	push	{r7}
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026ca:	b480      	push	{r7}
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026dc:	f000 fc3a 	bl	8002f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026e0:	bf00      	nop
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80026e8:	4802      	ldr	r0, [pc, #8]	; (80026f4 <DMA1_Stream6_IRQHandler+0x10>)
 80026ea:	f001 f96f 	bl	80039cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20000cf4 	.word	0x20000cf4

080026f8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026fc:	4803      	ldr	r0, [pc, #12]	; (800270c <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80026fe:	f002 fff9 	bl	80056f4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002702:	4803      	ldr	r0, [pc, #12]	; (8002710 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002704:	f002 fff6 	bl	80056f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}
 800270c:	2000093c 	.word	0x2000093c
 8002710:	20000aa4 	.word	0x20000aa4

08002714 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002718:	4803      	ldr	r0, [pc, #12]	; (8002728 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800271a:	f002 ffeb 	bl	80056f4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800271e:	4803      	ldr	r0, [pc, #12]	; (800272c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002720:	f002 ffe8 	bl	80056f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002724:	bf00      	nop
 8002726:	bd80      	pop	{r7, pc}
 8002728:	2000093c 	.word	0x2000093c
 800272c:	20000b58 	.word	0x20000b58

08002730 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002734:	4802      	ldr	r0, [pc, #8]	; (8002740 <USART2_IRQHandler+0x10>)
 8002736:	f004 faef 	bl	8006d18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000c80 	.word	0x20000c80

08002744 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <SystemInit+0x20>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274e:	4a05      	ldr	r2, [pc, #20]	; (8002764 <SystemInit+0x20>)
 8002750:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002754:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b096      	sub	sp, #88	; 0x58
 800276c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800276e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	609a      	str	r2, [r3, #8]
 800277a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800277c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	605a      	str	r2, [r3, #4]
 8002790:	609a      	str	r2, [r3, #8]
 8002792:	60da      	str	r2, [r3, #12]
 8002794:	611a      	str	r2, [r3, #16]
 8002796:	615a      	str	r2, [r3, #20]
 8002798:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800279a:	1d3b      	adds	r3, r7, #4
 800279c:	2220      	movs	r2, #32
 800279e:	2100      	movs	r1, #0
 80027a0:	4618      	mov	r0, r3
 80027a2:	f005 fb37 	bl	8007e14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80027a6:	4b3e      	ldr	r3, [pc, #248]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027a8:	4a3e      	ldr	r2, [pc, #248]	; (80028a4 <MX_TIM1_Init+0x13c>)
 80027aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 80027ac:	4b3c      	ldr	r3, [pc, #240]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027ae:	2204      	movs	r2, #4
 80027b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b2:	4b3b      	ldr	r3, [pc, #236]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 25000-1;
 80027b8:	4b39      	ldr	r3, [pc, #228]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027ba:	f246 12a7 	movw	r2, #24999	; 0x61a7
 80027be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c0:	4b37      	ldr	r3, [pc, #220]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80027c6:	4b36      	ldr	r3, [pc, #216]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027cc:	4b34      	ldr	r3, [pc, #208]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027d2:	4833      	ldr	r0, [pc, #204]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027d4:	f002 faea 	bl	8004dac <HAL_TIM_Base_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80027de:	f7ff ff29 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027e6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027ec:	4619      	mov	r1, r3
 80027ee:	482c      	ldr	r0, [pc, #176]	; (80028a0 <MX_TIM1_Init+0x138>)
 80027f0:	f003 f9c6 	bl	8005b80 <HAL_TIM_ConfigClockSource>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80027fa:	f7ff ff1b 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80027fe:	4828      	ldr	r0, [pc, #160]	; (80028a0 <MX_TIM1_Init+0x138>)
 8002800:	f002 fc52 	bl	80050a8 <HAL_TIM_PWM_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800280a:	f7ff ff13 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800280e:	2300      	movs	r3, #0
 8002810:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002812:	2300      	movs	r3, #0
 8002814:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002816:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800281a:	4619      	mov	r1, r3
 800281c:	4820      	ldr	r0, [pc, #128]	; (80028a0 <MX_TIM1_Init+0x138>)
 800281e:	f003 ff49 	bl	80066b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002828:	f7ff ff04 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800282c:	2360      	movs	r3, #96	; 0x60
 800282e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002830:	2300      	movs	r3, #0
 8002832:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002834:	2300      	movs	r3, #0
 8002836:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002838:	2300      	movs	r3, #0
 800283a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800283c:	2300      	movs	r3, #0
 800283e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002840:	2300      	movs	r3, #0
 8002842:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002844:	2300      	movs	r3, #0
 8002846:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800284c:	2200      	movs	r2, #0
 800284e:	4619      	mov	r1, r3
 8002850:	4813      	ldr	r0, [pc, #76]	; (80028a0 <MX_TIM1_Init+0x138>)
 8002852:	f003 f8d3 	bl	80059fc <HAL_TIM_PWM_ConfigChannel>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800285c:	f7ff feea 	bl	8002634 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002860:	2300      	movs	r3, #0
 8002862:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002864:	2300      	movs	r3, #0
 8002866:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002878:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800287a:	2300      	movs	r3, #0
 800287c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	4619      	mov	r1, r3
 8002882:	4807      	ldr	r0, [pc, #28]	; (80028a0 <MX_TIM1_Init+0x138>)
 8002884:	f003 ff84 	bl	8006790 <HAL_TIMEx_ConfigBreakDeadTime>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800288e:	f7ff fed1 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002892:	4803      	ldr	r0, [pc, #12]	; (80028a0 <MX_TIM1_Init+0x138>)
 8002894:	f000 f99c 	bl	8002bd0 <HAL_TIM_MspPostInit>

}
 8002898:	bf00      	nop
 800289a:	3758      	adds	r7, #88	; 0x58
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	2000093c 	.word	0x2000093c
 80028a4:	40010000 	.word	0x40010000

080028a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08c      	sub	sp, #48	; 0x30
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028ae:	f107 030c 	add.w	r3, r7, #12
 80028b2:	2224      	movs	r2, #36	; 0x24
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f005 faac 	bl	8007e14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028bc:	1d3b      	adds	r3, r7, #4
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028c4:	4b21      	ldr	r3, [pc, #132]	; (800294c <MX_TIM2_Init+0xa4>)
 80028c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80028cc:	4b1f      	ldr	r3, [pc, #124]	; (800294c <MX_TIM2_Init+0xa4>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d2:	4b1e      	ldr	r3, [pc, #120]	; (800294c <MX_TIM2_Init+0xa4>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80028d8:	4b1c      	ldr	r3, [pc, #112]	; (800294c <MX_TIM2_Init+0xa4>)
 80028da:	f04f 32ff 	mov.w	r2, #4294967295
 80028de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028e0:	4b1a      	ldr	r3, [pc, #104]	; (800294c <MX_TIM2_Init+0xa4>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e6:	4b19      	ldr	r3, [pc, #100]	; (800294c <MX_TIM2_Init+0xa4>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80028ec:	2303      	movs	r3, #3
 80028ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028f0:	2300      	movs	r3, #0
 80028f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028f4:	2301      	movs	r3, #1
 80028f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80028fc:	2300      	movs	r3, #0
 80028fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002900:	2300      	movs	r3, #0
 8002902:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002904:	2301      	movs	r3, #1
 8002906:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002908:	2300      	movs	r3, #0
 800290a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002910:	f107 030c 	add.w	r3, r7, #12
 8002914:	4619      	mov	r1, r3
 8002916:	480d      	ldr	r0, [pc, #52]	; (800294c <MX_TIM2_Init+0xa4>)
 8002918:	f002 fdaa 	bl	8005470 <HAL_TIM_Encoder_Init>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002922:	f7ff fe87 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002926:	2300      	movs	r3, #0
 8002928:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	4619      	mov	r1, r3
 8002932:	4806      	ldr	r0, [pc, #24]	; (800294c <MX_TIM2_Init+0xa4>)
 8002934:	f003 febe 	bl	80066b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800293e:	f7ff fe79 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002942:	bf00      	nop
 8002944:	3730      	adds	r7, #48	; 0x30
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	200009f0 	.word	0x200009f0

08002950 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002956:	463b      	mov	r3, r7
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002962:	4b16      	ldr	r3, [pc, #88]	; (80029bc <MX_TIM9_Init+0x6c>)
 8002964:	4a16      	ldr	r2, [pc, #88]	; (80029c0 <MX_TIM9_Init+0x70>)
 8002966:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 8002968:	4b14      	ldr	r3, [pc, #80]	; (80029bc <MX_TIM9_Init+0x6c>)
 800296a:	2263      	movs	r2, #99	; 0x63
 800296c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800296e:	4b13      	ldr	r3, [pc, #76]	; (80029bc <MX_TIM9_Init+0x6c>)
 8002970:	2200      	movs	r2, #0
 8002972:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8002974:	4b11      	ldr	r3, [pc, #68]	; (80029bc <MX_TIM9_Init+0x6c>)
 8002976:	f240 32e7 	movw	r2, #999	; 0x3e7
 800297a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800297c:	4b0f      	ldr	r3, [pc, #60]	; (80029bc <MX_TIM9_Init+0x6c>)
 800297e:	2200      	movs	r2, #0
 8002980:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002982:	4b0e      	ldr	r3, [pc, #56]	; (80029bc <MX_TIM9_Init+0x6c>)
 8002984:	2200      	movs	r2, #0
 8002986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002988:	480c      	ldr	r0, [pc, #48]	; (80029bc <MX_TIM9_Init+0x6c>)
 800298a:	f002 fa0f 	bl	8004dac <HAL_TIM_Base_Init>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8002994:	f7ff fe4e 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002998:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800299c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800299e:	463b      	mov	r3, r7
 80029a0:	4619      	mov	r1, r3
 80029a2:	4806      	ldr	r0, [pc, #24]	; (80029bc <MX_TIM9_Init+0x6c>)
 80029a4:	f003 f8ec 	bl	8005b80 <HAL_TIM_ConfigClockSource>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 80029ae:	f7ff fe41 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80029b2:	bf00      	nop
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20000aa4 	.word	0x20000aa4
 80029c0:	40014000 	.word	0x40014000

080029c4 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80029ca:	1d3b      	adds	r3, r7, #4
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	60da      	str	r2, [r3, #12]
 80029d6:	611a      	str	r2, [r3, #16]
 80029d8:	615a      	str	r2, [r3, #20]
 80029da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80029dc:	4b21      	ldr	r3, [pc, #132]	; (8002a64 <MX_TIM11_Init+0xa0>)
 80029de:	4a22      	ldr	r2, [pc, #136]	; (8002a68 <MX_TIM11_Init+0xa4>)
 80029e0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80029e2:	4b20      	ldr	r3, [pc, #128]	; (8002a64 <MX_TIM11_Init+0xa0>)
 80029e4:	2263      	movs	r2, #99	; 0x63
 80029e6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e8:	4b1e      	ldr	r3, [pc, #120]	; (8002a64 <MX_TIM11_Init+0xa0>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 80029ee:	4b1d      	ldr	r3, [pc, #116]	; (8002a64 <MX_TIM11_Init+0xa0>)
 80029f0:	f240 72d5 	movw	r2, #2005	; 0x7d5
 80029f4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029f6:	4b1b      	ldr	r3, [pc, #108]	; (8002a64 <MX_TIM11_Init+0xa0>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029fc:	4b19      	ldr	r3, [pc, #100]	; (8002a64 <MX_TIM11_Init+0xa0>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002a02:	4818      	ldr	r0, [pc, #96]	; (8002a64 <MX_TIM11_Init+0xa0>)
 8002a04:	f002 f9d2 	bl	8004dac <HAL_TIM_Base_Init>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002a0e:	f7ff fe11 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8002a12:	4814      	ldr	r0, [pc, #80]	; (8002a64 <MX_TIM11_Init+0xa0>)
 8002a14:	f002 fae2 	bl	8004fdc <HAL_TIM_OC_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002a1e:	f7ff fe09 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8002a22:	2108      	movs	r1, #8
 8002a24:	480f      	ldr	r0, [pc, #60]	; (8002a64 <MX_TIM11_Init+0xa0>)
 8002a26:	f002 fc55 	bl	80052d4 <HAL_TIM_OnePulse_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002a30:	f7ff fe00 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002a34:	2310      	movs	r3, #16
 8002a36:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002a38:	f240 5399 	movw	r3, #1433	; 0x599
 8002a3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a46:	1d3b      	adds	r3, r7, #4
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4805      	ldr	r0, [pc, #20]	; (8002a64 <MX_TIM11_Init+0xa0>)
 8002a4e:	f002 ff79 	bl	8005944 <HAL_TIM_OC_ConfigChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8002a58:	f7ff fdec 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002a5c:	bf00      	nop
 8002a5e:	3720      	adds	r7, #32
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000b58 	.word	0x20000b58
 8002a68:	40014800 	.word	0x40014800

08002a6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a2e      	ldr	r2, [pc, #184]	; (8002b34 <HAL_TIM_Base_MspInit+0xc8>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d11e      	bne.n	8002abc <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	4b2d      	ldr	r3, [pc, #180]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a86:	4a2c      	ldr	r2, [pc, #176]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a8e:	4b2a      	ldr	r3, [pc, #168]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	2018      	movs	r0, #24
 8002aa0:	f000 fdc5 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002aa4:	2018      	movs	r0, #24
 8002aa6:	f000 fdde 	bl	8003666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2100      	movs	r1, #0
 8002aae:	201a      	movs	r0, #26
 8002ab0:	f000 fdbd 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002ab4:	201a      	movs	r0, #26
 8002ab6:	f000 fdd6 	bl	8003666 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002aba:	e036      	b.n	8002b2a <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM9)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1e      	ldr	r2, [pc, #120]	; (8002b3c <HAL_TIM_Base_MspInit+0xd0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d116      	bne.n	8002af4 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	4b1b      	ldr	r3, [pc, #108]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ace:	4a1a      	ldr	r2, [pc, #104]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad6:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ada:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ade:	613b      	str	r3, [r7, #16]
 8002ae0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	2018      	movs	r0, #24
 8002ae8:	f000 fda1 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002aec:	2018      	movs	r0, #24
 8002aee:	f000 fdba 	bl	8003666 <HAL_NVIC_EnableIRQ>
}
 8002af2:	e01a      	b.n	8002b2a <HAL_TIM_Base_MspInit+0xbe>
  else if(tim_baseHandle->Instance==TIM11)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a11      	ldr	r2, [pc, #68]	; (8002b40 <HAL_TIM_Base_MspInit+0xd4>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d115      	bne.n	8002b2a <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	60fb      	str	r3, [r7, #12]
 8002b02:	4b0d      	ldr	r3, [pc, #52]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b06:	4a0c      	ldr	r2, [pc, #48]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b0e:	4b0a      	ldr	r3, [pc, #40]	; (8002b38 <HAL_TIM_Base_MspInit+0xcc>)
 8002b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	201a      	movs	r0, #26
 8002b20:	f000 fd85 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002b24:	201a      	movs	r0, #26
 8002b26:	f000 fd9e 	bl	8003666 <HAL_NVIC_EnableIRQ>
}
 8002b2a:	bf00      	nop
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40010000 	.word	0x40010000
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	40014000 	.word	0x40014000
 8002b40:	40014800 	.word	0x40014800

08002b44 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08a      	sub	sp, #40	; 0x28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4c:	f107 0314 	add.w	r3, r7, #20
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b64:	d12b      	bne.n	8002bbe <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	613b      	str	r3, [r7, #16]
 8002b6a:	4b17      	ldr	r3, [pc, #92]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6e:	4a16      	ldr	r2, [pc, #88]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	6413      	str	r3, [r2, #64]	; 0x40
 8002b76:	4b14      	ldr	r3, [pc, #80]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	613b      	str	r3, [r7, #16]
 8002b80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	4b10      	ldr	r3, [pc, #64]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	4a0f      	ldr	r2, [pc, #60]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6313      	str	r3, [r2, #48]	; 0x30
 8002b92:	4b0d      	ldr	r3, [pc, #52]	; (8002bc8 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002baa:	2300      	movs	r3, #0
 8002bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb2:	f107 0314 	add.w	r3, r7, #20
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	4804      	ldr	r0, [pc, #16]	; (8002bcc <HAL_TIM_Encoder_MspInit+0x88>)
 8002bba:	f001 f97d 	bl	8003eb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	3728      	adds	r7, #40	; 0x28
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40020000 	.word	0x40020000

08002bd0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 030c 	add.w	r3, r7, #12
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <HAL_TIM_MspPostInit+0x68>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d11e      	bne.n	8002c30 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <HAL_TIM_MspPostInit+0x6c>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	4a10      	ldr	r2, [pc, #64]	; (8002c3c <HAL_TIM_MspPostInit+0x6c>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	6313      	str	r3, [r2, #48]	; 0x30
 8002c02:	4b0e      	ldr	r3, [pc, #56]	; (8002c3c <HAL_TIM_MspPostInit+0x6c>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c12:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c14:	2302      	movs	r3, #2
 8002c16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c20:	2301      	movs	r3, #1
 8002c22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c24:	f107 030c 	add.w	r3, r7, #12
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4805      	ldr	r0, [pc, #20]	; (8002c40 <HAL_TIM_MspPostInit+0x70>)
 8002c2c:	f001 f944 	bl	8003eb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c30:	bf00      	nop
 8002c32:	3720      	adds	r7, #32
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40010000 	.word	0x40010000
 8002c3c:	40023800 	.word	0x40023800
 8002c40:	40020000 	.word	0x40020000

08002c44 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	; (8002c94 <MX_USART1_UART_Init+0x50>)
 8002c4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c56:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c62:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c68:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c6a:	220c      	movs	r2, #12
 8002c6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c74:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c7a:	4805      	ldr	r0, [pc, #20]	; (8002c90 <MX_USART1_UART_Init+0x4c>)
 8002c7c:	f003 fdf8 	bl	8006870 <HAL_UART_Init>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c86:	f7ff fcd5 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	20000c0c 	.word	0x20000c0c
 8002c94:	40011000 	.word	0x40011000

08002c98 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002c9e:	4a13      	ldr	r2, [pc, #76]	; (8002cec <MX_USART2_UART_Init+0x54>)
 8002ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002ca2:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002ca4:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002caa:	4b0f      	ldr	r3, [pc, #60]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002cb0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002cb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cc0:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cc2:	220c      	movs	r2, #12
 8002cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cc6:	4b08      	ldr	r3, [pc, #32]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ccc:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cd2:	4805      	ldr	r0, [pc, #20]	; (8002ce8 <MX_USART2_UART_Init+0x50>)
 8002cd4:	f003 fdcc 	bl	8006870 <HAL_UART_Init>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8002cde:	f7ff fca9 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000c80 	.word	0x20000c80
 8002cec:	40004400 	.word	0x40004400

08002cf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08c      	sub	sp, #48	; 0x30
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf8:	f107 031c 	add.w	r3, r7, #28
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	609a      	str	r2, [r3, #8]
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a4d      	ldr	r2, [pc, #308]	; (8002e44 <HAL_UART_MspInit+0x154>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d12d      	bne.n	8002d6e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
 8002d16:	4b4c      	ldr	r3, [pc, #304]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	4a4b      	ldr	r2, [pc, #300]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d1c:	f043 0310 	orr.w	r3, r3, #16
 8002d20:	6453      	str	r3, [r2, #68]	; 0x44
 8002d22:	4b49      	ldr	r3, [pc, #292]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d26:	f003 0310 	and.w	r3, r3, #16
 8002d2a:	61bb      	str	r3, [r7, #24]
 8002d2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	4b45      	ldr	r3, [pc, #276]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	4a44      	ldr	r2, [pc, #272]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3e:	4b42      	ldr	r3, [pc, #264]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d4a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d50:	2302      	movs	r3, #2
 8002d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d5c:	2307      	movs	r3, #7
 8002d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d60:	f107 031c 	add.w	r3, r7, #28
 8002d64:	4619      	mov	r1, r3
 8002d66:	4839      	ldr	r0, [pc, #228]	; (8002e4c <HAL_UART_MspInit+0x15c>)
 8002d68:	f001 f8a6 	bl	8003eb8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d6c:	e066      	b.n	8002e3c <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART2)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a37      	ldr	r2, [pc, #220]	; (8002e50 <HAL_UART_MspInit+0x160>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d161      	bne.n	8002e3c <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d78:	2300      	movs	r3, #0
 8002d7a:	613b      	str	r3, [r7, #16]
 8002d7c:	4b32      	ldr	r3, [pc, #200]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	4a31      	ldr	r2, [pc, #196]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d86:	6413      	str	r3, [r2, #64]	; 0x40
 8002d88:	4b2f      	ldr	r3, [pc, #188]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	4b2b      	ldr	r3, [pc, #172]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	4a2a      	ldr	r2, [pc, #168]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6313      	str	r3, [r2, #48]	; 0x30
 8002da4:	4b28      	ldr	r3, [pc, #160]	; (8002e48 <HAL_UART_MspInit+0x158>)
 8002da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002db0:	230c      	movs	r3, #12
 8002db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002dc0:	2307      	movs	r3, #7
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc4:	f107 031c 	add.w	r3, r7, #28
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4820      	ldr	r0, [pc, #128]	; (8002e4c <HAL_UART_MspInit+0x15c>)
 8002dcc:	f001 f874 	bl	8003eb8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002dd0:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002dd2:	4a21      	ldr	r2, [pc, #132]	; (8002e58 <HAL_UART_MspInit+0x168>)
 8002dd4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002dd6:	4b1f      	ldr	r3, [pc, #124]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002dd8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ddc:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002dde:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002de0:	2240      	movs	r2, #64	; 0x40
 8002de2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de4:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002dec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002df0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002df2:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df8:	4b16      	ldr	r3, [pc, #88]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e04:	4b13      	ldr	r3, [pc, #76]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e0a:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002e10:	4810      	ldr	r0, [pc, #64]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002e12:	f000 fc43 	bl	800369c <HAL_DMA_Init>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002e1c:	f7ff fc0a 	bl	8002634 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a0c      	ldr	r2, [pc, #48]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002e24:	635a      	str	r2, [r3, #52]	; 0x34
 8002e26:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <HAL_UART_MspInit+0x164>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2100      	movs	r1, #0
 8002e30:	2026      	movs	r0, #38	; 0x26
 8002e32:	f000 fbfc 	bl	800362e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e36:	2026      	movs	r0, #38	; 0x26
 8002e38:	f000 fc15 	bl	8003666 <HAL_NVIC_EnableIRQ>
}
 8002e3c:	bf00      	nop
 8002e3e:	3730      	adds	r7, #48	; 0x30
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40011000 	.word	0x40011000
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020000 	.word	0x40020000
 8002e50:	40004400 	.word	0x40004400
 8002e54:	20000cf4 	.word	0x20000cf4
 8002e58:	400260a0 	.word	0x400260a0

08002e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e60:	480d      	ldr	r0, [pc, #52]	; (8002e98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e62:	490e      	ldr	r1, [pc, #56]	; (8002e9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e64:	4a0e      	ldr	r2, [pc, #56]	; (8002ea0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e68:	e002      	b.n	8002e70 <LoopCopyDataInit>

08002e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e6e:	3304      	adds	r3, #4

08002e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e74:	d3f9      	bcc.n	8002e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e76:	4a0b      	ldr	r2, [pc, #44]	; (8002ea4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e78:	4c0b      	ldr	r4, [pc, #44]	; (8002ea8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e7c:	e001      	b.n	8002e82 <LoopFillZerobss>

08002e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e80:	3204      	adds	r2, #4

08002e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e84:	d3fb      	bcc.n	8002e7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e86:	f7ff fc5d 	bl	8002744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e8a:	f004 ff91 	bl	8007db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e8e:	f7ff fad7 	bl	8002440 <main>
  bx  lr    
 8002e92:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e9c:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8002ea0:	080096e8 	.word	0x080096e8
  ldr r2, =_sbss
 8002ea4:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8002ea8:	20000d58 	.word	0x20000d58

08002eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002eac:	e7fe      	b.n	8002eac <ADC_IRQHandler>
	...

08002eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002eb4:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <HAL_Init+0x40>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a0d      	ldr	r2, [pc, #52]	; (8002ef0 <HAL_Init+0x40>)
 8002eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ec0:	4b0b      	ldr	r3, [pc, #44]	; (8002ef0 <HAL_Init+0x40>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a0a      	ldr	r2, [pc, #40]	; (8002ef0 <HAL_Init+0x40>)
 8002ec6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ecc:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <HAL_Init+0x40>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a07      	ldr	r2, [pc, #28]	; (8002ef0 <HAL_Init+0x40>)
 8002ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ed8:	2003      	movs	r0, #3
 8002eda:	f000 fb9d 	bl	8003618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f000 f808 	bl	8002ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ee4:	f7ff fbac 	bl	8002640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40023c00 	.word	0x40023c00

08002ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002efc:	4b12      	ldr	r3, [pc, #72]	; (8002f48 <HAL_InitTick+0x54>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <HAL_InitTick+0x58>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	4619      	mov	r1, r3
 8002f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 fbb5 	bl	8003682 <HAL_SYSTICK_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e00e      	b.n	8002f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b0f      	cmp	r3, #15
 8002f26:	d80a      	bhi.n	8002f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f30:	f000 fb7d 	bl	800362e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f34:	4a06      	ldr	r2, [pc, #24]	; (8002f50 <HAL_InitTick+0x5c>)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	e000      	b.n	8002f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3708      	adds	r7, #8
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000200 	.word	0x20000200
 8002f4c:	20000208 	.word	0x20000208
 8002f50:	20000204 	.word	0x20000204

08002f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f58:	4b06      	ldr	r3, [pc, #24]	; (8002f74 <HAL_IncTick+0x20>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <HAL_IncTick+0x24>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4413      	add	r3, r2
 8002f64:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <HAL_IncTick+0x24>)
 8002f66:	6013      	str	r3, [r2, #0]
}
 8002f68:	bf00      	nop
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20000208 	.word	0x20000208
 8002f78:	20000d54 	.word	0x20000d54

08002f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f80:	4b03      	ldr	r3, [pc, #12]	; (8002f90 <HAL_GetTick+0x14>)
 8002f82:	681b      	ldr	r3, [r3, #0]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	20000d54 	.word	0x20000d54

08002f94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e033      	b.n	8003012 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d109      	bne.n	8002fc6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7fe fb24 	bl	8001600 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	f003 0310 	and.w	r3, r3, #16
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d118      	bne.n	8003004 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fda:	f023 0302 	bic.w	r3, r3, #2
 8002fde:	f043 0202 	orr.w	r2, r3, #2
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f94a 	bl	8003280 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	f023 0303 	bic.w	r3, r3, #3
 8002ffa:	f043 0201 	orr.w	r2, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	641a      	str	r2, [r3, #64]	; 0x40
 8003002:	e001      	b.n	8003008 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003010:	7bfb      	ldrb	r3, [r7, #15]
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003026:	2300      	movs	r3, #0
 8003028:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x1c>
 8003034:	2302      	movs	r3, #2
 8003036:	e113      	b.n	8003260 <HAL_ADC_ConfigChannel+0x244>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b09      	cmp	r3, #9
 8003046:	d925      	bls.n	8003094 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68d9      	ldr	r1, [r3, #12]
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	b29b      	uxth	r3, r3
 8003054:	461a      	mov	r2, r3
 8003056:	4613      	mov	r3, r2
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	4413      	add	r3, r2
 800305c:	3b1e      	subs	r3, #30
 800305e:	2207      	movs	r2, #7
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	43da      	mvns	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	400a      	ands	r2, r1
 800306c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68d9      	ldr	r1, [r3, #12]
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	b29b      	uxth	r3, r3
 800307e:	4618      	mov	r0, r3
 8003080:	4603      	mov	r3, r0
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4403      	add	r3, r0
 8003086:	3b1e      	subs	r3, #30
 8003088:	409a      	lsls	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	60da      	str	r2, [r3, #12]
 8003092:	e022      	b.n	80030da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6919      	ldr	r1, [r3, #16]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	b29b      	uxth	r3, r3
 80030a0:	461a      	mov	r2, r3
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	2207      	movs	r2, #7
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43da      	mvns	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	400a      	ands	r2, r1
 80030b6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6919      	ldr	r1, [r3, #16]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	4618      	mov	r0, r3
 80030ca:	4603      	mov	r3, r0
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	4403      	add	r3, r0
 80030d0:	409a      	lsls	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2b06      	cmp	r3, #6
 80030e0:	d824      	bhi.n	800312c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	3b05      	subs	r3, #5
 80030f4:	221f      	movs	r2, #31
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43da      	mvns	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	400a      	ands	r2, r1
 8003102:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	b29b      	uxth	r3, r3
 8003110:	4618      	mov	r0, r3
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	3b05      	subs	r3, #5
 800311e:	fa00 f203 	lsl.w	r2, r0, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	635a      	str	r2, [r3, #52]	; 0x34
 800312a:	e04c      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2b0c      	cmp	r3, #12
 8003132:	d824      	bhi.n	800317e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	3b23      	subs	r3, #35	; 0x23
 8003146:	221f      	movs	r2, #31
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43da      	mvns	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	400a      	ands	r2, r1
 8003154:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	b29b      	uxth	r3, r3
 8003162:	4618      	mov	r0, r3
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	4613      	mov	r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4413      	add	r3, r2
 800316e:	3b23      	subs	r3, #35	; 0x23
 8003170:	fa00 f203 	lsl.w	r2, r0, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	631a      	str	r2, [r3, #48]	; 0x30
 800317c:	e023      	b.n	80031c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4413      	add	r3, r2
 800318e:	3b41      	subs	r3, #65	; 0x41
 8003190:	221f      	movs	r2, #31
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43da      	mvns	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	400a      	ands	r2, r1
 800319e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	4618      	mov	r0, r3
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	3b41      	subs	r3, #65	; 0x41
 80031ba:	fa00 f203 	lsl.w	r2, r0, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031c6:	4b29      	ldr	r3, [pc, #164]	; (800326c <HAL_ADC_ConfigChannel+0x250>)
 80031c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a28      	ldr	r2, [pc, #160]	; (8003270 <HAL_ADC_ConfigChannel+0x254>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d10f      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x1d8>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b12      	cmp	r3, #18
 80031da:	d10b      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1d      	ldr	r2, [pc, #116]	; (8003270 <HAL_ADC_ConfigChannel+0x254>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d12b      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x23a>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a1c      	ldr	r2, [pc, #112]	; (8003274 <HAL_ADC_ConfigChannel+0x258>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d003      	beq.n	8003210 <HAL_ADC_ConfigChannel+0x1f4>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b11      	cmp	r3, #17
 800320e:	d122      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a11      	ldr	r2, [pc, #68]	; (8003274 <HAL_ADC_ConfigChannel+0x258>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d111      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003232:	4b11      	ldr	r3, [pc, #68]	; (8003278 <HAL_ADC_ConfigChannel+0x25c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a11      	ldr	r2, [pc, #68]	; (800327c <HAL_ADC_ConfigChannel+0x260>)
 8003238:	fba2 2303 	umull	r2, r3, r2, r3
 800323c:	0c9a      	lsrs	r2, r3, #18
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003248:	e002      	b.n	8003250 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	3b01      	subs	r3, #1
 800324e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f9      	bne.n	800324a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	40012300 	.word	0x40012300
 8003270:	40012000 	.word	0x40012000
 8003274:	10000012 	.word	0x10000012
 8003278:	20000200 	.word	0x20000200
 800327c:	431bde83 	.word	0x431bde83

08003280 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003288:	4b79      	ldr	r3, [pc, #484]	; (8003470 <ADC_Init+0x1f0>)
 800328a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	431a      	orrs	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6859      	ldr	r1, [r3, #4]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	021a      	lsls	r2, r3, #8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	685a      	ldr	r2, [r3, #4]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80032d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6899      	ldr	r1, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68da      	ldr	r2, [r3, #12]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	430a      	orrs	r2, r1
 800330c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003312:	4a58      	ldr	r2, [pc, #352]	; (8003474 <ADC_Init+0x1f4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d022      	beq.n	800335e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003326:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6899      	ldr	r1, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003348:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6899      	ldr	r1, [r3, #8]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	430a      	orrs	r2, r1
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	e00f      	b.n	800337e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800336c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800337c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	689a      	ldr	r2, [r3, #8]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 0202 	bic.w	r2, r2, #2
 800338c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6899      	ldr	r1, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	7e1b      	ldrb	r3, [r3, #24]
 8003398:	005a      	lsls	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d01b      	beq.n	80033e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033ba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80033ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6859      	ldr	r1, [r3, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d6:	3b01      	subs	r3, #1
 80033d8:	035a      	lsls	r2, r3, #13
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	605a      	str	r2, [r3, #4]
 80033e2:	e007      	b.n	80033f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033f2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003402:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	3b01      	subs	r3, #1
 8003410:	051a      	lsls	r2, r3, #20
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003428:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6899      	ldr	r1, [r3, #8]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003436:	025a      	lsls	r2, r3, #9
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689a      	ldr	r2, [r3, #8]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800344e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6899      	ldr	r1, [r3, #8]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	029a      	lsls	r2, r3, #10
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	430a      	orrs	r2, r1
 8003462:	609a      	str	r2, [r3, #8]
}
 8003464:	bf00      	nop
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	40012300 	.word	0x40012300
 8003474:	0f000001 	.word	0x0f000001

08003478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003488:	4b0c      	ldr	r3, [pc, #48]	; (80034bc <__NVIC_SetPriorityGrouping+0x44>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003494:	4013      	ands	r3, r2
 8003496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034aa:	4a04      	ldr	r2, [pc, #16]	; (80034bc <__NVIC_SetPriorityGrouping+0x44>)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	60d3      	str	r3, [r2, #12]
}
 80034b0:	bf00      	nop
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c4:	4b04      	ldr	r3, [pc, #16]	; (80034d8 <__NVIC_GetPriorityGrouping+0x18>)
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	0a1b      	lsrs	r3, r3, #8
 80034ca:	f003 0307 	and.w	r3, r3, #7
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	e000ed00 	.word	0xe000ed00

080034dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	db0b      	blt.n	8003506 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ee:	79fb      	ldrb	r3, [r7, #7]
 80034f0:	f003 021f 	and.w	r2, r3, #31
 80034f4:	4907      	ldr	r1, [pc, #28]	; (8003514 <__NVIC_EnableIRQ+0x38>)
 80034f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	2001      	movs	r0, #1
 80034fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	e000e100 	.word	0xe000e100

08003518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	6039      	str	r1, [r7, #0]
 8003522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003528:	2b00      	cmp	r3, #0
 800352a:	db0a      	blt.n	8003542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	b2da      	uxtb	r2, r3
 8003530:	490c      	ldr	r1, [pc, #48]	; (8003564 <__NVIC_SetPriority+0x4c>)
 8003532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003536:	0112      	lsls	r2, r2, #4
 8003538:	b2d2      	uxtb	r2, r2
 800353a:	440b      	add	r3, r1
 800353c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003540:	e00a      	b.n	8003558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	b2da      	uxtb	r2, r3
 8003546:	4908      	ldr	r1, [pc, #32]	; (8003568 <__NVIC_SetPriority+0x50>)
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	3b04      	subs	r3, #4
 8003550:	0112      	lsls	r2, r2, #4
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	440b      	add	r3, r1
 8003556:	761a      	strb	r2, [r3, #24]
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	e000e100 	.word	0xe000e100
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800356c:	b480      	push	{r7}
 800356e:	b089      	sub	sp, #36	; 0x24
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	f1c3 0307 	rsb	r3, r3, #7
 8003586:	2b04      	cmp	r3, #4
 8003588:	bf28      	it	cs
 800358a:	2304      	movcs	r3, #4
 800358c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3304      	adds	r3, #4
 8003592:	2b06      	cmp	r3, #6
 8003594:	d902      	bls.n	800359c <NVIC_EncodePriority+0x30>
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3b03      	subs	r3, #3
 800359a:	e000      	b.n	800359e <NVIC_EncodePriority+0x32>
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a0:	f04f 32ff 	mov.w	r2, #4294967295
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	43da      	mvns	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	401a      	ands	r2, r3
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b4:	f04f 31ff 	mov.w	r1, #4294967295
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	fa01 f303 	lsl.w	r3, r1, r3
 80035be:	43d9      	mvns	r1, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c4:	4313      	orrs	r3, r2
         );
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3724      	adds	r7, #36	; 0x24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035e4:	d301      	bcc.n	80035ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035e6:	2301      	movs	r3, #1
 80035e8:	e00f      	b.n	800360a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ea:	4a0a      	ldr	r2, [pc, #40]	; (8003614 <SysTick_Config+0x40>)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3b01      	subs	r3, #1
 80035f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035f2:	210f      	movs	r1, #15
 80035f4:	f04f 30ff 	mov.w	r0, #4294967295
 80035f8:	f7ff ff8e 	bl	8003518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035fc:	4b05      	ldr	r3, [pc, #20]	; (8003614 <SysTick_Config+0x40>)
 80035fe:	2200      	movs	r2, #0
 8003600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003602:	4b04      	ldr	r3, [pc, #16]	; (8003614 <SysTick_Config+0x40>)
 8003604:	2207      	movs	r2, #7
 8003606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	e000e010 	.word	0xe000e010

08003618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f7ff ff29 	bl	8003478 <__NVIC_SetPriorityGrouping>
}
 8003626:	bf00      	nop
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800362e:	b580      	push	{r7, lr}
 8003630:	b086      	sub	sp, #24
 8003632:	af00      	add	r7, sp, #0
 8003634:	4603      	mov	r3, r0
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003640:	f7ff ff3e 	bl	80034c0 <__NVIC_GetPriorityGrouping>
 8003644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	6978      	ldr	r0, [r7, #20]
 800364c:	f7ff ff8e 	bl	800356c <NVIC_EncodePriority>
 8003650:	4602      	mov	r2, r0
 8003652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003656:	4611      	mov	r1, r2
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff ff5d 	bl	8003518 <__NVIC_SetPriority>
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff ff31 	bl	80034dc <__NVIC_EnableIRQ>
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f7ff ffa2 	bl	80035d4 <SysTick_Config>
 8003690:	4603      	mov	r3, r0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
	...

0800369c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80036a8:	f7ff fc68 	bl	8002f7c <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e099      	b.n	80037ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d8:	e00f      	b.n	80036fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036da:	f7ff fc4f 	bl	8002f7c <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b05      	cmp	r3, #5
 80036e6:	d908      	bls.n	80036fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2203      	movs	r2, #3
 80036f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e078      	b.n	80037ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1e8      	bne.n	80036da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	4b38      	ldr	r3, [pc, #224]	; (80037f4 <HAL_DMA_Init+0x158>)
 8003714:	4013      	ands	r3, r2
 8003716:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003726:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691b      	ldr	r3, [r3, #16]
 800372c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003732:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800373e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4313      	orrs	r3, r2
 800374a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	2b04      	cmp	r3, #4
 8003752:	d107      	bne.n	8003764 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375c:	4313      	orrs	r3, r2
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	4313      	orrs	r3, r2
 8003762:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f023 0307 	bic.w	r3, r3, #7
 800377a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378a:	2b04      	cmp	r3, #4
 800378c:	d117      	bne.n	80037be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	4313      	orrs	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00e      	beq.n	80037be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 fb0d 	bl	8003dc0 <DMA_CheckFifoParam>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2240      	movs	r2, #64	; 0x40
 80037b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80037ba:	2301      	movs	r3, #1
 80037bc:	e016      	b.n	80037ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	697a      	ldr	r2, [r7, #20]
 80037c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 fac4 	bl	8003d54 <DMA_CalcBaseAndBitshift>
 80037cc:	4603      	mov	r3, r0
 80037ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	223f      	movs	r2, #63	; 0x3f
 80037d6:	409a      	lsls	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	f010803f 	.word	0xf010803f

080037f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_DMA_Start_IT+0x26>
 800381a:	2302      	movs	r3, #2
 800381c:	e040      	b.n	80038a0 <HAL_DMA_Start_IT+0xa8>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d12f      	bne.n	8003892 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2202      	movs	r2, #2
 8003836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2200      	movs	r2, #0
 800383e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fa56 	bl	8003cf8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003850:	223f      	movs	r2, #63	; 0x3f
 8003852:	409a      	lsls	r2, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0216 	orr.w	r2, r2, #22
 8003866:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	2b00      	cmp	r3, #0
 800386e:	d007      	beq.n	8003880 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0208 	orr.w	r2, r2, #8
 800387e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0201 	orr.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e005      	b.n	800389e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800389a:	2302      	movs	r3, #2
 800389c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800389e:	7dfb      	ldrb	r3, [r7, #23]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80038b6:	f7ff fb61 	bl	8002f7c <HAL_GetTick>
 80038ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d008      	beq.n	80038da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2280      	movs	r2, #128	; 0x80
 80038cc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e052      	b.n	8003980 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0216 	bic.w	r2, r2, #22
 80038e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d103      	bne.n	800390a <HAL_DMA_Abort+0x62>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003906:	2b00      	cmp	r3, #0
 8003908:	d007      	beq.n	800391a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0208 	bic.w	r2, r2, #8
 8003918:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0201 	bic.w	r2, r2, #1
 8003928:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800392a:	e013      	b.n	8003954 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800392c:	f7ff fb26 	bl	8002f7c <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b05      	cmp	r3, #5
 8003938:	d90c      	bls.n	8003954 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2220      	movs	r2, #32
 800393e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2203      	movs	r2, #3
 8003944:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e015      	b.n	8003980 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1e4      	bne.n	800392c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003966:	223f      	movs	r2, #63	; 0x3f
 8003968:	409a      	lsls	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d004      	beq.n	80039a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2280      	movs	r2, #128	; 0x80
 80039a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e00c      	b.n	80039c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2205      	movs	r2, #5
 80039aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0201 	bic.w	r2, r2, #1
 80039bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039d8:	4b8e      	ldr	r3, [pc, #568]	; (8003c14 <HAL_DMA_IRQHandler+0x248>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a8e      	ldr	r2, [pc, #568]	; (8003c18 <HAL_DMA_IRQHandler+0x24c>)
 80039de:	fba2 2303 	umull	r2, r3, r2, r3
 80039e2:	0a9b      	lsrs	r3, r3, #10
 80039e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f6:	2208      	movs	r2, #8
 80039f8:	409a      	lsls	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01a      	beq.n	8003a38 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d013      	beq.n	8003a38 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0204 	bic.w	r2, r2, #4
 8003a1e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	2208      	movs	r2, #8
 8003a26:	409a      	lsls	r2, r3
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a30:	f043 0201 	orr.w	r2, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	409a      	lsls	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4013      	ands	r3, r2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d012      	beq.n	8003a6e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00b      	beq.n	8003a6e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	409a      	lsls	r2, r3
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a66:	f043 0202 	orr.w	r2, r3, #2
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a72:	2204      	movs	r2, #4
 8003a74:	409a      	lsls	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d012      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00b      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a90:	2204      	movs	r2, #4
 8003a92:	409a      	lsls	r2, r3
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a9c:	f043 0204 	orr.w	r2, r3, #4
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d043      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d03c      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	409a      	lsls	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d018      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d108      	bne.n	8003afc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d024      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	4798      	blx	r3
 8003afa:	e01f      	b.n	8003b3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d01b      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
 8003b0c:	e016      	b.n	8003b3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d107      	bne.n	8003b2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0208 	bic.w	r2, r2, #8
 8003b2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b40:	2220      	movs	r2, #32
 8003b42:	409a      	lsls	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 808f 	beq.w	8003c6c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0310 	and.w	r3, r3, #16
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 8087 	beq.w	8003c6c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b62:	2220      	movs	r2, #32
 8003b64:	409a      	lsls	r2, r3
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	2b05      	cmp	r3, #5
 8003b74:	d136      	bne.n	8003be4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0216 	bic.w	r2, r2, #22
 8003b84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695a      	ldr	r2, [r3, #20]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d103      	bne.n	8003ba6 <HAL_DMA_IRQHandler+0x1da>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d007      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0208 	bic.w	r2, r2, #8
 8003bb4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bba:	223f      	movs	r2, #63	; 0x3f
 8003bbc:	409a      	lsls	r2, r3
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d07e      	beq.n	8003cd8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
        }
        return;
 8003be2:	e079      	b.n	8003cd8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d01d      	beq.n	8003c2e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10d      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d031      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	4798      	blx	r3
 8003c10:	e02c      	b.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
 8003c12:	bf00      	nop
 8003c14:	20000200 	.word	0x20000200
 8003c18:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d023      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	4798      	blx	r3
 8003c2c:	e01e      	b.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10f      	bne.n	8003c5c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0210 	bic.w	r2, r2, #16
 8003c4a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d032      	beq.n	8003cda <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d022      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2205      	movs	r2, #5
 8003c84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0201 	bic.w	r2, r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d307      	bcc.n	8003cb4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1f2      	bne.n	8003c98 <HAL_DMA_IRQHandler+0x2cc>
 8003cb2:	e000      	b.n	8003cb6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003cb4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	4798      	blx	r3
 8003cd6:	e000      	b.n	8003cda <HAL_DMA_IRQHandler+0x30e>
        return;
 8003cd8:	bf00      	nop
    }
  }
}
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b085      	sub	sp, #20
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
 8003d04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	2b40      	cmp	r3, #64	; 0x40
 8003d24:	d108      	bne.n	8003d38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d36:	e007      	b.n	8003d48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	60da      	str	r2, [r3, #12]
}
 8003d48:	bf00      	nop
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	3b10      	subs	r3, #16
 8003d64:	4a14      	ldr	r2, [pc, #80]	; (8003db8 <DMA_CalcBaseAndBitshift+0x64>)
 8003d66:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6a:	091b      	lsrs	r3, r3, #4
 8003d6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d6e:	4a13      	ldr	r2, [pc, #76]	; (8003dbc <DMA_CalcBaseAndBitshift+0x68>)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	4413      	add	r3, r2
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	461a      	mov	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2b03      	cmp	r3, #3
 8003d80:	d909      	bls.n	8003d96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d8a:	f023 0303 	bic.w	r3, r3, #3
 8003d8e:	1d1a      	adds	r2, r3, #4
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	659a      	str	r2, [r3, #88]	; 0x58
 8003d94:	e007      	b.n	8003da6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d9e:	f023 0303 	bic.w	r3, r3, #3
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	aaaaaaab 	.word	0xaaaaaaab
 8003dbc:	080094b8 	.word	0x080094b8

08003dc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d11f      	bne.n	8003e1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d856      	bhi.n	8003e8e <DMA_CheckFifoParam+0xce>
 8003de0:	a201      	add	r2, pc, #4	; (adr r2, 8003de8 <DMA_CheckFifoParam+0x28>)
 8003de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de6:	bf00      	nop
 8003de8:	08003df9 	.word	0x08003df9
 8003dec:	08003e0b 	.word	0x08003e0b
 8003df0:	08003df9 	.word	0x08003df9
 8003df4:	08003e8f 	.word	0x08003e8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d046      	beq.n	8003e92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e08:	e043      	b.n	8003e92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e12:	d140      	bne.n	8003e96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e18:	e03d      	b.n	8003e96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e22:	d121      	bne.n	8003e68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	2b03      	cmp	r3, #3
 8003e28:	d837      	bhi.n	8003e9a <DMA_CheckFifoParam+0xda>
 8003e2a:	a201      	add	r2, pc, #4	; (adr r2, 8003e30 <DMA_CheckFifoParam+0x70>)
 8003e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e30:	08003e41 	.word	0x08003e41
 8003e34:	08003e47 	.word	0x08003e47
 8003e38:	08003e41 	.word	0x08003e41
 8003e3c:	08003e59 	.word	0x08003e59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	73fb      	strb	r3, [r7, #15]
      break;
 8003e44:	e030      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d025      	beq.n	8003e9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e56:	e022      	b.n	8003e9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e60:	d11f      	bne.n	8003ea2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e66:	e01c      	b.n	8003ea2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d903      	bls.n	8003e76 <DMA_CheckFifoParam+0xb6>
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	2b03      	cmp	r3, #3
 8003e72:	d003      	beq.n	8003e7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e74:	e018      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	73fb      	strb	r3, [r7, #15]
      break;
 8003e7a:	e015      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d00e      	beq.n	8003ea6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e8c:	e00b      	b.n	8003ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8003e8e:	bf00      	nop
 8003e90:	e00a      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8003e92:	bf00      	nop
 8003e94:	e008      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8003e96:	bf00      	nop
 8003e98:	e006      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8003e9a:	bf00      	nop
 8003e9c:	e004      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8003e9e:	bf00      	nop
 8003ea0:	e002      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ea2:	bf00      	nop
 8003ea4:	e000      	b.n	8003ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ea6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop

08003eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	; 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ece:	2300      	movs	r3, #0
 8003ed0:	61fb      	str	r3, [r7, #28]
 8003ed2:	e159      	b.n	8004188 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	f040 8148 	bne.w	8004182 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d005      	beq.n	8003f0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d130      	bne.n	8003f6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	2203      	movs	r2, #3
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	69ba      	ldr	r2, [r7, #24]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f40:	2201      	movs	r2, #1
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	091b      	lsrs	r3, r3, #4
 8003f56:	f003 0201 	and.w	r2, r3, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 0303 	and.w	r3, r3, #3
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d017      	beq.n	8003fa8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	2203      	movs	r2, #3
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	005b      	lsls	r3, r3, #1
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 0303 	and.w	r3, r3, #3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d123      	bne.n	8003ffc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	08da      	lsrs	r2, r3, #3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3208      	adds	r2, #8
 8003fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	220f      	movs	r2, #15
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	691a      	ldr	r2, [r3, #16]
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	08da      	lsrs	r2, r3, #3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3208      	adds	r2, #8
 8003ff6:	69b9      	ldr	r1, [r7, #24]
 8003ff8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	2203      	movs	r2, #3
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
 800400c:	43db      	mvns	r3, r3
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	4013      	ands	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f003 0203 	and.w	r2, r3, #3
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4313      	orrs	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 80a2 	beq.w	8004182 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
 8004042:	4b57      	ldr	r3, [pc, #348]	; (80041a0 <HAL_GPIO_Init+0x2e8>)
 8004044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004046:	4a56      	ldr	r2, [pc, #344]	; (80041a0 <HAL_GPIO_Init+0x2e8>)
 8004048:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800404c:	6453      	str	r3, [r2, #68]	; 0x44
 800404e:	4b54      	ldr	r3, [pc, #336]	; (80041a0 <HAL_GPIO_Init+0x2e8>)
 8004050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004056:	60fb      	str	r3, [r7, #12]
 8004058:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800405a:	4a52      	ldr	r2, [pc, #328]	; (80041a4 <HAL_GPIO_Init+0x2ec>)
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	089b      	lsrs	r3, r3, #2
 8004060:	3302      	adds	r3, #2
 8004062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	220f      	movs	r2, #15
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43db      	mvns	r3, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4013      	ands	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a49      	ldr	r2, [pc, #292]	; (80041a8 <HAL_GPIO_Init+0x2f0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d019      	beq.n	80040ba <HAL_GPIO_Init+0x202>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a48      	ldr	r2, [pc, #288]	; (80041ac <HAL_GPIO_Init+0x2f4>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d013      	beq.n	80040b6 <HAL_GPIO_Init+0x1fe>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a47      	ldr	r2, [pc, #284]	; (80041b0 <HAL_GPIO_Init+0x2f8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d00d      	beq.n	80040b2 <HAL_GPIO_Init+0x1fa>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a46      	ldr	r2, [pc, #280]	; (80041b4 <HAL_GPIO_Init+0x2fc>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d007      	beq.n	80040ae <HAL_GPIO_Init+0x1f6>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a45      	ldr	r2, [pc, #276]	; (80041b8 <HAL_GPIO_Init+0x300>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d101      	bne.n	80040aa <HAL_GPIO_Init+0x1f2>
 80040a6:	2304      	movs	r3, #4
 80040a8:	e008      	b.n	80040bc <HAL_GPIO_Init+0x204>
 80040aa:	2307      	movs	r3, #7
 80040ac:	e006      	b.n	80040bc <HAL_GPIO_Init+0x204>
 80040ae:	2303      	movs	r3, #3
 80040b0:	e004      	b.n	80040bc <HAL_GPIO_Init+0x204>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e002      	b.n	80040bc <HAL_GPIO_Init+0x204>
 80040b6:	2301      	movs	r3, #1
 80040b8:	e000      	b.n	80040bc <HAL_GPIO_Init+0x204>
 80040ba:	2300      	movs	r3, #0
 80040bc:	69fa      	ldr	r2, [r7, #28]
 80040be:	f002 0203 	and.w	r2, r2, #3
 80040c2:	0092      	lsls	r2, r2, #2
 80040c4:	4093      	lsls	r3, r2
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040cc:	4935      	ldr	r1, [pc, #212]	; (80041a4 <HAL_GPIO_Init+0x2ec>)
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	3302      	adds	r3, #2
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040da:	4b38      	ldr	r3, [pc, #224]	; (80041bc <HAL_GPIO_Init+0x304>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	43db      	mvns	r3, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4013      	ands	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040fe:	4a2f      	ldr	r2, [pc, #188]	; (80041bc <HAL_GPIO_Init+0x304>)
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004104:	4b2d      	ldr	r3, [pc, #180]	; (80041bc <HAL_GPIO_Init+0x304>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	43db      	mvns	r3, r3
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4013      	ands	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004128:	4a24      	ldr	r2, [pc, #144]	; (80041bc <HAL_GPIO_Init+0x304>)
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800412e:	4b23      	ldr	r3, [pc, #140]	; (80041bc <HAL_GPIO_Init+0x304>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	43db      	mvns	r3, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	4013      	ands	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4313      	orrs	r3, r2
 8004150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004152:	4a1a      	ldr	r2, [pc, #104]	; (80041bc <HAL_GPIO_Init+0x304>)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004158:	4b18      	ldr	r3, [pc, #96]	; (80041bc <HAL_GPIO_Init+0x304>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	43db      	mvns	r3, r3
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	4013      	ands	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d003      	beq.n	800417c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4313      	orrs	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800417c:	4a0f      	ldr	r2, [pc, #60]	; (80041bc <HAL_GPIO_Init+0x304>)
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	3301      	adds	r3, #1
 8004186:	61fb      	str	r3, [r7, #28]
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	2b0f      	cmp	r3, #15
 800418c:	f67f aea2 	bls.w	8003ed4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004190:	bf00      	nop
 8004192:	bf00      	nop
 8004194:	3724      	adds	r7, #36	; 0x24
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40013800 	.word	0x40013800
 80041a8:	40020000 	.word	0x40020000
 80041ac:	40020400 	.word	0x40020400
 80041b0:	40020800 	.word	0x40020800
 80041b4:	40020c00 	.word	0x40020c00
 80041b8:	40021000 	.word	0x40021000
 80041bc:	40013c00 	.word	0x40013c00

080041c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	807b      	strh	r3, [r7, #2]
 80041cc:	4613      	mov	r3, r2
 80041ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041d0:	787b      	ldrb	r3, [r7, #1]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041d6:	887a      	ldrh	r2, [r7, #2]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041dc:	e003      	b.n	80041e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041de:	887b      	ldrh	r3, [r7, #2]
 80041e0:	041a      	lsls	r2, r3, #16
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	619a      	str	r2, [r3, #24]
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
	...

080041f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e12b      	b.n	800445e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d106      	bne.n	8004220 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fd fb0e 	bl	800183c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2224      	movs	r2, #36	; 0x24
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 0201 	bic.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004246:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004256:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004258:	f000 fd80 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 800425c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	4a81      	ldr	r2, [pc, #516]	; (8004468 <HAL_I2C_Init+0x274>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d807      	bhi.n	8004278 <HAL_I2C_Init+0x84>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4a80      	ldr	r2, [pc, #512]	; (800446c <HAL_I2C_Init+0x278>)
 800426c:	4293      	cmp	r3, r2
 800426e:	bf94      	ite	ls
 8004270:	2301      	movls	r3, #1
 8004272:	2300      	movhi	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	e006      	b.n	8004286 <HAL_I2C_Init+0x92>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4a7d      	ldr	r2, [pc, #500]	; (8004470 <HAL_I2C_Init+0x27c>)
 800427c:	4293      	cmp	r3, r2
 800427e:	bf94      	ite	ls
 8004280:	2301      	movls	r3, #1
 8004282:	2300      	movhi	r3, #0
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e0e7      	b.n	800445e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	4a78      	ldr	r2, [pc, #480]	; (8004474 <HAL_I2C_Init+0x280>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	0c9b      	lsrs	r3, r3, #18
 8004298:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	430a      	orrs	r2, r1
 80042ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	4a6a      	ldr	r2, [pc, #424]	; (8004468 <HAL_I2C_Init+0x274>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d802      	bhi.n	80042c8 <HAL_I2C_Init+0xd4>
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	3301      	adds	r3, #1
 80042c6:	e009      	b.n	80042dc <HAL_I2C_Init+0xe8>
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042ce:	fb02 f303 	mul.w	r3, r2, r3
 80042d2:	4a69      	ldr	r2, [pc, #420]	; (8004478 <HAL_I2C_Init+0x284>)
 80042d4:	fba2 2303 	umull	r2, r3, r2, r3
 80042d8:	099b      	lsrs	r3, r3, #6
 80042da:	3301      	adds	r3, #1
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	430b      	orrs	r3, r1
 80042e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	495c      	ldr	r1, [pc, #368]	; (8004468 <HAL_I2C_Init+0x274>)
 80042f8:	428b      	cmp	r3, r1
 80042fa:	d819      	bhi.n	8004330 <HAL_I2C_Init+0x13c>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	1e59      	subs	r1, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	fbb1 f3f3 	udiv	r3, r1, r3
 800430a:	1c59      	adds	r1, r3, #1
 800430c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004310:	400b      	ands	r3, r1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00a      	beq.n	800432c <HAL_I2C_Init+0x138>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	1e59      	subs	r1, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	fbb1 f3f3 	udiv	r3, r1, r3
 8004324:	3301      	adds	r3, #1
 8004326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800432a:	e051      	b.n	80043d0 <HAL_I2C_Init+0x1dc>
 800432c:	2304      	movs	r3, #4
 800432e:	e04f      	b.n	80043d0 <HAL_I2C_Init+0x1dc>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d111      	bne.n	800435c <HAL_I2C_Init+0x168>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	1e58      	subs	r0, r3, #1
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6859      	ldr	r1, [r3, #4]
 8004340:	460b      	mov	r3, r1
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	440b      	add	r3, r1
 8004346:	fbb0 f3f3 	udiv	r3, r0, r3
 800434a:	3301      	adds	r3, #1
 800434c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004350:	2b00      	cmp	r3, #0
 8004352:	bf0c      	ite	eq
 8004354:	2301      	moveq	r3, #1
 8004356:	2300      	movne	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	e012      	b.n	8004382 <HAL_I2C_Init+0x18e>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	1e58      	subs	r0, r3, #1
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6859      	ldr	r1, [r3, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	440b      	add	r3, r1
 800436a:	0099      	lsls	r1, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004372:	3301      	adds	r3, #1
 8004374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004378:	2b00      	cmp	r3, #0
 800437a:	bf0c      	ite	eq
 800437c:	2301      	moveq	r3, #1
 800437e:	2300      	movne	r3, #0
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <HAL_I2C_Init+0x196>
 8004386:	2301      	movs	r3, #1
 8004388:	e022      	b.n	80043d0 <HAL_I2C_Init+0x1dc>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10e      	bne.n	80043b0 <HAL_I2C_Init+0x1bc>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	1e58      	subs	r0, r3, #1
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6859      	ldr	r1, [r3, #4]
 800439a:	460b      	mov	r3, r1
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	440b      	add	r3, r1
 80043a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80043a4:	3301      	adds	r3, #1
 80043a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043ae:	e00f      	b.n	80043d0 <HAL_I2C_Init+0x1dc>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	1e58      	subs	r0, r3, #1
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6859      	ldr	r1, [r3, #4]
 80043b8:	460b      	mov	r3, r1
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	0099      	lsls	r1, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80043c6:	3301      	adds	r3, #1
 80043c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	6809      	ldr	r1, [r1, #0]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	69da      	ldr	r2, [r3, #28]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80043fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6911      	ldr	r1, [r2, #16]
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	68d2      	ldr	r2, [r2, #12]
 800440a:	4311      	orrs	r1, r2
 800440c:	687a      	ldr	r2, [r7, #4]
 800440e:	6812      	ldr	r2, [r2, #0]
 8004410:	430b      	orrs	r3, r1
 8004412:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	695a      	ldr	r2, [r3, #20]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f042 0201 	orr.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2220      	movs	r2, #32
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	000186a0 	.word	0x000186a0
 800446c:	001e847f 	.word	0x001e847f
 8004470:	003d08ff 	.word	0x003d08ff
 8004474:	431bde83 	.word	0x431bde83
 8004478:	10624dd3 	.word	0x10624dd3

0800447c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e267      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d075      	beq.n	8004586 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800449a:	4b88      	ldr	r3, [pc, #544]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 030c 	and.w	r3, r3, #12
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d00c      	beq.n	80044c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044a6:	4b85      	ldr	r3, [pc, #532]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d112      	bne.n	80044d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044b2:	4b82      	ldr	r3, [pc, #520]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044be:	d10b      	bne.n	80044d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c0:	4b7e      	ldr	r3, [pc, #504]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d05b      	beq.n	8004584 <HAL_RCC_OscConfig+0x108>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d157      	bne.n	8004584 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e242      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044e0:	d106      	bne.n	80044f0 <HAL_RCC_OscConfig+0x74>
 80044e2:	4b76      	ldr	r3, [pc, #472]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a75      	ldr	r2, [pc, #468]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80044e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	e01d      	b.n	800452c <HAL_RCC_OscConfig+0xb0>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044f8:	d10c      	bne.n	8004514 <HAL_RCC_OscConfig+0x98>
 80044fa:	4b70      	ldr	r3, [pc, #448]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a6f      	ldr	r2, [pc, #444]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004500:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	4b6d      	ldr	r3, [pc, #436]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a6c      	ldr	r2, [pc, #432]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 800450c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004510:	6013      	str	r3, [r2, #0]
 8004512:	e00b      	b.n	800452c <HAL_RCC_OscConfig+0xb0>
 8004514:	4b69      	ldr	r3, [pc, #420]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a68      	ldr	r2, [pc, #416]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 800451a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800451e:	6013      	str	r3, [r2, #0]
 8004520:	4b66      	ldr	r3, [pc, #408]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a65      	ldr	r2, [pc, #404]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800452a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d013      	beq.n	800455c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004534:	f7fe fd22 	bl	8002f7c <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800453c:	f7fe fd1e 	bl	8002f7c <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b64      	cmp	r3, #100	; 0x64
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e207      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454e:	4b5b      	ldr	r3, [pc, #364]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0f0      	beq.n	800453c <HAL_RCC_OscConfig+0xc0>
 800455a:	e014      	b.n	8004586 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455c:	f7fe fd0e 	bl	8002f7c <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004564:	f7fe fd0a 	bl	8002f7c <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b64      	cmp	r3, #100	; 0x64
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e1f3      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004576:	4b51      	ldr	r3, [pc, #324]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1f0      	bne.n	8004564 <HAL_RCC_OscConfig+0xe8>
 8004582:	e000      	b.n	8004586 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004584:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d063      	beq.n	800465a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004592:	4b4a      	ldr	r3, [pc, #296]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f003 030c 	and.w	r3, r3, #12
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00b      	beq.n	80045b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800459e:	4b47      	ldr	r3, [pc, #284]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045a6:	2b08      	cmp	r3, #8
 80045a8:	d11c      	bne.n	80045e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045aa:	4b44      	ldr	r3, [pc, #272]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d116      	bne.n	80045e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b6:	4b41      	ldr	r3, [pc, #260]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d005      	beq.n	80045ce <HAL_RCC_OscConfig+0x152>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d001      	beq.n	80045ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e1c7      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ce:	4b3b      	ldr	r3, [pc, #236]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	4937      	ldr	r1, [pc, #220]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045e2:	e03a      	b.n	800465a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d020      	beq.n	800462e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045ec:	4b34      	ldr	r3, [pc, #208]	; (80046c0 <HAL_RCC_OscConfig+0x244>)
 80045ee:	2201      	movs	r2, #1
 80045f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f2:	f7fe fcc3 	bl	8002f7c <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f8:	e008      	b.n	800460c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045fa:	f7fe fcbf 	bl	8002f7c <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e1a8      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460c:	4b2b      	ldr	r3, [pc, #172]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d0f0      	beq.n	80045fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004618:	4b28      	ldr	r3, [pc, #160]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	4925      	ldr	r1, [pc, #148]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004628:	4313      	orrs	r3, r2
 800462a:	600b      	str	r3, [r1, #0]
 800462c:	e015      	b.n	800465a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800462e:	4b24      	ldr	r3, [pc, #144]	; (80046c0 <HAL_RCC_OscConfig+0x244>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004634:	f7fe fca2 	bl	8002f7c <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800463c:	f7fe fc9e 	bl	8002f7c <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e187      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464e:	4b1b      	ldr	r3, [pc, #108]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0308 	and.w	r3, r3, #8
 8004662:	2b00      	cmp	r3, #0
 8004664:	d036      	beq.n	80046d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d016      	beq.n	800469c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800466e:	4b15      	ldr	r3, [pc, #84]	; (80046c4 <HAL_RCC_OscConfig+0x248>)
 8004670:	2201      	movs	r2, #1
 8004672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004674:	f7fe fc82 	bl	8002f7c <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800467c:	f7fe fc7e 	bl	8002f7c <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b02      	cmp	r3, #2
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e167      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468e:	4b0b      	ldr	r3, [pc, #44]	; (80046bc <HAL_RCC_OscConfig+0x240>)
 8004690:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0f0      	beq.n	800467c <HAL_RCC_OscConfig+0x200>
 800469a:	e01b      	b.n	80046d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800469c:	4b09      	ldr	r3, [pc, #36]	; (80046c4 <HAL_RCC_OscConfig+0x248>)
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046a2:	f7fe fc6b 	bl	8002f7c <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a8:	e00e      	b.n	80046c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046aa:	f7fe fc67 	bl	8002f7c <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d907      	bls.n	80046c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e150      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
 80046bc:	40023800 	.word	0x40023800
 80046c0:	42470000 	.word	0x42470000
 80046c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c8:	4b88      	ldr	r3, [pc, #544]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80046ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046cc:	f003 0302 	and.w	r3, r3, #2
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1ea      	bne.n	80046aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 8097 	beq.w	8004810 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046e2:	2300      	movs	r3, #0
 80046e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e6:	4b81      	ldr	r3, [pc, #516]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10f      	bne.n	8004712 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046f2:	2300      	movs	r3, #0
 80046f4:	60bb      	str	r3, [r7, #8]
 80046f6:	4b7d      	ldr	r3, [pc, #500]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	4a7c      	ldr	r2, [pc, #496]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80046fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004700:	6413      	str	r3, [r2, #64]	; 0x40
 8004702:	4b7a      	ldr	r3, [pc, #488]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800470a:	60bb      	str	r3, [r7, #8]
 800470c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800470e:	2301      	movs	r3, #1
 8004710:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004712:	4b77      	ldr	r3, [pc, #476]	; (80048f0 <HAL_RCC_OscConfig+0x474>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471a:	2b00      	cmp	r3, #0
 800471c:	d118      	bne.n	8004750 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800471e:	4b74      	ldr	r3, [pc, #464]	; (80048f0 <HAL_RCC_OscConfig+0x474>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a73      	ldr	r2, [pc, #460]	; (80048f0 <HAL_RCC_OscConfig+0x474>)
 8004724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800472a:	f7fe fc27 	bl	8002f7c <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004730:	e008      	b.n	8004744 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004732:	f7fe fc23 	bl	8002f7c <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e10c      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004744:	4b6a      	ldr	r3, [pc, #424]	; (80048f0 <HAL_RCC_OscConfig+0x474>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0f0      	beq.n	8004732 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d106      	bne.n	8004766 <HAL_RCC_OscConfig+0x2ea>
 8004758:	4b64      	ldr	r3, [pc, #400]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800475a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800475c:	4a63      	ldr	r2, [pc, #396]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	6713      	str	r3, [r2, #112]	; 0x70
 8004764:	e01c      	b.n	80047a0 <HAL_RCC_OscConfig+0x324>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	2b05      	cmp	r3, #5
 800476c:	d10c      	bne.n	8004788 <HAL_RCC_OscConfig+0x30c>
 800476e:	4b5f      	ldr	r3, [pc, #380]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004772:	4a5e      	ldr	r2, [pc, #376]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004774:	f043 0304 	orr.w	r3, r3, #4
 8004778:	6713      	str	r3, [r2, #112]	; 0x70
 800477a:	4b5c      	ldr	r3, [pc, #368]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800477c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800477e:	4a5b      	ldr	r2, [pc, #364]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004780:	f043 0301 	orr.w	r3, r3, #1
 8004784:	6713      	str	r3, [r2, #112]	; 0x70
 8004786:	e00b      	b.n	80047a0 <HAL_RCC_OscConfig+0x324>
 8004788:	4b58      	ldr	r3, [pc, #352]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800478a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800478c:	4a57      	ldr	r2, [pc, #348]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800478e:	f023 0301 	bic.w	r3, r3, #1
 8004792:	6713      	str	r3, [r2, #112]	; 0x70
 8004794:	4b55      	ldr	r3, [pc, #340]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004798:	4a54      	ldr	r2, [pc, #336]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800479a:	f023 0304 	bic.w	r3, r3, #4
 800479e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d015      	beq.n	80047d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a8:	f7fe fbe8 	bl	8002f7c <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ae:	e00a      	b.n	80047c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047b0:	f7fe fbe4 	bl	8002f7c <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80047be:	4293      	cmp	r3, r2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e0cb      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c6:	4b49      	ldr	r3, [pc, #292]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80047c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0ee      	beq.n	80047b0 <HAL_RCC_OscConfig+0x334>
 80047d2:	e014      	b.n	80047fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d4:	f7fe fbd2 	bl	8002f7c <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047da:	e00a      	b.n	80047f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047dc:	f7fe fbce 	bl	8002f7c <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e0b5      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f2:	4b3e      	ldr	r3, [pc, #248]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80047f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1ee      	bne.n	80047dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047fe:	7dfb      	ldrb	r3, [r7, #23]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d105      	bne.n	8004810 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004804:	4b39      	ldr	r3, [pc, #228]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004808:	4a38      	ldr	r2, [pc, #224]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800480a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800480e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 80a1 	beq.w	800495c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800481a:	4b34      	ldr	r3, [pc, #208]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	f003 030c 	and.w	r3, r3, #12
 8004822:	2b08      	cmp	r3, #8
 8004824:	d05c      	beq.n	80048e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	2b02      	cmp	r3, #2
 800482c:	d141      	bne.n	80048b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482e:	4b31      	ldr	r3, [pc, #196]	; (80048f4 <HAL_RCC_OscConfig+0x478>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004834:	f7fe fba2 	bl	8002f7c <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800483c:	f7fe fb9e 	bl	8002f7c <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e087      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484e:	4b27      	ldr	r3, [pc, #156]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69da      	ldr	r2, [r3, #28]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004868:	019b      	lsls	r3, r3, #6
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004870:	085b      	lsrs	r3, r3, #1
 8004872:	3b01      	subs	r3, #1
 8004874:	041b      	lsls	r3, r3, #16
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487c:	061b      	lsls	r3, r3, #24
 800487e:	491b      	ldr	r1, [pc, #108]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 8004880:	4313      	orrs	r3, r2
 8004882:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004884:	4b1b      	ldr	r3, [pc, #108]	; (80048f4 <HAL_RCC_OscConfig+0x478>)
 8004886:	2201      	movs	r2, #1
 8004888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488a:	f7fe fb77 	bl	8002f7c <HAL_GetTick>
 800488e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004890:	e008      	b.n	80048a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004892:	f7fe fb73 	bl	8002f7c <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	2b02      	cmp	r3, #2
 800489e:	d901      	bls.n	80048a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e05c      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a4:	4b11      	ldr	r3, [pc, #68]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0f0      	beq.n	8004892 <HAL_RCC_OscConfig+0x416>
 80048b0:	e054      	b.n	800495c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b2:	4b10      	ldr	r3, [pc, #64]	; (80048f4 <HAL_RCC_OscConfig+0x478>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b8:	f7fe fb60 	bl	8002f7c <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048be:	e008      	b.n	80048d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048c0:	f7fe fb5c 	bl	8002f7c <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d901      	bls.n	80048d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e045      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d2:	4b06      	ldr	r3, [pc, #24]	; (80048ec <HAL_RCC_OscConfig+0x470>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1f0      	bne.n	80048c0 <HAL_RCC_OscConfig+0x444>
 80048de:	e03d      	b.n	800495c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d107      	bne.n	80048f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e038      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
 80048ec:	40023800 	.word	0x40023800
 80048f0:	40007000 	.word	0x40007000
 80048f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048f8:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <HAL_RCC_OscConfig+0x4ec>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d028      	beq.n	8004958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004910:	429a      	cmp	r2, r3
 8004912:	d121      	bne.n	8004958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491e:	429a      	cmp	r2, r3
 8004920:	d11a      	bne.n	8004958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004928:	4013      	ands	r3, r2
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800492e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004930:	4293      	cmp	r3, r2
 8004932:	d111      	bne.n	8004958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493e:	085b      	lsrs	r3, r3, #1
 8004940:	3b01      	subs	r3, #1
 8004942:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004944:	429a      	cmp	r2, r3
 8004946:	d107      	bne.n	8004958 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004952:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004954:	429a      	cmp	r2, r3
 8004956:	d001      	beq.n	800495c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	40023800 	.word	0x40023800

0800496c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e0cc      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004980:	4b68      	ldr	r3, [pc, #416]	; (8004b24 <HAL_RCC_ClockConfig+0x1b8>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0307 	and.w	r3, r3, #7
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	429a      	cmp	r2, r3
 800498c:	d90c      	bls.n	80049a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498e:	4b65      	ldr	r3, [pc, #404]	; (8004b24 <HAL_RCC_ClockConfig+0x1b8>)
 8004990:	683a      	ldr	r2, [r7, #0]
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004996:	4b63      	ldr	r3, [pc, #396]	; (8004b24 <HAL_RCC_ClockConfig+0x1b8>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e0b8      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d020      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049c0:	4b59      	ldr	r3, [pc, #356]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	4a58      	ldr	r2, [pc, #352]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0308 	and.w	r3, r3, #8
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049d8:	4b53      	ldr	r3, [pc, #332]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4a52      	ldr	r2, [pc, #328]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e4:	4b50      	ldr	r3, [pc, #320]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	494d      	ldr	r1, [pc, #308]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d044      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d107      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0a:	4b47      	ldr	r3, [pc, #284]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d119      	bne.n	8004a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e07f      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d003      	beq.n	8004a2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d107      	bne.n	8004a3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a2a:	4b3f      	ldr	r3, [pc, #252]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e06f      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a3a:	4b3b      	ldr	r3, [pc, #236]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e067      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a4a:	4b37      	ldr	r3, [pc, #220]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f023 0203 	bic.w	r2, r3, #3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	4934      	ldr	r1, [pc, #208]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a5c:	f7fe fa8e 	bl	8002f7c <HAL_GetTick>
 8004a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a62:	e00a      	b.n	8004a7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a64:	f7fe fa8a 	bl	8002f7c <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e04f      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7a:	4b2b      	ldr	r3, [pc, #172]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 020c 	and.w	r2, r3, #12
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d1eb      	bne.n	8004a64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a8c:	4b25      	ldr	r3, [pc, #148]	; (8004b24 <HAL_RCC_ClockConfig+0x1b8>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d20c      	bcs.n	8004ab4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9a:	4b22      	ldr	r3, [pc, #136]	; (8004b24 <HAL_RCC_ClockConfig+0x1b8>)
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa2:	4b20      	ldr	r3, [pc, #128]	; (8004b24 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0307 	and.w	r3, r3, #7
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d001      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e032      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ac0:	4b19      	ldr	r3, [pc, #100]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	4916      	ldr	r1, [pc, #88]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0308 	and.w	r3, r3, #8
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d009      	beq.n	8004af2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ade:	4b12      	ldr	r3, [pc, #72]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	490e      	ldr	r1, [pc, #56]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004af2:	f000 f821 	bl	8004b38 <HAL_RCC_GetSysClockFreq>
 8004af6:	4602      	mov	r2, r0
 8004af8:	4b0b      	ldr	r3, [pc, #44]	; (8004b28 <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	091b      	lsrs	r3, r3, #4
 8004afe:	f003 030f 	and.w	r3, r3, #15
 8004b02:	490a      	ldr	r1, [pc, #40]	; (8004b2c <HAL_RCC_ClockConfig+0x1c0>)
 8004b04:	5ccb      	ldrb	r3, [r1, r3]
 8004b06:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0a:	4a09      	ldr	r2, [pc, #36]	; (8004b30 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b0e:	4b09      	ldr	r3, [pc, #36]	; (8004b34 <HAL_RCC_ClockConfig+0x1c8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fe f9ee 	bl	8002ef4 <HAL_InitTick>

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40023c00 	.word	0x40023c00
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	080094a0 	.word	0x080094a0
 8004b30:	20000200 	.word	0x20000200
 8004b34:	20000204 	.word	0x20000204

08004b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b3c:	b094      	sub	sp, #80	; 0x50
 8004b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	647b      	str	r3, [r7, #68]	; 0x44
 8004b44:	2300      	movs	r3, #0
 8004b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b48:	2300      	movs	r3, #0
 8004b4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b50:	4b79      	ldr	r3, [pc, #484]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 030c 	and.w	r3, r3, #12
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d00d      	beq.n	8004b78 <HAL_RCC_GetSysClockFreq+0x40>
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	f200 80e1 	bhi.w	8004d24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d002      	beq.n	8004b6c <HAL_RCC_GetSysClockFreq+0x34>
 8004b66:	2b04      	cmp	r3, #4
 8004b68:	d003      	beq.n	8004b72 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b6a:	e0db      	b.n	8004d24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b6c:	4b73      	ldr	r3, [pc, #460]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b6e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004b70:	e0db      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b72:	4b73      	ldr	r3, [pc, #460]	; (8004d40 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b76:	e0d8      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b78:	4b6f      	ldr	r3, [pc, #444]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b80:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b82:	4b6d      	ldr	r3, [pc, #436]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d063      	beq.n	8004c56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8e:	4b6a      	ldr	r3, [pc, #424]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	099b      	lsrs	r3, r3, #6
 8004b94:	2200      	movs	r2, #0
 8004b96:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ba6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004baa:	4622      	mov	r2, r4
 8004bac:	462b      	mov	r3, r5
 8004bae:	f04f 0000 	mov.w	r0, #0
 8004bb2:	f04f 0100 	mov.w	r1, #0
 8004bb6:	0159      	lsls	r1, r3, #5
 8004bb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bbc:	0150      	lsls	r0, r2, #5
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4621      	mov	r1, r4
 8004bc4:	1a51      	subs	r1, r2, r1
 8004bc6:	6139      	str	r1, [r7, #16]
 8004bc8:	4629      	mov	r1, r5
 8004bca:	eb63 0301 	sbc.w	r3, r3, r1
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	f04f 0300 	mov.w	r3, #0
 8004bd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bdc:	4659      	mov	r1, fp
 8004bde:	018b      	lsls	r3, r1, #6
 8004be0:	4651      	mov	r1, sl
 8004be2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004be6:	4651      	mov	r1, sl
 8004be8:	018a      	lsls	r2, r1, #6
 8004bea:	4651      	mov	r1, sl
 8004bec:	ebb2 0801 	subs.w	r8, r2, r1
 8004bf0:	4659      	mov	r1, fp
 8004bf2:	eb63 0901 	sbc.w	r9, r3, r1
 8004bf6:	f04f 0200 	mov.w	r2, #0
 8004bfa:	f04f 0300 	mov.w	r3, #0
 8004bfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c0a:	4690      	mov	r8, r2
 8004c0c:	4699      	mov	r9, r3
 8004c0e:	4623      	mov	r3, r4
 8004c10:	eb18 0303 	adds.w	r3, r8, r3
 8004c14:	60bb      	str	r3, [r7, #8]
 8004c16:	462b      	mov	r3, r5
 8004c18:	eb49 0303 	adc.w	r3, r9, r3
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	f04f 0200 	mov.w	r2, #0
 8004c22:	f04f 0300 	mov.w	r3, #0
 8004c26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c2a:	4629      	mov	r1, r5
 8004c2c:	024b      	lsls	r3, r1, #9
 8004c2e:	4621      	mov	r1, r4
 8004c30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c34:	4621      	mov	r1, r4
 8004c36:	024a      	lsls	r2, r1, #9
 8004c38:	4610      	mov	r0, r2
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c3e:	2200      	movs	r2, #0
 8004c40:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c48:	f7fb ffaa 	bl	8000ba0 <__aeabi_uldivmod>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4613      	mov	r3, r2
 8004c52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c54:	e058      	b.n	8004d08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c56:	4b38      	ldr	r3, [pc, #224]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	099b      	lsrs	r3, r3, #6
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	4618      	mov	r0, r3
 8004c60:	4611      	mov	r1, r2
 8004c62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c66:	623b      	str	r3, [r7, #32]
 8004c68:	2300      	movs	r3, #0
 8004c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c70:	4642      	mov	r2, r8
 8004c72:	464b      	mov	r3, r9
 8004c74:	f04f 0000 	mov.w	r0, #0
 8004c78:	f04f 0100 	mov.w	r1, #0
 8004c7c:	0159      	lsls	r1, r3, #5
 8004c7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c82:	0150      	lsls	r0, r2, #5
 8004c84:	4602      	mov	r2, r0
 8004c86:	460b      	mov	r3, r1
 8004c88:	4641      	mov	r1, r8
 8004c8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c8e:	4649      	mov	r1, r9
 8004c90:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ca0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ca4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004ca8:	ebb2 040a 	subs.w	r4, r2, sl
 8004cac:	eb63 050b 	sbc.w	r5, r3, fp
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	00eb      	lsls	r3, r5, #3
 8004cba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cbe:	00e2      	lsls	r2, r4, #3
 8004cc0:	4614      	mov	r4, r2
 8004cc2:	461d      	mov	r5, r3
 8004cc4:	4643      	mov	r3, r8
 8004cc6:	18e3      	adds	r3, r4, r3
 8004cc8:	603b      	str	r3, [r7, #0]
 8004cca:	464b      	mov	r3, r9
 8004ccc:	eb45 0303 	adc.w	r3, r5, r3
 8004cd0:	607b      	str	r3, [r7, #4]
 8004cd2:	f04f 0200 	mov.w	r2, #0
 8004cd6:	f04f 0300 	mov.w	r3, #0
 8004cda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cde:	4629      	mov	r1, r5
 8004ce0:	028b      	lsls	r3, r1, #10
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ce8:	4621      	mov	r1, r4
 8004cea:	028a      	lsls	r2, r1, #10
 8004cec:	4610      	mov	r0, r2
 8004cee:	4619      	mov	r1, r3
 8004cf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	61bb      	str	r3, [r7, #24]
 8004cf6:	61fa      	str	r2, [r7, #28]
 8004cf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cfc:	f7fb ff50 	bl	8000ba0 <__aeabi_uldivmod>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4613      	mov	r3, r2
 8004d06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d08:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	0c1b      	lsrs	r3, r3, #16
 8004d0e:	f003 0303 	and.w	r3, r3, #3
 8004d12:	3301      	adds	r3, #1
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004d18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d22:	e002      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d24:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8004d26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3750      	adds	r7, #80	; 0x50
 8004d30:	46bd      	mov	sp, r7
 8004d32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d36:	bf00      	nop
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	00f42400 	.word	0x00f42400
 8004d40:	007a1200 	.word	0x007a1200

08004d44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d48:	4b03      	ldr	r3, [pc, #12]	; (8004d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	20000200 	.word	0x20000200

08004d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d60:	f7ff fff0 	bl	8004d44 <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	0a9b      	lsrs	r3, r3, #10
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4903      	ldr	r1, [pc, #12]	; (8004d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40023800 	.word	0x40023800
 8004d80:	080094b0 	.word	0x080094b0

08004d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d88:	f7ff ffdc 	bl	8004d44 <HAL_RCC_GetHCLKFreq>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	0b5b      	lsrs	r3, r3, #13
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	4903      	ldr	r1, [pc, #12]	; (8004da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d9a:	5ccb      	ldrb	r3, [r1, r3]
 8004d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40023800 	.word	0x40023800
 8004da8:	080094b0 	.word	0x080094b0

08004dac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e04c      	b.n	8004e58 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d111      	bne.n	8004dee <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f001 fc16 	bl	8006604 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d102      	bne.n	8004de6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <HAL_TIM_Base_Init+0xb4>)
 8004de4:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2202      	movs	r2, #2
 8004df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	4619      	mov	r1, r3
 8004e00:	4610      	mov	r0, r2
 8004e02:	f001 f933 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	08002a6d 	.word	0x08002a6d

08004e64 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d001      	beq.n	8004e7c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e03c      	b.n	8004ef6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a1e      	ldr	r2, [pc, #120]	; (8004f04 <HAL_TIM_Base_Start+0xa0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d018      	beq.n	8004ec0 <HAL_TIM_Base_Start+0x5c>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e96:	d013      	beq.n	8004ec0 <HAL_TIM_Base_Start+0x5c>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a1a      	ldr	r2, [pc, #104]	; (8004f08 <HAL_TIM_Base_Start+0xa4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00e      	beq.n	8004ec0 <HAL_TIM_Base_Start+0x5c>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a19      	ldr	r2, [pc, #100]	; (8004f0c <HAL_TIM_Base_Start+0xa8>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d009      	beq.n	8004ec0 <HAL_TIM_Base_Start+0x5c>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a17      	ldr	r2, [pc, #92]	; (8004f10 <HAL_TIM_Base_Start+0xac>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d004      	beq.n	8004ec0 <HAL_TIM_Base_Start+0x5c>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a16      	ldr	r2, [pc, #88]	; (8004f14 <HAL_TIM_Base_Start+0xb0>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d111      	bne.n	8004ee4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2b06      	cmp	r3, #6
 8004ed0:	d010      	beq.n	8004ef4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f042 0201 	orr.w	r2, r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ee2:	e007      	b.n	8004ef4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	40010000 	.word	0x40010000
 8004f08:	40000400 	.word	0x40000400
 8004f0c:	40000800 	.word	0x40000800
 8004f10:	40000c00 	.word	0x40000c00
 8004f14:	40014000 	.word	0x40014000

08004f18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d001      	beq.n	8004f30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e044      	b.n	8004fba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68da      	ldr	r2, [r3, #12]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 0201 	orr.w	r2, r2, #1
 8004f46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a1e      	ldr	r2, [pc, #120]	; (8004fc8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d018      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x6c>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5a:	d013      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x6c>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a1a      	ldr	r2, [pc, #104]	; (8004fcc <HAL_TIM_Base_Start_IT+0xb4>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00e      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x6c>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a19      	ldr	r2, [pc, #100]	; (8004fd0 <HAL_TIM_Base_Start_IT+0xb8>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d009      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x6c>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a17      	ldr	r2, [pc, #92]	; (8004fd4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d004      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x6c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a16      	ldr	r2, [pc, #88]	; (8004fd8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d111      	bne.n	8004fa8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2b06      	cmp	r3, #6
 8004f94:	d010      	beq.n	8004fb8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa6:	e007      	b.n	8004fb8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f042 0201 	orr.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40010000 	.word	0x40010000
 8004fcc:	40000400 	.word	0x40000400
 8004fd0:	40000800 	.word	0x40000800
 8004fd4:	40000c00 	.word	0x40000c00
 8004fd8:	40014000 	.word	0x40014000

08004fdc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e04c      	b.n	8005088 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d111      	bne.n	800501e <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f001 fafe 	bl	8006604 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800500c:	2b00      	cmp	r3, #0
 800500e:	d102      	bne.n	8005016 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a1f      	ldr	r2, [pc, #124]	; (8005090 <HAL_TIM_OC_Init+0xb4>)
 8005014:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2202      	movs	r2, #2
 8005022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3304      	adds	r3, #4
 800502e:	4619      	mov	r1, r3
 8005030:	4610      	mov	r0, r2
 8005032:	f001 f81b 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2201      	movs	r2, #1
 800504a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2201      	movs	r2, #1
 800506a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	08005095 	.word	0x08005095

08005094 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e04c      	b.n	8005154 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d111      	bne.n	80050ea <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f001 fa98 	bl	8006604 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d102      	bne.n	80050e2 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a1f      	ldr	r2, [pc, #124]	; (800515c <HAL_TIM_PWM_Init+0xb4>)
 80050e0:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2202      	movs	r2, #2
 80050ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	3304      	adds	r3, #4
 80050fa:	4619      	mov	r1, r3
 80050fc:	4610      	mov	r0, r2
 80050fe:	f000 ffb5 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	08005161 	.word	0x08005161

08005160 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005168:	bf00      	nop
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d109      	bne.n	8005198 <HAL_TIM_PWM_Start+0x24>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800518a:	b2db      	uxtb	r3, r3
 800518c:	2b01      	cmp	r3, #1
 800518e:	bf14      	ite	ne
 8005190:	2301      	movne	r3, #1
 8005192:	2300      	moveq	r3, #0
 8005194:	b2db      	uxtb	r3, r3
 8005196:	e022      	b.n	80051de <HAL_TIM_PWM_Start+0x6a>
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	2b04      	cmp	r3, #4
 800519c:	d109      	bne.n	80051b2 <HAL_TIM_PWM_Start+0x3e>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	bf14      	ite	ne
 80051aa:	2301      	movne	r3, #1
 80051ac:	2300      	moveq	r3, #0
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	e015      	b.n	80051de <HAL_TIM_PWM_Start+0x6a>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b08      	cmp	r3, #8
 80051b6:	d109      	bne.n	80051cc <HAL_TIM_PWM_Start+0x58>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	bf14      	ite	ne
 80051c4:	2301      	movne	r3, #1
 80051c6:	2300      	moveq	r3, #0
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	e008      	b.n	80051de <HAL_TIM_PWM_Start+0x6a>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	bf14      	ite	ne
 80051d8:	2301      	movne	r3, #1
 80051da:	2300      	moveq	r3, #0
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e068      	b.n	80052b8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d104      	bne.n	80051f6 <HAL_TIM_PWM_Start+0x82>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2202      	movs	r2, #2
 80051f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051f4:	e013      	b.n	800521e <HAL_TIM_PWM_Start+0xaa>
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	2b04      	cmp	r3, #4
 80051fa:	d104      	bne.n	8005206 <HAL_TIM_PWM_Start+0x92>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005204:	e00b      	b.n	800521e <HAL_TIM_PWM_Start+0xaa>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	2b08      	cmp	r3, #8
 800520a:	d104      	bne.n	8005216 <HAL_TIM_PWM_Start+0xa2>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005214:	e003      	b.n	800521e <HAL_TIM_PWM_Start+0xaa>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2202      	movs	r2, #2
 800521a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2201      	movs	r2, #1
 8005224:	6839      	ldr	r1, [r7, #0]
 8005226:	4618      	mov	r0, r3
 8005228:	f001 f9c6 	bl	80065b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a23      	ldr	r2, [pc, #140]	; (80052c0 <HAL_TIM_PWM_Start+0x14c>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d107      	bne.n	8005246 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005244:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a1d      	ldr	r2, [pc, #116]	; (80052c0 <HAL_TIM_PWM_Start+0x14c>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d018      	beq.n	8005282 <HAL_TIM_PWM_Start+0x10e>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005258:	d013      	beq.n	8005282 <HAL_TIM_PWM_Start+0x10e>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a19      	ldr	r2, [pc, #100]	; (80052c4 <HAL_TIM_PWM_Start+0x150>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d00e      	beq.n	8005282 <HAL_TIM_PWM_Start+0x10e>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a17      	ldr	r2, [pc, #92]	; (80052c8 <HAL_TIM_PWM_Start+0x154>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d009      	beq.n	8005282 <HAL_TIM_PWM_Start+0x10e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a16      	ldr	r2, [pc, #88]	; (80052cc <HAL_TIM_PWM_Start+0x158>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d004      	beq.n	8005282 <HAL_TIM_PWM_Start+0x10e>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a14      	ldr	r2, [pc, #80]	; (80052d0 <HAL_TIM_PWM_Start+0x15c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d111      	bne.n	80052a6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2b06      	cmp	r3, #6
 8005292:	d010      	beq.n	80052b6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f042 0201 	orr.w	r2, r2, #1
 80052a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a4:	e007      	b.n	80052b6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f042 0201 	orr.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40010000 	.word	0x40010000
 80052c4:	40000400 	.word	0x40000400
 80052c8:	40000800 	.word	0x40000800
 80052cc:	40000c00 	.word	0x40000c00
 80052d0:	40014000 	.word	0x40014000

080052d4 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d101      	bne.n	80052e8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e04c      	b.n	8005382 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d111      	bne.n	8005318 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f001 f981 	bl	8006604 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005306:	2b00      	cmp	r3, #0
 8005308:	d102      	bne.n	8005310 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a1f      	ldr	r2, [pc, #124]	; (800538c <HAL_TIM_OnePulse_Init+0xb8>)
 800530e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3304      	adds	r3, #4
 8005328:	4619      	mov	r1, r3
 800532a:	4610      	mov	r0, r2
 800532c:	f000 fe9e 	bl	800606c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0208 	bic.w	r2, r2, #8
 800533e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6819      	ldr	r1, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3708      	adds	r7, #8
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	08005391 	.word	0x08005391

08005390 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053b4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053bc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053c4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053cc:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d108      	bne.n	80053e6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053d4:	7bbb      	ldrb	r3, [r7, #14]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d105      	bne.n	80053e6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053da:	7b7b      	ldrb	r3, [r7, #13]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d102      	bne.n	80053e6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053e0:	7b3b      	ldrb	r3, [r7, #12]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d001      	beq.n	80053ea <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e03b      	b.n	8005462 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2202      	movs	r2, #2
 80053ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2202      	movs	r2, #2
 80053f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2202      	movs	r2, #2
 80053fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2202      	movs	r2, #2
 8005406:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68da      	ldr	r2, [r3, #12]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0202 	orr.w	r2, r2, #2
 8005418:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68da      	ldr	r2, [r3, #12]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f042 0204 	orr.w	r2, r2, #4
 8005428:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2201      	movs	r2, #1
 8005430:	2100      	movs	r1, #0
 8005432:	4618      	mov	r0, r3
 8005434:	f001 f8c0 	bl	80065b8 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2201      	movs	r2, #1
 800543e:	2104      	movs	r1, #4
 8005440:	4618      	mov	r0, r3
 8005442:	f001 f8b9 	bl	80065b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a08      	ldr	r2, [pc, #32]	; (800546c <HAL_TIM_OnePulse_Start_IT+0xc8>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d107      	bne.n	8005460 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800545e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	40010000 	.word	0x40010000

08005470 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0a2      	b.n	80055ca <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548a:	b2db      	uxtb	r3, r3
 800548c:	2b00      	cmp	r3, #0
 800548e:	d111      	bne.n	80054b4 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f001 f8b3 	bl	8006604 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a4a      	ldr	r2, [pc, #296]	; (80055d4 <HAL_TIM_Encoder_Init+0x164>)
 80054aa:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054ca:	f023 0307 	bic.w	r3, r3, #7
 80054ce:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	3304      	adds	r3, #4
 80054d8:	4619      	mov	r1, r3
 80054da:	4610      	mov	r0, r2
 80054dc:	f000 fdc6 	bl	800606c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005508:	f023 0303 	bic.w	r3, r3, #3
 800550c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	689a      	ldr	r2, [r3, #8]
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	021b      	lsls	r3, r3, #8
 8005518:	4313      	orrs	r3, r2
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4313      	orrs	r3, r2
 800551e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005526:	f023 030c 	bic.w	r3, r3, #12
 800552a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005532:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	021b      	lsls	r3, r3, #8
 8005542:	4313      	orrs	r3, r2
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	4313      	orrs	r3, r2
 8005548:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	011a      	lsls	r2, r3, #4
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	031b      	lsls	r3, r3, #12
 8005556:	4313      	orrs	r3, r2
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4313      	orrs	r3, r2
 800555c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005564:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800556c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685a      	ldr	r2, [r3, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	011b      	lsls	r3, r3, #4
 8005578:	4313      	orrs	r3, r2
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	4313      	orrs	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3718      	adds	r7, #24
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	08002b45 	.word	0x08002b45

080055d8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005600:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d110      	bne.n	800562a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005608:	7bfb      	ldrb	r3, [r7, #15]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d102      	bne.n	8005614 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800560e:	7b7b      	ldrb	r3, [r7, #13]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d001      	beq.n	8005618 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e069      	b.n	80056ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005628:	e031      	b.n	800568e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	2b04      	cmp	r3, #4
 800562e:	d110      	bne.n	8005652 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005630:	7bbb      	ldrb	r3, [r7, #14]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d102      	bne.n	800563c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005636:	7b3b      	ldrb	r3, [r7, #12]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d001      	beq.n	8005640 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e055      	b.n	80056ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005650:	e01d      	b.n	800568e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005652:	7bfb      	ldrb	r3, [r7, #15]
 8005654:	2b01      	cmp	r3, #1
 8005656:	d108      	bne.n	800566a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005658:	7bbb      	ldrb	r3, [r7, #14]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d105      	bne.n	800566a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800565e:	7b7b      	ldrb	r3, [r7, #13]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d102      	bne.n	800566a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005664:	7b3b      	ldrb	r3, [r7, #12]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d001      	beq.n	800566e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e03e      	b.n	80056ec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2202      	movs	r2, #2
 8005672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2202      	movs	r2, #2
 800567a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2202      	movs	r2, #2
 8005682:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2202      	movs	r2, #2
 800568a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <HAL_TIM_Encoder_Start+0xc4>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b04      	cmp	r3, #4
 8005698:	d008      	beq.n	80056ac <HAL_TIM_Encoder_Start+0xd4>
 800569a:	e00f      	b.n	80056bc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2201      	movs	r2, #1
 80056a2:	2100      	movs	r1, #0
 80056a4:	4618      	mov	r0, r3
 80056a6:	f000 ff87 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 80056aa:	e016      	b.n	80056da <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2201      	movs	r2, #1
 80056b2:	2104      	movs	r1, #4
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 ff7f 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 80056ba:	e00e      	b.n	80056da <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2201      	movs	r2, #1
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f000 ff77 	bl	80065b8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2201      	movs	r2, #1
 80056d0:	2104      	movs	r1, #4
 80056d2:	4618      	mov	r0, r3
 80056d4:	f000 ff70 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 80056d8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f042 0201 	orr.w	r2, r2, #1
 80056e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3710      	adds	r7, #16
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b02      	cmp	r3, #2
 8005708:	d128      	bne.n	800575c <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	2b02      	cmp	r3, #2
 8005716:	d121      	bne.n	800575c <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f06f 0202 	mvn.w	r2, #2
 8005720:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2201      	movs	r2, #1
 8005726:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	f003 0303 	and.w	r3, r3, #3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d005      	beq.n	8005742 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	4798      	blx	r3
 8005740:	e009      	b.n	8005756 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b04      	cmp	r3, #4
 8005768:	d128      	bne.n	80057bc <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b04      	cmp	r3, #4
 8005776:	d121      	bne.n	80057bc <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0204 	mvn.w	r2, #4
 8005780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2202      	movs	r2, #2
 8005786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005792:	2b00      	cmp	r3, #0
 8005794:	d005      	beq.n	80057a2 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4798      	blx	r3
 80057a0:	e009      	b.n	80057b6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	f003 0308 	and.w	r3, r3, #8
 80057c6:	2b08      	cmp	r3, #8
 80057c8:	d128      	bne.n	800581c <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0308 	and.w	r3, r3, #8
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d121      	bne.n	800581c <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f06f 0208 	mvn.w	r2, #8
 80057e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2204      	movs	r2, #4
 80057e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	69db      	ldr	r3, [r3, #28]
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	4798      	blx	r3
 8005800:	e009      	b.n	8005816 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	f003 0310 	and.w	r3, r3, #16
 8005826:	2b10      	cmp	r3, #16
 8005828:	d128      	bne.n	800587c <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f003 0310 	and.w	r3, r3, #16
 8005834:	2b10      	cmp	r3, #16
 8005836:	d121      	bne.n	800587c <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f06f 0210 	mvn.w	r2, #16
 8005840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2208      	movs	r2, #8
 8005846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005852:	2b00      	cmp	r3, #0
 8005854:	d005      	beq.n	8005862 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	4798      	blx	r3
 8005860:	e009      	b.n	8005876 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b01      	cmp	r3, #1
 8005888:	d110      	bne.n	80058ac <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b01      	cmp	r3, #1
 8005896:	d109      	bne.n	80058ac <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f06f 0201 	mvn.w	r2, #1
 80058a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058b6:	2b80      	cmp	r3, #128	; 0x80
 80058b8:	d110      	bne.n	80058dc <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c4:	2b80      	cmp	r3, #128	; 0x80
 80058c6:	d109      	bne.n	80058dc <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e6:	2b40      	cmp	r3, #64	; 0x40
 80058e8:	d110      	bne.n	800590c <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f4:	2b40      	cmp	r3, #64	; 0x40
 80058f6:	d109      	bne.n	800590c <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	f003 0320 	and.w	r3, r3, #32
 8005916:	2b20      	cmp	r3, #32
 8005918:	d110      	bne.n	800593c <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f003 0320 	and.w	r3, r3, #32
 8005924:	2b20      	cmp	r3, #32
 8005926:	d109      	bne.n	800593c <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f06f 0220 	mvn.w	r2, #32
 8005930:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800593c:	bf00      	nop
 800593e:	3708      	adds	r7, #8
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005950:	2300      	movs	r3, #0
 8005952:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800595a:	2b01      	cmp	r3, #1
 800595c:	d101      	bne.n	8005962 <HAL_TIM_OC_ConfigChannel+0x1e>
 800595e:	2302      	movs	r3, #2
 8005960:	e048      	b.n	80059f4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b0c      	cmp	r3, #12
 800596e:	d839      	bhi.n	80059e4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005970:	a201      	add	r2, pc, #4	; (adr r2, 8005978 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005976:	bf00      	nop
 8005978:	080059ad 	.word	0x080059ad
 800597c:	080059e5 	.word	0x080059e5
 8005980:	080059e5 	.word	0x080059e5
 8005984:	080059e5 	.word	0x080059e5
 8005988:	080059bb 	.word	0x080059bb
 800598c:	080059e5 	.word	0x080059e5
 8005990:	080059e5 	.word	0x080059e5
 8005994:	080059e5 	.word	0x080059e5
 8005998:	080059c9 	.word	0x080059c9
 800599c:	080059e5 	.word	0x080059e5
 80059a0:	080059e5 	.word	0x080059e5
 80059a4:	080059e5 	.word	0x080059e5
 80059a8:	080059d7 	.word	0x080059d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68b9      	ldr	r1, [r7, #8]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fbda 	bl	800616c <TIM_OC1_SetConfig>
      break;
 80059b8:	e017      	b.n	80059ea <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68b9      	ldr	r1, [r7, #8]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 fc39 	bl	8006238 <TIM_OC2_SetConfig>
      break;
 80059c6:	e010      	b.n	80059ea <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68b9      	ldr	r1, [r7, #8]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 fc9e 	bl	8006310 <TIM_OC3_SetConfig>
      break;
 80059d4:	e009      	b.n	80059ea <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68b9      	ldr	r1, [r7, #8]
 80059dc:	4618      	mov	r0, r3
 80059de:	f000 fd01 	bl	80063e4 <TIM_OC4_SetConfig>
      break;
 80059e2:	e002      	b.n	80059ea <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	75fb      	strb	r3, [r7, #23]
      break;
 80059e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3718      	adds	r7, #24
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b086      	sub	sp, #24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d101      	bne.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a16:	2302      	movs	r3, #2
 8005a18:	e0ae      	b.n	8005b78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b0c      	cmp	r3, #12
 8005a26:	f200 809f 	bhi.w	8005b68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005a2a:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a30:	08005a65 	.word	0x08005a65
 8005a34:	08005b69 	.word	0x08005b69
 8005a38:	08005b69 	.word	0x08005b69
 8005a3c:	08005b69 	.word	0x08005b69
 8005a40:	08005aa5 	.word	0x08005aa5
 8005a44:	08005b69 	.word	0x08005b69
 8005a48:	08005b69 	.word	0x08005b69
 8005a4c:	08005b69 	.word	0x08005b69
 8005a50:	08005ae7 	.word	0x08005ae7
 8005a54:	08005b69 	.word	0x08005b69
 8005a58:	08005b69 	.word	0x08005b69
 8005a5c:	08005b69 	.word	0x08005b69
 8005a60:	08005b27 	.word	0x08005b27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68b9      	ldr	r1, [r7, #8]
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 fb7e 	bl	800616c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699a      	ldr	r2, [r3, #24]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0208 	orr.w	r2, r2, #8
 8005a7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	699a      	ldr	r2, [r3, #24]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 0204 	bic.w	r2, r2, #4
 8005a8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6999      	ldr	r1, [r3, #24]
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	691a      	ldr	r2, [r3, #16]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	619a      	str	r2, [r3, #24]
      break;
 8005aa2:	e064      	b.n	8005b6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fbc4 	bl	8006238 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	699a      	ldr	r2, [r3, #24]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005abe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699a      	ldr	r2, [r3, #24]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ace:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6999      	ldr	r1, [r3, #24]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	021a      	lsls	r2, r3, #8
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	619a      	str	r2, [r3, #24]
      break;
 8005ae4:	e043      	b.n	8005b6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68b9      	ldr	r1, [r7, #8]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f000 fc0f 	bl	8006310 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f042 0208 	orr.w	r2, r2, #8
 8005b00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	69da      	ldr	r2, [r3, #28]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f022 0204 	bic.w	r2, r2, #4
 8005b10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69d9      	ldr	r1, [r3, #28]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	61da      	str	r2, [r3, #28]
      break;
 8005b24:	e023      	b.n	8005b6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68b9      	ldr	r1, [r7, #8]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f000 fc59 	bl	80063e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	69da      	ldr	r2, [r3, #28]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	69da      	ldr	r2, [r3, #28]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	69d9      	ldr	r1, [r3, #28]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	021a      	lsls	r2, r3, #8
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	61da      	str	r2, [r3, #28]
      break;
 8005b66:	e002      	b.n	8005b6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d101      	bne.n	8005b9c <HAL_TIM_ConfigClockSource+0x1c>
 8005b98:	2302      	movs	r3, #2
 8005b9a:	e0b4      	b.n	8005d06 <HAL_TIM_ConfigClockSource+0x186>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005bba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bd4:	d03e      	beq.n	8005c54 <HAL_TIM_ConfigClockSource+0xd4>
 8005bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bda:	f200 8087 	bhi.w	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005bde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be2:	f000 8086 	beq.w	8005cf2 <HAL_TIM_ConfigClockSource+0x172>
 8005be6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bea:	d87f      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005bec:	2b70      	cmp	r3, #112	; 0x70
 8005bee:	d01a      	beq.n	8005c26 <HAL_TIM_ConfigClockSource+0xa6>
 8005bf0:	2b70      	cmp	r3, #112	; 0x70
 8005bf2:	d87b      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005bf4:	2b60      	cmp	r3, #96	; 0x60
 8005bf6:	d050      	beq.n	8005c9a <HAL_TIM_ConfigClockSource+0x11a>
 8005bf8:	2b60      	cmp	r3, #96	; 0x60
 8005bfa:	d877      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005bfc:	2b50      	cmp	r3, #80	; 0x50
 8005bfe:	d03c      	beq.n	8005c7a <HAL_TIM_ConfigClockSource+0xfa>
 8005c00:	2b50      	cmp	r3, #80	; 0x50
 8005c02:	d873      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005c04:	2b40      	cmp	r3, #64	; 0x40
 8005c06:	d058      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0x13a>
 8005c08:	2b40      	cmp	r3, #64	; 0x40
 8005c0a:	d86f      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005c0c:	2b30      	cmp	r3, #48	; 0x30
 8005c0e:	d064      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0x15a>
 8005c10:	2b30      	cmp	r3, #48	; 0x30
 8005c12:	d86b      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005c14:	2b20      	cmp	r3, #32
 8005c16:	d060      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0x15a>
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	d867      	bhi.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d05c      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0x15a>
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d05a      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0x15a>
 8005c24:	e062      	b.n	8005cec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6818      	ldr	r0, [r3, #0]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	6899      	ldr	r1, [r3, #8]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685a      	ldr	r2, [r3, #4]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	f000 fc9f 	bl	8006578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	609a      	str	r2, [r3, #8]
      break;
 8005c52:	e04f      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6818      	ldr	r0, [r3, #0]
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	6899      	ldr	r1, [r3, #8]
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f000 fc88 	bl	8006578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	689a      	ldr	r2, [r3, #8]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c76:	609a      	str	r2, [r3, #8]
      break;
 8005c78:	e03c      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6818      	ldr	r0, [r3, #0]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	6859      	ldr	r1, [r3, #4]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	461a      	mov	r2, r3
 8005c88:	f000 fbfc 	bl	8006484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2150      	movs	r1, #80	; 0x50
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 fc55 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005c98:	e02c      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6818      	ldr	r0, [r3, #0]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	6859      	ldr	r1, [r3, #4]
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	f000 fc1b 	bl	80064e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2160      	movs	r1, #96	; 0x60
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 fc45 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005cb8:	e01c      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6818      	ldr	r0, [r3, #0]
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	6859      	ldr	r1, [r3, #4]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	f000 fbdc 	bl	8006484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2140      	movs	r1, #64	; 0x40
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 fc35 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005cd8:	e00c      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	f000 fc2c 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005cea:	e003      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	73fb      	strb	r3, [r7, #15]
      break;
 8005cf0:	e000      	b.n	8005cf4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b083      	sub	sp, #12
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr

08005d36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b083      	sub	sp, #12
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005d66:	bf00      	nop
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d72:	b480      	push	{r7}
 8005d74:	b083      	sub	sp, #12
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b083      	sub	sp, #12
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005d8e:	bf00      	nop
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr

08005d9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	b083      	sub	sp, #12
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005da2:	bf00      	nop
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr

08005dae <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005dae:	b480      	push	{r7}
 8005db0:	b083      	sub	sp, #12
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8005db6:	bf00      	nop
 8005db8:	370c      	adds	r7, #12
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b083      	sub	sp, #12
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005dca:	bf00      	nop
 8005dcc:	370c      	adds	r7, #12
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
	...

08005dd8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b087      	sub	sp, #28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	460b      	mov	r3, r1
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005de6:	2300      	movs	r3, #0
 8005de8:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d101      	bne.n	8005df4 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e135      	b.n	8006060 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d101      	bne.n	8005e02 <HAL_TIM_RegisterCallback+0x2a>
 8005dfe:	2302      	movs	r3, #2
 8005e00:	e12e      	b.n	8006060 <HAL_TIM_RegisterCallback+0x288>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	f040 80ba 	bne.w	8005f8c <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8005e18:	7afb      	ldrb	r3, [r7, #11]
 8005e1a:	2b1a      	cmp	r3, #26
 8005e1c:	f200 80b3 	bhi.w	8005f86 <HAL_TIM_RegisterCallback+0x1ae>
 8005e20:	a201      	add	r2, pc, #4	; (adr r2, 8005e28 <HAL_TIM_RegisterCallback+0x50>)
 8005e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e26:	bf00      	nop
 8005e28:	08005e95 	.word	0x08005e95
 8005e2c:	08005e9d 	.word	0x08005e9d
 8005e30:	08005ea5 	.word	0x08005ea5
 8005e34:	08005ead 	.word	0x08005ead
 8005e38:	08005eb5 	.word	0x08005eb5
 8005e3c:	08005ebd 	.word	0x08005ebd
 8005e40:	08005ec5 	.word	0x08005ec5
 8005e44:	08005ecd 	.word	0x08005ecd
 8005e48:	08005ed5 	.word	0x08005ed5
 8005e4c:	08005edd 	.word	0x08005edd
 8005e50:	08005ee5 	.word	0x08005ee5
 8005e54:	08005eed 	.word	0x08005eed
 8005e58:	08005ef5 	.word	0x08005ef5
 8005e5c:	08005efd 	.word	0x08005efd
 8005e60:	08005f05 	.word	0x08005f05
 8005e64:	08005f0f 	.word	0x08005f0f
 8005e68:	08005f19 	.word	0x08005f19
 8005e6c:	08005f23 	.word	0x08005f23
 8005e70:	08005f2d 	.word	0x08005f2d
 8005e74:	08005f37 	.word	0x08005f37
 8005e78:	08005f41 	.word	0x08005f41
 8005e7c:	08005f4b 	.word	0x08005f4b
 8005e80:	08005f55 	.word	0x08005f55
 8005e84:	08005f5f 	.word	0x08005f5f
 8005e88:	08005f69 	.word	0x08005f69
 8005e8c:	08005f73 	.word	0x08005f73
 8005e90:	08005f7d 	.word	0x08005f7d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8005e9a:	e0dc      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8005ea2:	e0d8      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8005eaa:	e0d4      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8005eb2:	e0d0      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8005eba:	e0cc      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8005ec2:	e0c8      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8005eca:	e0c4      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8005ed2:	e0c0      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8005eda:	e0bc      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8005ee2:	e0b8      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8005eea:	e0b4      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8005ef2:	e0b0      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8005efa:	e0ac      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8005f02:	e0a8      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8005f0c:	e0a3      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 8005f16:	e09e      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8005f20:	e099      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 8005f2a:	e094      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8005f34:	e08f      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8005f3e:	e08a      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	687a      	ldr	r2, [r7, #4]
 8005f44:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 8005f48:	e085      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8005f52:	e080      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8005f5c:	e07b      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 8005f66:	e076      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8005f70:	e071      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8005f7a:	e06c      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8005f84:	e067      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	75fb      	strb	r3, [r7, #23]
        break;
 8005f8a:	e064      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d15c      	bne.n	8006052 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8005f98:	7afb      	ldrb	r3, [r7, #11]
 8005f9a:	2b0d      	cmp	r3, #13
 8005f9c:	d856      	bhi.n	800604c <HAL_TIM_RegisterCallback+0x274>
 8005f9e:	a201      	add	r2, pc, #4	; (adr r2, 8005fa4 <HAL_TIM_RegisterCallback+0x1cc>)
 8005fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa4:	08005fdd 	.word	0x08005fdd
 8005fa8:	08005fe5 	.word	0x08005fe5
 8005fac:	08005fed 	.word	0x08005fed
 8005fb0:	08005ff5 	.word	0x08005ff5
 8005fb4:	08005ffd 	.word	0x08005ffd
 8005fb8:	08006005 	.word	0x08006005
 8005fbc:	0800600d 	.word	0x0800600d
 8005fc0:	08006015 	.word	0x08006015
 8005fc4:	0800601d 	.word	0x0800601d
 8005fc8:	08006025 	.word	0x08006025
 8005fcc:	0800602d 	.word	0x0800602d
 8005fd0:	08006035 	.word	0x08006035
 8005fd4:	0800603d 	.word	0x0800603d
 8005fd8:	08006045 	.word	0x08006045
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8005fe2:	e038      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8005fea:	e034      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8005ff2:	e030      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8005ffa:	e02c      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8006002:	e028      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800600a:	e024      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8006012:	e020      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800601a:	e01c      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8006022:	e018      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800602a:	e014      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8006032:	e010      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800603a:	e00c      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8006042:	e008      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800604a:	e004      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	75fb      	strb	r3, [r7, #23]
        break;
 8006050:	e001      	b.n	8006056 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800605e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006060:	4618      	mov	r0, r3
 8006062:	371c      	adds	r7, #28
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a34      	ldr	r2, [pc, #208]	; (8006150 <TIM_Base_SetConfig+0xe4>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d00f      	beq.n	80060a4 <TIM_Base_SetConfig+0x38>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800608a:	d00b      	beq.n	80060a4 <TIM_Base_SetConfig+0x38>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a31      	ldr	r2, [pc, #196]	; (8006154 <TIM_Base_SetConfig+0xe8>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d007      	beq.n	80060a4 <TIM_Base_SetConfig+0x38>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a30      	ldr	r2, [pc, #192]	; (8006158 <TIM_Base_SetConfig+0xec>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d003      	beq.n	80060a4 <TIM_Base_SetConfig+0x38>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a2f      	ldr	r2, [pc, #188]	; (800615c <TIM_Base_SetConfig+0xf0>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d108      	bne.n	80060b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a25      	ldr	r2, [pc, #148]	; (8006150 <TIM_Base_SetConfig+0xe4>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d01b      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060c4:	d017      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a22      	ldr	r2, [pc, #136]	; (8006154 <TIM_Base_SetConfig+0xe8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d013      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a21      	ldr	r2, [pc, #132]	; (8006158 <TIM_Base_SetConfig+0xec>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d00f      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a20      	ldr	r2, [pc, #128]	; (800615c <TIM_Base_SetConfig+0xf0>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00b      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a1f      	ldr	r2, [pc, #124]	; (8006160 <TIM_Base_SetConfig+0xf4>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d007      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a1e      	ldr	r2, [pc, #120]	; (8006164 <TIM_Base_SetConfig+0xf8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d003      	beq.n	80060f6 <TIM_Base_SetConfig+0x8a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a1d      	ldr	r2, [pc, #116]	; (8006168 <TIM_Base_SetConfig+0xfc>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d108      	bne.n	8006108 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4313      	orrs	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	4313      	orrs	r3, r2
 8006114:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	689a      	ldr	r2, [r3, #8]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a08      	ldr	r2, [pc, #32]	; (8006150 <TIM_Base_SetConfig+0xe4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d103      	bne.n	800613c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	691a      	ldr	r2, [r3, #16]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	615a      	str	r2, [r3, #20]
}
 8006142:	bf00      	nop
 8006144:	3714      	adds	r7, #20
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40010000 	.word	0x40010000
 8006154:	40000400 	.word	0x40000400
 8006158:	40000800 	.word	0x40000800
 800615c:	40000c00 	.word	0x40000c00
 8006160:	40014000 	.word	0x40014000
 8006164:	40014400 	.word	0x40014400
 8006168:	40014800 	.word	0x40014800

0800616c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	f023 0201 	bic.w	r2, r3, #1
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800619a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f023 0303 	bic.w	r3, r3, #3
 80061a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	f023 0302 	bic.w	r3, r3, #2
 80061b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	4313      	orrs	r3, r2
 80061be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a1c      	ldr	r2, [pc, #112]	; (8006234 <TIM_OC1_SetConfig+0xc8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d10c      	bne.n	80061e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f023 0308 	bic.w	r3, r3, #8
 80061ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f023 0304 	bic.w	r3, r3, #4
 80061e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a13      	ldr	r2, [pc, #76]	; (8006234 <TIM_OC1_SetConfig+0xc8>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d111      	bne.n	800620e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	4313      	orrs	r3, r2
 8006202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	621a      	str	r2, [r3, #32]
}
 8006228:	bf00      	nop
 800622a:	371c      	adds	r7, #28
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr
 8006234:	40010000 	.word	0x40010000

08006238 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006238:	b480      	push	{r7}
 800623a:	b087      	sub	sp, #28
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	f023 0210 	bic.w	r2, r3, #16
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800626e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	021b      	lsls	r3, r3, #8
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4313      	orrs	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f023 0320 	bic.w	r3, r3, #32
 8006282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	011b      	lsls	r3, r3, #4
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	4313      	orrs	r3, r2
 800628e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a1e      	ldr	r2, [pc, #120]	; (800630c <TIM_OC2_SetConfig+0xd4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d10d      	bne.n	80062b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800629e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	011b      	lsls	r3, r3, #4
 80062a6:	697a      	ldr	r2, [r7, #20]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a15      	ldr	r2, [pc, #84]	; (800630c <TIM_OC2_SetConfig+0xd4>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d113      	bne.n	80062e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	695b      	ldr	r3, [r3, #20]
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	621a      	str	r2, [r3, #32]
}
 80062fe:	bf00      	nop
 8006300:	371c      	adds	r7, #28
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	40010000 	.word	0x40010000

08006310 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800633e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0303 	bic.w	r3, r3, #3
 8006346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	4313      	orrs	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	021b      	lsls	r3, r3, #8
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	4313      	orrs	r3, r2
 8006364:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a1d      	ldr	r2, [pc, #116]	; (80063e0 <TIM_OC3_SetConfig+0xd0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d10d      	bne.n	800638a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006374:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	021b      	lsls	r3, r3, #8
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	4313      	orrs	r3, r2
 8006380:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006388:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a14      	ldr	r2, [pc, #80]	; (80063e0 <TIM_OC3_SetConfig+0xd0>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d113      	bne.n	80063ba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006398:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80063a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	011b      	lsls	r3, r3, #4
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	011b      	lsls	r3, r3, #4
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685a      	ldr	r2, [r3, #4]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	621a      	str	r2, [r3, #32]
}
 80063d4:	bf00      	nop
 80063d6:	371c      	adds	r7, #28
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr
 80063e0:	40010000 	.word	0x40010000

080063e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b087      	sub	sp, #28
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	69db      	ldr	r3, [r3, #28]
 800640a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800641a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	021b      	lsls	r3, r3, #8
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	4313      	orrs	r3, r2
 8006426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800642e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	031b      	lsls	r3, r3, #12
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	4313      	orrs	r3, r2
 800643a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a10      	ldr	r2, [pc, #64]	; (8006480 <TIM_OC4_SetConfig+0x9c>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d109      	bne.n	8006458 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800644a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	695b      	ldr	r3, [r3, #20]
 8006450:	019b      	lsls	r3, r3, #6
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4313      	orrs	r3, r2
 8006456:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	621a      	str	r2, [r3, #32]
}
 8006472:	bf00      	nop
 8006474:	371c      	adds	r7, #28
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40010000 	.word	0x40010000

08006484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006484:	b480      	push	{r7}
 8006486:	b087      	sub	sp, #28
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	f023 0201 	bic.w	r2, r3, #1
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	011b      	lsls	r3, r3, #4
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f023 030a 	bic.w	r3, r3, #10
 80064c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	621a      	str	r2, [r3, #32]
}
 80064d6:	bf00      	nop
 80064d8:	371c      	adds	r7, #28
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b087      	sub	sp, #28
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	60f8      	str	r0, [r7, #12]
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f023 0210 	bic.w	r2, r3, #16
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800650c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	031b      	lsls	r3, r3, #12
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	4313      	orrs	r3, r2
 8006516:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800651e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	011b      	lsls	r3, r3, #4
 8006524:	693a      	ldr	r2, [r7, #16]
 8006526:	4313      	orrs	r3, r2
 8006528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	621a      	str	r2, [r3, #32]
}
 8006536:	bf00      	nop
 8006538:	371c      	adds	r7, #28
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006542:	b480      	push	{r7}
 8006544:	b085      	sub	sp, #20
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
 800654a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	4313      	orrs	r3, r2
 8006560:	f043 0307 	orr.w	r3, r3, #7
 8006564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	609a      	str	r2, [r3, #8]
}
 800656c:	bf00      	nop
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
 8006584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	021a      	lsls	r2, r3, #8
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	431a      	orrs	r2, r3
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	4313      	orrs	r3, r2
 80065a0:	697a      	ldr	r2, [r7, #20]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	609a      	str	r2, [r3, #8]
}
 80065ac:	bf00      	nop
 80065ae:	371c      	adds	r7, #28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	2201      	movs	r2, #1
 80065cc:	fa02 f303 	lsl.w	r3, r2, r3
 80065d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1a      	ldr	r2, [r3, #32]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	43db      	mvns	r3, r3
 80065da:	401a      	ands	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1a      	ldr	r2, [r3, #32]
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f003 031f 	and.w	r3, r3, #31
 80065ea:	6879      	ldr	r1, [r7, #4]
 80065ec:	fa01 f303 	lsl.w	r3, r1, r3
 80065f0:	431a      	orrs	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	621a      	str	r2, [r3, #32]
}
 80065f6:	bf00      	nop
 80065f8:	371c      	adds	r7, #28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a1c      	ldr	r2, [pc, #112]	; (8006680 <TIM_ResetCallback+0x7c>)
 8006610:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a1b      	ldr	r2, [pc, #108]	; (8006684 <TIM_ResetCallback+0x80>)
 8006618:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a1a      	ldr	r2, [pc, #104]	; (8006688 <TIM_ResetCallback+0x84>)
 8006620:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a19      	ldr	r2, [pc, #100]	; (800668c <TIM_ResetCallback+0x88>)
 8006628:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a18      	ldr	r2, [pc, #96]	; (8006690 <TIM_ResetCallback+0x8c>)
 8006630:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a17      	ldr	r2, [pc, #92]	; (8006694 <TIM_ResetCallback+0x90>)
 8006638:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a16      	ldr	r2, [pc, #88]	; (8006698 <TIM_ResetCallback+0x94>)
 8006640:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a15      	ldr	r2, [pc, #84]	; (800669c <TIM_ResetCallback+0x98>)
 8006648:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a14      	ldr	r2, [pc, #80]	; (80066a0 <TIM_ResetCallback+0x9c>)
 8006650:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a13      	ldr	r2, [pc, #76]	; (80066a4 <TIM_ResetCallback+0xa0>)
 8006658:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a12      	ldr	r2, [pc, #72]	; (80066a8 <TIM_ResetCallback+0xa4>)
 8006660:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a11      	ldr	r2, [pc, #68]	; (80066ac <TIM_ResetCallback+0xa8>)
 8006668:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a10      	ldr	r2, [pc, #64]	; (80066b0 <TIM_ResetCallback+0xac>)
 8006670:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	08005d0f 	.word	0x08005d0f
 8006684:	08005d23 	.word	0x08005d23
 8006688:	08005d9b 	.word	0x08005d9b
 800668c:	08005daf 	.word	0x08005daf
 8006690:	08005d4b 	.word	0x08005d4b
 8006694:	08005d5f 	.word	0x08005d5f
 8006698:	08005d37 	.word	0x08005d37
 800669c:	08005d73 	.word	0x08005d73
 80066a0:	08005d87 	.word	0x08005d87
 80066a4:	08005dc3 	.word	0x08005dc3
 80066a8:	08006835 	.word	0x08006835
 80066ac:	08006849 	.word	0x08006849
 80066b0:	0800685d 	.word	0x0800685d

080066b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d101      	bne.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066c8:	2302      	movs	r3, #2
 80066ca:	e050      	b.n	800676e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2202      	movs	r2, #2
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a1c      	ldr	r2, [pc, #112]	; (800677c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d018      	beq.n	8006742 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006718:	d013      	beq.n	8006742 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a18      	ldr	r2, [pc, #96]	; (8006780 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d00e      	beq.n	8006742 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a16      	ldr	r2, [pc, #88]	; (8006784 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d009      	beq.n	8006742 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a15      	ldr	r2, [pc, #84]	; (8006788 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d004      	beq.n	8006742 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a13      	ldr	r2, [pc, #76]	; (800678c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d10c      	bne.n	800675c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006748:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	68ba      	ldr	r2, [r7, #8]
 8006750:	4313      	orrs	r3, r2
 8006752:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68ba      	ldr	r2, [r7, #8]
 800675a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3714      	adds	r7, #20
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40010000 	.word	0x40010000
 8006780:	40000400 	.word	0x40000400
 8006784:	40000800 	.word	0x40000800
 8006788:	40000c00 	.word	0x40000c00
 800678c:	40014000 	.word	0x40014000

08006790 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800679a:	2300      	movs	r3, #0
 800679c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e03d      	b.n	8006828 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	4313      	orrs	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	4313      	orrs	r3, r2
 8006814:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e04a      	b.n	8006918 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006888:	b2db      	uxtb	r3, r3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d111      	bne.n	80068b2 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fd2c 	bl	80072f4 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d102      	bne.n	80068aa <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a1e      	ldr	r2, [pc, #120]	; (8006920 <HAL_UART_Init+0xb0>)
 80068a8:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2224      	movs	r2, #36	; 0x24
 80068b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68da      	ldr	r2, [r3, #12]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068c8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 fff6 	bl	80078bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	691a      	ldr	r2, [r3, #16]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068de:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	695a      	ldr	r2, [r3, #20]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068ee:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68da      	ldr	r2, [r3, #12]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068fe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2220      	movs	r2, #32
 8006912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3708      	adds	r7, #8
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	08002cf1 	.word	0x08002cf1

08006924 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	460b      	mov	r3, r1
 800692e:	607a      	str	r2, [r7, #4]
 8006930:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006932:	2300      	movs	r3, #0
 8006934:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d107      	bne.n	800694c <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006940:	f043 0220 	orr.w	r2, r3, #32
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e08c      	b.n	8006a66 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006952:	2b01      	cmp	r3, #1
 8006954:	d101      	bne.n	800695a <HAL_UART_RegisterCallback+0x36>
 8006956:	2302      	movs	r3, #2
 8006958:	e085      	b.n	8006a66 <HAL_UART_RegisterCallback+0x142>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b20      	cmp	r3, #32
 800696c:	d151      	bne.n	8006a12 <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800696e:	7afb      	ldrb	r3, [r7, #11]
 8006970:	2b0c      	cmp	r3, #12
 8006972:	d845      	bhi.n	8006a00 <HAL_UART_RegisterCallback+0xdc>
 8006974:	a201      	add	r2, pc, #4	; (adr r2, 800697c <HAL_UART_RegisterCallback+0x58>)
 8006976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800697a:	bf00      	nop
 800697c:	080069b1 	.word	0x080069b1
 8006980:	080069b9 	.word	0x080069b9
 8006984:	080069c1 	.word	0x080069c1
 8006988:	080069c9 	.word	0x080069c9
 800698c:	080069d1 	.word	0x080069d1
 8006990:	080069d9 	.word	0x080069d9
 8006994:	080069e1 	.word	0x080069e1
 8006998:	080069e9 	.word	0x080069e9
 800699c:	08006a01 	.word	0x08006a01
 80069a0:	08006a01 	.word	0x08006a01
 80069a4:	08006a01 	.word	0x08006a01
 80069a8:	080069f1 	.word	0x080069f1
 80069ac:	080069f9 	.word	0x080069f9
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 80069b6:	e051      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80069be:	e04d      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80069c6:	e049      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80069ce:	e045      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80069d6:	e041      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 80069de:	e03d      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80069e6:	e039      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80069ee:	e035      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80069f6:	e031      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80069fe:	e02d      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a04:	f043 0220 	orr.w	r2, r3, #32
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	75fb      	strb	r3, [r7, #23]
        break;
 8006a10:	e024      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d116      	bne.n	8006a4c <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8006a1e:	7afb      	ldrb	r3, [r7, #11]
 8006a20:	2b0b      	cmp	r3, #11
 8006a22:	d002      	beq.n	8006a2a <HAL_UART_RegisterCallback+0x106>
 8006a24:	2b0c      	cmp	r3, #12
 8006a26:	d004      	beq.n	8006a32 <HAL_UART_RegisterCallback+0x10e>
 8006a28:	e007      	b.n	8006a3a <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8006a30:	e014      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8006a38:	e010      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3e:	f043 0220 	orr.w	r2, r3, #32
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	75fb      	strb	r3, [r7, #23]
        break;
 8006a4a:	e007      	b.n	8006a5c <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a50:	f043 0220 	orr.w	r2, r3, #32
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	371c      	adds	r7, #28
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop

08006a74 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	d11d      	bne.n	8006aca <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d002      	beq.n	8006a9a <HAL_UART_Receive_IT+0x26>
 8006a94:	88fb      	ldrh	r3, [r7, #6]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e016      	b.n	8006acc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d101      	bne.n	8006aac <HAL_UART_Receive_IT+0x38>
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	e00f      	b.n	8006acc <HAL_UART_Receive_IT+0x58>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006aba:	88fb      	ldrh	r3, [r7, #6]
 8006abc:	461a      	mov	r2, r3
 8006abe:	68b9      	ldr	r1, [r7, #8]
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f000 fcf7 	bl	80074b4 <UART_Start_Receive_IT>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	e000      	b.n	8006acc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006aca:	2302      	movs	r3, #2
  }
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08c      	sub	sp, #48	; 0x30
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b20      	cmp	r3, #32
 8006aec:	d165      	bne.n	8006bba <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d002      	beq.n	8006afa <HAL_UART_Transmit_DMA+0x26>
 8006af4:	88fb      	ldrh	r3, [r7, #6]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e05e      	b.n	8006bbc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_UART_Transmit_DMA+0x38>
 8006b08:	2302      	movs	r3, #2
 8006b0a:	e057      	b.n	8006bbc <HAL_UART_Transmit_DMA+0xe8>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006b14:	68ba      	ldr	r2, [r7, #8]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	88fa      	ldrh	r2, [r7, #6]
 8006b1e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	88fa      	ldrh	r2, [r7, #6]
 8006b24:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2221      	movs	r2, #33	; 0x21
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b38:	4a22      	ldr	r2, [pc, #136]	; (8006bc4 <HAL_UART_Transmit_DMA+0xf0>)
 8006b3a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b40:	4a21      	ldr	r2, [pc, #132]	; (8006bc8 <HAL_UART_Transmit_DMA+0xf4>)
 8006b42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b48:	4a20      	ldr	r2, [pc, #128]	; (8006bcc <HAL_UART_Transmit_DMA+0xf8>)
 8006b4a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b50:	2200      	movs	r2, #0
 8006b52:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006b54:	f107 0308 	add.w	r3, r7, #8
 8006b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b60:	6819      	ldr	r1, [r3, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	3304      	adds	r3, #4
 8006b68:	461a      	mov	r2, r3
 8006b6a:	88fb      	ldrh	r3, [r7, #6]
 8006b6c:	f7fc fe44 	bl	80037f8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b78:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3314      	adds	r3, #20
 8006b88:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	617b      	str	r3, [r7, #20]
   return(result);
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	3314      	adds	r3, #20
 8006ba0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ba2:	627a      	str	r2, [r7, #36]	; 0x24
 8006ba4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6a39      	ldr	r1, [r7, #32]
 8006ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e5      	bne.n	8006b82 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	e000      	b.n	8006bbc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006bba:	2302      	movs	r3, #2
  }
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3730      	adds	r7, #48	; 0x30
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	08007365 	.word	0x08007365
 8006bc8:	08007401 	.word	0x08007401
 8006bcc:	0800741f 	.word	0x0800741f

08006bd0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b09a      	sub	sp, #104	; 0x68
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	330c      	adds	r3, #12
 8006bde:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006be8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bee:	667b      	str	r3, [r7, #100]	; 0x64
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	330c      	adds	r3, #12
 8006bf6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006bf8:	657a      	str	r2, [r7, #84]	; 0x54
 8006bfa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006bfe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006c00:	e841 2300 	strex	r3, r2, [r1]
 8006c04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006c06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1e5      	bne.n	8006bd8 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	3314      	adds	r3, #20
 8006c12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c16:	e853 3f00 	ldrex	r3, [r3]
 8006c1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1e:	f023 0301 	bic.w	r3, r3, #1
 8006c22:	663b      	str	r3, [r7, #96]	; 0x60
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3314      	adds	r3, #20
 8006c2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006c2c:	643a      	str	r2, [r7, #64]	; 0x40
 8006c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e5      	bne.n	8006c0c <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d119      	bne.n	8006c7c <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c50:	6a3b      	ldr	r3, [r7, #32]
 8006c52:	e853 3f00 	ldrex	r3, [r3]
 8006c56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	f023 0310 	bic.w	r3, r3, #16
 8006c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	330c      	adds	r3, #12
 8006c66:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006c68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c70:	e841 2300 	strex	r3, r2, [r1]
 8006c74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1e5      	bne.n	8006c48 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	695b      	ldr	r3, [r3, #20]
 8006c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c86:	2b40      	cmp	r3, #64	; 0x40
 8006c88:	d136      	bne.n	8006cf8 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	3314      	adds	r3, #20
 8006c90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	e853 3f00 	ldrex	r3, [r3]
 8006c98:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ca0:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	3314      	adds	r3, #20
 8006ca8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006caa:	61ba      	str	r2, [r7, #24]
 8006cac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	6979      	ldr	r1, [r7, #20]
 8006cb0:	69ba      	ldr	r2, [r7, #24]
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e5      	bne.n	8006c8a <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d018      	beq.n	8006cf8 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cca:	2200      	movs	r2, #0
 8006ccc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7fc fde8 	bl	80038a8 <HAL_DMA_Abort>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00c      	beq.n	8006cf8 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7fc fffc 	bl	8003ce0 <HAL_DMA_GetError>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	2b20      	cmp	r3, #32
 8006cec:	d104      	bne.n	8006cf8 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2210      	movs	r2, #16
 8006cf2:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e00a      	b.n	8006d0e <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2220      	movs	r2, #32
 8006d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3768      	adds	r7, #104	; 0x68
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
	...

08006d18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b0ba      	sub	sp, #232	; 0xe8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	695b      	ldr	r3, [r3, #20]
 8006d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d4e:	f003 030f 	and.w	r3, r3, #15
 8006d52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006d56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10f      	bne.n	8006d7e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d62:	f003 0320 	and.w	r3, r3, #32
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d009      	beq.n	8006d7e <HAL_UART_IRQHandler+0x66>
 8006d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d6e:	f003 0320 	and.w	r3, r3, #32
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 fce3 	bl	8007742 <UART_Receive_IT>
      return;
 8006d7c:	e25b      	b.n	8007236 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	f000 80e1 	beq.w	8006f4a <HAL_UART_IRQHandler+0x232>
 8006d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d106      	bne.n	8006da2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d98:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f000 80d4 	beq.w	8006f4a <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006da6:	f003 0301 	and.w	r3, r3, #1
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00b      	beq.n	8006dc6 <HAL_UART_IRQHandler+0xae>
 8006dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dbe:	f043 0201 	orr.w	r2, r3, #1
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00b      	beq.n	8006dea <HAL_UART_IRQHandler+0xd2>
 8006dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d005      	beq.n	8006dea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de2:	f043 0202 	orr.w	r2, r3, #2
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00b      	beq.n	8006e0e <HAL_UART_IRQHandler+0xf6>
 8006df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d005      	beq.n	8006e0e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e06:	f043 0204 	orr.w	r2, r3, #4
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d011      	beq.n	8006e3e <HAL_UART_IRQHandler+0x126>
 8006e1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e1e:	f003 0320 	and.w	r3, r3, #32
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d105      	bne.n	8006e32 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d005      	beq.n	8006e3e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e36:	f043 0208 	orr.w	r2, r3, #8
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 81f2 	beq.w	800722c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e4c:	f003 0320 	and.w	r3, r3, #32
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d008      	beq.n	8006e66 <HAL_UART_IRQHandler+0x14e>
 8006e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e58:	f003 0320 	and.w	r3, r3, #32
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d002      	beq.n	8006e66 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fc6e 	bl	8007742 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695b      	ldr	r3, [r3, #20]
 8006e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e70:	2b40      	cmp	r3, #64	; 0x40
 8006e72:	bf0c      	ite	eq
 8006e74:	2301      	moveq	r3, #1
 8006e76:	2300      	movne	r3, #0
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e82:	f003 0308 	and.w	r3, r3, #8
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d103      	bne.n	8006e92 <HAL_UART_IRQHandler+0x17a>
 8006e8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d051      	beq.n	8006f36 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fb74 	bl	8007580 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea2:	2b40      	cmp	r3, #64	; 0x40
 8006ea4:	d142      	bne.n	8006f2c <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3314      	adds	r3, #20
 8006eac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006eb4:	e853 3f00 	ldrex	r3, [r3]
 8006eb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ec4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3314      	adds	r3, #20
 8006ece:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ed2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ed6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006ede:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006ee2:	e841 2300 	strex	r3, r2, [r1]
 8006ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006eea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1d9      	bne.n	8006ea6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d013      	beq.n	8006f22 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efe:	4a7f      	ldr	r2, [pc, #508]	; (80070fc <HAL_UART_IRQHandler+0x3e4>)
 8006f00:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fc fd3e 	bl	8003988 <HAL_DMA_Abort_IT>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d019      	beq.n	8006f46 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f20:	e011      	b.n	8006f46 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f2a:	e00c      	b.n	8006f46 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f34:	e007      	b.n	8006f46 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006f44:	e172      	b.n	800722c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f46:	bf00      	nop
    return;
 8006f48:	e170      	b.n	800722c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	f040 814c 	bne.w	80071ec <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f58:	f003 0310 	and.w	r3, r3, #16
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 8145 	beq.w	80071ec <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f66:	f003 0310 	and.w	r3, r3, #16
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 813e 	beq.w	80071ec <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f70:	2300      	movs	r3, #0
 8006f72:	60bb      	str	r3, [r7, #8]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	60bb      	str	r3, [r7, #8]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	60bb      	str	r3, [r7, #8]
 8006f84:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f90:	2b40      	cmp	r3, #64	; 0x40
 8006f92:	f040 80b5 	bne.w	8007100 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006fa2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f000 8142 	beq.w	8007230 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	f080 813b 	bcs.w	8007230 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fc0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc6:	69db      	ldr	r3, [r3, #28]
 8006fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fcc:	f000 8088 	beq.w	80070e0 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	330c      	adds	r3, #12
 8006fd6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006fde:	e853 3f00 	ldrex	r3, [r3]
 8006fe2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006fe6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006fea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	330c      	adds	r3, #12
 8006ff8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006ffc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007000:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007004:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007008:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800700c:	e841 2300 	strex	r3, r2, [r1]
 8007010:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007014:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1d9      	bne.n	8006fd0 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3314      	adds	r3, #20
 8007022:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007024:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007026:	e853 3f00 	ldrex	r3, [r3]
 800702a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800702c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800702e:	f023 0301 	bic.w	r3, r3, #1
 8007032:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	3314      	adds	r3, #20
 800703c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007040:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007044:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007048:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800704c:	e841 2300 	strex	r3, r2, [r1]
 8007050:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007052:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1e1      	bne.n	800701c <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	3314      	adds	r3, #20
 800705e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007060:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007062:	e853 3f00 	ldrex	r3, [r3]
 8007066:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007068:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800706a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800706e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	3314      	adds	r3, #20
 8007078:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800707c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800707e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007080:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007082:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007084:	e841 2300 	strex	r3, r2, [r1]
 8007088:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800708a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1e3      	bne.n	8007058 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2220      	movs	r2, #32
 8007094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	330c      	adds	r3, #12
 80070a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070a8:	e853 3f00 	ldrex	r3, [r3]
 80070ac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80070ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070b0:	f023 0310 	bic.w	r3, r3, #16
 80070b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	330c      	adds	r3, #12
 80070be:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80070c2:	65ba      	str	r2, [r7, #88]	; 0x58
 80070c4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80070c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80070ca:	e841 2300 	strex	r3, r2, [r1]
 80070ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80070d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1e3      	bne.n	800709e <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070da:	4618      	mov	r0, r3
 80070dc:	f7fc fbe4 	bl	80038a8 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 80070ec:	b292      	uxth	r2, r2
 80070ee:	1a8a      	subs	r2, r1, r2
 80070f0:	b292      	uxth	r2, r2
 80070f2:	4611      	mov	r1, r2
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80070f8:	e09a      	b.n	8007230 <HAL_UART_IRQHandler+0x518>
 80070fa:	bf00      	nop
 80070fc:	08007647 	.word	0x08007647
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007108:	b29b      	uxth	r3, r3
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007114:	b29b      	uxth	r3, r3
 8007116:	2b00      	cmp	r3, #0
 8007118:	f000 808c 	beq.w	8007234 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800711c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 8087 	beq.w	8007234 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	330c      	adds	r3, #12
 800712c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007130:	e853 3f00 	ldrex	r3, [r3]
 8007134:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007138:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800713c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	330c      	adds	r3, #12
 8007146:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800714a:	647a      	str	r2, [r7, #68]	; 0x44
 800714c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007150:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e3      	bne.n	8007126 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3314      	adds	r3, #20
 8007164:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007168:	e853 3f00 	ldrex	r3, [r3]
 800716c:	623b      	str	r3, [r7, #32]
   return(result);
 800716e:	6a3b      	ldr	r3, [r7, #32]
 8007170:	f023 0301 	bic.w	r3, r3, #1
 8007174:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3314      	adds	r3, #20
 800717e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007182:	633a      	str	r2, [r7, #48]	; 0x30
 8007184:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e3      	bne.n	800715e <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2220      	movs	r2, #32
 800719a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	330c      	adds	r3, #12
 80071aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	e853 3f00 	ldrex	r3, [r3]
 80071b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 0310 	bic.w	r3, r3, #16
 80071ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	330c      	adds	r3, #12
 80071c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80071c8:	61fa      	str	r2, [r7, #28]
 80071ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071cc:	69b9      	ldr	r1, [r7, #24]
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	e841 2300 	strex	r3, r2, [r1]
 80071d4:	617b      	str	r3, [r7, #20]
   return(result);
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d1e3      	bne.n	80071a4 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071e0:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 80071e4:	4611      	mov	r1, r2
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071ea:	e023      	b.n	8007234 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80071ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d009      	beq.n	800720c <HAL_UART_IRQHandler+0x4f4>
 80071f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007200:	2b00      	cmp	r3, #0
 8007202:	d003      	beq.n	800720c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fa33 	bl	8007670 <UART_Transmit_IT>
    return;
 800720a:	e014      	b.n	8007236 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800720c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00e      	beq.n	8007236 <HAL_UART_IRQHandler+0x51e>
 8007218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800721c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007220:	2b00      	cmp	r3, #0
 8007222:	d008      	beq.n	8007236 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 fa73 	bl	8007710 <UART_EndTransmit_IT>
    return;
 800722a:	e004      	b.n	8007236 <HAL_UART_IRQHandler+0x51e>
    return;
 800722c:	bf00      	nop
 800722e:	e002      	b.n	8007236 <HAL_UART_IRQHandler+0x51e>
      return;
 8007230:	bf00      	nop
 8007232:	e000      	b.n	8007236 <HAL_UART_IRQHandler+0x51e>
      return;
 8007234:	bf00      	nop
  }
}
 8007236:	37e8      	adds	r7, #232	; 0xe8
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007244:	bf00      	nop
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007258:	bf00      	nop
 800725a:	370c      	adds	r7, #12
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800726c:	bf00      	nop
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007280:	bf00      	nop
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80072a8:	bf00      	nop
 80072aa:	370c      	adds	r7, #12
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80072bc:	bf00      	nop
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	460b      	mov	r3, r1
 80072e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a10      	ldr	r2, [pc, #64]	; (8007340 <UART_InitCallbacksToDefault+0x4c>)
 8007300:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a0f      	ldr	r2, [pc, #60]	; (8007344 <UART_InitCallbacksToDefault+0x50>)
 8007306:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a0f      	ldr	r2, [pc, #60]	; (8007348 <UART_InitCallbacksToDefault+0x54>)
 800730c:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a0e      	ldr	r2, [pc, #56]	; (800734c <UART_InitCallbacksToDefault+0x58>)
 8007312:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a0e      	ldr	r2, [pc, #56]	; (8007350 <UART_InitCallbacksToDefault+0x5c>)
 8007318:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	4a0d      	ldr	r2, [pc, #52]	; (8007354 <UART_InitCallbacksToDefault+0x60>)
 800731e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	4a0d      	ldr	r2, [pc, #52]	; (8007358 <UART_InitCallbacksToDefault+0x64>)
 8007324:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a0c      	ldr	r2, [pc, #48]	; (800735c <UART_InitCallbacksToDefault+0x68>)
 800732a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a0c      	ldr	r2, [pc, #48]	; (8007360 <UART_InitCallbacksToDefault+0x6c>)
 8007330:	669a      	str	r2, [r3, #104]	; 0x68

}
 8007332:	bf00      	nop
 8007334:	370c      	adds	r7, #12
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	08007251 	.word	0x08007251
 8007344:	0800723d 	.word	0x0800723d
 8007348:	08007279 	.word	0x08007279
 800734c:	08007265 	.word	0x08007265
 8007350:	0800728d 	.word	0x0800728d
 8007354:	080072a1 	.word	0x080072a1
 8007358:	080072b5 	.word	0x080072b5
 800735c:	080072c9 	.word	0x080072c9
 8007360:	080072dd 	.word	0x080072dd

08007364 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b090      	sub	sp, #64	; 0x40
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007370:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800737c:	2b00      	cmp	r3, #0
 800737e:	d137      	bne.n	80073f0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007382:	2200      	movs	r2, #0
 8007384:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	3314      	adds	r3, #20
 800738c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	623b      	str	r3, [r7, #32]
   return(result);
 8007396:	6a3b      	ldr	r3, [r7, #32]
 8007398:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800739c:	63bb      	str	r3, [r7, #56]	; 0x38
 800739e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3314      	adds	r3, #20
 80073a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073a6:	633a      	str	r2, [r7, #48]	; 0x30
 80073a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e5      	bne.n	8007386 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	330c      	adds	r3, #12
 80073c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073d0:	637b      	str	r3, [r7, #52]	; 0x34
 80073d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	330c      	adds	r3, #12
 80073d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073da:	61fa      	str	r2, [r7, #28]
 80073dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	69b9      	ldr	r1, [r7, #24]
 80073e0:	69fa      	ldr	r2, [r7, #28]
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	617b      	str	r3, [r7, #20]
   return(result);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e5      	bne.n	80073ba <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80073ee:	e003      	b.n	80073f8 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 80073f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073f4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80073f6:	4798      	blx	r3
}
 80073f8:	bf00      	nop
 80073fa:	3740      	adds	r7, #64	; 0x40
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007412:	68f8      	ldr	r0, [r7, #12]
 8007414:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007416:	bf00      	nop
 8007418:	3710      	adds	r7, #16
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800741e:	b580      	push	{r7, lr}
 8007420:	b084      	sub	sp, #16
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007426:	2300      	movs	r3, #0
 8007428:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800742e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800743a:	2b80      	cmp	r3, #128	; 0x80
 800743c:	bf0c      	ite	eq
 800743e:	2301      	moveq	r3, #1
 8007440:	2300      	movne	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800744c:	b2db      	uxtb	r3, r3
 800744e:	2b21      	cmp	r3, #33	; 0x21
 8007450:	d108      	bne.n	8007464 <UART_DMAError+0x46>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d005      	beq.n	8007464 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	2200      	movs	r2, #0
 800745c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800745e:	68b8      	ldr	r0, [r7, #8]
 8007460:	f000 f866 	bl	8007530 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800746e:	2b40      	cmp	r3, #64	; 0x40
 8007470:	bf0c      	ite	eq
 8007472:	2301      	moveq	r3, #1
 8007474:	2300      	movne	r3, #0
 8007476:	b2db      	uxtb	r3, r3
 8007478:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b22      	cmp	r3, #34	; 0x22
 8007484:	d108      	bne.n	8007498 <UART_DMAError+0x7a>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	2200      	movs	r2, #0
 8007490:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007492:	68b8      	ldr	r0, [r7, #8]
 8007494:	f000 f874 	bl	8007580 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800749c:	f043 0210 	orr.w	r2, r3, #16
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a8:	68b8      	ldr	r0, [r7, #8]
 80074aa:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074ac:	bf00      	nop
 80074ae:	3710      	adds	r7, #16
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	60f8      	str	r0, [r7, #12]
 80074bc:	60b9      	str	r1, [r7, #8]
 80074be:	4613      	mov	r3, r2
 80074c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	68ba      	ldr	r2, [r7, #8]
 80074c6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	88fa      	ldrh	r2, [r7, #6]
 80074cc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	88fa      	ldrh	r2, [r7, #6]
 80074d2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2222      	movs	r2, #34	; 0x22
 80074de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d007      	beq.n	8007502 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68da      	ldr	r2, [r3, #12]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007500:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	695a      	ldr	r2, [r3, #20]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f042 0201 	orr.w	r2, r2, #1
 8007510:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68da      	ldr	r2, [r3, #12]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f042 0220 	orr.w	r2, r2, #32
 8007520:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007530:	b480      	push	{r7}
 8007532:	b089      	sub	sp, #36	; 0x24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	330c      	adds	r3, #12
 800753e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	e853 3f00 	ldrex	r3, [r3]
 8007546:	60bb      	str	r3, [r7, #8]
   return(result);
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800754e:	61fb      	str	r3, [r7, #28]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	330c      	adds	r3, #12
 8007556:	69fa      	ldr	r2, [r7, #28]
 8007558:	61ba      	str	r2, [r7, #24]
 800755a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755c:	6979      	ldr	r1, [r7, #20]
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	e841 2300 	strex	r3, r2, [r1]
 8007564:	613b      	str	r3, [r7, #16]
   return(result);
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1e5      	bne.n	8007538 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007574:	bf00      	nop
 8007576:	3724      	adds	r7, #36	; 0x24
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007580:	b480      	push	{r7}
 8007582:	b095      	sub	sp, #84	; 0x54
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	330c      	adds	r3, #12
 800758e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007592:	e853 3f00 	ldrex	r3, [r3]
 8007596:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800759a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800759e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	330c      	adds	r3, #12
 80075a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80075a8:	643a      	str	r2, [r7, #64]	; 0x40
 80075aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80075ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80075b0:	e841 2300 	strex	r3, r2, [r1]
 80075b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80075b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d1e5      	bne.n	8007588 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	3314      	adds	r3, #20
 80075c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c4:	6a3b      	ldr	r3, [r7, #32]
 80075c6:	e853 3f00 	ldrex	r3, [r3]
 80075ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	f023 0301 	bic.w	r3, r3, #1
 80075d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3314      	adds	r3, #20
 80075da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80075dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80075de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80075e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075e4:	e841 2300 	strex	r3, r2, [r1]
 80075e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80075ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d1e5      	bne.n	80075bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d119      	bne.n	800762c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	330c      	adds	r3, #12
 80075fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	60bb      	str	r3, [r7, #8]
   return(result);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	f023 0310 	bic.w	r3, r3, #16
 800760e:	647b      	str	r3, [r7, #68]	; 0x44
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	330c      	adds	r3, #12
 8007616:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007618:	61ba      	str	r2, [r7, #24]
 800761a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761c:	6979      	ldr	r1, [r7, #20]
 800761e:	69ba      	ldr	r2, [r7, #24]
 8007620:	e841 2300 	strex	r3, r2, [r1]
 8007624:	613b      	str	r3, [r7, #16]
   return(result);
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1e5      	bne.n	80075f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2220      	movs	r2, #32
 8007630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	631a      	str	r2, [r3, #48]	; 0x30
}
 800763a:	bf00      	nop
 800763c:	3754      	adds	r7, #84	; 0x54
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr

08007646 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b084      	sub	sp, #16
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007652:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2200      	movs	r2, #0
 8007658:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007668:	bf00      	nop
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b21      	cmp	r3, #33	; 0x21
 8007682:	d13e      	bne.n	8007702 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800768c:	d114      	bne.n	80076b8 <UART_Transmit_IT+0x48>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d110      	bne.n	80076b8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	881b      	ldrh	r3, [r3, #0]
 80076a0:	461a      	mov	r2, r3
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076aa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6a1b      	ldr	r3, [r3, #32]
 80076b0:	1c9a      	adds	r2, r3, #2
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	621a      	str	r2, [r3, #32]
 80076b6:	e008      	b.n	80076ca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a1b      	ldr	r3, [r3, #32]
 80076bc:	1c59      	adds	r1, r3, #1
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	6211      	str	r1, [r2, #32]
 80076c2:	781a      	ldrb	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	3b01      	subs	r3, #1
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	4619      	mov	r1, r3
 80076d8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d10f      	bne.n	80076fe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68da      	ldr	r2, [r3, #12]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80076ec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68da      	ldr	r2, [r3, #12]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076fc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80076fe:	2300      	movs	r3, #0
 8007700:	e000      	b.n	8007704 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007702:	2302      	movs	r3, #2
  }
}
 8007704:	4618      	mov	r0, r3
 8007706:	3714      	adds	r7, #20
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr

08007710 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68da      	ldr	r2, [r3, #12]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007726:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2220      	movs	r2, #32
 800772c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	3708      	adds	r7, #8
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b08c      	sub	sp, #48	; 0x30
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b22      	cmp	r3, #34	; 0x22
 8007754:	f040 80ad 	bne.w	80078b2 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007760:	d117      	bne.n	8007792 <UART_Receive_IT+0x50>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d113      	bne.n	8007792 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800776a:	2300      	movs	r3, #0
 800776c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007772:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	b29b      	uxth	r3, r3
 800777c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007780:	b29a      	uxth	r2, r3
 8007782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007784:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778a:	1c9a      	adds	r2, r3, #2
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	629a      	str	r2, [r3, #40]	; 0x28
 8007790:	e026      	b.n	80077e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007796:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007798:	2300      	movs	r3, #0
 800779a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077a4:	d007      	beq.n	80077b6 <UART_Receive_IT+0x74>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10a      	bne.n	80077c4 <UART_Receive_IT+0x82>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d106      	bne.n	80077c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	b2da      	uxtb	r2, r3
 80077be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c0:	701a      	strb	r2, [r3, #0]
 80077c2:	e008      	b.n	80077d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077d0:	b2da      	uxtb	r2, r3
 80077d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077da:	1c5a      	adds	r2, r3, #1
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	3b01      	subs	r3, #1
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	4619      	mov	r1, r3
 80077ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d15c      	bne.n	80078ae <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68da      	ldr	r2, [r3, #12]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f022 0220 	bic.w	r2, r2, #32
 8007802:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007812:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695a      	ldr	r2, [r3, #20]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f022 0201 	bic.w	r2, r2, #1
 8007822:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2220      	movs	r2, #32
 8007828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007830:	2b01      	cmp	r3, #1
 8007832:	d136      	bne.n	80078a2 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	330c      	adds	r3, #12
 8007840:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	e853 3f00 	ldrex	r3, [r3]
 8007848:	613b      	str	r3, [r7, #16]
   return(result);
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f023 0310 	bic.w	r3, r3, #16
 8007850:	627b      	str	r3, [r7, #36]	; 0x24
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	330c      	adds	r3, #12
 8007858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800785a:	623a      	str	r2, [r7, #32]
 800785c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785e:	69f9      	ldr	r1, [r7, #28]
 8007860:	6a3a      	ldr	r2, [r7, #32]
 8007862:	e841 2300 	strex	r3, r2, [r1]
 8007866:	61bb      	str	r3, [r7, #24]
   return(result);
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1e5      	bne.n	800783a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 0310 	and.w	r3, r3, #16
 8007878:	2b10      	cmp	r3, #16
 800787a:	d10a      	bne.n	8007892 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800787c:	2300      	movs	r3, #0
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	60fb      	str	r3, [r7, #12]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	60fb      	str	r3, [r7, #12]
 8007890:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800789a:	4611      	mov	r1, r2
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	4798      	blx	r3
 80078a0:	e003      	b.n	80078aa <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	e002      	b.n	80078b4 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 80078ae:	2300      	movs	r3, #0
 80078b0:	e000      	b.n	80078b4 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 80078b2:	2302      	movs	r3, #2
  }
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3730      	adds	r7, #48	; 0x30
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078c0:	b0c0      	sub	sp, #256	; 0x100
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80078d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078d8:	68d9      	ldr	r1, [r3, #12]
 80078da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	ea40 0301 	orr.w	r3, r0, r1
 80078e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80078e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078ea:	689a      	ldr	r2, [r3, #8]
 80078ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	431a      	orrs	r2, r3
 80078f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	431a      	orrs	r2, r3
 80078fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007900:	69db      	ldr	r3, [r3, #28]
 8007902:	4313      	orrs	r3, r2
 8007904:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007914:	f021 010c 	bic.w	r1, r1, #12
 8007918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007922:	430b      	orrs	r3, r1
 8007924:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	695b      	ldr	r3, [r3, #20]
 800792e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007936:	6999      	ldr	r1, [r3, #24]
 8007938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	ea40 0301 	orr.w	r3, r0, r1
 8007942:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	4b8f      	ldr	r3, [pc, #572]	; (8007b88 <UART_SetConfig+0x2cc>)
 800794c:	429a      	cmp	r2, r3
 800794e:	d005      	beq.n	800795c <UART_SetConfig+0xa0>
 8007950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	4b8d      	ldr	r3, [pc, #564]	; (8007b8c <UART_SetConfig+0x2d0>)
 8007958:	429a      	cmp	r2, r3
 800795a:	d104      	bne.n	8007966 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800795c:	f7fd fa12 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 8007960:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007964:	e003      	b.n	800796e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007966:	f7fd f9f9 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 800796a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800796e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007972:	69db      	ldr	r3, [r3, #28]
 8007974:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007978:	f040 810c 	bne.w	8007b94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800797c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007980:	2200      	movs	r2, #0
 8007982:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007986:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800798a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800798e:	4622      	mov	r2, r4
 8007990:	462b      	mov	r3, r5
 8007992:	1891      	adds	r1, r2, r2
 8007994:	65b9      	str	r1, [r7, #88]	; 0x58
 8007996:	415b      	adcs	r3, r3
 8007998:	65fb      	str	r3, [r7, #92]	; 0x5c
 800799a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800799e:	4621      	mov	r1, r4
 80079a0:	eb12 0801 	adds.w	r8, r2, r1
 80079a4:	4629      	mov	r1, r5
 80079a6:	eb43 0901 	adc.w	r9, r3, r1
 80079aa:	f04f 0200 	mov.w	r2, #0
 80079ae:	f04f 0300 	mov.w	r3, #0
 80079b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80079b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80079ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079be:	4690      	mov	r8, r2
 80079c0:	4699      	mov	r9, r3
 80079c2:	4623      	mov	r3, r4
 80079c4:	eb18 0303 	adds.w	r3, r8, r3
 80079c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80079cc:	462b      	mov	r3, r5
 80079ce:	eb49 0303 	adc.w	r3, r9, r3
 80079d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80079d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	2200      	movs	r2, #0
 80079de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80079e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80079e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80079ea:	460b      	mov	r3, r1
 80079ec:	18db      	adds	r3, r3, r3
 80079ee:	653b      	str	r3, [r7, #80]	; 0x50
 80079f0:	4613      	mov	r3, r2
 80079f2:	eb42 0303 	adc.w	r3, r2, r3
 80079f6:	657b      	str	r3, [r7, #84]	; 0x54
 80079f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80079fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007a00:	f7f9 f8ce 	bl	8000ba0 <__aeabi_uldivmod>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	4b61      	ldr	r3, [pc, #388]	; (8007b90 <UART_SetConfig+0x2d4>)
 8007a0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007a0e:	095b      	lsrs	r3, r3, #5
 8007a10:	011c      	lsls	r4, r3, #4
 8007a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a16:	2200      	movs	r2, #0
 8007a18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007a1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007a20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007a24:	4642      	mov	r2, r8
 8007a26:	464b      	mov	r3, r9
 8007a28:	1891      	adds	r1, r2, r2
 8007a2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007a2c:	415b      	adcs	r3, r3
 8007a2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007a34:	4641      	mov	r1, r8
 8007a36:	eb12 0a01 	adds.w	sl, r2, r1
 8007a3a:	4649      	mov	r1, r9
 8007a3c:	eb43 0b01 	adc.w	fp, r3, r1
 8007a40:	f04f 0200 	mov.w	r2, #0
 8007a44:	f04f 0300 	mov.w	r3, #0
 8007a48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a54:	4692      	mov	sl, r2
 8007a56:	469b      	mov	fp, r3
 8007a58:	4643      	mov	r3, r8
 8007a5a:	eb1a 0303 	adds.w	r3, sl, r3
 8007a5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a62:	464b      	mov	r3, r9
 8007a64:	eb4b 0303 	adc.w	r3, fp, r3
 8007a68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007a7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007a80:	460b      	mov	r3, r1
 8007a82:	18db      	adds	r3, r3, r3
 8007a84:	643b      	str	r3, [r7, #64]	; 0x40
 8007a86:	4613      	mov	r3, r2
 8007a88:	eb42 0303 	adc.w	r3, r2, r3
 8007a8c:	647b      	str	r3, [r7, #68]	; 0x44
 8007a8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007a92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007a96:	f7f9 f883 	bl	8000ba0 <__aeabi_uldivmod>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	4611      	mov	r1, r2
 8007aa0:	4b3b      	ldr	r3, [pc, #236]	; (8007b90 <UART_SetConfig+0x2d4>)
 8007aa2:	fba3 2301 	umull	r2, r3, r3, r1
 8007aa6:	095b      	lsrs	r3, r3, #5
 8007aa8:	2264      	movs	r2, #100	; 0x64
 8007aaa:	fb02 f303 	mul.w	r3, r2, r3
 8007aae:	1acb      	subs	r3, r1, r3
 8007ab0:	00db      	lsls	r3, r3, #3
 8007ab2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007ab6:	4b36      	ldr	r3, [pc, #216]	; (8007b90 <UART_SetConfig+0x2d4>)
 8007ab8:	fba3 2302 	umull	r2, r3, r3, r2
 8007abc:	095b      	lsrs	r3, r3, #5
 8007abe:	005b      	lsls	r3, r3, #1
 8007ac0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ac4:	441c      	add	r4, r3
 8007ac6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ad0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007ad4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007ad8:	4642      	mov	r2, r8
 8007ada:	464b      	mov	r3, r9
 8007adc:	1891      	adds	r1, r2, r2
 8007ade:	63b9      	str	r1, [r7, #56]	; 0x38
 8007ae0:	415b      	adcs	r3, r3
 8007ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ae4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007ae8:	4641      	mov	r1, r8
 8007aea:	1851      	adds	r1, r2, r1
 8007aec:	6339      	str	r1, [r7, #48]	; 0x30
 8007aee:	4649      	mov	r1, r9
 8007af0:	414b      	adcs	r3, r1
 8007af2:	637b      	str	r3, [r7, #52]	; 0x34
 8007af4:	f04f 0200 	mov.w	r2, #0
 8007af8:	f04f 0300 	mov.w	r3, #0
 8007afc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007b00:	4659      	mov	r1, fp
 8007b02:	00cb      	lsls	r3, r1, #3
 8007b04:	4651      	mov	r1, sl
 8007b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b0a:	4651      	mov	r1, sl
 8007b0c:	00ca      	lsls	r2, r1, #3
 8007b0e:	4610      	mov	r0, r2
 8007b10:	4619      	mov	r1, r3
 8007b12:	4603      	mov	r3, r0
 8007b14:	4642      	mov	r2, r8
 8007b16:	189b      	adds	r3, r3, r2
 8007b18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b1c:	464b      	mov	r3, r9
 8007b1e:	460a      	mov	r2, r1
 8007b20:	eb42 0303 	adc.w	r3, r2, r3
 8007b24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007b34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007b38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	18db      	adds	r3, r3, r3
 8007b40:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b42:	4613      	mov	r3, r2
 8007b44:	eb42 0303 	adc.w	r3, r2, r3
 8007b48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007b4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007b52:	f7f9 f825 	bl	8000ba0 <__aeabi_uldivmod>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	4b0d      	ldr	r3, [pc, #52]	; (8007b90 <UART_SetConfig+0x2d4>)
 8007b5c:	fba3 1302 	umull	r1, r3, r3, r2
 8007b60:	095b      	lsrs	r3, r3, #5
 8007b62:	2164      	movs	r1, #100	; 0x64
 8007b64:	fb01 f303 	mul.w	r3, r1, r3
 8007b68:	1ad3      	subs	r3, r2, r3
 8007b6a:	00db      	lsls	r3, r3, #3
 8007b6c:	3332      	adds	r3, #50	; 0x32
 8007b6e:	4a08      	ldr	r2, [pc, #32]	; (8007b90 <UART_SetConfig+0x2d4>)
 8007b70:	fba2 2303 	umull	r2, r3, r2, r3
 8007b74:	095b      	lsrs	r3, r3, #5
 8007b76:	f003 0207 	and.w	r2, r3, #7
 8007b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4422      	add	r2, r4
 8007b82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b84:	e105      	b.n	8007d92 <UART_SetConfig+0x4d6>
 8007b86:	bf00      	nop
 8007b88:	40011000 	.word	0x40011000
 8007b8c:	40011400 	.word	0x40011400
 8007b90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007b9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007ba2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007ba6:	4642      	mov	r2, r8
 8007ba8:	464b      	mov	r3, r9
 8007baa:	1891      	adds	r1, r2, r2
 8007bac:	6239      	str	r1, [r7, #32]
 8007bae:	415b      	adcs	r3, r3
 8007bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8007bb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007bb6:	4641      	mov	r1, r8
 8007bb8:	1854      	adds	r4, r2, r1
 8007bba:	4649      	mov	r1, r9
 8007bbc:	eb43 0501 	adc.w	r5, r3, r1
 8007bc0:	f04f 0200 	mov.w	r2, #0
 8007bc4:	f04f 0300 	mov.w	r3, #0
 8007bc8:	00eb      	lsls	r3, r5, #3
 8007bca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007bce:	00e2      	lsls	r2, r4, #3
 8007bd0:	4614      	mov	r4, r2
 8007bd2:	461d      	mov	r5, r3
 8007bd4:	4643      	mov	r3, r8
 8007bd6:	18e3      	adds	r3, r4, r3
 8007bd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007bdc:	464b      	mov	r3, r9
 8007bde:	eb45 0303 	adc.w	r3, r5, r3
 8007be2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007bf2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007bf6:	f04f 0200 	mov.w	r2, #0
 8007bfa:	f04f 0300 	mov.w	r3, #0
 8007bfe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007c02:	4629      	mov	r1, r5
 8007c04:	008b      	lsls	r3, r1, #2
 8007c06:	4621      	mov	r1, r4
 8007c08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	008a      	lsls	r2, r1, #2
 8007c10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007c14:	f7f8 ffc4 	bl	8000ba0 <__aeabi_uldivmod>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4b60      	ldr	r3, [pc, #384]	; (8007da0 <UART_SetConfig+0x4e4>)
 8007c1e:	fba3 2302 	umull	r2, r3, r3, r2
 8007c22:	095b      	lsrs	r3, r3, #5
 8007c24:	011c      	lsls	r4, r3, #4
 8007c26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007c30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007c34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007c38:	4642      	mov	r2, r8
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	1891      	adds	r1, r2, r2
 8007c3e:	61b9      	str	r1, [r7, #24]
 8007c40:	415b      	adcs	r3, r3
 8007c42:	61fb      	str	r3, [r7, #28]
 8007c44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c48:	4641      	mov	r1, r8
 8007c4a:	1851      	adds	r1, r2, r1
 8007c4c:	6139      	str	r1, [r7, #16]
 8007c4e:	4649      	mov	r1, r9
 8007c50:	414b      	adcs	r3, r1
 8007c52:	617b      	str	r3, [r7, #20]
 8007c54:	f04f 0200 	mov.w	r2, #0
 8007c58:	f04f 0300 	mov.w	r3, #0
 8007c5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007c60:	4659      	mov	r1, fp
 8007c62:	00cb      	lsls	r3, r1, #3
 8007c64:	4651      	mov	r1, sl
 8007c66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c6a:	4651      	mov	r1, sl
 8007c6c:	00ca      	lsls	r2, r1, #3
 8007c6e:	4610      	mov	r0, r2
 8007c70:	4619      	mov	r1, r3
 8007c72:	4603      	mov	r3, r0
 8007c74:	4642      	mov	r2, r8
 8007c76:	189b      	adds	r3, r3, r2
 8007c78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007c7c:	464b      	mov	r3, r9
 8007c7e:	460a      	mov	r2, r1
 8007c80:	eb42 0303 	adc.w	r3, r2, r3
 8007c84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	67bb      	str	r3, [r7, #120]	; 0x78
 8007c92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007c94:	f04f 0200 	mov.w	r2, #0
 8007c98:	f04f 0300 	mov.w	r3, #0
 8007c9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007ca0:	4649      	mov	r1, r9
 8007ca2:	008b      	lsls	r3, r1, #2
 8007ca4:	4641      	mov	r1, r8
 8007ca6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007caa:	4641      	mov	r1, r8
 8007cac:	008a      	lsls	r2, r1, #2
 8007cae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007cb2:	f7f8 ff75 	bl	8000ba0 <__aeabi_uldivmod>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4b39      	ldr	r3, [pc, #228]	; (8007da0 <UART_SetConfig+0x4e4>)
 8007cbc:	fba3 1302 	umull	r1, r3, r3, r2
 8007cc0:	095b      	lsrs	r3, r3, #5
 8007cc2:	2164      	movs	r1, #100	; 0x64
 8007cc4:	fb01 f303 	mul.w	r3, r1, r3
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	011b      	lsls	r3, r3, #4
 8007ccc:	3332      	adds	r3, #50	; 0x32
 8007cce:	4a34      	ldr	r2, [pc, #208]	; (8007da0 <UART_SetConfig+0x4e4>)
 8007cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd4:	095b      	lsrs	r3, r3, #5
 8007cd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007cda:	441c      	add	r4, r3
 8007cdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	673b      	str	r3, [r7, #112]	; 0x70
 8007ce4:	677a      	str	r2, [r7, #116]	; 0x74
 8007ce6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007cea:	4642      	mov	r2, r8
 8007cec:	464b      	mov	r3, r9
 8007cee:	1891      	adds	r1, r2, r2
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	415b      	adcs	r3, r3
 8007cf4:	60fb      	str	r3, [r7, #12]
 8007cf6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007cfa:	4641      	mov	r1, r8
 8007cfc:	1851      	adds	r1, r2, r1
 8007cfe:	6039      	str	r1, [r7, #0]
 8007d00:	4649      	mov	r1, r9
 8007d02:	414b      	adcs	r3, r1
 8007d04:	607b      	str	r3, [r7, #4]
 8007d06:	f04f 0200 	mov.w	r2, #0
 8007d0a:	f04f 0300 	mov.w	r3, #0
 8007d0e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007d12:	4659      	mov	r1, fp
 8007d14:	00cb      	lsls	r3, r1, #3
 8007d16:	4651      	mov	r1, sl
 8007d18:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d1c:	4651      	mov	r1, sl
 8007d1e:	00ca      	lsls	r2, r1, #3
 8007d20:	4610      	mov	r0, r2
 8007d22:	4619      	mov	r1, r3
 8007d24:	4603      	mov	r3, r0
 8007d26:	4642      	mov	r2, r8
 8007d28:	189b      	adds	r3, r3, r2
 8007d2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d2c:	464b      	mov	r3, r9
 8007d2e:	460a      	mov	r2, r1
 8007d30:	eb42 0303 	adc.w	r3, r2, r3
 8007d34:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	663b      	str	r3, [r7, #96]	; 0x60
 8007d40:	667a      	str	r2, [r7, #100]	; 0x64
 8007d42:	f04f 0200 	mov.w	r2, #0
 8007d46:	f04f 0300 	mov.w	r3, #0
 8007d4a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007d4e:	4649      	mov	r1, r9
 8007d50:	008b      	lsls	r3, r1, #2
 8007d52:	4641      	mov	r1, r8
 8007d54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d58:	4641      	mov	r1, r8
 8007d5a:	008a      	lsls	r2, r1, #2
 8007d5c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007d60:	f7f8 ff1e 	bl	8000ba0 <__aeabi_uldivmod>
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	4b0d      	ldr	r3, [pc, #52]	; (8007da0 <UART_SetConfig+0x4e4>)
 8007d6a:	fba3 1302 	umull	r1, r3, r3, r2
 8007d6e:	095b      	lsrs	r3, r3, #5
 8007d70:	2164      	movs	r1, #100	; 0x64
 8007d72:	fb01 f303 	mul.w	r3, r1, r3
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	011b      	lsls	r3, r3, #4
 8007d7a:	3332      	adds	r3, #50	; 0x32
 8007d7c:	4a08      	ldr	r2, [pc, #32]	; (8007da0 <UART_SetConfig+0x4e4>)
 8007d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d82:	095b      	lsrs	r3, r3, #5
 8007d84:	f003 020f 	and.w	r2, r3, #15
 8007d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4422      	add	r2, r4
 8007d90:	609a      	str	r2, [r3, #8]
}
 8007d92:	bf00      	nop
 8007d94:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d9e:	bf00      	nop
 8007da0:	51eb851f 	.word	0x51eb851f

08007da4 <__errno>:
 8007da4:	4b01      	ldr	r3, [pc, #4]	; (8007dac <__errno+0x8>)
 8007da6:	6818      	ldr	r0, [r3, #0]
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	2000020c 	.word	0x2000020c

08007db0 <__libc_init_array>:
 8007db0:	b570      	push	{r4, r5, r6, lr}
 8007db2:	4d0d      	ldr	r5, [pc, #52]	; (8007de8 <__libc_init_array+0x38>)
 8007db4:	4c0d      	ldr	r4, [pc, #52]	; (8007dec <__libc_init_array+0x3c>)
 8007db6:	1b64      	subs	r4, r4, r5
 8007db8:	10a4      	asrs	r4, r4, #2
 8007dba:	2600      	movs	r6, #0
 8007dbc:	42a6      	cmp	r6, r4
 8007dbe:	d109      	bne.n	8007dd4 <__libc_init_array+0x24>
 8007dc0:	4d0b      	ldr	r5, [pc, #44]	; (8007df0 <__libc_init_array+0x40>)
 8007dc2:	4c0c      	ldr	r4, [pc, #48]	; (8007df4 <__libc_init_array+0x44>)
 8007dc4:	f001 fb52 	bl	800946c <_init>
 8007dc8:	1b64      	subs	r4, r4, r5
 8007dca:	10a4      	asrs	r4, r4, #2
 8007dcc:	2600      	movs	r6, #0
 8007dce:	42a6      	cmp	r6, r4
 8007dd0:	d105      	bne.n	8007dde <__libc_init_array+0x2e>
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}
 8007dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dd8:	4798      	blx	r3
 8007dda:	3601      	adds	r6, #1
 8007ddc:	e7ee      	b.n	8007dbc <__libc_init_array+0xc>
 8007dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8007de2:	4798      	blx	r3
 8007de4:	3601      	adds	r6, #1
 8007de6:	e7f2      	b.n	8007dce <__libc_init_array+0x1e>
 8007de8:	080096e0 	.word	0x080096e0
 8007dec:	080096e0 	.word	0x080096e0
 8007df0:	080096e0 	.word	0x080096e0
 8007df4:	080096e4 	.word	0x080096e4

08007df8 <memcpy>:
 8007df8:	440a      	add	r2, r1
 8007dfa:	4291      	cmp	r1, r2
 8007dfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e00:	d100      	bne.n	8007e04 <memcpy+0xc>
 8007e02:	4770      	bx	lr
 8007e04:	b510      	push	{r4, lr}
 8007e06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e0e:	4291      	cmp	r1, r2
 8007e10:	d1f9      	bne.n	8007e06 <memcpy+0xe>
 8007e12:	bd10      	pop	{r4, pc}

08007e14 <memset>:
 8007e14:	4402      	add	r2, r0
 8007e16:	4603      	mov	r3, r0
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d100      	bne.n	8007e1e <memset+0xa>
 8007e1c:	4770      	bx	lr
 8007e1e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e22:	e7f9      	b.n	8007e18 <memset+0x4>
 8007e24:	0000      	movs	r0, r0
	...

08007e28 <atan>:
 8007e28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e2c:	ec55 4b10 	vmov	r4, r5, d0
 8007e30:	4bc3      	ldr	r3, [pc, #780]	; (8008140 <atan+0x318>)
 8007e32:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007e36:	429e      	cmp	r6, r3
 8007e38:	46ab      	mov	fp, r5
 8007e3a:	dd18      	ble.n	8007e6e <atan+0x46>
 8007e3c:	4bc1      	ldr	r3, [pc, #772]	; (8008144 <atan+0x31c>)
 8007e3e:	429e      	cmp	r6, r3
 8007e40:	dc01      	bgt.n	8007e46 <atan+0x1e>
 8007e42:	d109      	bne.n	8007e58 <atan+0x30>
 8007e44:	b144      	cbz	r4, 8007e58 <atan+0x30>
 8007e46:	4622      	mov	r2, r4
 8007e48:	462b      	mov	r3, r5
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	4629      	mov	r1, r5
 8007e4e:	f7f8 f9c9 	bl	80001e4 <__adddf3>
 8007e52:	4604      	mov	r4, r0
 8007e54:	460d      	mov	r5, r1
 8007e56:	e006      	b.n	8007e66 <atan+0x3e>
 8007e58:	f1bb 0f00 	cmp.w	fp, #0
 8007e5c:	f300 8131 	bgt.w	80080c2 <atan+0x29a>
 8007e60:	a59b      	add	r5, pc, #620	; (adr r5, 80080d0 <atan+0x2a8>)
 8007e62:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007e66:	ec45 4b10 	vmov	d0, r4, r5
 8007e6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6e:	4bb6      	ldr	r3, [pc, #728]	; (8008148 <atan+0x320>)
 8007e70:	429e      	cmp	r6, r3
 8007e72:	dc14      	bgt.n	8007e9e <atan+0x76>
 8007e74:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8007e78:	429e      	cmp	r6, r3
 8007e7a:	dc0d      	bgt.n	8007e98 <atan+0x70>
 8007e7c:	a396      	add	r3, pc, #600	; (adr r3, 80080d8 <atan+0x2b0>)
 8007e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e82:	ee10 0a10 	vmov	r0, s0
 8007e86:	4629      	mov	r1, r5
 8007e88:	f7f8 f9ac 	bl	80001e4 <__adddf3>
 8007e8c:	4baf      	ldr	r3, [pc, #700]	; (800814c <atan+0x324>)
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f7f8 fdee 	bl	8000a70 <__aeabi_dcmpgt>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d1e6      	bne.n	8007e66 <atan+0x3e>
 8007e98:	f04f 3aff 	mov.w	sl, #4294967295
 8007e9c:	e02b      	b.n	8007ef6 <atan+0xce>
 8007e9e:	f000 f9b7 	bl	8008210 <fabs>
 8007ea2:	4bab      	ldr	r3, [pc, #684]	; (8008150 <atan+0x328>)
 8007ea4:	429e      	cmp	r6, r3
 8007ea6:	ec55 4b10 	vmov	r4, r5, d0
 8007eaa:	f300 80bf 	bgt.w	800802c <atan+0x204>
 8007eae:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8007eb2:	429e      	cmp	r6, r3
 8007eb4:	f300 80a0 	bgt.w	8007ff8 <atan+0x1d0>
 8007eb8:	ee10 2a10 	vmov	r2, s0
 8007ebc:	ee10 0a10 	vmov	r0, s0
 8007ec0:	462b      	mov	r3, r5
 8007ec2:	4629      	mov	r1, r5
 8007ec4:	f7f8 f98e 	bl	80001e4 <__adddf3>
 8007ec8:	4ba0      	ldr	r3, [pc, #640]	; (800814c <atan+0x324>)
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f7f8 f988 	bl	80001e0 <__aeabi_dsub>
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	4606      	mov	r6, r0
 8007ed4:	460f      	mov	r7, r1
 8007ed6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007eda:	4620      	mov	r0, r4
 8007edc:	4629      	mov	r1, r5
 8007ede:	f7f8 f981 	bl	80001e4 <__adddf3>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	4639      	mov	r1, r7
 8007eea:	f7f8 fc5b 	bl	80007a4 <__aeabi_ddiv>
 8007eee:	f04f 0a00 	mov.w	sl, #0
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	460d      	mov	r5, r1
 8007ef6:	4622      	mov	r2, r4
 8007ef8:	462b      	mov	r3, r5
 8007efa:	4620      	mov	r0, r4
 8007efc:	4629      	mov	r1, r5
 8007efe:	f7f8 fb27 	bl	8000550 <__aeabi_dmul>
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	4680      	mov	r8, r0
 8007f08:	4689      	mov	r9, r1
 8007f0a:	f7f8 fb21 	bl	8000550 <__aeabi_dmul>
 8007f0e:	a374      	add	r3, pc, #464	; (adr r3, 80080e0 <atan+0x2b8>)
 8007f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f14:	4606      	mov	r6, r0
 8007f16:	460f      	mov	r7, r1
 8007f18:	f7f8 fb1a 	bl	8000550 <__aeabi_dmul>
 8007f1c:	a372      	add	r3, pc, #456	; (adr r3, 80080e8 <atan+0x2c0>)
 8007f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f22:	f7f8 f95f 	bl	80001e4 <__adddf3>
 8007f26:	4632      	mov	r2, r6
 8007f28:	463b      	mov	r3, r7
 8007f2a:	f7f8 fb11 	bl	8000550 <__aeabi_dmul>
 8007f2e:	a370      	add	r3, pc, #448	; (adr r3, 80080f0 <atan+0x2c8>)
 8007f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f34:	f7f8 f956 	bl	80001e4 <__adddf3>
 8007f38:	4632      	mov	r2, r6
 8007f3a:	463b      	mov	r3, r7
 8007f3c:	f7f8 fb08 	bl	8000550 <__aeabi_dmul>
 8007f40:	a36d      	add	r3, pc, #436	; (adr r3, 80080f8 <atan+0x2d0>)
 8007f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f46:	f7f8 f94d 	bl	80001e4 <__adddf3>
 8007f4a:	4632      	mov	r2, r6
 8007f4c:	463b      	mov	r3, r7
 8007f4e:	f7f8 faff 	bl	8000550 <__aeabi_dmul>
 8007f52:	a36b      	add	r3, pc, #428	; (adr r3, 8008100 <atan+0x2d8>)
 8007f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f58:	f7f8 f944 	bl	80001e4 <__adddf3>
 8007f5c:	4632      	mov	r2, r6
 8007f5e:	463b      	mov	r3, r7
 8007f60:	f7f8 faf6 	bl	8000550 <__aeabi_dmul>
 8007f64:	a368      	add	r3, pc, #416	; (adr r3, 8008108 <atan+0x2e0>)
 8007f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6a:	f7f8 f93b 	bl	80001e4 <__adddf3>
 8007f6e:	4642      	mov	r2, r8
 8007f70:	464b      	mov	r3, r9
 8007f72:	f7f8 faed 	bl	8000550 <__aeabi_dmul>
 8007f76:	a366      	add	r3, pc, #408	; (adr r3, 8008110 <atan+0x2e8>)
 8007f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f7c:	4680      	mov	r8, r0
 8007f7e:	4689      	mov	r9, r1
 8007f80:	4630      	mov	r0, r6
 8007f82:	4639      	mov	r1, r7
 8007f84:	f7f8 fae4 	bl	8000550 <__aeabi_dmul>
 8007f88:	a363      	add	r3, pc, #396	; (adr r3, 8008118 <atan+0x2f0>)
 8007f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8e:	f7f8 f927 	bl	80001e0 <__aeabi_dsub>
 8007f92:	4632      	mov	r2, r6
 8007f94:	463b      	mov	r3, r7
 8007f96:	f7f8 fadb 	bl	8000550 <__aeabi_dmul>
 8007f9a:	a361      	add	r3, pc, #388	; (adr r3, 8008120 <atan+0x2f8>)
 8007f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa0:	f7f8 f91e 	bl	80001e0 <__aeabi_dsub>
 8007fa4:	4632      	mov	r2, r6
 8007fa6:	463b      	mov	r3, r7
 8007fa8:	f7f8 fad2 	bl	8000550 <__aeabi_dmul>
 8007fac:	a35e      	add	r3, pc, #376	; (adr r3, 8008128 <atan+0x300>)
 8007fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb2:	f7f8 f915 	bl	80001e0 <__aeabi_dsub>
 8007fb6:	4632      	mov	r2, r6
 8007fb8:	463b      	mov	r3, r7
 8007fba:	f7f8 fac9 	bl	8000550 <__aeabi_dmul>
 8007fbe:	a35c      	add	r3, pc, #368	; (adr r3, 8008130 <atan+0x308>)
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	f7f8 f90c 	bl	80001e0 <__aeabi_dsub>
 8007fc8:	4632      	mov	r2, r6
 8007fca:	463b      	mov	r3, r7
 8007fcc:	f7f8 fac0 	bl	8000550 <__aeabi_dmul>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	4640      	mov	r0, r8
 8007fd6:	4649      	mov	r1, r9
 8007fd8:	f7f8 f904 	bl	80001e4 <__adddf3>
 8007fdc:	4622      	mov	r2, r4
 8007fde:	462b      	mov	r3, r5
 8007fe0:	f7f8 fab6 	bl	8000550 <__aeabi_dmul>
 8007fe4:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007fe8:	4602      	mov	r2, r0
 8007fea:	460b      	mov	r3, r1
 8007fec:	d14b      	bne.n	8008086 <atan+0x25e>
 8007fee:	4620      	mov	r0, r4
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	f7f8 f8f5 	bl	80001e0 <__aeabi_dsub>
 8007ff6:	e72c      	b.n	8007e52 <atan+0x2a>
 8007ff8:	ee10 0a10 	vmov	r0, s0
 8007ffc:	4b53      	ldr	r3, [pc, #332]	; (800814c <atan+0x324>)
 8007ffe:	2200      	movs	r2, #0
 8008000:	4629      	mov	r1, r5
 8008002:	f7f8 f8ed 	bl	80001e0 <__aeabi_dsub>
 8008006:	4b51      	ldr	r3, [pc, #324]	; (800814c <atan+0x324>)
 8008008:	4606      	mov	r6, r0
 800800a:	460f      	mov	r7, r1
 800800c:	2200      	movs	r2, #0
 800800e:	4620      	mov	r0, r4
 8008010:	4629      	mov	r1, r5
 8008012:	f7f8 f8e7 	bl	80001e4 <__adddf3>
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	4630      	mov	r0, r6
 800801c:	4639      	mov	r1, r7
 800801e:	f7f8 fbc1 	bl	80007a4 <__aeabi_ddiv>
 8008022:	f04f 0a01 	mov.w	sl, #1
 8008026:	4604      	mov	r4, r0
 8008028:	460d      	mov	r5, r1
 800802a:	e764      	b.n	8007ef6 <atan+0xce>
 800802c:	4b49      	ldr	r3, [pc, #292]	; (8008154 <atan+0x32c>)
 800802e:	429e      	cmp	r6, r3
 8008030:	da1d      	bge.n	800806e <atan+0x246>
 8008032:	ee10 0a10 	vmov	r0, s0
 8008036:	4b48      	ldr	r3, [pc, #288]	; (8008158 <atan+0x330>)
 8008038:	2200      	movs	r2, #0
 800803a:	4629      	mov	r1, r5
 800803c:	f7f8 f8d0 	bl	80001e0 <__aeabi_dsub>
 8008040:	4b45      	ldr	r3, [pc, #276]	; (8008158 <atan+0x330>)
 8008042:	4606      	mov	r6, r0
 8008044:	460f      	mov	r7, r1
 8008046:	2200      	movs	r2, #0
 8008048:	4620      	mov	r0, r4
 800804a:	4629      	mov	r1, r5
 800804c:	f7f8 fa80 	bl	8000550 <__aeabi_dmul>
 8008050:	4b3e      	ldr	r3, [pc, #248]	; (800814c <atan+0x324>)
 8008052:	2200      	movs	r2, #0
 8008054:	f7f8 f8c6 	bl	80001e4 <__adddf3>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4630      	mov	r0, r6
 800805e:	4639      	mov	r1, r7
 8008060:	f7f8 fba0 	bl	80007a4 <__aeabi_ddiv>
 8008064:	f04f 0a02 	mov.w	sl, #2
 8008068:	4604      	mov	r4, r0
 800806a:	460d      	mov	r5, r1
 800806c:	e743      	b.n	8007ef6 <atan+0xce>
 800806e:	462b      	mov	r3, r5
 8008070:	ee10 2a10 	vmov	r2, s0
 8008074:	4939      	ldr	r1, [pc, #228]	; (800815c <atan+0x334>)
 8008076:	2000      	movs	r0, #0
 8008078:	f7f8 fb94 	bl	80007a4 <__aeabi_ddiv>
 800807c:	f04f 0a03 	mov.w	sl, #3
 8008080:	4604      	mov	r4, r0
 8008082:	460d      	mov	r5, r1
 8008084:	e737      	b.n	8007ef6 <atan+0xce>
 8008086:	4b36      	ldr	r3, [pc, #216]	; (8008160 <atan+0x338>)
 8008088:	4e36      	ldr	r6, [pc, #216]	; (8008164 <atan+0x33c>)
 800808a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800808e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8008092:	e9da 2300 	ldrd	r2, r3, [sl]
 8008096:	f7f8 f8a3 	bl	80001e0 <__aeabi_dsub>
 800809a:	4622      	mov	r2, r4
 800809c:	462b      	mov	r3, r5
 800809e:	f7f8 f89f 	bl	80001e0 <__aeabi_dsub>
 80080a2:	4602      	mov	r2, r0
 80080a4:	460b      	mov	r3, r1
 80080a6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80080aa:	f7f8 f899 	bl	80001e0 <__aeabi_dsub>
 80080ae:	f1bb 0f00 	cmp.w	fp, #0
 80080b2:	4604      	mov	r4, r0
 80080b4:	460d      	mov	r5, r1
 80080b6:	f6bf aed6 	bge.w	8007e66 <atan+0x3e>
 80080ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080be:	461d      	mov	r5, r3
 80080c0:	e6d1      	b.n	8007e66 <atan+0x3e>
 80080c2:	a51d      	add	r5, pc, #116	; (adr r5, 8008138 <atan+0x310>)
 80080c4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80080c8:	e6cd      	b.n	8007e66 <atan+0x3e>
 80080ca:	bf00      	nop
 80080cc:	f3af 8000 	nop.w
 80080d0:	54442d18 	.word	0x54442d18
 80080d4:	bff921fb 	.word	0xbff921fb
 80080d8:	8800759c 	.word	0x8800759c
 80080dc:	7e37e43c 	.word	0x7e37e43c
 80080e0:	e322da11 	.word	0xe322da11
 80080e4:	3f90ad3a 	.word	0x3f90ad3a
 80080e8:	24760deb 	.word	0x24760deb
 80080ec:	3fa97b4b 	.word	0x3fa97b4b
 80080f0:	a0d03d51 	.word	0xa0d03d51
 80080f4:	3fb10d66 	.word	0x3fb10d66
 80080f8:	c54c206e 	.word	0xc54c206e
 80080fc:	3fb745cd 	.word	0x3fb745cd
 8008100:	920083ff 	.word	0x920083ff
 8008104:	3fc24924 	.word	0x3fc24924
 8008108:	5555550d 	.word	0x5555550d
 800810c:	3fd55555 	.word	0x3fd55555
 8008110:	2c6a6c2f 	.word	0x2c6a6c2f
 8008114:	bfa2b444 	.word	0xbfa2b444
 8008118:	52defd9a 	.word	0x52defd9a
 800811c:	3fadde2d 	.word	0x3fadde2d
 8008120:	af749a6d 	.word	0xaf749a6d
 8008124:	3fb3b0f2 	.word	0x3fb3b0f2
 8008128:	fe231671 	.word	0xfe231671
 800812c:	3fbc71c6 	.word	0x3fbc71c6
 8008130:	9998ebc4 	.word	0x9998ebc4
 8008134:	3fc99999 	.word	0x3fc99999
 8008138:	54442d18 	.word	0x54442d18
 800813c:	3ff921fb 	.word	0x3ff921fb
 8008140:	440fffff 	.word	0x440fffff
 8008144:	7ff00000 	.word	0x7ff00000
 8008148:	3fdbffff 	.word	0x3fdbffff
 800814c:	3ff00000 	.word	0x3ff00000
 8008150:	3ff2ffff 	.word	0x3ff2ffff
 8008154:	40038000 	.word	0x40038000
 8008158:	3ff80000 	.word	0x3ff80000
 800815c:	bff00000 	.word	0xbff00000
 8008160:	080094e0 	.word	0x080094e0
 8008164:	080094c0 	.word	0x080094c0

08008168 <cos>:
 8008168:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800816a:	ec53 2b10 	vmov	r2, r3, d0
 800816e:	4826      	ldr	r0, [pc, #152]	; (8008208 <cos+0xa0>)
 8008170:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008174:	4281      	cmp	r1, r0
 8008176:	dc06      	bgt.n	8008186 <cos+0x1e>
 8008178:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8008200 <cos+0x98>
 800817c:	b005      	add	sp, #20
 800817e:	f85d eb04 	ldr.w	lr, [sp], #4
 8008182:	f000 bb95 	b.w	80088b0 <__kernel_cos>
 8008186:	4821      	ldr	r0, [pc, #132]	; (800820c <cos+0xa4>)
 8008188:	4281      	cmp	r1, r0
 800818a:	dd09      	ble.n	80081a0 <cos+0x38>
 800818c:	ee10 0a10 	vmov	r0, s0
 8008190:	4619      	mov	r1, r3
 8008192:	f7f8 f825 	bl	80001e0 <__aeabi_dsub>
 8008196:	ec41 0b10 	vmov	d0, r0, r1
 800819a:	b005      	add	sp, #20
 800819c:	f85d fb04 	ldr.w	pc, [sp], #4
 80081a0:	4668      	mov	r0, sp
 80081a2:	f000 f8c5 	bl	8008330 <__ieee754_rem_pio2>
 80081a6:	f000 0003 	and.w	r0, r0, #3
 80081aa:	2801      	cmp	r0, #1
 80081ac:	d00b      	beq.n	80081c6 <cos+0x5e>
 80081ae:	2802      	cmp	r0, #2
 80081b0:	d016      	beq.n	80081e0 <cos+0x78>
 80081b2:	b9e0      	cbnz	r0, 80081ee <cos+0x86>
 80081b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80081b8:	ed9d 0b00 	vldr	d0, [sp]
 80081bc:	f000 fb78 	bl	80088b0 <__kernel_cos>
 80081c0:	ec51 0b10 	vmov	r0, r1, d0
 80081c4:	e7e7      	b.n	8008196 <cos+0x2e>
 80081c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80081ca:	ed9d 0b00 	vldr	d0, [sp]
 80081ce:	f000 ff87 	bl	80090e0 <__kernel_sin>
 80081d2:	ec53 2b10 	vmov	r2, r3, d0
 80081d6:	ee10 0a10 	vmov	r0, s0
 80081da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80081de:	e7da      	b.n	8008196 <cos+0x2e>
 80081e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80081e4:	ed9d 0b00 	vldr	d0, [sp]
 80081e8:	f000 fb62 	bl	80088b0 <__kernel_cos>
 80081ec:	e7f1      	b.n	80081d2 <cos+0x6a>
 80081ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80081f2:	ed9d 0b00 	vldr	d0, [sp]
 80081f6:	2001      	movs	r0, #1
 80081f8:	f000 ff72 	bl	80090e0 <__kernel_sin>
 80081fc:	e7e0      	b.n	80081c0 <cos+0x58>
 80081fe:	bf00      	nop
	...
 8008208:	3fe921fb 	.word	0x3fe921fb
 800820c:	7fefffff 	.word	0x7fefffff

08008210 <fabs>:
 8008210:	ec51 0b10 	vmov	r0, r1, d0
 8008214:	ee10 2a10 	vmov	r2, s0
 8008218:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800821c:	ec43 2b10 	vmov	d0, r2, r3
 8008220:	4770      	bx	lr
 8008222:	0000      	movs	r0, r0
 8008224:	0000      	movs	r0, r0
	...

08008228 <sin>:
 8008228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800822a:	ec53 2b10 	vmov	r2, r3, d0
 800822e:	4828      	ldr	r0, [pc, #160]	; (80082d0 <sin+0xa8>)
 8008230:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008234:	4281      	cmp	r1, r0
 8008236:	dc07      	bgt.n	8008248 <sin+0x20>
 8008238:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80082c8 <sin+0xa0>
 800823c:	2000      	movs	r0, #0
 800823e:	b005      	add	sp, #20
 8008240:	f85d eb04 	ldr.w	lr, [sp], #4
 8008244:	f000 bf4c 	b.w	80090e0 <__kernel_sin>
 8008248:	4822      	ldr	r0, [pc, #136]	; (80082d4 <sin+0xac>)
 800824a:	4281      	cmp	r1, r0
 800824c:	dd09      	ble.n	8008262 <sin+0x3a>
 800824e:	ee10 0a10 	vmov	r0, s0
 8008252:	4619      	mov	r1, r3
 8008254:	f7f7 ffc4 	bl	80001e0 <__aeabi_dsub>
 8008258:	ec41 0b10 	vmov	d0, r0, r1
 800825c:	b005      	add	sp, #20
 800825e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008262:	4668      	mov	r0, sp
 8008264:	f000 f864 	bl	8008330 <__ieee754_rem_pio2>
 8008268:	f000 0003 	and.w	r0, r0, #3
 800826c:	2801      	cmp	r0, #1
 800826e:	d00c      	beq.n	800828a <sin+0x62>
 8008270:	2802      	cmp	r0, #2
 8008272:	d011      	beq.n	8008298 <sin+0x70>
 8008274:	b9f0      	cbnz	r0, 80082b4 <sin+0x8c>
 8008276:	ed9d 1b02 	vldr	d1, [sp, #8]
 800827a:	ed9d 0b00 	vldr	d0, [sp]
 800827e:	2001      	movs	r0, #1
 8008280:	f000 ff2e 	bl	80090e0 <__kernel_sin>
 8008284:	ec51 0b10 	vmov	r0, r1, d0
 8008288:	e7e6      	b.n	8008258 <sin+0x30>
 800828a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800828e:	ed9d 0b00 	vldr	d0, [sp]
 8008292:	f000 fb0d 	bl	80088b0 <__kernel_cos>
 8008296:	e7f5      	b.n	8008284 <sin+0x5c>
 8008298:	ed9d 1b02 	vldr	d1, [sp, #8]
 800829c:	ed9d 0b00 	vldr	d0, [sp]
 80082a0:	2001      	movs	r0, #1
 80082a2:	f000 ff1d 	bl	80090e0 <__kernel_sin>
 80082a6:	ec53 2b10 	vmov	r2, r3, d0
 80082aa:	ee10 0a10 	vmov	r0, s0
 80082ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80082b2:	e7d1      	b.n	8008258 <sin+0x30>
 80082b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80082b8:	ed9d 0b00 	vldr	d0, [sp]
 80082bc:	f000 faf8 	bl	80088b0 <__kernel_cos>
 80082c0:	e7f1      	b.n	80082a6 <sin+0x7e>
 80082c2:	bf00      	nop
 80082c4:	f3af 8000 	nop.w
	...
 80082d0:	3fe921fb 	.word	0x3fe921fb
 80082d4:	7fefffff 	.word	0x7fefffff

080082d8 <sqrt>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	ed2d 8b02 	vpush	{d8}
 80082de:	ec55 4b10 	vmov	r4, r5, d0
 80082e2:	f000 fa31 	bl	8008748 <__ieee754_sqrt>
 80082e6:	4622      	mov	r2, r4
 80082e8:	462b      	mov	r3, r5
 80082ea:	4620      	mov	r0, r4
 80082ec:	4629      	mov	r1, r5
 80082ee:	eeb0 8a40 	vmov.f32	s16, s0
 80082f2:	eef0 8a60 	vmov.f32	s17, s1
 80082f6:	f7f8 fbc5 	bl	8000a84 <__aeabi_dcmpun>
 80082fa:	b990      	cbnz	r0, 8008322 <sqrt+0x4a>
 80082fc:	2200      	movs	r2, #0
 80082fe:	2300      	movs	r3, #0
 8008300:	4620      	mov	r0, r4
 8008302:	4629      	mov	r1, r5
 8008304:	f7f8 fb96 	bl	8000a34 <__aeabi_dcmplt>
 8008308:	b158      	cbz	r0, 8008322 <sqrt+0x4a>
 800830a:	f7ff fd4b 	bl	8007da4 <__errno>
 800830e:	2321      	movs	r3, #33	; 0x21
 8008310:	6003      	str	r3, [r0, #0]
 8008312:	2200      	movs	r2, #0
 8008314:	2300      	movs	r3, #0
 8008316:	4610      	mov	r0, r2
 8008318:	4619      	mov	r1, r3
 800831a:	f7f8 fa43 	bl	80007a4 <__aeabi_ddiv>
 800831e:	ec41 0b18 	vmov	d8, r0, r1
 8008322:	eeb0 0a48 	vmov.f32	s0, s16
 8008326:	eef0 0a68 	vmov.f32	s1, s17
 800832a:	ecbd 8b02 	vpop	{d8}
 800832e:	bd38      	pop	{r3, r4, r5, pc}

08008330 <__ieee754_rem_pio2>:
 8008330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008334:	ed2d 8b02 	vpush	{d8}
 8008338:	ec55 4b10 	vmov	r4, r5, d0
 800833c:	4bca      	ldr	r3, [pc, #808]	; (8008668 <__ieee754_rem_pio2+0x338>)
 800833e:	b08b      	sub	sp, #44	; 0x2c
 8008340:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8008344:	4598      	cmp	r8, r3
 8008346:	4682      	mov	sl, r0
 8008348:	9502      	str	r5, [sp, #8]
 800834a:	dc08      	bgt.n	800835e <__ieee754_rem_pio2+0x2e>
 800834c:	2200      	movs	r2, #0
 800834e:	2300      	movs	r3, #0
 8008350:	ed80 0b00 	vstr	d0, [r0]
 8008354:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008358:	f04f 0b00 	mov.w	fp, #0
 800835c:	e028      	b.n	80083b0 <__ieee754_rem_pio2+0x80>
 800835e:	4bc3      	ldr	r3, [pc, #780]	; (800866c <__ieee754_rem_pio2+0x33c>)
 8008360:	4598      	cmp	r8, r3
 8008362:	dc78      	bgt.n	8008456 <__ieee754_rem_pio2+0x126>
 8008364:	9b02      	ldr	r3, [sp, #8]
 8008366:	4ec2      	ldr	r6, [pc, #776]	; (8008670 <__ieee754_rem_pio2+0x340>)
 8008368:	2b00      	cmp	r3, #0
 800836a:	ee10 0a10 	vmov	r0, s0
 800836e:	a3b0      	add	r3, pc, #704	; (adr r3, 8008630 <__ieee754_rem_pio2+0x300>)
 8008370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008374:	4629      	mov	r1, r5
 8008376:	dd39      	ble.n	80083ec <__ieee754_rem_pio2+0xbc>
 8008378:	f7f7 ff32 	bl	80001e0 <__aeabi_dsub>
 800837c:	45b0      	cmp	r8, r6
 800837e:	4604      	mov	r4, r0
 8008380:	460d      	mov	r5, r1
 8008382:	d01b      	beq.n	80083bc <__ieee754_rem_pio2+0x8c>
 8008384:	a3ac      	add	r3, pc, #688	; (adr r3, 8008638 <__ieee754_rem_pio2+0x308>)
 8008386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838a:	f7f7 ff29 	bl	80001e0 <__aeabi_dsub>
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	e9ca 2300 	strd	r2, r3, [sl]
 8008396:	4620      	mov	r0, r4
 8008398:	4629      	mov	r1, r5
 800839a:	f7f7 ff21 	bl	80001e0 <__aeabi_dsub>
 800839e:	a3a6      	add	r3, pc, #664	; (adr r3, 8008638 <__ieee754_rem_pio2+0x308>)
 80083a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a4:	f7f7 ff1c 	bl	80001e0 <__aeabi_dsub>
 80083a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80083ac:	f04f 0b01 	mov.w	fp, #1
 80083b0:	4658      	mov	r0, fp
 80083b2:	b00b      	add	sp, #44	; 0x2c
 80083b4:	ecbd 8b02 	vpop	{d8}
 80083b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083bc:	a3a0      	add	r3, pc, #640	; (adr r3, 8008640 <__ieee754_rem_pio2+0x310>)
 80083be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c2:	f7f7 ff0d 	bl	80001e0 <__aeabi_dsub>
 80083c6:	a3a0      	add	r3, pc, #640	; (adr r3, 8008648 <__ieee754_rem_pio2+0x318>)
 80083c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083cc:	4604      	mov	r4, r0
 80083ce:	460d      	mov	r5, r1
 80083d0:	f7f7 ff06 	bl	80001e0 <__aeabi_dsub>
 80083d4:	4602      	mov	r2, r0
 80083d6:	460b      	mov	r3, r1
 80083d8:	e9ca 2300 	strd	r2, r3, [sl]
 80083dc:	4620      	mov	r0, r4
 80083de:	4629      	mov	r1, r5
 80083e0:	f7f7 fefe 	bl	80001e0 <__aeabi_dsub>
 80083e4:	a398      	add	r3, pc, #608	; (adr r3, 8008648 <__ieee754_rem_pio2+0x318>)
 80083e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ea:	e7db      	b.n	80083a4 <__ieee754_rem_pio2+0x74>
 80083ec:	f7f7 fefa 	bl	80001e4 <__adddf3>
 80083f0:	45b0      	cmp	r8, r6
 80083f2:	4604      	mov	r4, r0
 80083f4:	460d      	mov	r5, r1
 80083f6:	d016      	beq.n	8008426 <__ieee754_rem_pio2+0xf6>
 80083f8:	a38f      	add	r3, pc, #572	; (adr r3, 8008638 <__ieee754_rem_pio2+0x308>)
 80083fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fe:	f7f7 fef1 	bl	80001e4 <__adddf3>
 8008402:	4602      	mov	r2, r0
 8008404:	460b      	mov	r3, r1
 8008406:	e9ca 2300 	strd	r2, r3, [sl]
 800840a:	4620      	mov	r0, r4
 800840c:	4629      	mov	r1, r5
 800840e:	f7f7 fee7 	bl	80001e0 <__aeabi_dsub>
 8008412:	a389      	add	r3, pc, #548	; (adr r3, 8008638 <__ieee754_rem_pio2+0x308>)
 8008414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008418:	f7f7 fee4 	bl	80001e4 <__adddf3>
 800841c:	f04f 3bff 	mov.w	fp, #4294967295
 8008420:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008424:	e7c4      	b.n	80083b0 <__ieee754_rem_pio2+0x80>
 8008426:	a386      	add	r3, pc, #536	; (adr r3, 8008640 <__ieee754_rem_pio2+0x310>)
 8008428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800842c:	f7f7 feda 	bl	80001e4 <__adddf3>
 8008430:	a385      	add	r3, pc, #532	; (adr r3, 8008648 <__ieee754_rem_pio2+0x318>)
 8008432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008436:	4604      	mov	r4, r0
 8008438:	460d      	mov	r5, r1
 800843a:	f7f7 fed3 	bl	80001e4 <__adddf3>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	e9ca 2300 	strd	r2, r3, [sl]
 8008446:	4620      	mov	r0, r4
 8008448:	4629      	mov	r1, r5
 800844a:	f7f7 fec9 	bl	80001e0 <__aeabi_dsub>
 800844e:	a37e      	add	r3, pc, #504	; (adr r3, 8008648 <__ieee754_rem_pio2+0x318>)
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	e7e0      	b.n	8008418 <__ieee754_rem_pio2+0xe8>
 8008456:	4b87      	ldr	r3, [pc, #540]	; (8008674 <__ieee754_rem_pio2+0x344>)
 8008458:	4598      	cmp	r8, r3
 800845a:	f300 80d9 	bgt.w	8008610 <__ieee754_rem_pio2+0x2e0>
 800845e:	f7ff fed7 	bl	8008210 <fabs>
 8008462:	ec55 4b10 	vmov	r4, r5, d0
 8008466:	ee10 0a10 	vmov	r0, s0
 800846a:	a379      	add	r3, pc, #484	; (adr r3, 8008650 <__ieee754_rem_pio2+0x320>)
 800846c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008470:	4629      	mov	r1, r5
 8008472:	f7f8 f86d 	bl	8000550 <__aeabi_dmul>
 8008476:	4b80      	ldr	r3, [pc, #512]	; (8008678 <__ieee754_rem_pio2+0x348>)
 8008478:	2200      	movs	r2, #0
 800847a:	f7f7 feb3 	bl	80001e4 <__adddf3>
 800847e:	f7f8 fb17 	bl	8000ab0 <__aeabi_d2iz>
 8008482:	4683      	mov	fp, r0
 8008484:	f7f7 fffa 	bl	800047c <__aeabi_i2d>
 8008488:	4602      	mov	r2, r0
 800848a:	460b      	mov	r3, r1
 800848c:	ec43 2b18 	vmov	d8, r2, r3
 8008490:	a367      	add	r3, pc, #412	; (adr r3, 8008630 <__ieee754_rem_pio2+0x300>)
 8008492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008496:	f7f8 f85b 	bl	8000550 <__aeabi_dmul>
 800849a:	4602      	mov	r2, r0
 800849c:	460b      	mov	r3, r1
 800849e:	4620      	mov	r0, r4
 80084a0:	4629      	mov	r1, r5
 80084a2:	f7f7 fe9d 	bl	80001e0 <__aeabi_dsub>
 80084a6:	a364      	add	r3, pc, #400	; (adr r3, 8008638 <__ieee754_rem_pio2+0x308>)
 80084a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ac:	4606      	mov	r6, r0
 80084ae:	460f      	mov	r7, r1
 80084b0:	ec51 0b18 	vmov	r0, r1, d8
 80084b4:	f7f8 f84c 	bl	8000550 <__aeabi_dmul>
 80084b8:	f1bb 0f1f 	cmp.w	fp, #31
 80084bc:	4604      	mov	r4, r0
 80084be:	460d      	mov	r5, r1
 80084c0:	dc0d      	bgt.n	80084de <__ieee754_rem_pio2+0x1ae>
 80084c2:	4b6e      	ldr	r3, [pc, #440]	; (800867c <__ieee754_rem_pio2+0x34c>)
 80084c4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80084c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084cc:	4543      	cmp	r3, r8
 80084ce:	d006      	beq.n	80084de <__ieee754_rem_pio2+0x1ae>
 80084d0:	4622      	mov	r2, r4
 80084d2:	462b      	mov	r3, r5
 80084d4:	4630      	mov	r0, r6
 80084d6:	4639      	mov	r1, r7
 80084d8:	f7f7 fe82 	bl	80001e0 <__aeabi_dsub>
 80084dc:	e00f      	b.n	80084fe <__ieee754_rem_pio2+0x1ce>
 80084de:	462b      	mov	r3, r5
 80084e0:	4622      	mov	r2, r4
 80084e2:	4630      	mov	r0, r6
 80084e4:	4639      	mov	r1, r7
 80084e6:	f7f7 fe7b 	bl	80001e0 <__aeabi_dsub>
 80084ea:	ea4f 5328 	mov.w	r3, r8, asr #20
 80084ee:	9303      	str	r3, [sp, #12]
 80084f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80084f4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80084f8:	f1b8 0f10 	cmp.w	r8, #16
 80084fc:	dc02      	bgt.n	8008504 <__ieee754_rem_pio2+0x1d4>
 80084fe:	e9ca 0100 	strd	r0, r1, [sl]
 8008502:	e039      	b.n	8008578 <__ieee754_rem_pio2+0x248>
 8008504:	a34e      	add	r3, pc, #312	; (adr r3, 8008640 <__ieee754_rem_pio2+0x310>)
 8008506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850a:	ec51 0b18 	vmov	r0, r1, d8
 800850e:	f7f8 f81f 	bl	8000550 <__aeabi_dmul>
 8008512:	4604      	mov	r4, r0
 8008514:	460d      	mov	r5, r1
 8008516:	4602      	mov	r2, r0
 8008518:	460b      	mov	r3, r1
 800851a:	4630      	mov	r0, r6
 800851c:	4639      	mov	r1, r7
 800851e:	f7f7 fe5f 	bl	80001e0 <__aeabi_dsub>
 8008522:	4602      	mov	r2, r0
 8008524:	460b      	mov	r3, r1
 8008526:	4680      	mov	r8, r0
 8008528:	4689      	mov	r9, r1
 800852a:	4630      	mov	r0, r6
 800852c:	4639      	mov	r1, r7
 800852e:	f7f7 fe57 	bl	80001e0 <__aeabi_dsub>
 8008532:	4622      	mov	r2, r4
 8008534:	462b      	mov	r3, r5
 8008536:	f7f7 fe53 	bl	80001e0 <__aeabi_dsub>
 800853a:	a343      	add	r3, pc, #268	; (adr r3, 8008648 <__ieee754_rem_pio2+0x318>)
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	4604      	mov	r4, r0
 8008542:	460d      	mov	r5, r1
 8008544:	ec51 0b18 	vmov	r0, r1, d8
 8008548:	f7f8 f802 	bl	8000550 <__aeabi_dmul>
 800854c:	4622      	mov	r2, r4
 800854e:	462b      	mov	r3, r5
 8008550:	f7f7 fe46 	bl	80001e0 <__aeabi_dsub>
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	4604      	mov	r4, r0
 800855a:	460d      	mov	r5, r1
 800855c:	4640      	mov	r0, r8
 800855e:	4649      	mov	r1, r9
 8008560:	f7f7 fe3e 	bl	80001e0 <__aeabi_dsub>
 8008564:	9a03      	ldr	r2, [sp, #12]
 8008566:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	2b31      	cmp	r3, #49	; 0x31
 800856e:	dc24      	bgt.n	80085ba <__ieee754_rem_pio2+0x28a>
 8008570:	e9ca 0100 	strd	r0, r1, [sl]
 8008574:	4646      	mov	r6, r8
 8008576:	464f      	mov	r7, r9
 8008578:	e9da 8900 	ldrd	r8, r9, [sl]
 800857c:	4630      	mov	r0, r6
 800857e:	4642      	mov	r2, r8
 8008580:	464b      	mov	r3, r9
 8008582:	4639      	mov	r1, r7
 8008584:	f7f7 fe2c 	bl	80001e0 <__aeabi_dsub>
 8008588:	462b      	mov	r3, r5
 800858a:	4622      	mov	r2, r4
 800858c:	f7f7 fe28 	bl	80001e0 <__aeabi_dsub>
 8008590:	9b02      	ldr	r3, [sp, #8]
 8008592:	2b00      	cmp	r3, #0
 8008594:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008598:	f6bf af0a 	bge.w	80083b0 <__ieee754_rem_pio2+0x80>
 800859c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80085a0:	f8ca 3004 	str.w	r3, [sl, #4]
 80085a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085a8:	f8ca 8000 	str.w	r8, [sl]
 80085ac:	f8ca 0008 	str.w	r0, [sl, #8]
 80085b0:	f8ca 300c 	str.w	r3, [sl, #12]
 80085b4:	f1cb 0b00 	rsb	fp, fp, #0
 80085b8:	e6fa      	b.n	80083b0 <__ieee754_rem_pio2+0x80>
 80085ba:	a327      	add	r3, pc, #156	; (adr r3, 8008658 <__ieee754_rem_pio2+0x328>)
 80085bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c0:	ec51 0b18 	vmov	r0, r1, d8
 80085c4:	f7f7 ffc4 	bl	8000550 <__aeabi_dmul>
 80085c8:	4604      	mov	r4, r0
 80085ca:	460d      	mov	r5, r1
 80085cc:	4602      	mov	r2, r0
 80085ce:	460b      	mov	r3, r1
 80085d0:	4640      	mov	r0, r8
 80085d2:	4649      	mov	r1, r9
 80085d4:	f7f7 fe04 	bl	80001e0 <__aeabi_dsub>
 80085d8:	4602      	mov	r2, r0
 80085da:	460b      	mov	r3, r1
 80085dc:	4606      	mov	r6, r0
 80085de:	460f      	mov	r7, r1
 80085e0:	4640      	mov	r0, r8
 80085e2:	4649      	mov	r1, r9
 80085e4:	f7f7 fdfc 	bl	80001e0 <__aeabi_dsub>
 80085e8:	4622      	mov	r2, r4
 80085ea:	462b      	mov	r3, r5
 80085ec:	f7f7 fdf8 	bl	80001e0 <__aeabi_dsub>
 80085f0:	a31b      	add	r3, pc, #108	; (adr r3, 8008660 <__ieee754_rem_pio2+0x330>)
 80085f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f6:	4604      	mov	r4, r0
 80085f8:	460d      	mov	r5, r1
 80085fa:	ec51 0b18 	vmov	r0, r1, d8
 80085fe:	f7f7 ffa7 	bl	8000550 <__aeabi_dmul>
 8008602:	4622      	mov	r2, r4
 8008604:	462b      	mov	r3, r5
 8008606:	f7f7 fdeb 	bl	80001e0 <__aeabi_dsub>
 800860a:	4604      	mov	r4, r0
 800860c:	460d      	mov	r5, r1
 800860e:	e75f      	b.n	80084d0 <__ieee754_rem_pio2+0x1a0>
 8008610:	4b1b      	ldr	r3, [pc, #108]	; (8008680 <__ieee754_rem_pio2+0x350>)
 8008612:	4598      	cmp	r8, r3
 8008614:	dd36      	ble.n	8008684 <__ieee754_rem_pio2+0x354>
 8008616:	ee10 2a10 	vmov	r2, s0
 800861a:	462b      	mov	r3, r5
 800861c:	4620      	mov	r0, r4
 800861e:	4629      	mov	r1, r5
 8008620:	f7f7 fdde 	bl	80001e0 <__aeabi_dsub>
 8008624:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008628:	e9ca 0100 	strd	r0, r1, [sl]
 800862c:	e694      	b.n	8008358 <__ieee754_rem_pio2+0x28>
 800862e:	bf00      	nop
 8008630:	54400000 	.word	0x54400000
 8008634:	3ff921fb 	.word	0x3ff921fb
 8008638:	1a626331 	.word	0x1a626331
 800863c:	3dd0b461 	.word	0x3dd0b461
 8008640:	1a600000 	.word	0x1a600000
 8008644:	3dd0b461 	.word	0x3dd0b461
 8008648:	2e037073 	.word	0x2e037073
 800864c:	3ba3198a 	.word	0x3ba3198a
 8008650:	6dc9c883 	.word	0x6dc9c883
 8008654:	3fe45f30 	.word	0x3fe45f30
 8008658:	2e000000 	.word	0x2e000000
 800865c:	3ba3198a 	.word	0x3ba3198a
 8008660:	252049c1 	.word	0x252049c1
 8008664:	397b839a 	.word	0x397b839a
 8008668:	3fe921fb 	.word	0x3fe921fb
 800866c:	4002d97b 	.word	0x4002d97b
 8008670:	3ff921fb 	.word	0x3ff921fb
 8008674:	413921fb 	.word	0x413921fb
 8008678:	3fe00000 	.word	0x3fe00000
 800867c:	08009500 	.word	0x08009500
 8008680:	7fefffff 	.word	0x7fefffff
 8008684:	ea4f 5428 	mov.w	r4, r8, asr #20
 8008688:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800868c:	ee10 0a10 	vmov	r0, s0
 8008690:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8008694:	ee10 6a10 	vmov	r6, s0
 8008698:	460f      	mov	r7, r1
 800869a:	f7f8 fa09 	bl	8000ab0 <__aeabi_d2iz>
 800869e:	f7f7 feed 	bl	800047c <__aeabi_i2d>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	4630      	mov	r0, r6
 80086a8:	4639      	mov	r1, r7
 80086aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80086ae:	f7f7 fd97 	bl	80001e0 <__aeabi_dsub>
 80086b2:	4b23      	ldr	r3, [pc, #140]	; (8008740 <__ieee754_rem_pio2+0x410>)
 80086b4:	2200      	movs	r2, #0
 80086b6:	f7f7 ff4b 	bl	8000550 <__aeabi_dmul>
 80086ba:	460f      	mov	r7, r1
 80086bc:	4606      	mov	r6, r0
 80086be:	f7f8 f9f7 	bl	8000ab0 <__aeabi_d2iz>
 80086c2:	f7f7 fedb 	bl	800047c <__aeabi_i2d>
 80086c6:	4602      	mov	r2, r0
 80086c8:	460b      	mov	r3, r1
 80086ca:	4630      	mov	r0, r6
 80086cc:	4639      	mov	r1, r7
 80086ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80086d2:	f7f7 fd85 	bl	80001e0 <__aeabi_dsub>
 80086d6:	4b1a      	ldr	r3, [pc, #104]	; (8008740 <__ieee754_rem_pio2+0x410>)
 80086d8:	2200      	movs	r2, #0
 80086da:	f7f7 ff39 	bl	8000550 <__aeabi_dmul>
 80086de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80086e2:	ad04      	add	r5, sp, #16
 80086e4:	f04f 0803 	mov.w	r8, #3
 80086e8:	46a9      	mov	r9, r5
 80086ea:	2600      	movs	r6, #0
 80086ec:	2700      	movs	r7, #0
 80086ee:	4632      	mov	r2, r6
 80086f0:	463b      	mov	r3, r7
 80086f2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80086f6:	46c3      	mov	fp, r8
 80086f8:	3d08      	subs	r5, #8
 80086fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80086fe:	f7f8 f98f 	bl	8000a20 <__aeabi_dcmpeq>
 8008702:	2800      	cmp	r0, #0
 8008704:	d1f3      	bne.n	80086ee <__ieee754_rem_pio2+0x3be>
 8008706:	4b0f      	ldr	r3, [pc, #60]	; (8008744 <__ieee754_rem_pio2+0x414>)
 8008708:	9301      	str	r3, [sp, #4]
 800870a:	2302      	movs	r3, #2
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	4622      	mov	r2, r4
 8008710:	465b      	mov	r3, fp
 8008712:	4651      	mov	r1, sl
 8008714:	4648      	mov	r0, r9
 8008716:	f000 f993 	bl	8008a40 <__kernel_rem_pio2>
 800871a:	9b02      	ldr	r3, [sp, #8]
 800871c:	2b00      	cmp	r3, #0
 800871e:	4683      	mov	fp, r0
 8008720:	f6bf ae46 	bge.w	80083b0 <__ieee754_rem_pio2+0x80>
 8008724:	e9da 2100 	ldrd	r2, r1, [sl]
 8008728:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800872c:	e9ca 2300 	strd	r2, r3, [sl]
 8008730:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8008734:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008738:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800873c:	e73a      	b.n	80085b4 <__ieee754_rem_pio2+0x284>
 800873e:	bf00      	nop
 8008740:	41700000 	.word	0x41700000
 8008744:	08009580 	.word	0x08009580

08008748 <__ieee754_sqrt>:
 8008748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800874c:	ec55 4b10 	vmov	r4, r5, d0
 8008750:	4e55      	ldr	r6, [pc, #340]	; (80088a8 <__ieee754_sqrt+0x160>)
 8008752:	43ae      	bics	r6, r5
 8008754:	ee10 0a10 	vmov	r0, s0
 8008758:	ee10 3a10 	vmov	r3, s0
 800875c:	462a      	mov	r2, r5
 800875e:	4629      	mov	r1, r5
 8008760:	d110      	bne.n	8008784 <__ieee754_sqrt+0x3c>
 8008762:	ee10 2a10 	vmov	r2, s0
 8008766:	462b      	mov	r3, r5
 8008768:	f7f7 fef2 	bl	8000550 <__aeabi_dmul>
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	4620      	mov	r0, r4
 8008772:	4629      	mov	r1, r5
 8008774:	f7f7 fd36 	bl	80001e4 <__adddf3>
 8008778:	4604      	mov	r4, r0
 800877a:	460d      	mov	r5, r1
 800877c:	ec45 4b10 	vmov	d0, r4, r5
 8008780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008784:	2d00      	cmp	r5, #0
 8008786:	dc10      	bgt.n	80087aa <__ieee754_sqrt+0x62>
 8008788:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800878c:	4330      	orrs	r0, r6
 800878e:	d0f5      	beq.n	800877c <__ieee754_sqrt+0x34>
 8008790:	b15d      	cbz	r5, 80087aa <__ieee754_sqrt+0x62>
 8008792:	ee10 2a10 	vmov	r2, s0
 8008796:	462b      	mov	r3, r5
 8008798:	ee10 0a10 	vmov	r0, s0
 800879c:	f7f7 fd20 	bl	80001e0 <__aeabi_dsub>
 80087a0:	4602      	mov	r2, r0
 80087a2:	460b      	mov	r3, r1
 80087a4:	f7f7 fffe 	bl	80007a4 <__aeabi_ddiv>
 80087a8:	e7e6      	b.n	8008778 <__ieee754_sqrt+0x30>
 80087aa:	1512      	asrs	r2, r2, #20
 80087ac:	d074      	beq.n	8008898 <__ieee754_sqrt+0x150>
 80087ae:	07d4      	lsls	r4, r2, #31
 80087b0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80087b4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80087b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80087bc:	bf5e      	ittt	pl
 80087be:	0fda      	lsrpl	r2, r3, #31
 80087c0:	005b      	lslpl	r3, r3, #1
 80087c2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80087c6:	2400      	movs	r4, #0
 80087c8:	0fda      	lsrs	r2, r3, #31
 80087ca:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80087ce:	107f      	asrs	r7, r7, #1
 80087d0:	005b      	lsls	r3, r3, #1
 80087d2:	2516      	movs	r5, #22
 80087d4:	4620      	mov	r0, r4
 80087d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80087da:	1886      	adds	r6, r0, r2
 80087dc:	428e      	cmp	r6, r1
 80087de:	bfde      	ittt	le
 80087e0:	1b89      	suble	r1, r1, r6
 80087e2:	18b0      	addle	r0, r6, r2
 80087e4:	18a4      	addle	r4, r4, r2
 80087e6:	0049      	lsls	r1, r1, #1
 80087e8:	3d01      	subs	r5, #1
 80087ea:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80087ee:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80087f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80087f6:	d1f0      	bne.n	80087da <__ieee754_sqrt+0x92>
 80087f8:	462a      	mov	r2, r5
 80087fa:	f04f 0e20 	mov.w	lr, #32
 80087fe:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008802:	4281      	cmp	r1, r0
 8008804:	eb06 0c05 	add.w	ip, r6, r5
 8008808:	dc02      	bgt.n	8008810 <__ieee754_sqrt+0xc8>
 800880a:	d113      	bne.n	8008834 <__ieee754_sqrt+0xec>
 800880c:	459c      	cmp	ip, r3
 800880e:	d811      	bhi.n	8008834 <__ieee754_sqrt+0xec>
 8008810:	f1bc 0f00 	cmp.w	ip, #0
 8008814:	eb0c 0506 	add.w	r5, ip, r6
 8008818:	da43      	bge.n	80088a2 <__ieee754_sqrt+0x15a>
 800881a:	2d00      	cmp	r5, #0
 800881c:	db41      	blt.n	80088a2 <__ieee754_sqrt+0x15a>
 800881e:	f100 0801 	add.w	r8, r0, #1
 8008822:	1a09      	subs	r1, r1, r0
 8008824:	459c      	cmp	ip, r3
 8008826:	bf88      	it	hi
 8008828:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800882c:	eba3 030c 	sub.w	r3, r3, ip
 8008830:	4432      	add	r2, r6
 8008832:	4640      	mov	r0, r8
 8008834:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008838:	f1be 0e01 	subs.w	lr, lr, #1
 800883c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008840:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008844:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008848:	d1db      	bne.n	8008802 <__ieee754_sqrt+0xba>
 800884a:	430b      	orrs	r3, r1
 800884c:	d006      	beq.n	800885c <__ieee754_sqrt+0x114>
 800884e:	1c50      	adds	r0, r2, #1
 8008850:	bf13      	iteet	ne
 8008852:	3201      	addne	r2, #1
 8008854:	3401      	addeq	r4, #1
 8008856:	4672      	moveq	r2, lr
 8008858:	f022 0201 	bicne.w	r2, r2, #1
 800885c:	1063      	asrs	r3, r4, #1
 800885e:	0852      	lsrs	r2, r2, #1
 8008860:	07e1      	lsls	r1, r4, #31
 8008862:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008866:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800886a:	bf48      	it	mi
 800886c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008870:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008874:	4614      	mov	r4, r2
 8008876:	e781      	b.n	800877c <__ieee754_sqrt+0x34>
 8008878:	0ad9      	lsrs	r1, r3, #11
 800887a:	3815      	subs	r0, #21
 800887c:	055b      	lsls	r3, r3, #21
 800887e:	2900      	cmp	r1, #0
 8008880:	d0fa      	beq.n	8008878 <__ieee754_sqrt+0x130>
 8008882:	02cd      	lsls	r5, r1, #11
 8008884:	d50a      	bpl.n	800889c <__ieee754_sqrt+0x154>
 8008886:	f1c2 0420 	rsb	r4, r2, #32
 800888a:	fa23 f404 	lsr.w	r4, r3, r4
 800888e:	1e55      	subs	r5, r2, #1
 8008890:	4093      	lsls	r3, r2
 8008892:	4321      	orrs	r1, r4
 8008894:	1b42      	subs	r2, r0, r5
 8008896:	e78a      	b.n	80087ae <__ieee754_sqrt+0x66>
 8008898:	4610      	mov	r0, r2
 800889a:	e7f0      	b.n	800887e <__ieee754_sqrt+0x136>
 800889c:	0049      	lsls	r1, r1, #1
 800889e:	3201      	adds	r2, #1
 80088a0:	e7ef      	b.n	8008882 <__ieee754_sqrt+0x13a>
 80088a2:	4680      	mov	r8, r0
 80088a4:	e7bd      	b.n	8008822 <__ieee754_sqrt+0xda>
 80088a6:	bf00      	nop
 80088a8:	7ff00000 	.word	0x7ff00000
 80088ac:	00000000 	.word	0x00000000

080088b0 <__kernel_cos>:
 80088b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	ec57 6b10 	vmov	r6, r7, d0
 80088b8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80088bc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80088c0:	ed8d 1b00 	vstr	d1, [sp]
 80088c4:	da07      	bge.n	80088d6 <__kernel_cos+0x26>
 80088c6:	ee10 0a10 	vmov	r0, s0
 80088ca:	4639      	mov	r1, r7
 80088cc:	f7f8 f8f0 	bl	8000ab0 <__aeabi_d2iz>
 80088d0:	2800      	cmp	r0, #0
 80088d2:	f000 8088 	beq.w	80089e6 <__kernel_cos+0x136>
 80088d6:	4632      	mov	r2, r6
 80088d8:	463b      	mov	r3, r7
 80088da:	4630      	mov	r0, r6
 80088dc:	4639      	mov	r1, r7
 80088de:	f7f7 fe37 	bl	8000550 <__aeabi_dmul>
 80088e2:	4b51      	ldr	r3, [pc, #324]	; (8008a28 <__kernel_cos+0x178>)
 80088e4:	2200      	movs	r2, #0
 80088e6:	4604      	mov	r4, r0
 80088e8:	460d      	mov	r5, r1
 80088ea:	f7f7 fe31 	bl	8000550 <__aeabi_dmul>
 80088ee:	a340      	add	r3, pc, #256	; (adr r3, 80089f0 <__kernel_cos+0x140>)
 80088f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f4:	4682      	mov	sl, r0
 80088f6:	468b      	mov	fp, r1
 80088f8:	4620      	mov	r0, r4
 80088fa:	4629      	mov	r1, r5
 80088fc:	f7f7 fe28 	bl	8000550 <__aeabi_dmul>
 8008900:	a33d      	add	r3, pc, #244	; (adr r3, 80089f8 <__kernel_cos+0x148>)
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	f7f7 fc6d 	bl	80001e4 <__adddf3>
 800890a:	4622      	mov	r2, r4
 800890c:	462b      	mov	r3, r5
 800890e:	f7f7 fe1f 	bl	8000550 <__aeabi_dmul>
 8008912:	a33b      	add	r3, pc, #236	; (adr r3, 8008a00 <__kernel_cos+0x150>)
 8008914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008918:	f7f7 fc62 	bl	80001e0 <__aeabi_dsub>
 800891c:	4622      	mov	r2, r4
 800891e:	462b      	mov	r3, r5
 8008920:	f7f7 fe16 	bl	8000550 <__aeabi_dmul>
 8008924:	a338      	add	r3, pc, #224	; (adr r3, 8008a08 <__kernel_cos+0x158>)
 8008926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892a:	f7f7 fc5b 	bl	80001e4 <__adddf3>
 800892e:	4622      	mov	r2, r4
 8008930:	462b      	mov	r3, r5
 8008932:	f7f7 fe0d 	bl	8000550 <__aeabi_dmul>
 8008936:	a336      	add	r3, pc, #216	; (adr r3, 8008a10 <__kernel_cos+0x160>)
 8008938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800893c:	f7f7 fc50 	bl	80001e0 <__aeabi_dsub>
 8008940:	4622      	mov	r2, r4
 8008942:	462b      	mov	r3, r5
 8008944:	f7f7 fe04 	bl	8000550 <__aeabi_dmul>
 8008948:	a333      	add	r3, pc, #204	; (adr r3, 8008a18 <__kernel_cos+0x168>)
 800894a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800894e:	f7f7 fc49 	bl	80001e4 <__adddf3>
 8008952:	4622      	mov	r2, r4
 8008954:	462b      	mov	r3, r5
 8008956:	f7f7 fdfb 	bl	8000550 <__aeabi_dmul>
 800895a:	4622      	mov	r2, r4
 800895c:	462b      	mov	r3, r5
 800895e:	f7f7 fdf7 	bl	8000550 <__aeabi_dmul>
 8008962:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008966:	4604      	mov	r4, r0
 8008968:	460d      	mov	r5, r1
 800896a:	4630      	mov	r0, r6
 800896c:	4639      	mov	r1, r7
 800896e:	f7f7 fdef 	bl	8000550 <__aeabi_dmul>
 8008972:	460b      	mov	r3, r1
 8008974:	4602      	mov	r2, r0
 8008976:	4629      	mov	r1, r5
 8008978:	4620      	mov	r0, r4
 800897a:	f7f7 fc31 	bl	80001e0 <__aeabi_dsub>
 800897e:	4b2b      	ldr	r3, [pc, #172]	; (8008a2c <__kernel_cos+0x17c>)
 8008980:	4598      	cmp	r8, r3
 8008982:	4606      	mov	r6, r0
 8008984:	460f      	mov	r7, r1
 8008986:	dc10      	bgt.n	80089aa <__kernel_cos+0xfa>
 8008988:	4602      	mov	r2, r0
 800898a:	460b      	mov	r3, r1
 800898c:	4650      	mov	r0, sl
 800898e:	4659      	mov	r1, fp
 8008990:	f7f7 fc26 	bl	80001e0 <__aeabi_dsub>
 8008994:	460b      	mov	r3, r1
 8008996:	4926      	ldr	r1, [pc, #152]	; (8008a30 <__kernel_cos+0x180>)
 8008998:	4602      	mov	r2, r0
 800899a:	2000      	movs	r0, #0
 800899c:	f7f7 fc20 	bl	80001e0 <__aeabi_dsub>
 80089a0:	ec41 0b10 	vmov	d0, r0, r1
 80089a4:	b003      	add	sp, #12
 80089a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089aa:	4b22      	ldr	r3, [pc, #136]	; (8008a34 <__kernel_cos+0x184>)
 80089ac:	4920      	ldr	r1, [pc, #128]	; (8008a30 <__kernel_cos+0x180>)
 80089ae:	4598      	cmp	r8, r3
 80089b0:	bfcc      	ite	gt
 80089b2:	4d21      	ldrgt	r5, [pc, #132]	; (8008a38 <__kernel_cos+0x188>)
 80089b4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80089b8:	2400      	movs	r4, #0
 80089ba:	4622      	mov	r2, r4
 80089bc:	462b      	mov	r3, r5
 80089be:	2000      	movs	r0, #0
 80089c0:	f7f7 fc0e 	bl	80001e0 <__aeabi_dsub>
 80089c4:	4622      	mov	r2, r4
 80089c6:	4680      	mov	r8, r0
 80089c8:	4689      	mov	r9, r1
 80089ca:	462b      	mov	r3, r5
 80089cc:	4650      	mov	r0, sl
 80089ce:	4659      	mov	r1, fp
 80089d0:	f7f7 fc06 	bl	80001e0 <__aeabi_dsub>
 80089d4:	4632      	mov	r2, r6
 80089d6:	463b      	mov	r3, r7
 80089d8:	f7f7 fc02 	bl	80001e0 <__aeabi_dsub>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4640      	mov	r0, r8
 80089e2:	4649      	mov	r1, r9
 80089e4:	e7da      	b.n	800899c <__kernel_cos+0xec>
 80089e6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008a20 <__kernel_cos+0x170>
 80089ea:	e7db      	b.n	80089a4 <__kernel_cos+0xf4>
 80089ec:	f3af 8000 	nop.w
 80089f0:	be8838d4 	.word	0xbe8838d4
 80089f4:	bda8fae9 	.word	0xbda8fae9
 80089f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80089fc:	3e21ee9e 	.word	0x3e21ee9e
 8008a00:	809c52ad 	.word	0x809c52ad
 8008a04:	3e927e4f 	.word	0x3e927e4f
 8008a08:	19cb1590 	.word	0x19cb1590
 8008a0c:	3efa01a0 	.word	0x3efa01a0
 8008a10:	16c15177 	.word	0x16c15177
 8008a14:	3f56c16c 	.word	0x3f56c16c
 8008a18:	5555554c 	.word	0x5555554c
 8008a1c:	3fa55555 	.word	0x3fa55555
 8008a20:	00000000 	.word	0x00000000
 8008a24:	3ff00000 	.word	0x3ff00000
 8008a28:	3fe00000 	.word	0x3fe00000
 8008a2c:	3fd33332 	.word	0x3fd33332
 8008a30:	3ff00000 	.word	0x3ff00000
 8008a34:	3fe90000 	.word	0x3fe90000
 8008a38:	3fd20000 	.word	0x3fd20000
 8008a3c:	00000000 	.word	0x00000000

08008a40 <__kernel_rem_pio2>:
 8008a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a44:	ed2d 8b02 	vpush	{d8}
 8008a48:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8008a4c:	f112 0f14 	cmn.w	r2, #20
 8008a50:	9308      	str	r3, [sp, #32]
 8008a52:	9101      	str	r1, [sp, #4]
 8008a54:	4bc4      	ldr	r3, [pc, #784]	; (8008d68 <__kernel_rem_pio2+0x328>)
 8008a56:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8008a58:	900b      	str	r0, [sp, #44]	; 0x2c
 8008a5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a5e:	9302      	str	r3, [sp, #8]
 8008a60:	9b08      	ldr	r3, [sp, #32]
 8008a62:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a66:	bfa8      	it	ge
 8008a68:	1ed4      	subge	r4, r2, #3
 8008a6a:	9306      	str	r3, [sp, #24]
 8008a6c:	bfb2      	itee	lt
 8008a6e:	2400      	movlt	r4, #0
 8008a70:	2318      	movge	r3, #24
 8008a72:	fb94 f4f3 	sdivge	r4, r4, r3
 8008a76:	f06f 0317 	mvn.w	r3, #23
 8008a7a:	fb04 3303 	mla	r3, r4, r3, r3
 8008a7e:	eb03 0a02 	add.w	sl, r3, r2
 8008a82:	9b02      	ldr	r3, [sp, #8]
 8008a84:	9a06      	ldr	r2, [sp, #24]
 8008a86:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8008d58 <__kernel_rem_pio2+0x318>
 8008a8a:	eb03 0802 	add.w	r8, r3, r2
 8008a8e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008a90:	1aa7      	subs	r7, r4, r2
 8008a92:	ae22      	add	r6, sp, #136	; 0x88
 8008a94:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008a98:	2500      	movs	r5, #0
 8008a9a:	4545      	cmp	r5, r8
 8008a9c:	dd13      	ble.n	8008ac6 <__kernel_rem_pio2+0x86>
 8008a9e:	9b08      	ldr	r3, [sp, #32]
 8008aa0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8008d58 <__kernel_rem_pio2+0x318>
 8008aa4:	aa22      	add	r2, sp, #136	; 0x88
 8008aa6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008aaa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8008aae:	f04f 0800 	mov.w	r8, #0
 8008ab2:	9b02      	ldr	r3, [sp, #8]
 8008ab4:	4598      	cmp	r8, r3
 8008ab6:	dc2f      	bgt.n	8008b18 <__kernel_rem_pio2+0xd8>
 8008ab8:	ed8d 8b04 	vstr	d8, [sp, #16]
 8008abc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8008ac0:	462f      	mov	r7, r5
 8008ac2:	2600      	movs	r6, #0
 8008ac4:	e01b      	b.n	8008afe <__kernel_rem_pio2+0xbe>
 8008ac6:	42ef      	cmn	r7, r5
 8008ac8:	d407      	bmi.n	8008ada <__kernel_rem_pio2+0x9a>
 8008aca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008ace:	f7f7 fcd5 	bl	800047c <__aeabi_i2d>
 8008ad2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008ad6:	3501      	adds	r5, #1
 8008ad8:	e7df      	b.n	8008a9a <__kernel_rem_pio2+0x5a>
 8008ada:	ec51 0b18 	vmov	r0, r1, d8
 8008ade:	e7f8      	b.n	8008ad2 <__kernel_rem_pio2+0x92>
 8008ae0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ae4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008ae8:	f7f7 fd32 	bl	8000550 <__aeabi_dmul>
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008af4:	f7f7 fb76 	bl	80001e4 <__adddf3>
 8008af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008afc:	3601      	adds	r6, #1
 8008afe:	9b06      	ldr	r3, [sp, #24]
 8008b00:	429e      	cmp	r6, r3
 8008b02:	f1a7 0708 	sub.w	r7, r7, #8
 8008b06:	ddeb      	ble.n	8008ae0 <__kernel_rem_pio2+0xa0>
 8008b08:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008b0c:	f108 0801 	add.w	r8, r8, #1
 8008b10:	ecab 7b02 	vstmia	fp!, {d7}
 8008b14:	3508      	adds	r5, #8
 8008b16:	e7cc      	b.n	8008ab2 <__kernel_rem_pio2+0x72>
 8008b18:	9b02      	ldr	r3, [sp, #8]
 8008b1a:	aa0e      	add	r2, sp, #56	; 0x38
 8008b1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008b20:	930d      	str	r3, [sp, #52]	; 0x34
 8008b22:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008b24:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008b28:	9c02      	ldr	r4, [sp, #8]
 8008b2a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b2c:	00e3      	lsls	r3, r4, #3
 8008b2e:	930a      	str	r3, [sp, #40]	; 0x28
 8008b30:	ab9a      	add	r3, sp, #616	; 0x268
 8008b32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b36:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008b3a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8008b3e:	ab72      	add	r3, sp, #456	; 0x1c8
 8008b40:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8008b44:	46c3      	mov	fp, r8
 8008b46:	46a1      	mov	r9, r4
 8008b48:	f1b9 0f00 	cmp.w	r9, #0
 8008b4c:	f1a5 0508 	sub.w	r5, r5, #8
 8008b50:	dc77      	bgt.n	8008c42 <__kernel_rem_pio2+0x202>
 8008b52:	ec47 6b10 	vmov	d0, r6, r7
 8008b56:	4650      	mov	r0, sl
 8008b58:	f000 fc02 	bl	8009360 <scalbn>
 8008b5c:	ec57 6b10 	vmov	r6, r7, d0
 8008b60:	2200      	movs	r2, #0
 8008b62:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008b66:	ee10 0a10 	vmov	r0, s0
 8008b6a:	4639      	mov	r1, r7
 8008b6c:	f7f7 fcf0 	bl	8000550 <__aeabi_dmul>
 8008b70:	ec41 0b10 	vmov	d0, r0, r1
 8008b74:	f000 fb74 	bl	8009260 <floor>
 8008b78:	4b7c      	ldr	r3, [pc, #496]	; (8008d6c <__kernel_rem_pio2+0x32c>)
 8008b7a:	ec51 0b10 	vmov	r0, r1, d0
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f7f7 fce6 	bl	8000550 <__aeabi_dmul>
 8008b84:	4602      	mov	r2, r0
 8008b86:	460b      	mov	r3, r1
 8008b88:	4630      	mov	r0, r6
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	f7f7 fb28 	bl	80001e0 <__aeabi_dsub>
 8008b90:	460f      	mov	r7, r1
 8008b92:	4606      	mov	r6, r0
 8008b94:	f7f7 ff8c 	bl	8000ab0 <__aeabi_d2iz>
 8008b98:	9004      	str	r0, [sp, #16]
 8008b9a:	f7f7 fc6f 	bl	800047c <__aeabi_i2d>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	4639      	mov	r1, r7
 8008ba6:	f7f7 fb1b 	bl	80001e0 <__aeabi_dsub>
 8008baa:	f1ba 0f00 	cmp.w	sl, #0
 8008bae:	4606      	mov	r6, r0
 8008bb0:	460f      	mov	r7, r1
 8008bb2:	dd6d      	ble.n	8008c90 <__kernel_rem_pio2+0x250>
 8008bb4:	1e62      	subs	r2, r4, #1
 8008bb6:	ab0e      	add	r3, sp, #56	; 0x38
 8008bb8:	9d04      	ldr	r5, [sp, #16]
 8008bba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008bbe:	f1ca 0118 	rsb	r1, sl, #24
 8008bc2:	fa40 f301 	asr.w	r3, r0, r1
 8008bc6:	441d      	add	r5, r3
 8008bc8:	408b      	lsls	r3, r1
 8008bca:	1ac0      	subs	r0, r0, r3
 8008bcc:	ab0e      	add	r3, sp, #56	; 0x38
 8008bce:	9504      	str	r5, [sp, #16]
 8008bd0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008bd4:	f1ca 0317 	rsb	r3, sl, #23
 8008bd8:	fa40 fb03 	asr.w	fp, r0, r3
 8008bdc:	f1bb 0f00 	cmp.w	fp, #0
 8008be0:	dd65      	ble.n	8008cae <__kernel_rem_pio2+0x26e>
 8008be2:	9b04      	ldr	r3, [sp, #16]
 8008be4:	2200      	movs	r2, #0
 8008be6:	3301      	adds	r3, #1
 8008be8:	9304      	str	r3, [sp, #16]
 8008bea:	4615      	mov	r5, r2
 8008bec:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008bf0:	4294      	cmp	r4, r2
 8008bf2:	f300 809c 	bgt.w	8008d2e <__kernel_rem_pio2+0x2ee>
 8008bf6:	f1ba 0f00 	cmp.w	sl, #0
 8008bfa:	dd07      	ble.n	8008c0c <__kernel_rem_pio2+0x1cc>
 8008bfc:	f1ba 0f01 	cmp.w	sl, #1
 8008c00:	f000 80c0 	beq.w	8008d84 <__kernel_rem_pio2+0x344>
 8008c04:	f1ba 0f02 	cmp.w	sl, #2
 8008c08:	f000 80c6 	beq.w	8008d98 <__kernel_rem_pio2+0x358>
 8008c0c:	f1bb 0f02 	cmp.w	fp, #2
 8008c10:	d14d      	bne.n	8008cae <__kernel_rem_pio2+0x26e>
 8008c12:	4632      	mov	r2, r6
 8008c14:	463b      	mov	r3, r7
 8008c16:	4956      	ldr	r1, [pc, #344]	; (8008d70 <__kernel_rem_pio2+0x330>)
 8008c18:	2000      	movs	r0, #0
 8008c1a:	f7f7 fae1 	bl	80001e0 <__aeabi_dsub>
 8008c1e:	4606      	mov	r6, r0
 8008c20:	460f      	mov	r7, r1
 8008c22:	2d00      	cmp	r5, #0
 8008c24:	d043      	beq.n	8008cae <__kernel_rem_pio2+0x26e>
 8008c26:	4650      	mov	r0, sl
 8008c28:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8008d60 <__kernel_rem_pio2+0x320>
 8008c2c:	f000 fb98 	bl	8009360 <scalbn>
 8008c30:	4630      	mov	r0, r6
 8008c32:	4639      	mov	r1, r7
 8008c34:	ec53 2b10 	vmov	r2, r3, d0
 8008c38:	f7f7 fad2 	bl	80001e0 <__aeabi_dsub>
 8008c3c:	4606      	mov	r6, r0
 8008c3e:	460f      	mov	r7, r1
 8008c40:	e035      	b.n	8008cae <__kernel_rem_pio2+0x26e>
 8008c42:	4b4c      	ldr	r3, [pc, #304]	; (8008d74 <__kernel_rem_pio2+0x334>)
 8008c44:	2200      	movs	r2, #0
 8008c46:	4630      	mov	r0, r6
 8008c48:	4639      	mov	r1, r7
 8008c4a:	f7f7 fc81 	bl	8000550 <__aeabi_dmul>
 8008c4e:	f7f7 ff2f 	bl	8000ab0 <__aeabi_d2iz>
 8008c52:	f7f7 fc13 	bl	800047c <__aeabi_i2d>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	ec43 2b18 	vmov	d8, r2, r3
 8008c5e:	4b46      	ldr	r3, [pc, #280]	; (8008d78 <__kernel_rem_pio2+0x338>)
 8008c60:	2200      	movs	r2, #0
 8008c62:	f7f7 fc75 	bl	8000550 <__aeabi_dmul>
 8008c66:	4602      	mov	r2, r0
 8008c68:	460b      	mov	r3, r1
 8008c6a:	4630      	mov	r0, r6
 8008c6c:	4639      	mov	r1, r7
 8008c6e:	f7f7 fab7 	bl	80001e0 <__aeabi_dsub>
 8008c72:	f7f7 ff1d 	bl	8000ab0 <__aeabi_d2iz>
 8008c76:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c7a:	f84b 0b04 	str.w	r0, [fp], #4
 8008c7e:	ec51 0b18 	vmov	r0, r1, d8
 8008c82:	f7f7 faaf 	bl	80001e4 <__adddf3>
 8008c86:	f109 39ff 	add.w	r9, r9, #4294967295
 8008c8a:	4606      	mov	r6, r0
 8008c8c:	460f      	mov	r7, r1
 8008c8e:	e75b      	b.n	8008b48 <__kernel_rem_pio2+0x108>
 8008c90:	d106      	bne.n	8008ca0 <__kernel_rem_pio2+0x260>
 8008c92:	1e63      	subs	r3, r4, #1
 8008c94:	aa0e      	add	r2, sp, #56	; 0x38
 8008c96:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8008c9a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8008c9e:	e79d      	b.n	8008bdc <__kernel_rem_pio2+0x19c>
 8008ca0:	4b36      	ldr	r3, [pc, #216]	; (8008d7c <__kernel_rem_pio2+0x33c>)
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f7f7 feda 	bl	8000a5c <__aeabi_dcmpge>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d13d      	bne.n	8008d28 <__kernel_rem_pio2+0x2e8>
 8008cac:	4683      	mov	fp, r0
 8008cae:	2200      	movs	r2, #0
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	4630      	mov	r0, r6
 8008cb4:	4639      	mov	r1, r7
 8008cb6:	f7f7 feb3 	bl	8000a20 <__aeabi_dcmpeq>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	f000 80c0 	beq.w	8008e40 <__kernel_rem_pio2+0x400>
 8008cc0:	1e65      	subs	r5, r4, #1
 8008cc2:	462b      	mov	r3, r5
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	9902      	ldr	r1, [sp, #8]
 8008cc8:	428b      	cmp	r3, r1
 8008cca:	da6c      	bge.n	8008da6 <__kernel_rem_pio2+0x366>
 8008ccc:	2a00      	cmp	r2, #0
 8008cce:	f000 8089 	beq.w	8008de4 <__kernel_rem_pio2+0x3a4>
 8008cd2:	ab0e      	add	r3, sp, #56	; 0x38
 8008cd4:	f1aa 0a18 	sub.w	sl, sl, #24
 8008cd8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	f000 80ad 	beq.w	8008e3c <__kernel_rem_pio2+0x3fc>
 8008ce2:	4650      	mov	r0, sl
 8008ce4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8008d60 <__kernel_rem_pio2+0x320>
 8008ce8:	f000 fb3a 	bl	8009360 <scalbn>
 8008cec:	ab9a      	add	r3, sp, #616	; 0x268
 8008cee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008cf2:	ec57 6b10 	vmov	r6, r7, d0
 8008cf6:	00ec      	lsls	r4, r5, #3
 8008cf8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8008cfc:	46aa      	mov	sl, r5
 8008cfe:	f1ba 0f00 	cmp.w	sl, #0
 8008d02:	f280 80d6 	bge.w	8008eb2 <__kernel_rem_pio2+0x472>
 8008d06:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8008d58 <__kernel_rem_pio2+0x318>
 8008d0a:	462e      	mov	r6, r5
 8008d0c:	2e00      	cmp	r6, #0
 8008d0e:	f2c0 8104 	blt.w	8008f1a <__kernel_rem_pio2+0x4da>
 8008d12:	ab72      	add	r3, sp, #456	; 0x1c8
 8008d14:	ed8d 8b06 	vstr	d8, [sp, #24]
 8008d18:	f8df a064 	ldr.w	sl, [pc, #100]	; 8008d80 <__kernel_rem_pio2+0x340>
 8008d1c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8008d20:	f04f 0800 	mov.w	r8, #0
 8008d24:	1baf      	subs	r7, r5, r6
 8008d26:	e0ea      	b.n	8008efe <__kernel_rem_pio2+0x4be>
 8008d28:	f04f 0b02 	mov.w	fp, #2
 8008d2c:	e759      	b.n	8008be2 <__kernel_rem_pio2+0x1a2>
 8008d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d32:	b955      	cbnz	r5, 8008d4a <__kernel_rem_pio2+0x30a>
 8008d34:	b123      	cbz	r3, 8008d40 <__kernel_rem_pio2+0x300>
 8008d36:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008d3a:	f8c8 3000 	str.w	r3, [r8]
 8008d3e:	2301      	movs	r3, #1
 8008d40:	3201      	adds	r2, #1
 8008d42:	f108 0804 	add.w	r8, r8, #4
 8008d46:	461d      	mov	r5, r3
 8008d48:	e752      	b.n	8008bf0 <__kernel_rem_pio2+0x1b0>
 8008d4a:	1acb      	subs	r3, r1, r3
 8008d4c:	f8c8 3000 	str.w	r3, [r8]
 8008d50:	462b      	mov	r3, r5
 8008d52:	e7f5      	b.n	8008d40 <__kernel_rem_pio2+0x300>
 8008d54:	f3af 8000 	nop.w
	...
 8008d64:	3ff00000 	.word	0x3ff00000
 8008d68:	080096c8 	.word	0x080096c8
 8008d6c:	40200000 	.word	0x40200000
 8008d70:	3ff00000 	.word	0x3ff00000
 8008d74:	3e700000 	.word	0x3e700000
 8008d78:	41700000 	.word	0x41700000
 8008d7c:	3fe00000 	.word	0x3fe00000
 8008d80:	08009688 	.word	0x08009688
 8008d84:	1e62      	subs	r2, r4, #1
 8008d86:	ab0e      	add	r3, sp, #56	; 0x38
 8008d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d8c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008d90:	a90e      	add	r1, sp, #56	; 0x38
 8008d92:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008d96:	e739      	b.n	8008c0c <__kernel_rem_pio2+0x1cc>
 8008d98:	1e62      	subs	r2, r4, #1
 8008d9a:	ab0e      	add	r3, sp, #56	; 0x38
 8008d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008da0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008da4:	e7f4      	b.n	8008d90 <__kernel_rem_pio2+0x350>
 8008da6:	a90e      	add	r1, sp, #56	; 0x38
 8008da8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008dac:	3b01      	subs	r3, #1
 8008dae:	430a      	orrs	r2, r1
 8008db0:	e789      	b.n	8008cc6 <__kernel_rem_pio2+0x286>
 8008db2:	3301      	adds	r3, #1
 8008db4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008db8:	2900      	cmp	r1, #0
 8008dba:	d0fa      	beq.n	8008db2 <__kernel_rem_pio2+0x372>
 8008dbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dbe:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8008dc2:	446a      	add	r2, sp
 8008dc4:	3a98      	subs	r2, #152	; 0x98
 8008dc6:	920a      	str	r2, [sp, #40]	; 0x28
 8008dc8:	9a08      	ldr	r2, [sp, #32]
 8008dca:	18e3      	adds	r3, r4, r3
 8008dcc:	18a5      	adds	r5, r4, r2
 8008dce:	aa22      	add	r2, sp, #136	; 0x88
 8008dd0:	f104 0801 	add.w	r8, r4, #1
 8008dd4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8008dd8:	9304      	str	r3, [sp, #16]
 8008dda:	9b04      	ldr	r3, [sp, #16]
 8008ddc:	4543      	cmp	r3, r8
 8008dde:	da04      	bge.n	8008dea <__kernel_rem_pio2+0x3aa>
 8008de0:	461c      	mov	r4, r3
 8008de2:	e6a3      	b.n	8008b2c <__kernel_rem_pio2+0xec>
 8008de4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008de6:	2301      	movs	r3, #1
 8008de8:	e7e4      	b.n	8008db4 <__kernel_rem_pio2+0x374>
 8008dea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dec:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008df0:	f7f7 fb44 	bl	800047c <__aeabi_i2d>
 8008df4:	e8e5 0102 	strd	r0, r1, [r5], #8
 8008df8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dfa:	46ab      	mov	fp, r5
 8008dfc:	461c      	mov	r4, r3
 8008dfe:	f04f 0900 	mov.w	r9, #0
 8008e02:	2600      	movs	r6, #0
 8008e04:	2700      	movs	r7, #0
 8008e06:	9b06      	ldr	r3, [sp, #24]
 8008e08:	4599      	cmp	r9, r3
 8008e0a:	dd06      	ble.n	8008e1a <__kernel_rem_pio2+0x3da>
 8008e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e0e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8008e12:	f108 0801 	add.w	r8, r8, #1
 8008e16:	930a      	str	r3, [sp, #40]	; 0x28
 8008e18:	e7df      	b.n	8008dda <__kernel_rem_pio2+0x39a>
 8008e1a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008e1e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008e22:	f7f7 fb95 	bl	8000550 <__aeabi_dmul>
 8008e26:	4602      	mov	r2, r0
 8008e28:	460b      	mov	r3, r1
 8008e2a:	4630      	mov	r0, r6
 8008e2c:	4639      	mov	r1, r7
 8008e2e:	f7f7 f9d9 	bl	80001e4 <__adddf3>
 8008e32:	f109 0901 	add.w	r9, r9, #1
 8008e36:	4606      	mov	r6, r0
 8008e38:	460f      	mov	r7, r1
 8008e3a:	e7e4      	b.n	8008e06 <__kernel_rem_pio2+0x3c6>
 8008e3c:	3d01      	subs	r5, #1
 8008e3e:	e748      	b.n	8008cd2 <__kernel_rem_pio2+0x292>
 8008e40:	ec47 6b10 	vmov	d0, r6, r7
 8008e44:	f1ca 0000 	rsb	r0, sl, #0
 8008e48:	f000 fa8a 	bl	8009360 <scalbn>
 8008e4c:	ec57 6b10 	vmov	r6, r7, d0
 8008e50:	4ba0      	ldr	r3, [pc, #640]	; (80090d4 <__kernel_rem_pio2+0x694>)
 8008e52:	ee10 0a10 	vmov	r0, s0
 8008e56:	2200      	movs	r2, #0
 8008e58:	4639      	mov	r1, r7
 8008e5a:	f7f7 fdff 	bl	8000a5c <__aeabi_dcmpge>
 8008e5e:	b1f8      	cbz	r0, 8008ea0 <__kernel_rem_pio2+0x460>
 8008e60:	4b9d      	ldr	r3, [pc, #628]	; (80090d8 <__kernel_rem_pio2+0x698>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	4630      	mov	r0, r6
 8008e66:	4639      	mov	r1, r7
 8008e68:	f7f7 fb72 	bl	8000550 <__aeabi_dmul>
 8008e6c:	f7f7 fe20 	bl	8000ab0 <__aeabi_d2iz>
 8008e70:	4680      	mov	r8, r0
 8008e72:	f7f7 fb03 	bl	800047c <__aeabi_i2d>
 8008e76:	4b97      	ldr	r3, [pc, #604]	; (80090d4 <__kernel_rem_pio2+0x694>)
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f7f7 fb69 	bl	8000550 <__aeabi_dmul>
 8008e7e:	460b      	mov	r3, r1
 8008e80:	4602      	mov	r2, r0
 8008e82:	4639      	mov	r1, r7
 8008e84:	4630      	mov	r0, r6
 8008e86:	f7f7 f9ab 	bl	80001e0 <__aeabi_dsub>
 8008e8a:	f7f7 fe11 	bl	8000ab0 <__aeabi_d2iz>
 8008e8e:	1c65      	adds	r5, r4, #1
 8008e90:	ab0e      	add	r3, sp, #56	; 0x38
 8008e92:	f10a 0a18 	add.w	sl, sl, #24
 8008e96:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008e9a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008e9e:	e720      	b.n	8008ce2 <__kernel_rem_pio2+0x2a2>
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	4639      	mov	r1, r7
 8008ea4:	f7f7 fe04 	bl	8000ab0 <__aeabi_d2iz>
 8008ea8:	ab0e      	add	r3, sp, #56	; 0x38
 8008eaa:	4625      	mov	r5, r4
 8008eac:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008eb0:	e717      	b.n	8008ce2 <__kernel_rem_pio2+0x2a2>
 8008eb2:	ab0e      	add	r3, sp, #56	; 0x38
 8008eb4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8008eb8:	f7f7 fae0 	bl	800047c <__aeabi_i2d>
 8008ebc:	4632      	mov	r2, r6
 8008ebe:	463b      	mov	r3, r7
 8008ec0:	f7f7 fb46 	bl	8000550 <__aeabi_dmul>
 8008ec4:	4b84      	ldr	r3, [pc, #528]	; (80090d8 <__kernel_rem_pio2+0x698>)
 8008ec6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8008eca:	2200      	movs	r2, #0
 8008ecc:	4630      	mov	r0, r6
 8008ece:	4639      	mov	r1, r7
 8008ed0:	f7f7 fb3e 	bl	8000550 <__aeabi_dmul>
 8008ed4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ed8:	4606      	mov	r6, r0
 8008eda:	460f      	mov	r7, r1
 8008edc:	e70f      	b.n	8008cfe <__kernel_rem_pio2+0x2be>
 8008ede:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8008ee2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8008ee6:	f7f7 fb33 	bl	8000550 <__aeabi_dmul>
 8008eea:	4602      	mov	r2, r0
 8008eec:	460b      	mov	r3, r1
 8008eee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ef2:	f7f7 f977 	bl	80001e4 <__adddf3>
 8008ef6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008efa:	f108 0801 	add.w	r8, r8, #1
 8008efe:	9b02      	ldr	r3, [sp, #8]
 8008f00:	4598      	cmp	r8, r3
 8008f02:	dc01      	bgt.n	8008f08 <__kernel_rem_pio2+0x4c8>
 8008f04:	45b8      	cmp	r8, r7
 8008f06:	ddea      	ble.n	8008ede <__kernel_rem_pio2+0x49e>
 8008f08:	ed9d 7b06 	vldr	d7, [sp, #24]
 8008f0c:	ab4a      	add	r3, sp, #296	; 0x128
 8008f0e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008f12:	ed87 7b00 	vstr	d7, [r7]
 8008f16:	3e01      	subs	r6, #1
 8008f18:	e6f8      	b.n	8008d0c <__kernel_rem_pio2+0x2cc>
 8008f1a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	dc0b      	bgt.n	8008f38 <__kernel_rem_pio2+0x4f8>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	dc35      	bgt.n	8008f90 <__kernel_rem_pio2+0x550>
 8008f24:	d059      	beq.n	8008fda <__kernel_rem_pio2+0x59a>
 8008f26:	9b04      	ldr	r3, [sp, #16]
 8008f28:	f003 0007 	and.w	r0, r3, #7
 8008f2c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008f30:	ecbd 8b02 	vpop	{d8}
 8008f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f38:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8008f3a:	2b03      	cmp	r3, #3
 8008f3c:	d1f3      	bne.n	8008f26 <__kernel_rem_pio2+0x4e6>
 8008f3e:	ab4a      	add	r3, sp, #296	; 0x128
 8008f40:	4423      	add	r3, r4
 8008f42:	9306      	str	r3, [sp, #24]
 8008f44:	461c      	mov	r4, r3
 8008f46:	469a      	mov	sl, r3
 8008f48:	9502      	str	r5, [sp, #8]
 8008f4a:	9b02      	ldr	r3, [sp, #8]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	f1aa 0a08 	sub.w	sl, sl, #8
 8008f52:	dc6b      	bgt.n	800902c <__kernel_rem_pio2+0x5ec>
 8008f54:	46aa      	mov	sl, r5
 8008f56:	f1ba 0f01 	cmp.w	sl, #1
 8008f5a:	f1a4 0408 	sub.w	r4, r4, #8
 8008f5e:	f300 8085 	bgt.w	800906c <__kernel_rem_pio2+0x62c>
 8008f62:	9c06      	ldr	r4, [sp, #24]
 8008f64:	2000      	movs	r0, #0
 8008f66:	3408      	adds	r4, #8
 8008f68:	2100      	movs	r1, #0
 8008f6a:	2d01      	cmp	r5, #1
 8008f6c:	f300 809d 	bgt.w	80090aa <__kernel_rem_pio2+0x66a>
 8008f70:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008f74:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8008f78:	f1bb 0f00 	cmp.w	fp, #0
 8008f7c:	f040 809b 	bne.w	80090b6 <__kernel_rem_pio2+0x676>
 8008f80:	9b01      	ldr	r3, [sp, #4]
 8008f82:	e9c3 5600 	strd	r5, r6, [r3]
 8008f86:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8008f8a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008f8e:	e7ca      	b.n	8008f26 <__kernel_rem_pio2+0x4e6>
 8008f90:	3408      	adds	r4, #8
 8008f92:	ab4a      	add	r3, sp, #296	; 0x128
 8008f94:	441c      	add	r4, r3
 8008f96:	462e      	mov	r6, r5
 8008f98:	2000      	movs	r0, #0
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	2e00      	cmp	r6, #0
 8008f9e:	da36      	bge.n	800900e <__kernel_rem_pio2+0x5ce>
 8008fa0:	f1bb 0f00 	cmp.w	fp, #0
 8008fa4:	d039      	beq.n	800901a <__kernel_rem_pio2+0x5da>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008fac:	9c01      	ldr	r4, [sp, #4]
 8008fae:	e9c4 2300 	strd	r2, r3, [r4]
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8008fba:	f7f7 f911 	bl	80001e0 <__aeabi_dsub>
 8008fbe:	ae4c      	add	r6, sp, #304	; 0x130
 8008fc0:	2401      	movs	r4, #1
 8008fc2:	42a5      	cmp	r5, r4
 8008fc4:	da2c      	bge.n	8009020 <__kernel_rem_pio2+0x5e0>
 8008fc6:	f1bb 0f00 	cmp.w	fp, #0
 8008fca:	d002      	beq.n	8008fd2 <__kernel_rem_pio2+0x592>
 8008fcc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	9b01      	ldr	r3, [sp, #4]
 8008fd4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008fd8:	e7a5      	b.n	8008f26 <__kernel_rem_pio2+0x4e6>
 8008fda:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8008fde:	eb0d 0403 	add.w	r4, sp, r3
 8008fe2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	2100      	movs	r1, #0
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	da09      	bge.n	8009002 <__kernel_rem_pio2+0x5c2>
 8008fee:	f1bb 0f00 	cmp.w	fp, #0
 8008ff2:	d002      	beq.n	8008ffa <__kernel_rem_pio2+0x5ba>
 8008ff4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	9b01      	ldr	r3, [sp, #4]
 8008ffc:	e9c3 0100 	strd	r0, r1, [r3]
 8009000:	e791      	b.n	8008f26 <__kernel_rem_pio2+0x4e6>
 8009002:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009006:	f7f7 f8ed 	bl	80001e4 <__adddf3>
 800900a:	3d01      	subs	r5, #1
 800900c:	e7ed      	b.n	8008fea <__kernel_rem_pio2+0x5aa>
 800900e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009012:	f7f7 f8e7 	bl	80001e4 <__adddf3>
 8009016:	3e01      	subs	r6, #1
 8009018:	e7c0      	b.n	8008f9c <__kernel_rem_pio2+0x55c>
 800901a:	4602      	mov	r2, r0
 800901c:	460b      	mov	r3, r1
 800901e:	e7c5      	b.n	8008fac <__kernel_rem_pio2+0x56c>
 8009020:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8009024:	f7f7 f8de 	bl	80001e4 <__adddf3>
 8009028:	3401      	adds	r4, #1
 800902a:	e7ca      	b.n	8008fc2 <__kernel_rem_pio2+0x582>
 800902c:	e9da 8900 	ldrd	r8, r9, [sl]
 8009030:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8009034:	9b02      	ldr	r3, [sp, #8]
 8009036:	3b01      	subs	r3, #1
 8009038:	9302      	str	r3, [sp, #8]
 800903a:	4632      	mov	r2, r6
 800903c:	463b      	mov	r3, r7
 800903e:	4640      	mov	r0, r8
 8009040:	4649      	mov	r1, r9
 8009042:	f7f7 f8cf 	bl	80001e4 <__adddf3>
 8009046:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800904a:	4602      	mov	r2, r0
 800904c:	460b      	mov	r3, r1
 800904e:	4640      	mov	r0, r8
 8009050:	4649      	mov	r1, r9
 8009052:	f7f7 f8c5 	bl	80001e0 <__aeabi_dsub>
 8009056:	4632      	mov	r2, r6
 8009058:	463b      	mov	r3, r7
 800905a:	f7f7 f8c3 	bl	80001e4 <__adddf3>
 800905e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009062:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009066:	ed8a 7b00 	vstr	d7, [sl]
 800906a:	e76e      	b.n	8008f4a <__kernel_rem_pio2+0x50a>
 800906c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009070:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8009074:	4640      	mov	r0, r8
 8009076:	4632      	mov	r2, r6
 8009078:	463b      	mov	r3, r7
 800907a:	4649      	mov	r1, r9
 800907c:	f7f7 f8b2 	bl	80001e4 <__adddf3>
 8009080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009084:	4602      	mov	r2, r0
 8009086:	460b      	mov	r3, r1
 8009088:	4640      	mov	r0, r8
 800908a:	4649      	mov	r1, r9
 800908c:	f7f7 f8a8 	bl	80001e0 <__aeabi_dsub>
 8009090:	4632      	mov	r2, r6
 8009092:	463b      	mov	r3, r7
 8009094:	f7f7 f8a6 	bl	80001e4 <__adddf3>
 8009098:	ed9d 7b02 	vldr	d7, [sp, #8]
 800909c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80090a0:	ed84 7b00 	vstr	d7, [r4]
 80090a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090a8:	e755      	b.n	8008f56 <__kernel_rem_pio2+0x516>
 80090aa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80090ae:	f7f7 f899 	bl	80001e4 <__adddf3>
 80090b2:	3d01      	subs	r5, #1
 80090b4:	e759      	b.n	8008f6a <__kernel_rem_pio2+0x52a>
 80090b6:	9b01      	ldr	r3, [sp, #4]
 80090b8:	9a01      	ldr	r2, [sp, #4]
 80090ba:	601d      	str	r5, [r3, #0]
 80090bc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80090c0:	605c      	str	r4, [r3, #4]
 80090c2:	609f      	str	r7, [r3, #8]
 80090c4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80090c8:	60d3      	str	r3, [r2, #12]
 80090ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80090ce:	6110      	str	r0, [r2, #16]
 80090d0:	6153      	str	r3, [r2, #20]
 80090d2:	e728      	b.n	8008f26 <__kernel_rem_pio2+0x4e6>
 80090d4:	41700000 	.word	0x41700000
 80090d8:	3e700000 	.word	0x3e700000
 80090dc:	00000000 	.word	0x00000000

080090e0 <__kernel_sin>:
 80090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	ed2d 8b04 	vpush	{d8-d9}
 80090e8:	eeb0 8a41 	vmov.f32	s16, s2
 80090ec:	eef0 8a61 	vmov.f32	s17, s3
 80090f0:	ec55 4b10 	vmov	r4, r5, d0
 80090f4:	b083      	sub	sp, #12
 80090f6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80090fa:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80090fe:	9001      	str	r0, [sp, #4]
 8009100:	da06      	bge.n	8009110 <__kernel_sin+0x30>
 8009102:	ee10 0a10 	vmov	r0, s0
 8009106:	4629      	mov	r1, r5
 8009108:	f7f7 fcd2 	bl	8000ab0 <__aeabi_d2iz>
 800910c:	2800      	cmp	r0, #0
 800910e:	d051      	beq.n	80091b4 <__kernel_sin+0xd4>
 8009110:	4622      	mov	r2, r4
 8009112:	462b      	mov	r3, r5
 8009114:	4620      	mov	r0, r4
 8009116:	4629      	mov	r1, r5
 8009118:	f7f7 fa1a 	bl	8000550 <__aeabi_dmul>
 800911c:	4682      	mov	sl, r0
 800911e:	468b      	mov	fp, r1
 8009120:	4602      	mov	r2, r0
 8009122:	460b      	mov	r3, r1
 8009124:	4620      	mov	r0, r4
 8009126:	4629      	mov	r1, r5
 8009128:	f7f7 fa12 	bl	8000550 <__aeabi_dmul>
 800912c:	a341      	add	r3, pc, #260	; (adr r3, 8009234 <__kernel_sin+0x154>)
 800912e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009132:	4680      	mov	r8, r0
 8009134:	4689      	mov	r9, r1
 8009136:	4650      	mov	r0, sl
 8009138:	4659      	mov	r1, fp
 800913a:	f7f7 fa09 	bl	8000550 <__aeabi_dmul>
 800913e:	a33f      	add	r3, pc, #252	; (adr r3, 800923c <__kernel_sin+0x15c>)
 8009140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009144:	f7f7 f84c 	bl	80001e0 <__aeabi_dsub>
 8009148:	4652      	mov	r2, sl
 800914a:	465b      	mov	r3, fp
 800914c:	f7f7 fa00 	bl	8000550 <__aeabi_dmul>
 8009150:	a33c      	add	r3, pc, #240	; (adr r3, 8009244 <__kernel_sin+0x164>)
 8009152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009156:	f7f7 f845 	bl	80001e4 <__adddf3>
 800915a:	4652      	mov	r2, sl
 800915c:	465b      	mov	r3, fp
 800915e:	f7f7 f9f7 	bl	8000550 <__aeabi_dmul>
 8009162:	a33a      	add	r3, pc, #232	; (adr r3, 800924c <__kernel_sin+0x16c>)
 8009164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009168:	f7f7 f83a 	bl	80001e0 <__aeabi_dsub>
 800916c:	4652      	mov	r2, sl
 800916e:	465b      	mov	r3, fp
 8009170:	f7f7 f9ee 	bl	8000550 <__aeabi_dmul>
 8009174:	a337      	add	r3, pc, #220	; (adr r3, 8009254 <__kernel_sin+0x174>)
 8009176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917a:	f7f7 f833 	bl	80001e4 <__adddf3>
 800917e:	9b01      	ldr	r3, [sp, #4]
 8009180:	4606      	mov	r6, r0
 8009182:	460f      	mov	r7, r1
 8009184:	b9eb      	cbnz	r3, 80091c2 <__kernel_sin+0xe2>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	4650      	mov	r0, sl
 800918c:	4659      	mov	r1, fp
 800918e:	f7f7 f9df 	bl	8000550 <__aeabi_dmul>
 8009192:	a325      	add	r3, pc, #148	; (adr r3, 8009228 <__kernel_sin+0x148>)
 8009194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009198:	f7f7 f822 	bl	80001e0 <__aeabi_dsub>
 800919c:	4642      	mov	r2, r8
 800919e:	464b      	mov	r3, r9
 80091a0:	f7f7 f9d6 	bl	8000550 <__aeabi_dmul>
 80091a4:	4602      	mov	r2, r0
 80091a6:	460b      	mov	r3, r1
 80091a8:	4620      	mov	r0, r4
 80091aa:	4629      	mov	r1, r5
 80091ac:	f7f7 f81a 	bl	80001e4 <__adddf3>
 80091b0:	4604      	mov	r4, r0
 80091b2:	460d      	mov	r5, r1
 80091b4:	ec45 4b10 	vmov	d0, r4, r5
 80091b8:	b003      	add	sp, #12
 80091ba:	ecbd 8b04 	vpop	{d8-d9}
 80091be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c2:	4b1b      	ldr	r3, [pc, #108]	; (8009230 <__kernel_sin+0x150>)
 80091c4:	ec51 0b18 	vmov	r0, r1, d8
 80091c8:	2200      	movs	r2, #0
 80091ca:	f7f7 f9c1 	bl	8000550 <__aeabi_dmul>
 80091ce:	4632      	mov	r2, r6
 80091d0:	ec41 0b19 	vmov	d9, r0, r1
 80091d4:	463b      	mov	r3, r7
 80091d6:	4640      	mov	r0, r8
 80091d8:	4649      	mov	r1, r9
 80091da:	f7f7 f9b9 	bl	8000550 <__aeabi_dmul>
 80091de:	4602      	mov	r2, r0
 80091e0:	460b      	mov	r3, r1
 80091e2:	ec51 0b19 	vmov	r0, r1, d9
 80091e6:	f7f6 fffb 	bl	80001e0 <__aeabi_dsub>
 80091ea:	4652      	mov	r2, sl
 80091ec:	465b      	mov	r3, fp
 80091ee:	f7f7 f9af 	bl	8000550 <__aeabi_dmul>
 80091f2:	ec53 2b18 	vmov	r2, r3, d8
 80091f6:	f7f6 fff3 	bl	80001e0 <__aeabi_dsub>
 80091fa:	a30b      	add	r3, pc, #44	; (adr r3, 8009228 <__kernel_sin+0x148>)
 80091fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009200:	4606      	mov	r6, r0
 8009202:	460f      	mov	r7, r1
 8009204:	4640      	mov	r0, r8
 8009206:	4649      	mov	r1, r9
 8009208:	f7f7 f9a2 	bl	8000550 <__aeabi_dmul>
 800920c:	4602      	mov	r2, r0
 800920e:	460b      	mov	r3, r1
 8009210:	4630      	mov	r0, r6
 8009212:	4639      	mov	r1, r7
 8009214:	f7f6 ffe6 	bl	80001e4 <__adddf3>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4620      	mov	r0, r4
 800921e:	4629      	mov	r1, r5
 8009220:	f7f6 ffde 	bl	80001e0 <__aeabi_dsub>
 8009224:	e7c4      	b.n	80091b0 <__kernel_sin+0xd0>
 8009226:	bf00      	nop
 8009228:	55555549 	.word	0x55555549
 800922c:	3fc55555 	.word	0x3fc55555
 8009230:	3fe00000 	.word	0x3fe00000
 8009234:	5acfd57c 	.word	0x5acfd57c
 8009238:	3de5d93a 	.word	0x3de5d93a
 800923c:	8a2b9ceb 	.word	0x8a2b9ceb
 8009240:	3e5ae5e6 	.word	0x3e5ae5e6
 8009244:	57b1fe7d 	.word	0x57b1fe7d
 8009248:	3ec71de3 	.word	0x3ec71de3
 800924c:	19c161d5 	.word	0x19c161d5
 8009250:	3f2a01a0 	.word	0x3f2a01a0
 8009254:	1110f8a6 	.word	0x1110f8a6
 8009258:	3f811111 	.word	0x3f811111
 800925c:	00000000 	.word	0x00000000

08009260 <floor>:
 8009260:	ec51 0b10 	vmov	r0, r1, d0
 8009264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009268:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800926c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009270:	2e13      	cmp	r6, #19
 8009272:	ee10 5a10 	vmov	r5, s0
 8009276:	ee10 8a10 	vmov	r8, s0
 800927a:	460c      	mov	r4, r1
 800927c:	dc32      	bgt.n	80092e4 <floor+0x84>
 800927e:	2e00      	cmp	r6, #0
 8009280:	da14      	bge.n	80092ac <floor+0x4c>
 8009282:	a333      	add	r3, pc, #204	; (adr r3, 8009350 <floor+0xf0>)
 8009284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009288:	f7f6 ffac 	bl	80001e4 <__adddf3>
 800928c:	2200      	movs	r2, #0
 800928e:	2300      	movs	r3, #0
 8009290:	f7f7 fbee 	bl	8000a70 <__aeabi_dcmpgt>
 8009294:	b138      	cbz	r0, 80092a6 <floor+0x46>
 8009296:	2c00      	cmp	r4, #0
 8009298:	da57      	bge.n	800934a <floor+0xea>
 800929a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800929e:	431d      	orrs	r5, r3
 80092a0:	d001      	beq.n	80092a6 <floor+0x46>
 80092a2:	4c2d      	ldr	r4, [pc, #180]	; (8009358 <floor+0xf8>)
 80092a4:	2500      	movs	r5, #0
 80092a6:	4621      	mov	r1, r4
 80092a8:	4628      	mov	r0, r5
 80092aa:	e025      	b.n	80092f8 <floor+0x98>
 80092ac:	4f2b      	ldr	r7, [pc, #172]	; (800935c <floor+0xfc>)
 80092ae:	4137      	asrs	r7, r6
 80092b0:	ea01 0307 	and.w	r3, r1, r7
 80092b4:	4303      	orrs	r3, r0
 80092b6:	d01f      	beq.n	80092f8 <floor+0x98>
 80092b8:	a325      	add	r3, pc, #148	; (adr r3, 8009350 <floor+0xf0>)
 80092ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092be:	f7f6 ff91 	bl	80001e4 <__adddf3>
 80092c2:	2200      	movs	r2, #0
 80092c4:	2300      	movs	r3, #0
 80092c6:	f7f7 fbd3 	bl	8000a70 <__aeabi_dcmpgt>
 80092ca:	2800      	cmp	r0, #0
 80092cc:	d0eb      	beq.n	80092a6 <floor+0x46>
 80092ce:	2c00      	cmp	r4, #0
 80092d0:	bfbe      	ittt	lt
 80092d2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80092d6:	fa43 f606 	asrlt.w	r6, r3, r6
 80092da:	19a4      	addlt	r4, r4, r6
 80092dc:	ea24 0407 	bic.w	r4, r4, r7
 80092e0:	2500      	movs	r5, #0
 80092e2:	e7e0      	b.n	80092a6 <floor+0x46>
 80092e4:	2e33      	cmp	r6, #51	; 0x33
 80092e6:	dd0b      	ble.n	8009300 <floor+0xa0>
 80092e8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80092ec:	d104      	bne.n	80092f8 <floor+0x98>
 80092ee:	ee10 2a10 	vmov	r2, s0
 80092f2:	460b      	mov	r3, r1
 80092f4:	f7f6 ff76 	bl	80001e4 <__adddf3>
 80092f8:	ec41 0b10 	vmov	d0, r0, r1
 80092fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009300:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009304:	f04f 33ff 	mov.w	r3, #4294967295
 8009308:	fa23 f707 	lsr.w	r7, r3, r7
 800930c:	4207      	tst	r7, r0
 800930e:	d0f3      	beq.n	80092f8 <floor+0x98>
 8009310:	a30f      	add	r3, pc, #60	; (adr r3, 8009350 <floor+0xf0>)
 8009312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009316:	f7f6 ff65 	bl	80001e4 <__adddf3>
 800931a:	2200      	movs	r2, #0
 800931c:	2300      	movs	r3, #0
 800931e:	f7f7 fba7 	bl	8000a70 <__aeabi_dcmpgt>
 8009322:	2800      	cmp	r0, #0
 8009324:	d0bf      	beq.n	80092a6 <floor+0x46>
 8009326:	2c00      	cmp	r4, #0
 8009328:	da02      	bge.n	8009330 <floor+0xd0>
 800932a:	2e14      	cmp	r6, #20
 800932c:	d103      	bne.n	8009336 <floor+0xd6>
 800932e:	3401      	adds	r4, #1
 8009330:	ea25 0507 	bic.w	r5, r5, r7
 8009334:	e7b7      	b.n	80092a6 <floor+0x46>
 8009336:	2301      	movs	r3, #1
 8009338:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800933c:	fa03 f606 	lsl.w	r6, r3, r6
 8009340:	4435      	add	r5, r6
 8009342:	4545      	cmp	r5, r8
 8009344:	bf38      	it	cc
 8009346:	18e4      	addcc	r4, r4, r3
 8009348:	e7f2      	b.n	8009330 <floor+0xd0>
 800934a:	2500      	movs	r5, #0
 800934c:	462c      	mov	r4, r5
 800934e:	e7aa      	b.n	80092a6 <floor+0x46>
 8009350:	8800759c 	.word	0x8800759c
 8009354:	7e37e43c 	.word	0x7e37e43c
 8009358:	bff00000 	.word	0xbff00000
 800935c:	000fffff 	.word	0x000fffff

08009360 <scalbn>:
 8009360:	b570      	push	{r4, r5, r6, lr}
 8009362:	ec55 4b10 	vmov	r4, r5, d0
 8009366:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800936a:	4606      	mov	r6, r0
 800936c:	462b      	mov	r3, r5
 800936e:	b99a      	cbnz	r2, 8009398 <scalbn+0x38>
 8009370:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009374:	4323      	orrs	r3, r4
 8009376:	d036      	beq.n	80093e6 <scalbn+0x86>
 8009378:	4b39      	ldr	r3, [pc, #228]	; (8009460 <scalbn+0x100>)
 800937a:	4629      	mov	r1, r5
 800937c:	ee10 0a10 	vmov	r0, s0
 8009380:	2200      	movs	r2, #0
 8009382:	f7f7 f8e5 	bl	8000550 <__aeabi_dmul>
 8009386:	4b37      	ldr	r3, [pc, #220]	; (8009464 <scalbn+0x104>)
 8009388:	429e      	cmp	r6, r3
 800938a:	4604      	mov	r4, r0
 800938c:	460d      	mov	r5, r1
 800938e:	da10      	bge.n	80093b2 <scalbn+0x52>
 8009390:	a32b      	add	r3, pc, #172	; (adr r3, 8009440 <scalbn+0xe0>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	e03a      	b.n	800940e <scalbn+0xae>
 8009398:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800939c:	428a      	cmp	r2, r1
 800939e:	d10c      	bne.n	80093ba <scalbn+0x5a>
 80093a0:	ee10 2a10 	vmov	r2, s0
 80093a4:	4620      	mov	r0, r4
 80093a6:	4629      	mov	r1, r5
 80093a8:	f7f6 ff1c 	bl	80001e4 <__adddf3>
 80093ac:	4604      	mov	r4, r0
 80093ae:	460d      	mov	r5, r1
 80093b0:	e019      	b.n	80093e6 <scalbn+0x86>
 80093b2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80093b6:	460b      	mov	r3, r1
 80093b8:	3a36      	subs	r2, #54	; 0x36
 80093ba:	4432      	add	r2, r6
 80093bc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80093c0:	428a      	cmp	r2, r1
 80093c2:	dd08      	ble.n	80093d6 <scalbn+0x76>
 80093c4:	2d00      	cmp	r5, #0
 80093c6:	a120      	add	r1, pc, #128	; (adr r1, 8009448 <scalbn+0xe8>)
 80093c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093cc:	da1c      	bge.n	8009408 <scalbn+0xa8>
 80093ce:	a120      	add	r1, pc, #128	; (adr r1, 8009450 <scalbn+0xf0>)
 80093d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093d4:	e018      	b.n	8009408 <scalbn+0xa8>
 80093d6:	2a00      	cmp	r2, #0
 80093d8:	dd08      	ble.n	80093ec <scalbn+0x8c>
 80093da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80093de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80093e2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80093e6:	ec45 4b10 	vmov	d0, r4, r5
 80093ea:	bd70      	pop	{r4, r5, r6, pc}
 80093ec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80093f0:	da19      	bge.n	8009426 <scalbn+0xc6>
 80093f2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80093f6:	429e      	cmp	r6, r3
 80093f8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80093fc:	dd0a      	ble.n	8009414 <scalbn+0xb4>
 80093fe:	a112      	add	r1, pc, #72	; (adr r1, 8009448 <scalbn+0xe8>)
 8009400:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e2      	bne.n	80093ce <scalbn+0x6e>
 8009408:	a30f      	add	r3, pc, #60	; (adr r3, 8009448 <scalbn+0xe8>)
 800940a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940e:	f7f7 f89f 	bl	8000550 <__aeabi_dmul>
 8009412:	e7cb      	b.n	80093ac <scalbn+0x4c>
 8009414:	a10a      	add	r1, pc, #40	; (adr r1, 8009440 <scalbn+0xe0>)
 8009416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d0b8      	beq.n	8009390 <scalbn+0x30>
 800941e:	a10e      	add	r1, pc, #56	; (adr r1, 8009458 <scalbn+0xf8>)
 8009420:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009424:	e7b4      	b.n	8009390 <scalbn+0x30>
 8009426:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800942a:	3236      	adds	r2, #54	; 0x36
 800942c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009430:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8009434:	4620      	mov	r0, r4
 8009436:	4b0c      	ldr	r3, [pc, #48]	; (8009468 <scalbn+0x108>)
 8009438:	2200      	movs	r2, #0
 800943a:	e7e8      	b.n	800940e <scalbn+0xae>
 800943c:	f3af 8000 	nop.w
 8009440:	c2f8f359 	.word	0xc2f8f359
 8009444:	01a56e1f 	.word	0x01a56e1f
 8009448:	8800759c 	.word	0x8800759c
 800944c:	7e37e43c 	.word	0x7e37e43c
 8009450:	8800759c 	.word	0x8800759c
 8009454:	fe37e43c 	.word	0xfe37e43c
 8009458:	c2f8f359 	.word	0xc2f8f359
 800945c:	81a56e1f 	.word	0x81a56e1f
 8009460:	43500000 	.word	0x43500000
 8009464:	ffff3cb0 	.word	0xffff3cb0
 8009468:	3c900000 	.word	0x3c900000

0800946c <_init>:
 800946c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946e:	bf00      	nop
 8009470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009472:	bc08      	pop	{r3}
 8009474:	469e      	mov	lr, r3
 8009476:	4770      	bx	lr

08009478 <_fini>:
 8009478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947a:	bf00      	nop
 800947c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800947e:	bc08      	pop	{r3}
 8009480:	469e      	mov	lr, r3
 8009482:	4770      	bx	lr
