#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 20 14:29:18 2023
# Process ID: 27764
# Current directory: C:/Users/Rui/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22252
# Log file: C:/Users/Rui/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Rui/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: DESKTOP-8UFOBMP, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project rvfpga C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.934 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.3 [current_project]
add_files -scan_for_includes {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_div_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/spi/fifo4.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/swervolf_core.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/dmi/dmi_jtag_to_core_sync.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ic_mem.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_defines.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_arbiter.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/jtag_vpi_0-r5/jtagServer.h C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/pic/pic_ctrl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/sync2_pgen.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/jtag_vpi_0-r5/jtag_common.h C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_addrcheck.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_buffer.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_gpr_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/raminfr.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/ptc/ptc_defines.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/include/pic_map_auto.h C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/bscan_tap.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/dmi/dmi_wrapper.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/jtag_vpi_0-r5/jtag_vpi.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/BootROM/dpram64.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/include/build.h C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_regs.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/litedram_core.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_mem.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_data_resize.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/rvfpgasim.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/include/global.h C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/axi4_to_ahb.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/clk_gen_nexys.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_ecc.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_trigger.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_state.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/dmi/rvjtag_tap.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/axi_mem_wrapper.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/rvfpganexys.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_lsc_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_intf.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.vh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_iccm_mem.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/BootROM/sw/boot_main.vh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_trigger.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/mem_lib.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/gpio/gpio_defines.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/mem.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/litedram_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_cdc.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_alu_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_clkdomain.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_stbuf.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/cc561.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_wb.v C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/ahb_to_axi4.sv}
INFO: [filemgmt 56-200] Setting project included file 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/gpio/gpio_defines.v' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/uart/uart_defines.v' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_common_1.0.3/wb_common_params.v' to type 'Verilog Header'.
INFO: [filemgmt 56-200] Setting project included file 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Peripherals/ptc/ptc_defines.v' to type 'Verilog Header'.
import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/rvfpganexys.xdc C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/LiteDRAM/liteDRAM.xdc}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top rvfpganexys [current_fileset]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/BootROM/sw/boot_main.mem
import_files -norecurse C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/BootROM/sw/boot_main.mem
set_property include_dirs {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include} [current_fileset]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
archive_project C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga.xpr.zip -temp_dir C:/Users/Rui/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27764-DESKTOP-8UFOBMP -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Rui/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-27764-DESKTOP-8UFOBMP' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpga_/rvfpga/rvfpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
