\hypertarget{struct_a_d_c___type_def}{}\doxysection{A\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f070xb.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{I\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aaeb1a6623bedc6fc8a2b48bbfd82bbb8}{C\+F\+G\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{C\+F\+G\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_acc2ee020956d58aa315d6b8a8bc0b60e}{S\+M\+PR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}{R\+E\+S\+E\+R\+V\+E\+D2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab38d345f173abcb914c40d04a06ab468}{TR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}{R\+E\+S\+E\+R\+V\+E\+D3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af10e238d4a65578cae4a77332d54465a}{C\+H\+S\+E\+LR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af27457de291227d5c51daa4081fe59c7}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Analog to Digital Converter. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_aaeb1a6623bedc6fc8a2b48bbfd82bbb8}\label{struct_a_d_c___type_def_aaeb1a6623bedc6fc8a2b48bbfd82bbb8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+F\+G\+R1}

A\+DC configuration register 1, Address offset\+: 0x0C \mbox{\Hypertarget{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}\label{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+F\+G\+R2}

A\+DC configuration register 2, Address offset\+: 0x10 \mbox{\Hypertarget{struct_a_d_c___type_def_af10e238d4a65578cae4a77332d54465a}\label{struct_a_d_c___type_def_af10e238d4a65578cae4a77332d54465a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CHSELR@{CHSELR}}
\index{CHSELR@{CHSELR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHSELR}{CHSELR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+C\+H\+S\+E\+LR}

A\+DC group regular sequencer register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}\label{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+CR}

A\+DC control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}\label{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+DR}

A\+DC group regular data register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}\label{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+I\+ER}

A\+DC interrupt enable register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}\label{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+I\+SR}

A\+DC interrupt and status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}\label{struct_a_d_c___type_def_a54d49ecc780f3fd305613ecf4f817f80}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x18 \mbox{\Hypertarget{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}\label{struct_a_d_c___type_def_a30aca300e6a05f1afa16406770c0dd52}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x1C \mbox{\Hypertarget{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}\label{struct_a_d_c___type_def_ad4ffd02fea1594fdd917132e217e466a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x24 \mbox{\Hypertarget{struct_a_d_c___type_def_af27457de291227d5c51daa4081fe59c7}\label{struct_a_d_c___type_def_af27457de291227d5c51daa4081fe59c7}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}5\mbox{]}}

Reserved, 0x2C \mbox{\Hypertarget{struct_a_d_c___type_def_acc2ee020956d58aa315d6b8a8bc0b60e}\label{struct_a_d_c___type_def_acc2ee020956d58aa315d6b8a8bc0b60e}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR@{SMPR}}
\index{SMPR@{SMPR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR}{SMPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+S\+M\+PR}

A\+DC sampling time register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_a_d_c___type_def_ab38d345f173abcb914c40d04a06ab468}\label{struct_a_d_c___type_def_ab38d345f173abcb914c40d04a06ab468}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR@{TR}}
\index{TR@{TR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+Def\+::\+TR}

A\+DC analog watchdog 1 threshold register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F0xx/\+Include/\mbox{\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}}\end{DoxyCompactItemize}
