{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 生成与迭代反馈"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "To implement the Control and Status Register (CSR) module as described, we need to adhere to the specified requirements for register initialization, exception handling, CSR writes, and reads. Here's a step-by-step breakdown followed by the Verilog code:\n",
      "\n",
      "### Step-by-Step Analysis\n",
      "1. **Definitions and Registers**:\n",
      "   - We define CSR addresses using parameters.\n",
      "   - Internal registers include `mtvec_BASE`, `mtvec_MODE`, `mstatus`, `mepc`, `mcause_INTR`, and `mcause_ECODE`.\n",
      "\n",
      "2. **Wire Signals**:\n",
      "   - `mtvecout` and `mcauseout` are formed by concatenating relevant register bits.\n",
      "   - `ecode` is a wire that holds the exception code.\n",
      "\n",
      "3. **Input Ports**:\n",
      "   - Include clock `clk`, `reset`, `csr_add`, `csr_wdata`, `csr_write`, `csr_read`, `ecall`, `mret`, `epc`, and `csr_mask`.\n",
      "\n",
      "4. **Output Ports**:\n",
      "   - `entry` is a wire that provides the complete interrupt vector base address.\n",
      "   - `csr_rdata` is a register that stores the output data from CSR reads.\n",
      "\n",
      "5. **Register Initialization and Reset**:\n",
      "   - On an asynchronous reset, we set default values to the registers.\n",
      "\n",
      "6. **Exception Handling and CSR Writes**:\n",
      "   - Handle `ecall` by setting `mepc`, clearing `mcause_INTR`, and updating `mcause_ECODE`.\n",
      "   - For CSR writes, use masks for partial updates.\n",
      "\n",
      "7. **CSR Read Logic**:\n",
      "   - Use an always block to handle read operations based on `csr_read`, `csr_add`, and `mret`.\n",
      "\n",
      "8. **Entry Calculation**:\n",
      "   - Calculate `entry` using `mtvec_BASE` with concatenated zero bits.\n",
      "\n",
      "### Verilog Code\n",
      "Here's the Verilog code implementing the described CSR module:\n",
      "\n",
      "```verilog\n",
      "module CSR (\n",
      "    input wire clk,\n",
      "    input wire reset,\n",
      "    input wire [11:0] csr_add,\n",
      "    input wire [31:0] csr_wdata,\n",
      "    input wire csr_write,\n",
      "    input wire csr_read,\n",
      "    input wire ecall,\n",
      "    input wire mret,\n",
      "    input wire [31:0] epc,\n",
      "    input wire [31:0] csr_mask,\n",
      "    output wire [31:0] entry,\n",
      "    output reg [31:0] csr_rdata\n",
      ");\n",
      "\n",
      "    // CSR Addresses\n",
      "    localparam MEPC    = 12'h341;\n",
      "    localparam MSTATUS = 12'h300;\n",
      "    localparam MTVEC   = 12'h305;\n",
      "    localparam MCAUSE  = 12'h342;\n",
      "\n",
      "    // Internal Registers\n",
      "    reg [31:2] mtvec_BASE;\n",
      "    reg [1:0] mtvec_MODE;\n",
      "    reg [31:0] mstatus;\n",
      "    reg [31:0] mepc;\n",
      "    reg mcause_INTR;\n",
      "    reg [30:0] mcause_ECODE;\n",
      "\n",
      "    // Internal Wires\n",
      "    wire [31:0] mtvecout;\n",
      "    wire [31:0] mcauseout;\n",
      "    wire [30:0] ecode;\n",
      "\n",
      "    // Entry Calculation\n",
      "    assign entry = {mtvec_BASE, 2'b00};\n",
      "\n",
      "    // Assignments for readback\n",
      "    assign mtvecout = {mtvec_BASE, mtvec_MODE};\n",
      "    assign mcauseout = {mcause_INTR, mcause_ECODE};\n",
      "    assign ecode = ecall ? 11 : 0;\n",
      "\n",
      "    // Register Initialization and Reset\n",
      "    always @(posedge clk or posedge reset) begin\n",
      "        if (reset) begin\n",
      "            mepc <= 32'b0;\n",
      "            mcause_ECODE <= 31'b0;\n",
      "            mcause_INTR <= 1'b0;\n",
      "            mtvec_BASE <= 30'b0;\n",
      "            mtvec_MODE <= 2'b0;\n",
      "            mstatus <= 32'h00001800;\n",
      "        end else begin\n",
      "            if (ecall) begin\n",
      "                mepc <= epc;\n",
      "                mcause_INTR <= 1'b0;\n",
      "                mcause_ECODE <= ecode;\n",
      "            end else begin\n",
      "                if (csr_write) begin\n",
      "                    if (csr_add == MEPC) begin\n",
      "                        mepc <= (csr_mask & csr_wdata) | (~csr_mask & mepc);\n",
      "                    end\n",
      "                    if (csr_add == MTVEC) begin\n",
      "                        mtvec_BASE <= (csr_mask[31:2] & csr_wdata[31:2]) | (~csr_mask[31:2] & mtvec_BASE);\n",
      "                        // mtvec_MODE is not changed\n",
      "                    end\n",
      "                end\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "    // CSR Read Logic\n",
      "    always @(csr_read or csr_add or mret) begin\n",
      "        if (csr_read) begin\n",
      "            case (csr_add)\n",
      "                MSTATUS: csr_rdata = mstatus;\n",
      "                MEPC: csr_rdata = mepc;\n",
      "                MTVEC: csr_rdata = mtvecout;\n",
      "                MCAUSE: csr_rdata = mcauseout;\n",
      "                default: csr_rdata = 32'b0; // Default value\n",
      "            endcase\n",
      "        end else if (mret) begin\n",
      "            csr_rdata = mepc;\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "This code implements the CSR module by following the described requirements, capturing the logic for exception handling, CSR reading and writing, and initial register setup.```json\n",
      "{\n",
      "    \"analysis\": \"To implement the Control and Status Register (CSR) module as described, we need to adhere to the specified requirements for register initialization, exception handling, CSR writes, and reads. Here's a step-by-step breakdown followed by the Verilog code: Step-by-Step Analysis 1. Definitions and Registers: - We define CSR addresses using parameters. - Internal registers include `mtvec_BASE`, `mtvec_MODE`, `mstatus`, `mepc`, `mcause_INTR`, and `mcause_ECODE`. 2. Wire Signals: - `mtvecout` and `mcauseout` are formed by concatenating relevant register bits. - `ecode` is a wire that holds the exception code. 3. Input Ports: - Include clock `clk`, `reset`, `csr_add`, `csr_wdata`, `csr_write`, `csr_read`, `ecall`, `mret`, `epc`, and `csr_mask`. 4. Output Ports: - `entry` is a wire that provides the complete interrupt vector base address. - `csr_rdata` is a register that stores the output data from CSR reads. 5. Register Initialization and Reset: - On an asynchronous reset, we set default values to the registers. 6. Exception Handling and CSR Writes: - Handle `ecall` by setting `mepc`, clearing `mcause_INTR`, and updating `mcause_ECODE`. - For CSR writes, use masks for partial updates. 7. CSR Read Logic: - Use an always block to handle read operations based on `csr_read`, `csr_add`, and `mret`. 8. Entry Calculation: - Calculate `entry` using `mtvec_BASE` with concatenated zero bits.\",\n",
      "    \"code\": \"module CSR (\\n    input wire clk,\\n    input wire reset,\\n    input wire [11:0] csr_add,\\n    input wire [31:0] csr_wdata,\\n    input wire csr_write,\\n    input wire csr_read,\\n    input wire ecall,\\n    input wire mret,\\n    input wire [31:0] epc,\\n    input wire [31:0] csr_mask,\\n    output wire [31:0] entry,\\n    output reg [31:0] csr_rdata\\n);\\n\\n    // CSR Addresses\\n    localparam MEPC    = 12'h341;\\n    localparam MSTATUS = 12'h300;\\n    localparam MTVEC   = 12'h305;\\n    localparam MCAUSE  = 12'h342;\\n\\n    // Internal Registers\\n    reg [31:2] mtvec_BASE;\\n    reg [1:0] mtvec_MODE;\\n    reg [31:0] mstatus;\\n    reg [31:0] mepc;\\n    reg mcause_INTR;\\n    reg [30:0] mcause_ECODE;\\n\\n    // Internal Wires\\n    wire [31:0] mtvecout;\\n    wire [31:0] mcauseout;\\n    wire [30:0] ecode;\\n\\n    // Entry Calculation\\n    assign entry = {mtvec_BASE, 2'b00};\\n\\n    // Assignments for readback\\n    assign mtvecout = {mtvec_BASE, mtvec_MODE};\\n    assign mcauseout = {mcause_INTR, mcause_ECODE};\\n    assign ecode = ecall ? 11 : 0;\\n\\n    // Register Initialization and Reset\\n    always @(posedge clk or posedge reset) begin\\n        if (reset) begin\\n            mepc <= 32'b0;\\n            mcause_ECODE <= 31'b0;\\n            mcause_INTR <= 1'b0;\\n            mtvec_BASE <= 30'b0;\\n            mtvec_MODE <= 2'b0;\\n            mstatus <= 32'h00001800;\\n        end else begin\\n            if (ecall) begin\\n                mepc <= epc;\\n                mcause_INTR <= 1'b0;\\n                mcause_ECODE <= ecode;\\n            end else begin\\n                if (csr_write) begin\\n                    if (csr_add == MEPC) begin\\n                        mepc <= (csr_mask & csr_wdata) | (~csr_mask & mepc);\\n                    end\\n                    if (csr_add == MTVEC) begin\\n                        mtvec_BASE <= (csr_mask[31:2] & csr_wdata[31:2]) | (~csr_mask[31:2] & mtvec_BASE);\\n                        // mtvec_MODE is not changed\\n                    end\\n                end\\n            end\\n        end\\n    end\\n\\n    // CSR Read Logic\\n    always @(csr_read or csr_add or mret) begin\\n        if (csr_read) begin\\n            case (csr_add)\\n                MSTATUS: csr_rdata = mstatus;\\n                MEPC: csr_rdata = mepc;\\n                MTVEC: csr_rdata = mtvecout;\\n                MCAUSE: csr_rdata = mcauseout;\\n                default: csr_rdata = 32'b0; // Default value\\n            endcase\\n        end else if (mret) begin\\n            csr_rdata = mepc;\\n        end\\n    end\\n\\nendmodule\"\n",
      "}\n",
      "```\n",
      "-----------------------------code generate by LLM -------------------------------------------\n",
      "module CSR (\n",
      "    input wire clk,\n",
      "    input wire reset,\n",
      "    input wire [11:0] csr_add,\n",
      "    input wire [31:0] csr_wdata,\n",
      "    input wire csr_write,\n",
      "    input wire csr_read,\n",
      "    input wire ecall,\n",
      "    input wire mret,\n",
      "    input wire [31:0] epc,\n",
      "    input wire [31:0] csr_mask,\n",
      "    output wire [31:0] entry,\n",
      "    output reg [31:0] csr_rdata\n",
      ");\n",
      "\n",
      "    // CSR Addresses\n",
      "    localparam MEPC    = 12'h341;\n",
      "    localparam MSTATUS = 12'h300;\n",
      "    localparam MTVEC   = 12'h305;\n",
      "    localparam MCAUSE  = 12'h342;\n",
      "\n",
      "    // Internal Registers\n",
      "    reg [31:2] mtvec_BASE;\n",
      "    reg [1:0] mtvec_MODE;\n",
      "    reg [31:0] mstatus;\n",
      "    reg [31:0] mepc;\n",
      "    reg mcause_INTR;\n",
      "    reg [30:0] mcause_ECODE;\n",
      "\n",
      "    // Internal Wires\n",
      "    wire [31:0] mtvecout;\n",
      "    wire [31:0] mcauseout;\n",
      "    wire [30:0] ecode;\n",
      "\n",
      "    // Entry Calculation\n",
      "    assign entry = {mtvec_BASE, 2'b00};\n",
      "\n",
      "    // Assignments for readback\n",
      "    assign mtvecout = {mtvec_BASE, mtvec_MODE};\n",
      "    assign mcauseout = {mcause_INTR, mcause_ECODE};\n",
      "    assign ecode = ecall ? 11 : 0;\n",
      "\n",
      "    // Register Initialization and Reset\n",
      "    always @(posedge clk or posedge reset) begin\n",
      "        if (reset) begin\n",
      "            mepc <= 32'b0;\n",
      "            mcause_ECODE <= 31'b0;\n",
      "            mcause_INTR <= 1'b0;\n",
      "            mtvec_BASE <= 30'b0;\n",
      "            mtvec_MODE <= 2'b0;\n",
      "            mstatus <= 32'h00001800;\n",
      "        end else begin\n",
      "            if (ecall) begin\n",
      "                mepc <= epc;\n",
      "                mcause_INTR <= 1'b0;\n",
      "                mcause_ECODE <= ecode;\n",
      "            end else begin\n",
      "                if (csr_write) begin\n",
      "                    if (csr_add == MEPC) begin\n",
      "                        mepc <= (csr_mask & csr_wdata) | (~csr_mask & mepc);\n",
      "                    end\n",
      "                    if (csr_add == MTVEC) begin\n",
      "                        mtvec_BASE <= (csr_mask[31:2] & csr_wdata[31:2]) | (~csr_mask[31:2] & mtvec_BASE);\n",
      "                        // mtvec_MODE is not changed\n",
      "                    end\n",
      "                end\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "    // CSR Read Logic\n",
      "    always @(csr_read or csr_add or mret) begin\n",
      "        if (csr_read) begin\n",
      "            case (csr_add)\n",
      "                MSTATUS: csr_rdata = mstatus;\n",
      "                MEPC: csr_rdata = mepc;\n",
      "                MTVEC: csr_rdata = mtvecout;\n",
      "                MCAUSE: csr_rdata = mcauseout;\n",
      "                default: csr_rdata = 32'b0; // Default value\n",
      "            endcase\n",
      "        end else if (mret) begin\n",
      "            csr_rdata = mepc;\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "compile_cmd: ['iverilog', '-o', 'Result\\\\SPEC_test\\\\csr\\\\result.out', 'Result\\\\SPEC_test\\\\csr\\\\csr_solve.v', 'Result\\\\SPEC_test\\\\csr\\\\csr_test.v']\n",
      "start compile\n",
      "compile success\n",
      "start run\n",
      "run success\n",
      "sunatax error: None\n",
      "functional_error \n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import json\n",
    "from pprint import pprint\n",
    "import subprocess\n",
    "import json\n",
    "import argparse\n",
    "import numpy as np\n",
    "import re\n",
    "from scipy.fftpack import fft\n",
    "from typing import Tuple\n",
    "from pathlib import Path\n",
    "from typing import Dict\n",
    "from langchain_openai import ChatOpenAI\n",
    "from functools import partial\n",
    "from scipy.signal import lfilter\n",
    "\n",
    "# --------------------------------------- API配置 ----------------------------------------\n",
    "os.environ[\"OPENAI_API_KEY\"] = \"***********************************\"\n",
    "os.environ[\"OPENAI_API_BASE\"] = \"***********************************\"\n",
    "model = ChatOpenAI(model=\"gpt-4o\")\n",
    "\n",
    "# 流式输出结果\n",
    "def stream_and_model(question, _model) -> str:\n",
    "    all_text = \"\"\n",
    "    for chunk in _model.stream(question):\n",
    "        print(chunk.content, end=\"\", flush=True)\n",
    "        all_text += chunk.content\n",
    "    return all_text\n",
    "stream = partial(stream_and_model, _model=model)\n",
    "# --------------------------------------- 基础配置 ----------------------------------------\n",
    "task_name = \"csr\" #cpualu idu imm RegisterFile csr cpu_top\n",
    "workspace = Path(\"Result/SPEC_test\")  # /SPEC_test\n",
    "questions_path = Path(\"G:/Desktop/LLM_ICDesign/课题/SPEC_test\") / task_name   # /SPEC_test\n",
    "problem_prompt_path = questions_path / f\"{task_name}_prompt.txt\"\n",
    "\n",
    "# ----------------------------------- LLM 第一次生成结果 -----------------------------------\n",
    "history = []\n",
    "history.append(\"System: You are a Verilog expert, I need your help to write verilog code for me\")\n",
    "history.append(f\"User: {problem_prompt_path.read_text()}\")\n",
    "history.append(f\"User: above is all the information for you to solve the problem. Remember\")\n",
    "history.append(f\"User: Now you analyze the problem and at last write the code for me.\")\n",
    "\n",
    "ans = stream(str(history))\n",
    "history.append(f\"AI: {ans}\")\n",
    "\n",
    "def remove_markdown(json_text) -> str:\n",
    "    json_text = json_text.replace(\"```json\", \"\").replace(\"```\", \"\")\n",
    "    return json_text\n",
    "\n",
    "def abstract_code_from_answer(ans: str) -> Dict:\n",
    "    prompt = f\"\"\"User: You have analyzed the verilog code writing problem and write the code for me.\n",
    "I need you to extract the analysis and code from the above text.\n",
    "You should output in Json format as below:\n",
    "{{\n",
    "    analysis: \"Your analysis here\",\n",
    "    code: \"Your code here\"\n",
    "}}\n",
    "-------------------------\n",
    "Here is the text:\n",
    "{ans}\n",
    "\"\"\"\n",
    "    ans = stream(prompt)\n",
    "    return json.loads(remove_markdown(ans))\n",
    "\n",
    "code = abstract_code_from_answer(ans)[\"code\"]\n",
    "print(\"\\n-----------------------------code generate by LLM -------------------------------------------\")\n",
    "print(code)\n",
    "history.append(\"AI: The first generated code:\")\n",
    "history.append(code)\n",
    "\n",
    "# -----------------------------------对LLM 生成的结果进行测试-----------------------------------    \n",
    "# ----------------------------------- 声明语法和功能检查工具 -----------------------------------   \n",
    "def solve_syntax_error(code: str, syntax_err: str) -> Tuple[str, str]:\n",
    "    \"\"\"return analyze and corrected code\"\"\"\n",
    "    prompt = f\"\"\"Please solve the syntax error according to the error message below:\n",
    "======================Code======================\n",
    "{code}\n",
    "======================Error======================\n",
    "{syntax_err}\n",
    "=================================================\n",
    "Please analysis the error, and at last give me the corrected code.\n",
    "\"\"\"\n",
    "    # Syntax Error 的改进方向：\n",
    "    ans = stream(prompt)\n",
    "    ans = abstract_code_from_answer(ans)\n",
    "        \n",
    "    analysis = ans[\"analysis\"]\n",
    "    corrected_code = ans[\"code\"]\n",
    "    \n",
    "    corrected_code = corrected_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    return analysis, corrected_code\n",
    "    \n",
    "def solve_functional_error(code: str, functional_error: str) -> Tuple[str, str]:\n",
    "    \"\"\"return analyze and corrected code\"\"\"\n",
    "    prompt = f\"\"\"Please solve the functional error according to the error message below:\n",
    "======================Code======================\n",
    "{code}\n",
    "======================Error======================\n",
    "{functional_error}\n",
    "=================================================\n",
    "Please analysis the error, and at last give me the corrected code.\n",
    "\"\"\"\n",
    "    # Functional Error 的改进较为复杂，不同的电路会有不同的debug方法，同学们可以挑选一种电路，尝试为他设计一种改进方法。\n",
    "    # 如真值表电路，可以添加一条思维链，提取代码中的所有公式，然后与真值表对比是否正确，或者用大模型将代码转化为python代码，用真值表的结论来演算，获得更多反馈来给大模型目前的结果打分\n",
    "    \n",
    "    ans = stream(prompt)\n",
    "    ans = abstract_code_from_answer(ans)\n",
    "        \n",
    "    analysis = ans[\"analysis\"]\n",
    "    corrected_code = ans[\"code\"]\n",
    "    \n",
    "    corrected_code = corrected_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    return analysis, corrected_code\n",
    "\n",
    "def is_their_any_functional_error(vvp_output: str) -> bool:\n",
    "    prompt = f\"\"\"Here is the output runned by IVerilog.\n",
    "    Please check if it means there is any functional error in the code.\n",
    "    =========================\n",
    "    {vvp_output}\n",
    "    =========================\n",
    "    If there is any functional error, the text above will tell you there is mismatch in some Output.\n",
    "    If all the output has no mismatch, then there is no functional error.\n",
    "    Give me your analysis and at the end firmly tell me if there is any functional error or not.\n",
    "    \"\"\"\n",
    "    ans = stream(prompt)\n",
    "    \n",
    "    prompt = f\"\"\"Please tell me if there is any functional error in the code. You will output in Json format as below:\n",
    "    if there is no functional_error, functional_ok should be True, otherwise False\n",
    "    {{\n",
    "        analysis: \"Your analysis here\",\n",
    "        functional_ok: bool\n",
    "    }}\n",
    "    =============================\n",
    "    Here is the text: {ans}\n",
    "    \"\"\"\n",
    "    ans = stream(prompt)\n",
    "    return json.loads(remove_markdown(ans))[\"functional_ok\"]\n",
    "\n",
    "def run_iverilog(task_name: str, rtl_code: str, tb_code: str, ref_code:str,subref_code: str = \"\" , sv_flag = bool) -> Tuple[str, str]:\n",
    "    \"\"\"编译 Verilog 代码\n",
    "\n",
    "    Returns:\n",
    "        Tuple[str, str]: syntax, functional\n",
    "    \"\"\"\n",
    "    rtl_code = rtl_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    tb_code = tb_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "    \n",
    "    \n",
    "    workdir = workspace / task_name\n",
    "    workdir.mkdir(parents=True, exist_ok=True) # 如果目录不存在，则会创建它及其父目录\n",
    "    \n",
    "    rtl_path = workdir / f\"{task_name}_solve.v\"\n",
    "    rtl_path.write_text(rtl_code)\n",
    "    \n",
    "    if sv_flag:\n",
    "        tb_path = workdir / f\"{task_name}_test.sv\"\n",
    "    else:\n",
    "        tb_path = workdir / f\"{task_name}_test.v\"\n",
    "    tb_path.write_text(tb_code)\n",
    "    \n",
    "    if task_name == \"idu\":\n",
    "        ref_code = ref_code.replace(\"```verilog\", \"\").replace(\"```\", \"\")\n",
    "        ref_path = workdir / f\"{task_name}_ref.v\"\n",
    "        ref_path.write_text(ref_code)\n",
    "    \n",
    "    if subref_code:\n",
    "        subref_path = workdir / \"subref.v\"\n",
    "        subref_path.write_text(subref_code)\n",
    "    \n",
    "    output_file_path = workdir / \"result.out\"  # 定义了编译后的输出文件路径\n",
    "    \n",
    "    # 使用 iverilog 工具编译 solve.v、test.v 和 ref.v 文件，并将输出写入到 result.out 文件中\n",
    "    # compile_cmd = [\"iverilog\", \"-o\", str(output_file_path), \"-I\", str(workdir), str(rtl_path), str(tb_path)]\n",
    "    compile_cmd = [\"iverilog\"]\n",
    "    if sv_flag:\n",
    "        compile_cmd.append(\"-g2012\")\n",
    "        \n",
    "    # compile_cmd.extend([\"-o\", str(output_file_path), \"-I\", str(workdir), str(rtl_path), str(tb_path)])\n",
    "    compile_cmd.extend([\"-o\", str(output_file_path), str(rtl_path), str(tb_path)])\n",
    "    \n",
    "    if task_name == \"idu\":\n",
    "        compile_cmd.append(str(ref_path))\n",
    "        \n",
    "      \n",
    "    if subref_code:\n",
    "        compile_cmd.append(str(subref_path))\n",
    "        \n",
    "    print(\"compile_cmd:\",compile_cmd)\n",
    "    print(\"start compile\")\n",
    "    \n",
    "    result = subprocess.run(compile_cmd, stdout=subprocess.PIPE, stderr=subprocess.PIPE)\n",
    "    syntax_err = result.stderr.decode(\"utf-8\")\n",
    "    if syntax_err:\n",
    "        return syntax_err, None , None\n",
    "    print(\"compile success\")\n",
    "    print(\"start run\")\n",
    "    # 运行仿真并生成 VCD 文件\n",
    "    vcd_file_path = workdir / \"Result.vcd\"\n",
    "    result = subprocess.run([\"vvp\", str(output_file_path)], stdout=subprocess.PIPE, stderr=subprocess.PIPE)\n",
    "    functional_error = result.stdout.decode(\"utf-8\")\n",
    "    print(\"run success\")\n",
    "    return None, functional_error, str(vcd_file_path)\n",
    "# ----------------判断 是否具有语法或者功能错误 以及在没有错误的时候检查计算是否正确----------------\n",
    "# 原始的tb code 、 ref code 、subref code 路径  便于后续的调用\n",
    "if (task_name != \"csr\") & (task_name != \"cpu_top\"):\n",
    "    # 生成带有 _tb 后缀的文件名\n",
    "    tb_task_name = f\"{task_name}_tb\"\n",
    "    # 检查 questions_path 路径下是否有以 .sv 结尾的文件\n",
    "    sv_files = list(questions_path.glob(\"*.sv\"))\n",
    "    if sv_files:\n",
    "        tb_filename = f\"{tb_task_name}.sv\"\n",
    "        sv_flag = True\n",
    "    else:\n",
    "        tb_filename = f\"{tb_task_name}.v\"\n",
    "        sv_flag = False\n",
    "    tb_code = (questions_path / tb_filename).read_text()\n",
    "else:\n",
    "    tb_code = \"\"\n",
    "    sv_flag = False\n",
    "# 读取 ref.v 文件\n",
    "ref_code = (questions_path / f\"{task_name}_ref.v\").read_text()\n",
    "\n",
    "subref_file = questions_path / \"subref.v\"\n",
    "if subref_file.exists():\n",
    "    subref_code = subref_file.read_text()\n",
    "else:\n",
    "    subref_code = \"\"\n",
    "    \n",
    "# 一直循环直到没有语法和功能错误 或者达到最大迭代次数\n",
    "max_iter = 5\n",
    "current_round = 1\n",
    "\n",
    "# # ----------------- Test -----------------\n",
    "rtl_code = code\n",
    "syntax_err, functional_error, vcd_file = run_iverilog(task_name, rtl_code,tb_code,ref_code,subref_code,sv_flag)\n",
    "print(\"sunatax error:\",syntax_err)\n",
    "if syntax_err != None:\n",
    "    print(\"over\")\n",
    "else:\n",
    "    print(\"functional_error\",functional_error)\n",
    "    \n",
    "    # functional_ok = is_their_any_functional_error(functional_error)\n",
    "    # if not functional_ok :\n",
    "    #         print(\"Functional error:\", functional_error)\n",
    "    # else:\n",
    "    #     print(\"No Functional error\")\n",
    "\n",
    "\n",
    "# while True:\n",
    "#     print(f\"====================================================DEBUG ROUND {current_round}, current history length: {len(str(history))}=========================================================\")\n",
    "#     # 使用iverilog来检查是否有语法错误和功能错误\n",
    "#     # 获取上一次生成的code的代码\n",
    "#     rtl_code = code\n",
    "#     syntax_err, functional_error, vcd_file = run_iverilog(task_name, rtl_code, tb_code,subref_code)\n",
    "#     # 判断是否有语法错误\n",
    "#     if syntax_err:\n",
    "#         print(\"Syntax error:\", syntax_err)\n",
    "#         history.append(\"Tool: Syntax error occured! Tool output is below:\")\n",
    "#         history.append(syntax_err)\n",
    "#         analysis, code = solve_syntax_error(code, syntax_err)\n",
    "#     else:\n",
    "#         print(\"No Syntax error\")\n",
    "#         functional_ok = is_their_any_functional_error(functional_error)\n",
    "#         # 判断是否有功能错误\n",
    "#         if not functional_ok :\n",
    "#             print(\"Functional error:\", functional_error)\n",
    "#             history.append(\"Tool: Functional error occured! Tool output is below\")\n",
    "#             history.append(functional_error)\n",
    "#             analysis, code = solve_functional_error(code, functional_error)\n",
    "#         else:\n",
    "#             print(\"No Functional error\")\n",
    "#         # 与正确结果对比\n",
    "#         # if not syntax_err and not functional_ok:\n",
    "#             mse_ok = is_mse_error_ok(task_name)\n",
    "#             if not mse_ok:\n",
    "#                 print(\"MSE is large\")\n",
    "#                 history.append(\"Tool: Functional error occured! Tool output is below\")\n",
    "#                 history.append(\"The MSE of the result is larger than the threadhold, which means the calculation steps have promblems.Please check the code again!\")\n",
    "#                 history.append(\"You should pay close attention to the code in the middle of the generate statement in the source code. Other code does not need to be modified, but you should also pay attention to the range of m k should match the size dimensions of en_comnect, xm_deal, and xm_imag arrays\")\n",
    "#                 analysis, code = solve_functional_error(code, functional_error)\n",
    "#             else:\n",
    "#                 print(\"Congratulations! All is well!\")\n",
    "#                 # 将代码写入文件\n",
    "#                 llm_gen_path = workspace / task_name / f\"{task_name}_llm_gen.v\"\n",
    "#                 with llm_gen_path.open(\"w\") as f:\n",
    "#                     f.write(code)\n",
    "#                     print(f\"Code has been written to {llm_gen_path}\")\n",
    "#                 break\n",
    "            \n",
    "#     if current_round > max_iter:\n",
    "#         print(\"Max Iteration reached\")\n",
    "#         break\n",
    "#     else :\n",
    "#         current_round += 1\n",
    "        \n",
    "#     history.append(f\"AI: Analysis for the error: {analysis}\")\n",
    "#     history.append(f\"AI: modified code:\")\n",
    "#     history.append(code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "python3.10",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
