Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jul 22 12:48:42 2022
| Host         : kimberlychan-hpomen running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_timing_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : plasma_nn_wrapper_fixpt_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.802     -654.779                     36                 2582        0.073        0.000                      0                 2582        2.000        0.000                       0                  1271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
TCK                   {0.000 7.576}        15.152          65.998          
sysclk                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         6.130        0.000                      0                  943        0.073        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -18.802     -654.779                     36                 1639        0.081        0.000                      0                 1639       18.750        0.000                       0                   759  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 3.217ns (37.867%)  route 5.279ns (62.133%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 18.440 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.999     9.203    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.529    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.930    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.201 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.452    10.653    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.373    11.026 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           1.236    12.262    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.466    18.440    u_jtag_mac/TCK_BUFG
    SLICE_X47Y73         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
                         clock pessimism              0.416    18.856    
                         clock uncertainty           -0.035    18.821    
    SLICE_X47Y73         FDRE (Setup_fdre_C_R)       -0.429    18.392    u_jtag_mac/sm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 3.217ns (37.867%)  route 5.279ns (62.133%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 18.440 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.999     9.203    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.529    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.930    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.201 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.452    10.653    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.373    11.026 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           1.236    12.262    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.466    18.440    u_jtag_mac/TCK_BUFG
    SLICE_X47Y73         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
                         clock pessimism              0.416    18.856    
                         clock uncertainty           -0.035    18.821    
    SLICE_X47Y73         FDRE (Setup_fdre_C_R)       -0.429    18.392    u_jtag_mac/sm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 3.217ns (40.011%)  route 4.823ns (59.989%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 18.441 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.999     9.203    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.529    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.930    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.201 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.452    10.653    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.373    11.026 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.780    11.806    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X45Y72         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.467    18.441    u_jtag_mac/TCK_BUFG
    SLICE_X45Y72         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
                         clock pessimism              0.416    18.857    
                         clock uncertainty           -0.035    18.822    
    SLICE_X45Y72         FDRE (Setup_fdre_C_R)       -0.429    18.393    u_jtag_mac/sm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 3.217ns (41.504%)  route 4.534ns (58.496%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 18.440 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.999     9.203    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.326     9.529 r  u_jtag_mac/sm_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     9.529    u_jtag_mac/sm_cnt1_carry_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.930    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.201 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.452    10.653    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X46Y74         LUT5 (Prop_lut5_I0_O)        0.373    11.026 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.491    11.517    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X45Y73         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.466    18.440    u_jtag_mac/TCK_BUFG
    SLICE_X45Y73         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
                         clock pessimism              0.416    18.856    
                         clock uncertainty           -0.035    18.821    
    SLICE_X45Y73         FDRE (Setup_fdre_C_R)       -0.429    18.392    u_jtag_mac/sm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             7.004ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 2.094ns (26.876%)  route 5.697ns (73.124%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 18.450 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 r  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.373     8.176 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=2, routed)           0.780     8.957    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.081 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.833    10.913    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X40Y84         LUT5 (Prop_lut5_I3_O)        0.152    11.065 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[10]_i_1/O
                         net (fo=1, routed)           0.492    11.557    u_jtag_mac/u_post_chif_fifo_n_13
    SLICE_X39Y84         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.476    18.450    u_jtag_mac/TCK_BUFG
    SLICE_X39Y84         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[10]/C
                         clock pessimism              0.416    18.866    
                         clock uncertainty           -0.035    18.831    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)       -0.269    18.562    u_jtag_mac/act_rd_len_sft_reg[10]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  7.004    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 2.095ns (27.544%)  route 5.511ns (72.456%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 18.449 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 r  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.373     8.176 f  u_jtag_mac/act_rd_len[12]_i_5/O
                         net (fo=2, routed)           0.780     8.957    u_jtag_mac/act_rd_len[12]_i_5_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.081 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.537    10.618    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.153    10.771 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[5]_i_1/O
                         net (fo=1, routed)           0.601    11.372    u_jtag_mac/u_post_chif_fifo_n_18
    SLICE_X39Y83         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.475    18.449    u_jtag_mac/TCK_BUFG
    SLICE_X39Y83         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[5]/C
                         clock pessimism              0.416    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)       -0.288    18.542    u_jtag_mac/act_rd_len_sft_reg[5]
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.296ns (31.372%)  route 5.023ns (68.628%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.455     8.660    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.326     8.986 r  u_jtag_mac/user_rst_cnt[7]_i_3/O
                         net (fo=13, routed)          0.977     9.962    u_jtag_mac/user_rst_cnt[7]_i_3_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.086 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.998    11.085    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[10]/C
                         clock pessimism              0.449    18.891    
                         clock uncertainty           -0.035    18.856    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    18.332    u_jtag_mac/ver_act_rd_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.296ns (31.372%)  route 5.023ns (68.628%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.455     8.660    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.326     8.986 r  u_jtag_mac/user_rst_cnt[7]_i_3/O
                         net (fo=13, routed)          0.977     9.962    u_jtag_mac/user_rst_cnt[7]_i_3_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.086 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.998    11.085    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[11]/C
                         clock pessimism              0.449    18.891    
                         clock uncertainty           -0.035    18.856    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    18.332    u_jtag_mac/ver_act_rd_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.296ns (31.372%)  route 5.023ns (68.628%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.455     8.660    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.326     8.986 r  u_jtag_mac/user_rst_cnt[7]_i_3/O
                         net (fo=13, routed)          0.977     9.962    u_jtag_mac/user_rst_cnt[7]_i_3_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.086 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.998    11.085    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[8]/C
                         clock pessimism              0.449    18.891    
                         clock uncertainty           -0.035    18.856    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    18.332    u_jtag_mac/ver_act_rd_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.296ns (31.372%)  route 5.023ns (68.628%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 18.442 - 15.152 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.642     3.766    u_jtag_mac/TCK_BUFG
    SLICE_X42Y80         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     4.284 r  u_jtag_mac/act_rd_cnt_reg[4]/Q
                         net (fo=2, routed)           1.093     5.377    u_jtag_mac/act_rd_cnt_reg_n_0_[4]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.124     5.501 r  u_jtag_mac/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.501    u_jtag_mac/i__carry_i_4_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.033 r  u_jtag_mac/ns1_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.033    u_jtag_mac/ns1_inferred__5/i__carry_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.304 f  u_jtag_mac/ns1_inferred__5/i__carry__0/CO[0]
                         net (fo=4, routed)           1.499     7.803    u_jtag_mac/in12
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.401     8.204 r  u_jtag_mac/sm_cnt1_carry_i_5/O
                         net (fo=5, routed)           0.455     8.660    u_jtag_mac/sm_cnt1_carry_i_5_n_0
    SLICE_X44Y75         LUT3 (Prop_lut3_I1_O)        0.326     8.986 r  u_jtag_mac/user_rst_cnt[7]_i_3/O
                         net (fo=13, routed)          0.977     9.962    u_jtag_mac/user_rst_cnt[7]_i_3_n_0
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.124    10.086 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.998    11.085    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.468    18.442    u_jtag_mac/TCK_BUFG
    SLICE_X42Y77         FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[9]/C
                         clock pessimism              0.449    18.891    
                         clock uncertainty           -0.035    18.856    
    SLICE_X42Y77         FDRE (Setup_fdre_C_R)       -0.524    18.332    u_jtag_mac/ver_act_rd_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  7.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.682%)  route 0.283ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.548     1.378    u_jtag_mac/TCK_BUFG
    SLICE_X38Y77         FDRE                                         r  u_jtag_mac/data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  u_jtag_mac/data_buffer_reg[13]/Q
                         net (fo=7, routed)           0.283     1.825    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.815    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.359     1.456    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.752    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.112%)  route 0.290ns (63.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.548     1.378    u_jtag_mac/TCK_BUFG
    SLICE_X38Y77         FDRE                                         r  u_jtag_mac/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  u_jtag_mac/data_buffer_reg[14]/Q
                         net (fo=5, routed)           0.290     1.832    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.815    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.359     1.456    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.752    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.027%)  route 0.304ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.548     1.378    u_jtag_mac/TCK_BUFG
    SLICE_X36Y72         FDRE                                         r  u_jtag_mac/data_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  u_jtag_mac/data_buffer_reg[12]/Q
                         net (fo=6, routed)           0.304     1.846    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y13         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.815    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y13         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.359     1.456    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.752    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.559     1.389    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.586    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X33Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.826     1.781    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.392     1.389    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.076     1.465    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.559     1.389    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.586    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X33Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.826     1.781    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.392     1.389    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.075     1.464    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.559     1.389    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y92         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.586    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X35Y92         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.826     1.781    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y92         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.392     1.389    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.075     1.464    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.559     1.389    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.586    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X35Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.826     1.781    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y90         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.392     1.389    
    SLICE_X35Y90         FDRE (Hold_fdre_C_D)         0.075     1.464    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.558     1.388    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y89         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.585    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X35Y89         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.825     1.780    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y89         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.392     1.388    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.075     1.463    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.556     1.386    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X43Y89         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.583    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X43Y89         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.824     1.779    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X43Y89         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.393     1.386    
    SLICE_X43Y89         FDRE (Hold_fdre_C_D)         0.075     1.461    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.556     1.386    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.583    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X41Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.824     1.779    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y61         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.393     1.386    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.075     1.461    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y18   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y13   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X2Y32   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X41Y73   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X40Y74   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X43Y73   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X40Y73   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X42Y72   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X41Y74   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y67   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y93   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y67   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y93   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X40Y74   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X41Y74   u_jtag_mac/FSM_onehot_cs_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y93   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y93   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y67   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y67   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X36Y74   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X42Y79   u_jtag_mac/act_rd_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X42Y79   u_jtag_mac/act_rd_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           36  Failing Endpoints,  Worst Slack      -18.802ns,  Total Violation     -654.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.802ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        58.084ns  (logic 45.128ns (77.695%)  route 12.956ns (22.305%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.117 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.117    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[1]
                         net (fo=1, routed)           0.619    57.059    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIB0
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.624    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.367    38.257    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         38.257    
                         arrival time                         -57.059    
  -------------------------------------------------------------------
                         slack                                -18.802    

Slack (VIOLATED) :        -18.659ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.881ns  (logic 45.044ns (77.821%)  route 12.837ns (22.179%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.117 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.117    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    56.356 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[2]
                         net (fo=3, routed)           0.501    56.857    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIC1
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.624    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.426    38.198    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                         -56.857    
  -------------------------------------------------------------------
                         slack                                -18.659    

Slack (VIOLATED) :        -18.624ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.868ns  (logic 45.044ns (77.840%)  route 12.824ns (22.160%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.117 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.117    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    56.356 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[2]
                         net (fo=3, routed)           0.487    56.844    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIB1
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.624    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.405    38.219    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                         -56.844    
  -------------------------------------------------------------------
                         slack                                -18.624    

Slack (VIOLATED) :        -18.585ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.881ns  (logic 45.044ns (77.821%)  route 12.837ns (22.179%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.117 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.117    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    56.356 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[2]
                         net (fo=3, routed)           0.501    56.857    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIC0
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.624    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.352    38.272    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -56.857    
  -------------------------------------------------------------------
                         slack                                -18.585    

Slack (VIOLATED) :        -18.526ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.815ns  (logic 45.011ns (77.853%)  route 12.804ns (22.147%))
  Logic Levels:           39  (CARRY4=13 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 38.330 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    56.323 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/O[1]
                         net (fo=1, routed)           0.468    56.791    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIC0
    SLICE_X38Y87         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.475    38.330    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y87         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.453    38.783    
                         clock uncertainty           -0.160    38.622    
    SLICE_X38Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.357    38.265    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -56.791    
  -------------------------------------------------------------------
                         slack                                -18.526    

Slack (VIOLATED) :        -18.511ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.815ns  (logic 45.003ns (77.840%)  route 12.812ns (22.160%))
  Logic Levels:           39  (CARRY4=13 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    56.315 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/O[3]
                         net (fo=1, routed)           0.476    56.791    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIA0
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.624    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.344    38.280    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -56.791    
  -------------------------------------------------------------------
                         slack                                -18.511    

Slack (VIOLATED) :        -18.480ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.827ns  (logic 45.132ns (78.046%)  route 12.695ns (21.954%))
  Logic Levels:           39  (CARRY4=14 DSP48E1=19 LUT1=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           0.938    36.616    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    40.457 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24/P[32]
                         net (fo=16, routed)          1.303    41.759    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_n_73
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[37]_PCOUT[47])
                                                      2.016    43.775 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22/PCOUT[47]
                         net (fo=1, routed)           0.002    43.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22_n_106
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.490 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.492    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.205 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.207    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1_n_106
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    48.920 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__2/PCOUT[47]
                         net (fo=1, routed)           0.002    48.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__2_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    50.635 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__3/PCOUT[47]
                         net (fo=1, routed)           0.002    50.637    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__3_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.352    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__4_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    53.870 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__5/P[19]
                         net (fo=1, routed)           1.175    55.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__5_n_86
    SLICE_X93Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    55.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_2_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.816 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.816    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1_n_0
    SLICE_X93Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.930 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.930    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2_n_0
    SLICE_X93Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.264 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1/O[1]
                         net (fo=3, routed)           0.539    56.803    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/DIC1
    SLICE_X92Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.604    38.459    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/WCLK
    SLICE_X92Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism              0.453    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X92Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.428    38.323    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -56.803    
  -------------------------------------------------------------------
                         slack                                -18.480    

Slack (VIOLATED) :        -18.475ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.694ns  (logic 45.024ns (78.039%)  route 12.670ns (21.961%))
  Logic Levels:           40  (CARRY4=14 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.117 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.117    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    56.336 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[0]
                         net (fo=1, routed)           0.333    56.670    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIA1
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.453    38.785    
                         clock uncertainty           -0.160    38.624    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.429    38.195    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.195    
                         arrival time                         -56.670    
  -------------------------------------------------------------------
                         slack                                -18.475    

Slack (VIOLATED) :        -18.464ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.712ns  (logic 44.907ns (77.812%)  route 12.805ns (22.188%))
  Logic Levels:           39  (CARRY4=13 DSP48E1=19 LUT1=2 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 38.330 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           1.606    37.284    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    41.125 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14/P[32]
                         net (fo=16, routed)          1.118    42.243    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_n_73
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[46]_PCOUT[47])
                                                      2.016    44.259 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12/PCOUT[47]
                         net (fo=1, routed)           0.002    44.261    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.974 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.976    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.689 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.691    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    49.404 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2/PCOUT[47]
                         net (fo=1, routed)           0.002    49.406    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__2_n_106
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    51.119 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3/PCOUT[47]
                         net (fo=1, routed)           0.002    51.121    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__3_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.834 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.836    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__4_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    54.354 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5/P[19]
                         net (fo=2, routed)           0.873    55.226    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_12__5_n_86
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.124    55.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5/O
                         net (fo=1, routed)           0.000    55.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_5_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.883 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    55.883    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_2__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.000 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    56.000    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    56.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/O[0]
                         net (fo=1, routed)           0.468    56.688    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB1
    SLICE_X38Y87         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.475    38.330    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y87         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.453    38.783    
                         clock uncertainty           -0.160    38.622    
    SLICE_X38Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.399    38.223    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.223    
                         arrival time                         -56.688    
  -------------------------------------------------------------------
                         slack                                -18.464    

Slack (VIOLATED) :        -18.451ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.799ns  (logic 45.018ns (77.887%)  route 12.781ns (22.113%))
  Logic Levels:           38  (CARRY4=13 DSP48E1=19 LUT1=1 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.668    -1.024    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X37Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/Q
                         net (fo=33, routed)          0.909     0.341    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rdreq_d1_repN_alias
    SLICE_X35Y42         LUT5 (Prop_lut5_I2_O)        0.124     0.465 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4__6_i_1/O
                         net (fo=10, routed)          0.603     1.069    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_0[0]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.036     5.105 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6/PCOUT[47]
                         net (fo=1, routed)           0.002     5.107    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__6_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.820 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13/PCOUT[47]
                         net (fo=1, routed)           0.002     6.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__13_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.340 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14/P[20]
                         net (fo=1, routed)           1.410     9.749    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__14_n_85
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.423 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1/CO[3]
                         net (fo=1, routed)           0.001    10.538    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.652    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.986 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3/O[1]
                         net (fo=3, routed)           0.742    11.728    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp2_inferred__6/i___14_carry__3_n_6
    SLICE_X61Y51         LUT2 (Prop_lut2_I0_O)        0.303    12.031 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5/O
                         net (fo=1, routed)           0.000    12.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.563 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3/CO[3]
                         net (fo=21, routed)          0.937    13.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp1_inferred__6/i___4_carry__3_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.124    13.624 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2/O
                         net (fo=8, routed)           1.276    14.901    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04_i_2_n_0
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    18.937 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.939    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__5_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.652 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41/PCOUT[47]
                         net (fo=1, routed)           0.002    20.654    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__41_n_106
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.367 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42/PCOUT[47]
                         net (fo=1, routed)           0.002    22.369    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__42_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43/PCOUT[47]
                         net (fo=1, routed)           0.002    24.084    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__43_n_106
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.797 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44/PCOUT[47]
                         net (fo=1, routed)           0.002    25.799    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__44_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45/PCOUT[47]
                         net (fo=1, routed)           0.002    27.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__45_n_106
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.227 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46/PCOUT[47]
                         net (fo=1, routed)           0.002    29.229    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__46_n_106
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    30.747 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47/P[22]
                         net (fo=2, routed)           1.060    31.807    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__47_n_83
    SLICE_X84Y68         LUT1 (Prop_lut1_I0_O)        0.124    31.931 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000    31.931    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___16_carry__0_i_1__1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.481 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.481    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__0_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.595 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.595    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.709 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.709    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__2_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.948 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3/O[2]
                         net (fo=2, routed)           0.776    33.723    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_02_inferred__5/i___16_carry__3_n_5
    SLICE_X82Y71         LUT2 (Prop_lut2_I1_O)        0.302    34.025 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    34.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/i___4_carry__3_i_7__11_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.558 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3/CO[3]
                         net (fo=19, routed)          0.995    35.553    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01_inferred__5/i___4_carry__3_n_0
    SLICE_X81Y73         LUT2 (Prop_lut2_I0_O)        0.124    35.677 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5/O
                         net (fo=2, routed)           0.938    36.616    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_14_i_5_n_0
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_A[13]_P[32])
                                                      3.841    40.457 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24/P[32]
                         net (fo=16, routed)          1.303    41.759    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_24_n_73
    DSP48_X3Y33          DSP48E1 (Prop_dsp48e1_C[37]_PCOUT[47])
                                                      2.016    43.775 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22/PCOUT[47]
                         net (fo=1, routed)           0.002    43.777    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22_n_106
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    45.490 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0/PCOUT[47]
                         net (fo=1, routed)           0.002    45.492    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__0_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    47.205 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1/PCOUT[47]
                         net (fo=1, routed)           0.002    47.207    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__1_n_106
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    48.920 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__2/PCOUT[47]
                         net (fo=1, routed)           0.002    48.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__2_n_106
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    50.635 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__3/PCOUT[47]
                         net (fo=1, routed)           0.002    50.637    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__3_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    52.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__4/PCOUT[47]
                         net (fo=1, routed)           0.002    52.352    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__4_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.518    53.870 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__5/P[19]
                         net (fo=1, routed)           1.175    55.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_22__5_n_86
    SLICE_X93Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    55.702 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.702    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_2_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.816 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.816    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1_n_0
    SLICE_X93Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.150 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2/O[1]
                         net (fo=1, routed)           0.625    56.775    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/DIC1
    SLICE_X92Y89         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         1.604    38.459    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X92Y89         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.453    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X92Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.428    38.323    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -56.775    
  -------------------------------------------------------------------
                         slack                                -18.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.792%)  route 0.121ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.582    -0.626    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X56Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[14]/Q
                         net (fo=1, routed)           0.121    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/DIA0
    SLICE_X54Y42         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y42         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X54Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.445    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.582    -0.626    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X57Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[20]/Q
                         net (fo=2, routed)           0.111    -0.373    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/DIA0
    SLICE_X58Y42         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.851    -0.864    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X58Y42         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.255    -0.610    
    SLICE_X58Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.463    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.038%)  route 0.130ns (47.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.582    -0.626    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X56Y42         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[16]/Q
                         net (fo=2, routed)           0.130    -0.355    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/DIB0
    SLICE_X54Y42         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X54Y42         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.275    -0.592    
    SLICE_X54Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.446    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.039%)  route 0.511ns (79.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.560    -0.648    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X48Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.520 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[1]/Q
                         net (fo=62, routed)          0.511    -0.009    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/ADDRD1
    SLICE_X54Y41         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=757, routed)         0.849    -0.866    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X54Y41         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.503    -0.363    
    SLICE_X54Y41         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.108    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y32     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X59Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_1/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X94Y41     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_2/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y60     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_3/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X41Y93     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y42     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_48_53/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y41     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y41     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y86     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y86     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



