// Seed: 1321574885
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output reg id_3,
    output logic id_4,
    output id_5,
    input reg id_6,
    input id_7,
    output logic id_8,
    output id_9
);
  logic id_10 = 1;
  assign id_4 = 1'h0;
  initial begin
    id_5 = 1;
    id_3 = id_7 - 1;
    id_3 <= id_6;
  end
endmodule
