export interface DSDTopic {
  id: string
  title: string
  description: string
  icon: string
  href: string
  session: number
  co?: string
}

export const dsdTopics: DSDTopic[] = [
  {
    id: 'introduction',
    title: 'Introduction',
    description: 'Number systems, logic gates, and basic concepts',
    icon: 'ğŸ”¢',
    href: '/subjects/digital-system-design/topics/introduction',
    session: 1,
    co: 'CO1',
  },
  {
    id: 'boolean-algebra',
    title: 'Boolean Algebra',
    description: 'Laws, theorems, and algebraic manipulation',
    icon: 'ğŸ“',
    href: '/subjects/digital-system-design/topics/boolean-algebra',
    session: 2,
    co: 'CO1',
  },
  {
    id: 'sop-pos-optimization',
    title: 'SOP & POS Optimization',
    description: 'K-maps and simplification techniques',
    icon: 'ğŸ—ºï¸',
    href: '/subjects/digital-system-design/topics/sop-pos-optimization',
    session: 3,
    co: 'CO1',
  },
  {
    id: 'comparators',
    title: 'Comparators',
    description: 'Magnitude comparators and equality checkers',
    icon: 'âš–ï¸',
    href: '/subjects/digital-system-design/topics/comparators',
    session: 3,
    co: 'CO1',
  },
  {
    id: 'adders-subtractors',
    title: 'Adders & Subtractors',
    description: 'Half & full adders/subtractors',
    icon: 'â•',
    href: '/subjects/digital-system-design/topics/adders-subtractors',
    session: 4,
    co: 'CO1',
  },
  {
    id: 'mux-demux',
    title: 'MUX & DEMUX',
    description: 'Multiplexers and demultiplexers',
    icon: 'ğŸ”€',
    href: '/subjects/digital-system-design/topics/mux-demux',
    session: 5,
    co: 'CO1',
  },
  {
    id: 'encoder-decoder',
    title: 'Encoder & Decoder',
    description: 'Encoders and decoders',
    icon: 'ğŸ”',
    href: '/subjects/digital-system-design/topics/encoder-decoder',
    session: 6,
    co: 'CO1',
  },
  {
    id: 'latches-flip-flops',
    title: 'Latches & Flip-Flops',
    description: 'SR, JK, D, T Flip-flops and triggering methods',
    icon: 'ğŸ”„',
    href: '/subjects/digital-system-design/topics/latches-flip-flops',
    session: 7,
    co: 'CO2',
  },
  {
    id: 'registers-counters',
    title: 'Registers & Counters',
    description: 'Shift registers, Async/Sync counters, Ring & Johnson counters',
    icon: 'â±ï¸',
    href: '/subjects/digital-system-design/topics/registers-counters',
    session: 8,
    co: 'CO2',
  },
  {
    id: 'memory-units',
    title: 'Memory Units',
    description: 'RAM organization, Memory decoding, and ROM types',
    icon: 'ğŸ’¾',
    href: '/subjects/digital-system-design/topics/memory-units',
    session: 9,
    co: 'CO2',
  },
  {
    id: 'pld-prom',
    title: 'PLD & PROM',
    description: 'Programmable Logic Devices and PROM',
    icon: 'ğŸ’¾',
    href: '/subjects/digital-system-design/topics/pld-prom',
    session: 10,
    co: 'CO1',
  },
  {
    id: 'pla-pal',
    title: 'PLA & PAL',
    description: 'Advanced PLD comparison',
    icon: 'âš¡',
    href: '/subjects/digital-system-design/topics/pla-pal',
    session: 11,
    co: 'CO1',
  },
  {
    id: 'cpld-fpga',
    title: 'CPLD & FPGA',
    description: 'CPLD and FPGA architecture',
    icon: 'ğŸ”§',
    href: '/subjects/digital-system-design/topics/cpld-fpga',
    session: 23,
    co: 'CO1',
  },
  {
    id: 'reversible-gates',
    title: 'Reversible Gates',
    description: 'Reversible logic gates',
    icon: 'ğŸ”„',
    href: '/subjects/digital-system-design/topics/reversible-gates',
    session: 25,
    co: 'CO1',
  },
  {
    id: 'cisc-risc',
    title: 'CISC vs RISC',
    description: 'Architecture comparison and features',
    icon: 'âš–ï¸',
    href: '/subjects/digital-system-design/topics/cisc-risc',
    session: 12,
    co: 'CO3',
  },
  {
    id: 'multi-cycle-implementation',
    title: 'Multi-cycle Implementation',
    description: 'Breaking instruction execution into multiple clock cycles',
    icon: 'ğŸ”„',
    href: '/subjects/digital-system-design/topics/multi-cycle-implementation',
    session: 13,
    co: 'CO3',
  },
  {
    id: 'microcomputer-architecture',
    title: 'Microcomputer Architecture',
    description: 'CPU architecture, buses, registers, and instruction cycle',
    icon: 'ğŸ’»',
    href: '/subjects/digital-system-design/topics/microcomputer-architecture',
    session: 12,
    co: 'CO3',
  },
  {
    id: 'control-unit-design',
    title: 'Control Unit Design',
    description: 'Hardwired vs Micro-programmed realization',
    icon: 'ğŸ®',
    href: '/subjects/digital-system-design/topics/control-unit-design',
    session: 13,
    co: 'CO3',
  },
  {
    id: 'operands-addressing-modes',
    title: 'Operands and Addressing Modes',
    description: 'Operand types and addressing modes (immediate, register, direct, indirect, indexed, etc.)',
    icon: 'ğŸ“',
    href: '/subjects/digital-system-design/topics/operands-addressing-modes',
    session: 13,
    co: 'CO3',
  },
  {
    id: 'instruction-formats',
    title: 'Instruction Formats',
    description: 'Zero-address, one-address, two-address, three-address, stack-based, accumulator-based, register-based formats',
    icon: 'ğŸ“‹',
    href: '/subjects/digital-system-design/topics/instruction-formats',
    session: 14,
    co: 'CO3',
  },
  {
    id: 'instruction-set-machine-cycle',
    title: 'Instruction Set and Machine Cycle',
    description: 'Instruction classification, machine cycles (fetch, memory read/write, I/O read/write, interrupt)',
    icon: 'âš™ï¸',
    href: '/subjects/digital-system-design/topics/instruction-set-machine-cycle',
    session: 15,
    co: 'CO3',
  },
  {
    id: 'instruction-level-parallelism',
    title: 'Instruction Level Parallelism',
    description: 'Concepts of ILP and its importance',
    icon: 'âš¡',
    href: '/subjects/digital-system-design/topics/instruction-level-parallelism',
    session: 17,
    co: 'CO3',
  },
  {
    id: 'subroutine-call-return',
    title: 'Subroutine Call and Return Mechanism',
    description: 'Subroutine concepts, call mechanism, return mechanism, call stack, stack diagrams',
    icon: 'ğŸ“',
    href: '/subjects/digital-system-design/topics/subroutine-call-return',
    session: 16,
    co: 'CO3',
  },
  {
    id: 'pipelining-hazards',
    title: 'Pipelining & Hazards',
    description: 'Instruction pipelining, hazards, and parallelism',
    icon: 'ğŸš€',
    href: '/subjects/digital-system-design/topics/pipelining-hazards',
    session: 17,
    co: 'CO3',
  },
  {
    id: 'memory-hierarchy-cache',
    title: 'Memory Hierarchy & Cache',
    description: 'Locality, Cache mapping, and replacement policies',
    icon: 'ğŸ§ ',
    href: '/subjects/digital-system-design/topics/memory-hierarchy-cache',
    session: 18,
    co: 'CO4',
  },
  {
    id: 'storage-systems',
    title: 'Storage Systems',
    description: 'External storage, Magnetic disks, RAID, and Flash memory',
    icon: 'ğŸ’¾',
    href: '/subjects/digital-system-design/topics/storage-systems',
    session: 20,
    co: 'CO4',
  },
  {
    id: 'virtual-memory',
    title: 'Virtual Memory',
    description: 'Paging, TLB, and address translation',
    icon: 'ğŸ“„',
    href: '/subjects/digital-system-design/topics/virtual-memory',
    session: 19,
    co: 'CO4',
  },
  {
    id: 'io-organization',
    title: 'I/O Organization',
    description: 'Handshaking, Interrupts, and DMA',
    icon: 'ğŸ”Œ',
    href: '/subjects/digital-system-design/topics/io-organization',
    session: 20,
    co: 'CO4',
  },
  {
    id: 'parallel-architectures',
    title: 'Parallel Architectures',
    description: 'Superscalar, VLIW, Multicore, and SIMD',
    icon: 'âš¡',
    href: '/subjects/digital-system-design/topics/parallel-architectures',
    session: 21,
    co: 'CO5',
  },
  {
    id: 'low-power-techniques',
    title: 'Low Power Techniques',
    description: 'Clock gating and DVFS',
    icon: 'ğŸ”‹',
    href: '/subjects/digital-system-design/topics/low-power-techniques',
    session: 22,
    co: 'CO5',
  },
  {
    id: 'processor-integration-project',
    title: 'Mini-project: Processor Integration',
    description: 'Integrating processor subsystems: ALU, CU, Memory, and I/O',
    icon: 'ğŸ—ï¸',
    href: '/subjects/digital-system-design/topics/processor-integration-project',
    session: 24,
    co: 'CO5',
  },

  {
    id: 'hdl-basics',
    title: 'HDL Basics',
    description: 'Introduction to Verilog and VHDL',
    icon: 'ğŸ“',
    href: '/subjects/digital-system-design/topics/hdl-basics',
    session: 24,
    co: 'CO5',
  },

  {
    id: 'digital-applications',
    title: 'Real-world Applications',
    description: 'LED control, Security systems, and Digital displays',
    icon: 'ğŸ’¡',
    href: '/subjects/digital-system-design/topics/digital-applications',
    session: 26,
    co: 'CO6',
  },
  {
    id: 'important-questions',
    title: 'Important Questions',
    description: 'Selected important questions with detailed solutions',
    icon: 'ğŸ“š',
    href: '/subjects/digital-system-design/topics/important-questions',
    session: 0,
    co: 'resources',
  },
]

