# Reading pref.tcl
# do week13_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying B:/Programs/QuartusPrimeLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {week13.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:26 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." week13.vo 
# -- Compiling module control_unit
# -- Compiling module hard_block
# 
# Top level modules:
# 	control_unit
# End time: 19:38:26 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Angel/Documents/GitHub/Computer-Architecture/week\ 13/ex {C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:27 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex" C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:38:27 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Angel/Documents/GitHub/Computer-Architecture/week\ 13/ex {C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:28 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex" C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 19:38:28 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  1
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" 1 
# Start time: 19:38:29 on Nov 26,2020
# ** Error: (vsim-3170) Could not find '1'.
#         Searched libraries:
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera_lnsim
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./week13_run_msim_gate_verilog.do PAUSED at line 13
vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.testbench
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.testbench 
# Start time: 19:38:29 on Nov 26,2020
# Loading work.testbench
# Loading work.control_unit
# ** Error: (vsim-3033) Instantiation of 'main_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cu File: C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/control_unit.v Line: 9
#         Searched libraries:
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera_lnsim
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Instantiation of 'alu_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cu File: C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/control_unit.v Line: 10
#         Searched libraries:
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera_lnsim
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./week13_run_msim_gate_verilog.do PAUSED at line 13
# Load canceled
vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.control_unit
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.control_unit 
# Start time: 19:38:29 on Nov 26,2020
# Loading work.control_unit
# ** Error: (vsim-3033) Instantiation of 'main_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit File: C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/control_unit.v Line: 9
#         Searched libraries:
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera_lnsim
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
# ** Error: (vsim-3033) Instantiation of 'alu_decoder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit File: C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/control_unit.v Line: 10
#         Searched libraries:
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/altera_lnsim
#             B:/Programs/QuartusPrimeLite/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
#             C:/Users/Angel/Documents/GitHub/Computer-Architecture/week 13/ex/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./week13_run_msim_gate_verilog.do PAUSED at line 13
# End time: 19:41:04 on Nov 26,2020, Elapsed time: 0:02:35
# Errors: 5, Warnings: 0
