// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Tue Mar 16 17:56:51 2021
// Host        : fpgdev running 64-bit Ubuntu 16.04.7 LTS
// Command     : write_verilog -force -mode funcsim
//               /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1/ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0_sim_netlist.v
// Design      : design_1_cmac_usplus_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module design_1_cmac_usplus_0_0
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock0_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock1_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock2_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock3_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_hi_ser_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_lane_alignment_status_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_inst_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count0_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count1_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count2_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count3_inc_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_0_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_1_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_2_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_3_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_rsfec_lane_mapping_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_inst_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y5" *) 
  (* C_ENABLE_PIPELINE_REG = "0" *) 
  (* C_GT_DRP_CLK = "100.00" *) 
  (* C_GT_REF_CLK_FREQ = "156.250000" *) 
  (* C_GT_RX_BUFFER_BYPASS = "0" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X0Y40" *) 
  (* C_LANE2_GT_LOC = "X0Y41" *) 
  (* C_LANE3_GT_LOC = "X0Y42" *) 
  (* C_LANE4_GT_LOC = "X0Y43" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "1" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) 
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(1'b0),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(1'b0),
        .ctl_rx_rsfec_enable_correction(1'b0),
        .ctl_rx_rsfec_enable_indication(1'b0),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(1'b0),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(NLW_inst_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_inst_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(NLW_inst_stat_rx_rsfec_am_lock0_UNCONNECTED),
        .stat_rx_rsfec_am_lock1(NLW_inst_stat_rx_rsfec_am_lock1_UNCONNECTED),
        .stat_rx_rsfec_am_lock2(NLW_inst_stat_rx_rsfec_am_lock2_UNCONNECTED),
        .stat_rx_rsfec_am_lock3(NLW_inst_stat_rx_rsfec_am_lock3_UNCONNECTED),
        .stat_rx_rsfec_corrected_cw_inc(NLW_inst_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_cw_inc(NLW_inst_stat_rx_rsfec_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_err_count0_inc(NLW_inst_stat_rx_rsfec_err_count0_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count1_inc(NLW_inst_stat_rx_rsfec_err_count1_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count2_inc(NLW_inst_stat_rx_rsfec_err_count2_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count3_inc(NLW_inst_stat_rx_rsfec_err_count3_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_hi_ser(NLW_inst_stat_rx_rsfec_hi_ser_UNCONNECTED),
        .stat_rx_rsfec_lane_alignment_status(NLW_inst_stat_rx_rsfec_lane_alignment_status_UNCONNECTED),
        .stat_rx_rsfec_lane_fill_0(NLW_inst_stat_rx_rsfec_lane_fill_0_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_1(NLW_inst_stat_rx_rsfec_lane_fill_1_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_2(NLW_inst_stat_rx_rsfec_lane_fill_2_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_3(NLW_inst_stat_rx_rsfec_lane_fill_3_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_mapping(NLW_inst_stat_rx_rsfec_lane_mapping_UNCONNECTED[7:0]),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(NLW_inst_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_inst_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_inst_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_axis2lbus_segmented_top" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic i_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_design_1_cmac_usplus_0_0_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo
   (Q,
    D,
    \rot_reg[0] ,
    sel,
    rx_clk_0,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    dout,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rd_ptr[2]_i_4__1 ,
    \rd_ptr[2]_i_4__1_0 ,
    \axis_tkeep[63]_i_21 ,
    \rot[1]_i_5 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rot_reg[0]_8 ,
    \axis_tkeep[63]_i_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    \rot[1]_i_6_0 ,
    \rot[1]_i_6_1 ,
    \rot[1]_i_6_2 ,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [0:0]D;
  output \rot_reg[0] ;
  output sel;
  output rx_clk_0;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[0]_0 ;
  input \rot_reg[0]_3 ;
  input \rot_reg[0]_4 ;
  input \rot_reg[0]_5 ;
  input [1:0]\rd_ptr_reg[2]_0 ;
  input [1:0]dout;
  input \rot_reg[0]_6 ;
  input \rot_reg[0]_7 ;
  input [1:0]\rd_ptr[2]_i_4__1 ;
  input \rd_ptr[2]_i_4__1_0 ;
  input [1:0]\axis_tkeep[63]_i_21 ;
  input [1:0]\rot[1]_i_5 ;
  input \rd_ptr_reg[2]_1 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rot_reg[0]_8 ;
  input \axis_tkeep[63]_i_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_6_0 ;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input \rot[1]_i_6_0 ;
  input \rot[1]_i_6_1 ;
  input \rot[1]_i_6_2 ;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]\axis_tkeep[63]_i_21 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire [1:0]\rd_ptr[2]_i_4__1 ;
  wire \rd_ptr[2]_i_4__1_0 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [1:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rot[1]_i_10_n_0 ;
  wire [1:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot[1]_i_6_0 ;
  wire \rot[1]_i_6_1 ;
  wire \rot[1]_i_6_2 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[1] ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \axis_tkeep[63]_i_13 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(dout[0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\axis_tkeep[63]_i_3_1 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_18 
       (.I0(\axis_tkeep[63]_i_6 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rot[1]_i_10_n_0 ),
        .I3(\axis_tkeep[63]_i_6_0 ),
        .I4(\axis_tkeep[63]_i_6_1 ),
        .I5(\axis_tkeep[63]_i_6_2 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot[1]_i_5_0 ),
        .I1(dout[1]),
        .I2(\axis_tkeep[63]_i_3_0 ),
        .I3(\axis_tkeep[63]_i_3_1 ),
        .I4(\rot[1]_i_5 [1]),
        .I5(\rot[1]_i_10_n_0 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_38 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(\axis_tkeep[63]_i_21 [1]),
        .I3(\rot[1]_i_5 [1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__2_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_2 ),
        .I5(dout[1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__2 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3032023230154515)) 
    \rd_ptr[2]_i_4__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(rx_clk_0),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_0 [1]),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2F22)) 
    \rd_ptr[2]_i_5 
       (.I0(dout[1]),
        .I1(\rot_reg[0]_6 ),
        .I2(\rot_reg[0]_7 ),
        .I3(\rd_ptr[2]_i_4__1 [1]),
        .I4(\rot_reg[0]_0 ),
        .I5(\rd_ptr[2]_i_4__1_0 ),
        .O(rx_clk_0));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_3 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[0]_5 ),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rot[1]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rot[1]_i_6_0 ),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .I3(\rot[1]_i_6_1 ),
        .I4(\rd_ptr_reg[2]_0 [1]),
        .I5(\rot[1]_i_6_2 ),
        .O(\rot[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[0]_5 ),
        .I3(\rot_reg[0]_3 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \rot[1]_i_6 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\axis_tkeep[63]_i_21 [0]),
        .I3(\rot_reg[0]_7 ),
        .I4(\rot_reg[0]_6 ),
        .I5(\rd_ptr[2]_i_4__1 [0]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\wr_ptr_reg[2]_0 [1]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_16
   (Q,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0] ,
    SR,
    p_0_in,
    \rot_reg[1] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    sel,
    \rd_ptr_reg[2]_2 ,
    \rot_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[15] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[63] ,
    \axis_tkeep_reg[63]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6 ,
    dout,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rot_reg[1]_5 ,
    \rot_reg[1]_6 ,
    \rot_reg[1]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \axis_tkeep[63]_i_17 ,
    \axis_tkeep[63]_i_17_0 ,
    \axis_tkeep[63]_i_17_1 ,
    rx_clk,
    E);
  output [2:0]Q;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0] ;
  output [0:0]SR;
  output p_0_in;
  output [3:0]\rot_reg[1] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input sel;
  input [0:0]\rd_ptr_reg[2]_2 ;
  input \rot_reg[1]_0 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[47]_0 ;
  input \axis_tkeep_reg[15] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[63] ;
  input \axis_tkeep_reg[63]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input \axis_tkeep[63]_i_6 ;
  input [1:0]dout;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_6_0 ;
  input [0:0]\axis_tkeep[63]_i_6_1 ;
  input [1:0]\rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rot_reg[1]_5 ;
  input \rot_reg[1]_6 ;
  input [0:0]\rot_reg[1]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \axis_tkeep[63]_i_17 ;
  input \axis_tkeep[63]_i_17_0 ;
  input \axis_tkeep[63]_i_17_1 ;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17 ;
  wire \axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_17_1 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire [0:0]\axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[47]_0 ;
  wire \axis_tkeep_reg[63] ;
  wire \axis_tkeep_reg[63]_0 ;
  wire [1:0]dout;
  wire p_0_in;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire \rd_ptr[2]_i_4__1_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [0:0]\rd_ptr_reg[2]_2 ;
  wire [1:0]\rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot[1]_i_5_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire [3:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire [0:0]\rot_reg[1]_7 ;
  wire rx_clk;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT5 #(
    .INIT(32'hFF08FFFF)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[15]_0 ),
        .I4(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[31]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[31] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [2]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[63] ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_17 ),
        .I2(\rd_ptr_reg[2]_3 [0]),
        .I3(\axis_tkeep[63]_i_17_0 ),
        .I4(\rd_ptr_reg[2]_3 [1]),
        .I5(\axis_tkeep[63]_i_17_1 ),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[0]_0 ),
        .I1(\axis_tkeep[63]_i_6 ),
        .I2(dout[1]),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_6_0 ),
        .I5(\axis_tkeep[63]_i_6_1 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF222F)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr_reg[2]_9 ),
        .I4(\rd_ptr_reg[2]_10 ),
        .I5(\rd_ptr_reg[2]_11 ),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tvalid_i_1
       (.I0(\rot_reg[1] [2]),
        .I1(\rot_reg[1] [3]),
        .I2(\rot_reg[1] [0]),
        .I3(\rot_reg[1] [1]),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__1_n_0 ),
        .I3(sel),
        .I4(\rot_reg[0] ),
        .I5(\rd_ptr_reg[2]_2 ),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__0 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00200222FB0B0333)) 
    \rd_ptr[2]_i_4__1 
       (.I0(\rd_ptr_reg[2]_3 [0]),
        .I1(\rd_ptr_reg[2]_3 [1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rot[1]_i_1 
       (.I0(\rot_reg[1]_0 ),
        .I1(sel),
        .I2(\rot_reg[0] ),
        .I3(\rot[1]_i_5_n_0 ),
        .I4(\wr_ptr_reg[0]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \rot[1]_i_5 
       (.I0(\rot_reg[0]_0 ),
        .I1(\axis_tkeep_reg[47]_0 ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[1]_3 ),
        .O(\rot[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[0]),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_6 ),
        .I5(\rot_reg[1]_7 ),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h4104001000204104)) 
    \wr_ptr[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [1]),
        .I5(Q[1]),
        .O(\rd_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_17
   (Q,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    \axis_tkeep[63]_i_22 ,
    \rot_reg[1] ,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[0]_0 ,
    rx_clk_0,
    sel,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    dout,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \axis_tkeep[63]_i_6_3 ,
    \axis_tkeep[63]_i_6_4 ,
    \axis_tkeep[63]_i_6_5 ,
    \axis_tkeep[63]_i_6_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    axis_tuser_reg,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output \wr_ptr_reg[2]_0 ;
  output \axis_tkeep[63]_i_22 ;
  output \rot_reg[1] ;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[0]_0 ;
  output rx_clk_0;
  input sel;
  input \rd_ptr_reg[2]_1 ;
  input [1:0]\rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input [1:0]\rd_ptr_reg[2]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \rot_reg[1]_3 ;
  input [2:0]\axis_tkeep[63]_i_6_0 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [1:0]dout;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \axis_tkeep[63]_i_6_3 ;
  input \axis_tkeep[63]_i_6_4 ;
  input \axis_tkeep[63]_i_6_5 ;
  input \axis_tkeep[63]_i_6_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input [0:0]axis_tuser_reg;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_22 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire [2:0]\axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire \axis_tkeep[63]_i_6_3 ;
  wire \axis_tkeep[63]_i_6_4 ;
  wire \axis_tkeep[63]_i_6_5 ;
  wire \axis_tkeep[63]_i_6_6 ;
  wire [0:0]axis_tuser_reg;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rd_ptr[2]_i_4_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [1:0]\rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire [1:0]\rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:1]wr_ptr0;
  wire \wr_ptr[0]_i_1__2_n_0 ;
  wire \wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axis_tkeep[63]_i_11 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rd_ptr_reg[2]_7 [0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\rd_ptr_reg[2]_7 [1]),
        .I5(\axis_tkeep[63]_i_3_1 ),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_6_3 ),
        .I1(\axis_tkeep[63]_i_6_4 ),
        .I2(\rot_reg[0] ),
        .I3(\axis_tkeep[63]_i_6_5 ),
        .I4(\axis_tkeep[63]_i_6_6 ),
        .I5(\rot_reg[1]_1 ),
        .O(\axis_tkeep[63]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_19 
       (.I0(\axis_tkeep[63]_i_6_1 ),
        .I1(\rd_ptr_reg[2]_2 [1]),
        .I2(\axis_tkeep[63]_i_6_2 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_6_0 [2]),
        .I5(\rot_reg[0] ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEFEE)) 
    \axis_tkeep[63]_i_6 
       (.I0(\axis_tkeep[63]_i_17_n_0 ),
        .I1(\rd_ptr_reg[2]_3 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\axis_tkeep[63]_i_22 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser_i_1
       (.I0(\rd_ptr_reg[2]_2 [0]),
        .I1(\axis_tkeep[63]_i_6_0 [1]),
        .I2(dout[1]),
        .I3(axis_tuser_reg),
        .O(rx_clk_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_22 ),
        .I2(\rd_ptr[2]_i_4_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_1 ),
        .I5(\rd_ptr_reg[2]_2 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__1 
       (.I0(Q[2]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(Q[1]),
        .I3(\rd_ptr_reg[2]_0 [1]),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3015451530320232)) 
    \rd_ptr[2]_i_4 
       (.I0(\rd_ptr_reg[2]_7 [0]),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rd_ptr_reg[2]_9 ),
        .I3(\rd_ptr_reg[2]_10 ),
        .I4(\rd_ptr_reg[2]_11 ),
        .I5(\rd_ptr_reg[2]_7 [1]),
        .O(\rd_ptr[2]_i_4_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rot_reg[0] ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rot_reg[1]_2 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[1]_3 ),
        .I2(\axis_tkeep[63]_i_6_0 [0]),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(dout[0]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wr_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_5 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\wr_ptr[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(Q[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_18
   (\rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    D,
    \rot_reg[0]_2 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    E,
    Q,
    dout,
    \rd_ptr_reg[2]_1 ,
    \rot_reg[1] ,
    \rot[1]_i_5 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    sel,
    \rd_ptr_reg[2]_3 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_18 ,
    \axis_tkeep[63]_i_18_0 ,
    \axis_tkeep[63]_i_18_1 ,
    din,
    \wr_ptr_reg[2]_1 ,
    \wr_ptr_reg[2]_2 ,
    \wr_ptr_reg[2]_3 ,
    SR,
    rx_clk);
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output [0:0]D;
  output \rot_reg[0]_2 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  input [1:0]Q;
  input [2:0]dout;
  input [1:0]\rd_ptr_reg[2]_1 ;
  input [0:0]\rot_reg[1] ;
  input [2:0]\rot[1]_i_5 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input sel;
  input \rd_ptr_reg[2]_3 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_18 ;
  input \axis_tkeep[63]_i_18_0 ;
  input \axis_tkeep[63]_i_18_1 ;
  input [0:0]din;
  input \wr_ptr_reg[2]_1 ;
  input \wr_ptr_reg[2]_2 ;
  input \wr_ptr_reg[2]_3 ;
  input [0:0]SR;
  input rx_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_18 ;
  wire \axis_tkeep[63]_i_18_0 ;
  wire \axis_tkeep[63]_i_18_1 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire [0:0]din;
  wire [2:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [1:0]\rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rot[1]_i_13_n_0 ;
  wire [2:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire [0:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire sel;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire \wr_ptr_reg[2]_1 ;
  wire \wr_ptr_reg[2]_2 ;
  wire \wr_ptr_reg[2]_3 ;

  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_12 
       (.I0(\rot_reg[0]_3 ),
        .I1(\axis_tkeep[63]_i_3_0 ),
        .I2(\rot[1]_i_5 [1]),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_3 ),
        .I5(dout[1]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot[1]_i_5_0 ),
        .I1(\rot[1]_i_5 [2]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep[63]_i_3 ),
        .I4(dout[2]),
        .I5(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(\rd_ptr_reg[2]_0 [2]),
        .I1(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_2 ),
        .I2(\rd_ptr[2]_i_4__0_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_1 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(\rd_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00880808F00CECEC)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__0_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[0]),
        .I3(\rd_ptr_reg[2]_1 [0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_12 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_18 ),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_18_0 ),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_18_1 ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 [0]),
        .I3(dout[0]),
        .O(\rot[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rot[1]_i_5 [0]),
        .I3(\rot_reg[1] ),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_15 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rot_reg[1] ),
        .I3(\rd_ptr_reg[2]_1 [0]),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_2 ),
        .I2(\rot_reg[1]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot[1]_i_13_n_0 ),
        .I2(\rot_reg[1] ),
        .I3(\rot_reg[1]_3 ),
        .I4(\rot_reg[1]_4 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3_n_0 ),
        .I1(din),
        .I2(\wr_ptr_reg[2]_1 ),
        .I3(\wr_ptr_reg[2]_2 ),
        .I4(\wr_ptr_reg[2]_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [1]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0_gt,design_1_cmac_usplus_0_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_gt" *) 
(* X_CORE_INFO = "design_1_cmac_usplus_0_0_gt_gtwizard_top,Vivado 2020.2" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "40" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "40" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_gt_gtwizard_gtye4" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_19 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_20 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_21 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_23 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_24 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "40" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "156.250000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "40" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) (* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_gt_gtwizard_top" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    rx_preambleout,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[1]_6 ,
    \rot_reg[1]_7 ,
    \rot_reg[1]_8 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_9 ,
    \rot_reg[1]_10 ,
    \rot_reg[1]_11 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[1]_12 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    rx_clk_0,
    rx_axis_tdata,
    rx_axis_tkeep,
    p_0_in,
    rx_clk,
    axis_tuser_reg_0,
    rx_preout,
    Q,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \axis_tkeep_reg[47]_2 ,
    dout,
    SR);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [55:0]rx_preambleout;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[1]_2 ;
  output \rot_reg[1]_3 ;
  output \rot_reg[1]_4 ;
  output \rot_reg[1]_5 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[1]_6 ;
  output \rot_reg[1]_7 ;
  output \rot_reg[1]_8 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_9 ;
  output \rot_reg[1]_10 ;
  output \rot_reg[1]_11 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[1]_12 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output rx_clk_0;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input p_0_in;
  input rx_clk;
  input axis_tuser_reg_0;
  input [55:0]rx_preout;
  input [1:0]Q;
  input [133:0]\axis_tkeep_reg[47]_0 ;
  input [133:0]\axis_tkeep_reg[47]_1 ;
  input [133:0]\axis_tkeep_reg[47]_2 ;
  input [133:0]dout;
  input [3:0]SR;

  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata[0]_i_2_n_0 ;
  wire \axis_tdata[100]_i_2_n_0 ;
  wire \axis_tdata[101]_i_2_n_0 ;
  wire \axis_tdata[102]_i_2_n_0 ;
  wire \axis_tdata[103]_i_2_n_0 ;
  wire \axis_tdata[104]_i_2_n_0 ;
  wire \axis_tdata[105]_i_2_n_0 ;
  wire \axis_tdata[106]_i_2_n_0 ;
  wire \axis_tdata[107]_i_2_n_0 ;
  wire \axis_tdata[108]_i_2_n_0 ;
  wire \axis_tdata[109]_i_2_n_0 ;
  wire \axis_tdata[10]_i_2_n_0 ;
  wire \axis_tdata[110]_i_2_n_0 ;
  wire \axis_tdata[111]_i_2_n_0 ;
  wire \axis_tdata[112]_i_2_n_0 ;
  wire \axis_tdata[113]_i_2_n_0 ;
  wire \axis_tdata[114]_i_2_n_0 ;
  wire \axis_tdata[115]_i_2_n_0 ;
  wire \axis_tdata[116]_i_2_n_0 ;
  wire \axis_tdata[117]_i_2_n_0 ;
  wire \axis_tdata[118]_i_2_n_0 ;
  wire \axis_tdata[119]_i_2_n_0 ;
  wire \axis_tdata[11]_i_2_n_0 ;
  wire \axis_tdata[120]_i_2_n_0 ;
  wire \axis_tdata[121]_i_2_n_0 ;
  wire \axis_tdata[122]_i_2_n_0 ;
  wire \axis_tdata[123]_i_2_n_0 ;
  wire \axis_tdata[124]_i_2_n_0 ;
  wire \axis_tdata[125]_i_2_n_0 ;
  wire \axis_tdata[126]_i_2_n_0 ;
  wire \axis_tdata[127]_i_2_n_0 ;
  wire \axis_tdata[128]_i_2_n_0 ;
  wire \axis_tdata[129]_i_2_n_0 ;
  wire \axis_tdata[12]_i_2_n_0 ;
  wire \axis_tdata[130]_i_2_n_0 ;
  wire \axis_tdata[131]_i_2_n_0 ;
  wire \axis_tdata[132]_i_2_n_0 ;
  wire \axis_tdata[133]_i_2_n_0 ;
  wire \axis_tdata[134]_i_2_n_0 ;
  wire \axis_tdata[135]_i_2_n_0 ;
  wire \axis_tdata[136]_i_2_n_0 ;
  wire \axis_tdata[137]_i_2_n_0 ;
  wire \axis_tdata[138]_i_2_n_0 ;
  wire \axis_tdata[139]_i_2_n_0 ;
  wire \axis_tdata[13]_i_2_n_0 ;
  wire \axis_tdata[140]_i_2_n_0 ;
  wire \axis_tdata[141]_i_2_n_0 ;
  wire \axis_tdata[142]_i_2_n_0 ;
  wire \axis_tdata[143]_i_2_n_0 ;
  wire \axis_tdata[144]_i_2_n_0 ;
  wire \axis_tdata[145]_i_2_n_0 ;
  wire \axis_tdata[146]_i_2_n_0 ;
  wire \axis_tdata[147]_i_2_n_0 ;
  wire \axis_tdata[148]_i_2_n_0 ;
  wire \axis_tdata[149]_i_2_n_0 ;
  wire \axis_tdata[14]_i_2_n_0 ;
  wire \axis_tdata[150]_i_2_n_0 ;
  wire \axis_tdata[151]_i_2_n_0 ;
  wire \axis_tdata[152]_i_2_n_0 ;
  wire \axis_tdata[153]_i_2_n_0 ;
  wire \axis_tdata[154]_i_2_n_0 ;
  wire \axis_tdata[155]_i_2_n_0 ;
  wire \axis_tdata[156]_i_2_n_0 ;
  wire \axis_tdata[157]_i_2_n_0 ;
  wire \axis_tdata[158]_i_2_n_0 ;
  wire \axis_tdata[159]_i_2_n_0 ;
  wire \axis_tdata[15]_i_2_n_0 ;
  wire \axis_tdata[160]_i_2_n_0 ;
  wire \axis_tdata[161]_i_2_n_0 ;
  wire \axis_tdata[162]_i_2_n_0 ;
  wire \axis_tdata[163]_i_2_n_0 ;
  wire \axis_tdata[164]_i_2_n_0 ;
  wire \axis_tdata[165]_i_2_n_0 ;
  wire \axis_tdata[166]_i_2_n_0 ;
  wire \axis_tdata[167]_i_2_n_0 ;
  wire \axis_tdata[168]_i_2_n_0 ;
  wire \axis_tdata[169]_i_2_n_0 ;
  wire \axis_tdata[16]_i_2_n_0 ;
  wire \axis_tdata[170]_i_2_n_0 ;
  wire \axis_tdata[171]_i_2_n_0 ;
  wire \axis_tdata[172]_i_2_n_0 ;
  wire \axis_tdata[173]_i_2_n_0 ;
  wire \axis_tdata[174]_i_2_n_0 ;
  wire \axis_tdata[175]_i_2_n_0 ;
  wire \axis_tdata[176]_i_2_n_0 ;
  wire \axis_tdata[177]_i_2_n_0 ;
  wire \axis_tdata[178]_i_2_n_0 ;
  wire \axis_tdata[179]_i_2_n_0 ;
  wire \axis_tdata[17]_i_2_n_0 ;
  wire \axis_tdata[180]_i_2_n_0 ;
  wire \axis_tdata[181]_i_2_n_0 ;
  wire \axis_tdata[182]_i_2_n_0 ;
  wire \axis_tdata[183]_i_2_n_0 ;
  wire \axis_tdata[184]_i_2_n_0 ;
  wire \axis_tdata[185]_i_2_n_0 ;
  wire \axis_tdata[186]_i_2_n_0 ;
  wire \axis_tdata[187]_i_2_n_0 ;
  wire \axis_tdata[188]_i_2_n_0 ;
  wire \axis_tdata[189]_i_2_n_0 ;
  wire \axis_tdata[18]_i_2_n_0 ;
  wire \axis_tdata[190]_i_2_n_0 ;
  wire \axis_tdata[191]_i_2_n_0 ;
  wire \axis_tdata[192]_i_2_n_0 ;
  wire \axis_tdata[193]_i_2_n_0 ;
  wire \axis_tdata[194]_i_2_n_0 ;
  wire \axis_tdata[195]_i_2_n_0 ;
  wire \axis_tdata[196]_i_2_n_0 ;
  wire \axis_tdata[197]_i_2_n_0 ;
  wire \axis_tdata[198]_i_2_n_0 ;
  wire \axis_tdata[199]_i_2_n_0 ;
  wire \axis_tdata[19]_i_2_n_0 ;
  wire \axis_tdata[1]_i_2_n_0 ;
  wire \axis_tdata[200]_i_2_n_0 ;
  wire \axis_tdata[201]_i_2_n_0 ;
  wire \axis_tdata[202]_i_2_n_0 ;
  wire \axis_tdata[203]_i_2_n_0 ;
  wire \axis_tdata[204]_i_2_n_0 ;
  wire \axis_tdata[205]_i_2_n_0 ;
  wire \axis_tdata[206]_i_2_n_0 ;
  wire \axis_tdata[207]_i_2_n_0 ;
  wire \axis_tdata[208]_i_2_n_0 ;
  wire \axis_tdata[209]_i_2_n_0 ;
  wire \axis_tdata[20]_i_2_n_0 ;
  wire \axis_tdata[210]_i_2_n_0 ;
  wire \axis_tdata[211]_i_2_n_0 ;
  wire \axis_tdata[212]_i_2_n_0 ;
  wire \axis_tdata[213]_i_2_n_0 ;
  wire \axis_tdata[214]_i_2_n_0 ;
  wire \axis_tdata[215]_i_2_n_0 ;
  wire \axis_tdata[216]_i_2_n_0 ;
  wire \axis_tdata[217]_i_2_n_0 ;
  wire \axis_tdata[218]_i_2_n_0 ;
  wire \axis_tdata[219]_i_2_n_0 ;
  wire \axis_tdata[21]_i_2_n_0 ;
  wire \axis_tdata[220]_i_2_n_0 ;
  wire \axis_tdata[221]_i_2_n_0 ;
  wire \axis_tdata[222]_i_2_n_0 ;
  wire \axis_tdata[223]_i_2_n_0 ;
  wire \axis_tdata[224]_i_2_n_0 ;
  wire \axis_tdata[225]_i_2_n_0 ;
  wire \axis_tdata[226]_i_2_n_0 ;
  wire \axis_tdata[227]_i_2_n_0 ;
  wire \axis_tdata[228]_i_2_n_0 ;
  wire \axis_tdata[229]_i_2_n_0 ;
  wire \axis_tdata[22]_i_2_n_0 ;
  wire \axis_tdata[230]_i_2_n_0 ;
  wire \axis_tdata[231]_i_2_n_0 ;
  wire \axis_tdata[232]_i_2_n_0 ;
  wire \axis_tdata[233]_i_2_n_0 ;
  wire \axis_tdata[234]_i_2_n_0 ;
  wire \axis_tdata[235]_i_2_n_0 ;
  wire \axis_tdata[236]_i_2_n_0 ;
  wire \axis_tdata[237]_i_2_n_0 ;
  wire \axis_tdata[238]_i_2_n_0 ;
  wire \axis_tdata[239]_i_2_n_0 ;
  wire \axis_tdata[23]_i_2_n_0 ;
  wire \axis_tdata[240]_i_2_n_0 ;
  wire \axis_tdata[241]_i_2_n_0 ;
  wire \axis_tdata[242]_i_2_n_0 ;
  wire \axis_tdata[243]_i_2_n_0 ;
  wire \axis_tdata[244]_i_2_n_0 ;
  wire \axis_tdata[245]_i_2_n_0 ;
  wire \axis_tdata[246]_i_2_n_0 ;
  wire \axis_tdata[247]_i_2_n_0 ;
  wire \axis_tdata[248]_i_2_n_0 ;
  wire \axis_tdata[249]_i_2_n_0 ;
  wire \axis_tdata[24]_i_2_n_0 ;
  wire \axis_tdata[250]_i_2_n_0 ;
  wire \axis_tdata[251]_i_2_n_0 ;
  wire \axis_tdata[252]_i_2_n_0 ;
  wire \axis_tdata[253]_i_2_n_0 ;
  wire \axis_tdata[254]_i_2_n_0 ;
  wire \axis_tdata[255]_i_2_n_0 ;
  wire \axis_tdata[255]_i_3_n_0 ;
  wire \axis_tdata[256]_i_2_n_0 ;
  wire \axis_tdata[257]_i_2_n_0 ;
  wire \axis_tdata[258]_i_2_n_0 ;
  wire \axis_tdata[259]_i_2_n_0 ;
  wire \axis_tdata[25]_i_2_n_0 ;
  wire \axis_tdata[260]_i_2_n_0 ;
  wire \axis_tdata[261]_i_2_n_0 ;
  wire \axis_tdata[262]_i_2_n_0 ;
  wire \axis_tdata[263]_i_2_n_0 ;
  wire \axis_tdata[264]_i_2_n_0 ;
  wire \axis_tdata[265]_i_2_n_0 ;
  wire \axis_tdata[266]_i_2_n_0 ;
  wire \axis_tdata[267]_i_2_n_0 ;
  wire \axis_tdata[268]_i_2_n_0 ;
  wire \axis_tdata[269]_i_2_n_0 ;
  wire \axis_tdata[26]_i_2_n_0 ;
  wire \axis_tdata[270]_i_2_n_0 ;
  wire \axis_tdata[271]_i_2_n_0 ;
  wire \axis_tdata[272]_i_2_n_0 ;
  wire \axis_tdata[273]_i_2_n_0 ;
  wire \axis_tdata[274]_i_2_n_0 ;
  wire \axis_tdata[275]_i_2_n_0 ;
  wire \axis_tdata[276]_i_2_n_0 ;
  wire \axis_tdata[277]_i_2_n_0 ;
  wire \axis_tdata[278]_i_2_n_0 ;
  wire \axis_tdata[279]_i_2_n_0 ;
  wire \axis_tdata[27]_i_2_n_0 ;
  wire \axis_tdata[280]_i_2_n_0 ;
  wire \axis_tdata[281]_i_2_n_0 ;
  wire \axis_tdata[282]_i_2_n_0 ;
  wire \axis_tdata[283]_i_2_n_0 ;
  wire \axis_tdata[284]_i_2_n_0 ;
  wire \axis_tdata[285]_i_2_n_0 ;
  wire \axis_tdata[286]_i_2_n_0 ;
  wire \axis_tdata[287]_i_2_n_0 ;
  wire \axis_tdata[288]_i_2_n_0 ;
  wire \axis_tdata[289]_i_2_n_0 ;
  wire \axis_tdata[28]_i_2_n_0 ;
  wire \axis_tdata[290]_i_2_n_0 ;
  wire \axis_tdata[291]_i_2_n_0 ;
  wire \axis_tdata[292]_i_2_n_0 ;
  wire \axis_tdata[293]_i_2_n_0 ;
  wire \axis_tdata[294]_i_2_n_0 ;
  wire \axis_tdata[295]_i_2_n_0 ;
  wire \axis_tdata[296]_i_2_n_0 ;
  wire \axis_tdata[297]_i_2_n_0 ;
  wire \axis_tdata[298]_i_2_n_0 ;
  wire \axis_tdata[299]_i_2_n_0 ;
  wire \axis_tdata[29]_i_2_n_0 ;
  wire \axis_tdata[2]_i_2_n_0 ;
  wire \axis_tdata[300]_i_2_n_0 ;
  wire \axis_tdata[301]_i_2_n_0 ;
  wire \axis_tdata[302]_i_2_n_0 ;
  wire \axis_tdata[303]_i_2_n_0 ;
  wire \axis_tdata[304]_i_2_n_0 ;
  wire \axis_tdata[305]_i_2_n_0 ;
  wire \axis_tdata[306]_i_2_n_0 ;
  wire \axis_tdata[307]_i_2_n_0 ;
  wire \axis_tdata[308]_i_2_n_0 ;
  wire \axis_tdata[309]_i_2_n_0 ;
  wire \axis_tdata[30]_i_2_n_0 ;
  wire \axis_tdata[310]_i_2_n_0 ;
  wire \axis_tdata[311]_i_2_n_0 ;
  wire \axis_tdata[312]_i_2_n_0 ;
  wire \axis_tdata[313]_i_2_n_0 ;
  wire \axis_tdata[314]_i_2_n_0 ;
  wire \axis_tdata[315]_i_2_n_0 ;
  wire \axis_tdata[316]_i_2_n_0 ;
  wire \axis_tdata[317]_i_2_n_0 ;
  wire \axis_tdata[318]_i_2_n_0 ;
  wire \axis_tdata[319]_i_2_n_0 ;
  wire \axis_tdata[31]_i_2_n_0 ;
  wire \axis_tdata[320]_i_2_n_0 ;
  wire \axis_tdata[321]_i_2_n_0 ;
  wire \axis_tdata[322]_i_2_n_0 ;
  wire \axis_tdata[323]_i_2_n_0 ;
  wire \axis_tdata[324]_i_2_n_0 ;
  wire \axis_tdata[325]_i_2_n_0 ;
  wire \axis_tdata[326]_i_2_n_0 ;
  wire \axis_tdata[327]_i_2_n_0 ;
  wire \axis_tdata[328]_i_2_n_0 ;
  wire \axis_tdata[329]_i_2_n_0 ;
  wire \axis_tdata[32]_i_2_n_0 ;
  wire \axis_tdata[330]_i_2_n_0 ;
  wire \axis_tdata[331]_i_2_n_0 ;
  wire \axis_tdata[332]_i_2_n_0 ;
  wire \axis_tdata[333]_i_2_n_0 ;
  wire \axis_tdata[334]_i_2_n_0 ;
  wire \axis_tdata[335]_i_2_n_0 ;
  wire \axis_tdata[336]_i_2_n_0 ;
  wire \axis_tdata[337]_i_2_n_0 ;
  wire \axis_tdata[338]_i_2_n_0 ;
  wire \axis_tdata[339]_i_2_n_0 ;
  wire \axis_tdata[33]_i_2_n_0 ;
  wire \axis_tdata[340]_i_2_n_0 ;
  wire \axis_tdata[341]_i_2_n_0 ;
  wire \axis_tdata[342]_i_2_n_0 ;
  wire \axis_tdata[343]_i_2_n_0 ;
  wire \axis_tdata[344]_i_2_n_0 ;
  wire \axis_tdata[345]_i_2_n_0 ;
  wire \axis_tdata[346]_i_2_n_0 ;
  wire \axis_tdata[347]_i_2_n_0 ;
  wire \axis_tdata[348]_i_2_n_0 ;
  wire \axis_tdata[349]_i_2_n_0 ;
  wire \axis_tdata[34]_i_2_n_0 ;
  wire \axis_tdata[350]_i_2_n_0 ;
  wire \axis_tdata[351]_i_2_n_0 ;
  wire \axis_tdata[352]_i_2_n_0 ;
  wire \axis_tdata[353]_i_2_n_0 ;
  wire \axis_tdata[354]_i_2_n_0 ;
  wire \axis_tdata[355]_i_2_n_0 ;
  wire \axis_tdata[356]_i_2_n_0 ;
  wire \axis_tdata[357]_i_2_n_0 ;
  wire \axis_tdata[358]_i_2_n_0 ;
  wire \axis_tdata[359]_i_2_n_0 ;
  wire \axis_tdata[35]_i_2_n_0 ;
  wire \axis_tdata[360]_i_2_n_0 ;
  wire \axis_tdata[361]_i_2_n_0 ;
  wire \axis_tdata[362]_i_2_n_0 ;
  wire \axis_tdata[363]_i_2_n_0 ;
  wire \axis_tdata[364]_i_2_n_0 ;
  wire \axis_tdata[365]_i_2_n_0 ;
  wire \axis_tdata[366]_i_2_n_0 ;
  wire \axis_tdata[367]_i_2_n_0 ;
  wire \axis_tdata[368]_i_2_n_0 ;
  wire \axis_tdata[369]_i_2_n_0 ;
  wire \axis_tdata[36]_i_2_n_0 ;
  wire \axis_tdata[370]_i_2_n_0 ;
  wire \axis_tdata[371]_i_2_n_0 ;
  wire \axis_tdata[372]_i_2_n_0 ;
  wire \axis_tdata[373]_i_2_n_0 ;
  wire \axis_tdata[374]_i_2_n_0 ;
  wire \axis_tdata[375]_i_2_n_0 ;
  wire \axis_tdata[376]_i_2_n_0 ;
  wire \axis_tdata[377]_i_2_n_0 ;
  wire \axis_tdata[378]_i_2_n_0 ;
  wire \axis_tdata[379]_i_2_n_0 ;
  wire \axis_tdata[37]_i_2_n_0 ;
  wire \axis_tdata[380]_i_2_n_0 ;
  wire \axis_tdata[381]_i_2_n_0 ;
  wire \axis_tdata[382]_i_2_n_0 ;
  wire \axis_tdata[383]_i_2_n_0 ;
  wire \axis_tdata[384]_i_2_n_0 ;
  wire \axis_tdata[385]_i_2_n_0 ;
  wire \axis_tdata[386]_i_2_n_0 ;
  wire \axis_tdata[387]_i_2_n_0 ;
  wire \axis_tdata[388]_i_2_n_0 ;
  wire \axis_tdata[389]_i_2_n_0 ;
  wire \axis_tdata[38]_i_2_n_0 ;
  wire \axis_tdata[390]_i_2_n_0 ;
  wire \axis_tdata[391]_i_2_n_0 ;
  wire \axis_tdata[392]_i_2_n_0 ;
  wire \axis_tdata[393]_i_2_n_0 ;
  wire \axis_tdata[394]_i_2_n_0 ;
  wire \axis_tdata[395]_i_2_n_0 ;
  wire \axis_tdata[396]_i_2_n_0 ;
  wire \axis_tdata[397]_i_2_n_0 ;
  wire \axis_tdata[398]_i_2_n_0 ;
  wire \axis_tdata[399]_i_2_n_0 ;
  wire \axis_tdata[39]_i_2_n_0 ;
  wire \axis_tdata[3]_i_2_n_0 ;
  wire \axis_tdata[400]_i_2_n_0 ;
  wire \axis_tdata[401]_i_2_n_0 ;
  wire \axis_tdata[402]_i_2_n_0 ;
  wire \axis_tdata[403]_i_2_n_0 ;
  wire \axis_tdata[404]_i_2_n_0 ;
  wire \axis_tdata[405]_i_2_n_0 ;
  wire \axis_tdata[406]_i_2_n_0 ;
  wire \axis_tdata[407]_i_2_n_0 ;
  wire \axis_tdata[408]_i_2_n_0 ;
  wire \axis_tdata[409]_i_2_n_0 ;
  wire \axis_tdata[40]_i_2_n_0 ;
  wire \axis_tdata[410]_i_2_n_0 ;
  wire \axis_tdata[411]_i_2_n_0 ;
  wire \axis_tdata[412]_i_2_n_0 ;
  wire \axis_tdata[413]_i_2_n_0 ;
  wire \axis_tdata[414]_i_2_n_0 ;
  wire \axis_tdata[415]_i_2_n_0 ;
  wire \axis_tdata[416]_i_2_n_0 ;
  wire \axis_tdata[417]_i_2_n_0 ;
  wire \axis_tdata[418]_i_2_n_0 ;
  wire \axis_tdata[419]_i_2_n_0 ;
  wire \axis_tdata[41]_i_2_n_0 ;
  wire \axis_tdata[420]_i_2_n_0 ;
  wire \axis_tdata[421]_i_2_n_0 ;
  wire \axis_tdata[422]_i_2_n_0 ;
  wire \axis_tdata[423]_i_2_n_0 ;
  wire \axis_tdata[424]_i_2_n_0 ;
  wire \axis_tdata[425]_i_2_n_0 ;
  wire \axis_tdata[426]_i_2_n_0 ;
  wire \axis_tdata[427]_i_2_n_0 ;
  wire \axis_tdata[428]_i_2_n_0 ;
  wire \axis_tdata[429]_i_2_n_0 ;
  wire \axis_tdata[42]_i_2_n_0 ;
  wire \axis_tdata[430]_i_2_n_0 ;
  wire \axis_tdata[431]_i_2_n_0 ;
  wire \axis_tdata[432]_i_2_n_0 ;
  wire \axis_tdata[433]_i_2_n_0 ;
  wire \axis_tdata[434]_i_2_n_0 ;
  wire \axis_tdata[435]_i_2_n_0 ;
  wire \axis_tdata[436]_i_2_n_0 ;
  wire \axis_tdata[437]_i_2_n_0 ;
  wire \axis_tdata[438]_i_2_n_0 ;
  wire \axis_tdata[439]_i_2_n_0 ;
  wire \axis_tdata[43]_i_2_n_0 ;
  wire \axis_tdata[440]_i_2_n_0 ;
  wire \axis_tdata[441]_i_2_n_0 ;
  wire \axis_tdata[442]_i_2_n_0 ;
  wire \axis_tdata[443]_i_2_n_0 ;
  wire \axis_tdata[444]_i_2_n_0 ;
  wire \axis_tdata[445]_i_2_n_0 ;
  wire \axis_tdata[446]_i_2_n_0 ;
  wire \axis_tdata[447]_i_2_n_0 ;
  wire \axis_tdata[448]_i_2_n_0 ;
  wire \axis_tdata[449]_i_2_n_0 ;
  wire \axis_tdata[44]_i_2_n_0 ;
  wire \axis_tdata[450]_i_2_n_0 ;
  wire \axis_tdata[451]_i_2_n_0 ;
  wire \axis_tdata[452]_i_2_n_0 ;
  wire \axis_tdata[453]_i_2_n_0 ;
  wire \axis_tdata[454]_i_2_n_0 ;
  wire \axis_tdata[455]_i_2_n_0 ;
  wire \axis_tdata[456]_i_2_n_0 ;
  wire \axis_tdata[457]_i_2_n_0 ;
  wire \axis_tdata[458]_i_2_n_0 ;
  wire \axis_tdata[459]_i_2_n_0 ;
  wire \axis_tdata[45]_i_2_n_0 ;
  wire \axis_tdata[460]_i_2_n_0 ;
  wire \axis_tdata[461]_i_2_n_0 ;
  wire \axis_tdata[462]_i_2_n_0 ;
  wire \axis_tdata[463]_i_2_n_0 ;
  wire \axis_tdata[464]_i_2_n_0 ;
  wire \axis_tdata[465]_i_2_n_0 ;
  wire \axis_tdata[466]_i_2_n_0 ;
  wire \axis_tdata[467]_i_2_n_0 ;
  wire \axis_tdata[468]_i_2_n_0 ;
  wire \axis_tdata[469]_i_2_n_0 ;
  wire \axis_tdata[46]_i_2_n_0 ;
  wire \axis_tdata[470]_i_2_n_0 ;
  wire \axis_tdata[471]_i_2_n_0 ;
  wire \axis_tdata[472]_i_2_n_0 ;
  wire \axis_tdata[473]_i_2_n_0 ;
  wire \axis_tdata[474]_i_2_n_0 ;
  wire \axis_tdata[475]_i_2_n_0 ;
  wire \axis_tdata[476]_i_2_n_0 ;
  wire \axis_tdata[477]_i_2_n_0 ;
  wire \axis_tdata[478]_i_2_n_0 ;
  wire \axis_tdata[479]_i_2_n_0 ;
  wire \axis_tdata[47]_i_2_n_0 ;
  wire \axis_tdata[480]_i_2_n_0 ;
  wire \axis_tdata[481]_i_2_n_0 ;
  wire \axis_tdata[482]_i_2_n_0 ;
  wire \axis_tdata[483]_i_2_n_0 ;
  wire \axis_tdata[484]_i_2_n_0 ;
  wire \axis_tdata[485]_i_2_n_0 ;
  wire \axis_tdata[486]_i_2_n_0 ;
  wire \axis_tdata[487]_i_2_n_0 ;
  wire \axis_tdata[488]_i_2_n_0 ;
  wire \axis_tdata[489]_i_2_n_0 ;
  wire \axis_tdata[48]_i_2_n_0 ;
  wire \axis_tdata[490]_i_2_n_0 ;
  wire \axis_tdata[491]_i_2_n_0 ;
  wire \axis_tdata[492]_i_2_n_0 ;
  wire \axis_tdata[493]_i_2_n_0 ;
  wire \axis_tdata[494]_i_2_n_0 ;
  wire \axis_tdata[495]_i_2_n_0 ;
  wire \axis_tdata[496]_i_2_n_0 ;
  wire \axis_tdata[497]_i_2_n_0 ;
  wire \axis_tdata[498]_i_2_n_0 ;
  wire \axis_tdata[499]_i_2_n_0 ;
  wire \axis_tdata[49]_i_2_n_0 ;
  wire \axis_tdata[4]_i_2_n_0 ;
  wire \axis_tdata[500]_i_2_n_0 ;
  wire \axis_tdata[501]_i_2_n_0 ;
  wire \axis_tdata[502]_i_2_n_0 ;
  wire \axis_tdata[503]_i_2_n_0 ;
  wire \axis_tdata[504]_i_2_n_0 ;
  wire \axis_tdata[505]_i_4_n_0 ;
  wire \axis_tdata[506]_i_2_n_0 ;
  wire \axis_tdata[507]_i_2_n_0 ;
  wire \axis_tdata[508]_i_2_n_0 ;
  wire \axis_tdata[509]_i_2_n_0 ;
  wire \axis_tdata[50]_i_2_n_0 ;
  wire \axis_tdata[510]_i_2_n_0 ;
  wire \axis_tdata[511]_i_2_n_0 ;
  wire \axis_tdata[511]_i_3_n_0 ;
  wire \axis_tdata[511]_i_4_n_0 ;
  wire \axis_tdata[51]_i_2_n_0 ;
  wire \axis_tdata[52]_i_2_n_0 ;
  wire \axis_tdata[53]_i_2_n_0 ;
  wire \axis_tdata[54]_i_2_n_0 ;
  wire \axis_tdata[55]_i_2_n_0 ;
  wire \axis_tdata[56]_i_2_n_0 ;
  wire \axis_tdata[57]_i_2_n_0 ;
  wire \axis_tdata[58]_i_2_n_0 ;
  wire \axis_tdata[59]_i_2_n_0 ;
  wire \axis_tdata[5]_i_2_n_0 ;
  wire \axis_tdata[60]_i_2_n_0 ;
  wire \axis_tdata[61]_i_2_n_0 ;
  wire \axis_tdata[62]_i_2_n_0 ;
  wire \axis_tdata[63]_i_2_n_0 ;
  wire \axis_tdata[64]_i_2_n_0 ;
  wire \axis_tdata[65]_i_2_n_0 ;
  wire \axis_tdata[66]_i_2_n_0 ;
  wire \axis_tdata[67]_i_2_n_0 ;
  wire \axis_tdata[68]_i_2_n_0 ;
  wire \axis_tdata[69]_i_2_n_0 ;
  wire \axis_tdata[6]_i_2_n_0 ;
  wire \axis_tdata[70]_i_2_n_0 ;
  wire \axis_tdata[71]_i_2_n_0 ;
  wire \axis_tdata[72]_i_2_n_0 ;
  wire \axis_tdata[73]_i_2_n_0 ;
  wire \axis_tdata[74]_i_2_n_0 ;
  wire \axis_tdata[75]_i_2_n_0 ;
  wire \axis_tdata[76]_i_2_n_0 ;
  wire \axis_tdata[77]_i_2_n_0 ;
  wire \axis_tdata[78]_i_2_n_0 ;
  wire \axis_tdata[79]_i_2_n_0 ;
  wire \axis_tdata[7]_i_2_n_0 ;
  wire \axis_tdata[80]_i_2_n_0 ;
  wire \axis_tdata[81]_i_2_n_0 ;
  wire \axis_tdata[82]_i_2_n_0 ;
  wire \axis_tdata[83]_i_2_n_0 ;
  wire \axis_tdata[84]_i_2_n_0 ;
  wire \axis_tdata[85]_i_2_n_0 ;
  wire \axis_tdata[86]_i_2_n_0 ;
  wire \axis_tdata[87]_i_2_n_0 ;
  wire \axis_tdata[88]_i_2_n_0 ;
  wire \axis_tdata[89]_i_2_n_0 ;
  wire \axis_tdata[8]_i_2_n_0 ;
  wire \axis_tdata[90]_i_2_n_0 ;
  wire \axis_tdata[91]_i_2_n_0 ;
  wire \axis_tdata[92]_i_2_n_0 ;
  wire \axis_tdata[93]_i_2_n_0 ;
  wire \axis_tdata[94]_i_2_n_0 ;
  wire \axis_tdata[95]_i_2_n_0 ;
  wire \axis_tdata[96]_i_2_n_0 ;
  wire \axis_tdata[97]_i_2_n_0 ;
  wire \axis_tdata[98]_i_2_n_0 ;
  wire \axis_tdata[99]_i_2_n_0 ;
  wire \axis_tdata[9]_i_2_n_0 ;
  wire \axis_tkeep[15]_i_10_n_0 ;
  wire \axis_tkeep[15]_i_5_n_0 ;
  wire \axis_tkeep[15]_i_6_n_0 ;
  wire \axis_tkeep[15]_i_7_n_0 ;
  wire \axis_tkeep[15]_i_8_n_0 ;
  wire \axis_tkeep[15]_i_9_n_0 ;
  wire \axis_tkeep[24]_i_2_n_0 ;
  wire \axis_tkeep[31]_i_10_n_0 ;
  wire \axis_tkeep[31]_i_11_n_0 ;
  wire \axis_tkeep[31]_i_5_n_0 ;
  wire \axis_tkeep[31]_i_6_n_0 ;
  wire \axis_tkeep[31]_i_7_n_0 ;
  wire \axis_tkeep[31]_i_9_n_0 ;
  wire \axis_tkeep[40]_i_2_n_0 ;
  wire \axis_tkeep[47]_i_10_n_0 ;
  wire \axis_tkeep[47]_i_5_n_0 ;
  wire \axis_tkeep[47]_i_6_n_0 ;
  wire \axis_tkeep[47]_i_7_n_0 ;
  wire \axis_tkeep[47]_i_8_n_0 ;
  wire \axis_tkeep[47]_i_9_n_0 ;
  wire \axis_tkeep[56]_i_3_n_0 ;
  wire \axis_tkeep[63]_i_23_n_0 ;
  wire \axis_tkeep[63]_i_24_n_0 ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_30_n_0 ;
  wire \axis_tkeep[63]_i_34_n_0 ;
  wire \axis_tkeep[63]_i_7_n_0 ;
  wire \axis_tkeep[63]_i_8_n_0 ;
  wire \axis_tkeep[63]_i_9_n_0 ;
  wire \axis_tkeep[8]_i_2_n_0 ;
  wire [133:0]\axis_tkeep_reg[47]_0 ;
  wire [133:0]\axis_tkeep_reg[47]_1 ;
  wire [133:0]\axis_tkeep_reg[47]_2 ;
  wire axis_tlast_i_1_n_0;
  wire axis_tlast_i_2_n_0;
  wire axis_tuser_reg_0;
  wire [133:0]dout;
  wire [511:0]lbus_data;
  wire [15:1]mty_to_tkeep0_return;
  wire [15:1]mty_to_tkeep1_return;
  wire [15:1]mty_to_tkeep2_return;
  wire [15:1]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_10 ;
  wire \rot_reg[1]_11 ;
  wire \rot_reg[1]_12 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire \rot_reg[1]_7 ;
  wire \rot_reg[1]_8 ;
  wire \rot_reg[1]_9 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_clk_0;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[0]_i_2_n_0 ),
        .O(lbus_data[120]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [120]),
        .O(\axis_tdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[100]_i_2_n_0 ),
        .O(lbus_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[100]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[101]_i_2_n_0 ),
        .O(lbus_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\axis_tdata[101]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[102]_i_2_n_0 ),
        .O(lbus_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [30]),
        .O(\axis_tdata[102]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[103]_i_2_n_0 ),
        .O(lbus_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [31]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\axis_tdata[103]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[104]_i_2_n_0 ),
        .O(lbus_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\axis_tdata[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[105]_i_2_n_0 ),
        .O(lbus_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[17]),
        .O(\axis_tdata[105]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[106]_i_2_n_0 ),
        .O(lbus_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [18]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [18]),
        .O(\axis_tdata[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[107]_i_2_n_0 ),
        .O(lbus_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\axis_tdata[107]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[108]_i_2_n_0 ),
        .O(lbus_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[108]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[109]_i_2_n_0 ),
        .O(lbus_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [21]),
        .O(\axis_tdata[109]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[10]_i_2_n_0 ),
        .O(lbus_data[114]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [114]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [114]),
        .O(\axis_tdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[110]_i_2_n_0 ),
        .O(lbus_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [22]),
        .O(\axis_tdata[110]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[111]_i_2_n_0 ),
        .O(lbus_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [23]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\axis_tdata[111]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[112]_i_2_n_0 ),
        .O(lbus_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\axis_tdata[112]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[113]_i_2_n_0 ),
        .O(lbus_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[9]),
        .O(\axis_tdata[113]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[114]_i_2_n_0 ),
        .O(lbus_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [10]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [10]),
        .O(\axis_tdata[114]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[115]_i_2_n_0 ),
        .O(lbus_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\axis_tdata[115]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[116]_i_2_n_0 ),
        .O(lbus_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[116]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[117]_i_2_n_0 ),
        .O(lbus_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [13]),
        .O(\axis_tdata[117]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[118]_i_2_n_0 ),
        .O(lbus_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [14]),
        .O(\axis_tdata[118]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[119]_i_2_n_0 ),
        .O(lbus_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [15]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\axis_tdata[119]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[11]_i_2_n_0 ),
        .O(lbus_data[115]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [115]),
        .O(\axis_tdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[120]_i_2_n_0 ),
        .O(lbus_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [0]),
        .O(\axis_tdata[120]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[121]_i_2_n_0 ),
        .O(lbus_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[1]),
        .O(\axis_tdata[121]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[122]_i_2_n_0 ),
        .O(lbus_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [2]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [2]),
        .O(\axis_tdata[122]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[123]_i_2_n_0 ),
        .O(lbus_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\axis_tdata[123]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[124]_i_2_n_0 ),
        .O(lbus_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[124]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[125]_i_2_n_0 ),
        .O(lbus_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\axis_tdata[125]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[126]_i_2_n_0 ),
        .O(lbus_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [6]),
        .O(\axis_tdata[126]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[127]_i_2_n_0 ),
        .O(lbus_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [7]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\axis_tdata[127]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[128]_i_2_n_0 ),
        .O(lbus_data[248]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [120]),
        .O(\axis_tdata[128]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[129]_i_2_n_0 ),
        .O(lbus_data[249]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [121]),
        .O(\axis_tdata[129]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[12]_i_2_n_0 ),
        .O(lbus_data[116]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [122]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [122]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[130]_i_2_n_0 ),
        .O(lbus_data[250]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[122]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [122]),
        .O(\axis_tdata[130]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[131]_i_2_n_0 ),
        .O(lbus_data[251]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[123]),
        .O(\axis_tdata[131]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[132]_i_2_n_0 ),
        .O(lbus_data[252]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[124]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[132]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[133]_i_2_n_0 ),
        .O(lbus_data[253]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [125]),
        .O(\axis_tdata[133]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[134]_i_2_n_0 ),
        .O(lbus_data[254]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[126]),
        .O(\axis_tdata[134]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [127]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[127]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[135]_i_2_n_0 ),
        .O(lbus_data[255]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [127]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [127]),
        .O(\axis_tdata[135]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[136]_i_2_n_0 ),
        .O(lbus_data[240]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [112]),
        .O(\axis_tdata[136]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[137]_i_2_n_0 ),
        .O(lbus_data[241]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [113]),
        .O(\axis_tdata[137]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [114]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [114]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[138]_i_2_n_0 ),
        .O(lbus_data[242]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[114]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [114]),
        .O(\axis_tdata[138]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[139]_i_2_n_0 ),
        .O(lbus_data[243]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[115]),
        .O(\axis_tdata[139]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[13]_i_2_n_0 ),
        .O(lbus_data[117]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [117]),
        .O(\axis_tdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[140]_i_2_n_0 ),
        .O(lbus_data[244]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[116]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[140]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[141]_i_2_n_0 ),
        .O(lbus_data[245]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [117]),
        .O(\axis_tdata[141]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[142]_i_2_n_0 ),
        .O(lbus_data[246]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[118]),
        .O(\axis_tdata[142]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [119]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[119]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[143]_i_2_n_0 ),
        .O(lbus_data[247]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [119]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [119]),
        .O(\axis_tdata[143]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[144]_i_2_n_0 ),
        .O(lbus_data[232]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [104]),
        .O(\axis_tdata[144]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[145]_i_2_n_0 ),
        .O(lbus_data[233]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [105]),
        .O(\axis_tdata[145]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [106]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [106]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[146]_i_2_n_0 ),
        .O(lbus_data[234]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[106]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [106]),
        .O(\axis_tdata[146]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[147]_i_2_n_0 ),
        .O(lbus_data[235]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[107]),
        .O(\axis_tdata[147]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[148]_i_2_n_0 ),
        .O(lbus_data[236]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[108]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[148]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[149]_i_2_n_0 ),
        .O(lbus_data[237]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [109]),
        .O(\axis_tdata[149]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[14]_i_2_n_0 ),
        .O(lbus_data[118]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [118]),
        .O(\axis_tdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[150]_i_2_n_0 ),
        .O(lbus_data[238]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[110]),
        .O(\axis_tdata[150]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [111]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[111]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[151]_i_2_n_0 ),
        .O(lbus_data[239]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [111]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [111]),
        .O(\axis_tdata[151]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[152]_i_2_n_0 ),
        .O(lbus_data[224]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [96]),
        .O(\axis_tdata[152]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[153]_i_2_n_0 ),
        .O(lbus_data[225]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [97]),
        .O(\axis_tdata[153]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [98]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [98]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[154]_i_2_n_0 ),
        .O(lbus_data[226]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[98]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [98]),
        .O(\axis_tdata[154]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[155]_i_2_n_0 ),
        .O(lbus_data[227]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[99]),
        .O(\axis_tdata[155]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[156]_i_2_n_0 ),
        .O(lbus_data[228]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[100]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[156]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[157]_i_2_n_0 ),
        .O(lbus_data[229]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [101]),
        .O(\axis_tdata[157]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[158]_i_2_n_0 ),
        .O(lbus_data[230]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[102]),
        .O(\axis_tdata[158]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [103]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[103]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[159]_i_2_n_0 ),
        .O(lbus_data[231]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [103]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [103]),
        .O(\axis_tdata[159]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[15]_i_2_n_0 ),
        .O(lbus_data[119]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [119]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [119]),
        .O(\axis_tdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[160]_i_2_n_0 ),
        .O(lbus_data[216]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [88]),
        .O(\axis_tdata[160]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[161]_i_2_n_0 ),
        .O(lbus_data[217]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [89]),
        .O(\axis_tdata[161]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [90]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [90]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[162]_i_2_n_0 ),
        .O(lbus_data[218]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[90]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [90]),
        .O(\axis_tdata[162]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[163]_i_2_n_0 ),
        .O(lbus_data[219]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[91]),
        .O(\axis_tdata[163]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[164]_i_2_n_0 ),
        .O(lbus_data[220]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[92]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[164]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[165]_i_2_n_0 ),
        .O(lbus_data[221]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [93]),
        .O(\axis_tdata[165]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[166]_i_2_n_0 ),
        .O(lbus_data[222]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[94]),
        .O(\axis_tdata[166]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [95]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[95]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[167]_i_2_n_0 ),
        .O(lbus_data[223]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [95]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [95]),
        .O(\axis_tdata[167]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[168]_i_2_n_0 ),
        .O(lbus_data[208]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [80]),
        .O(\axis_tdata[168]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[169]_i_2_n_0 ),
        .O(lbus_data[209]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [81]),
        .O(\axis_tdata[169]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[16]_i_2_n_0 ),
        .O(lbus_data[104]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [104]),
        .O(\axis_tdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [82]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [82]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[170]_i_2_n_0 ),
        .O(lbus_data[210]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[82]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [82]),
        .O(\axis_tdata[170]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[171]_i_2_n_0 ),
        .O(lbus_data[211]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[83]),
        .O(\axis_tdata[171]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[172]_i_2_n_0 ),
        .O(lbus_data[212]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[84]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[172]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[173]_i_2_n_0 ),
        .O(lbus_data[213]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [85]),
        .O(\axis_tdata[173]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[174]_i_2_n_0 ),
        .O(lbus_data[214]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[86]),
        .O(\axis_tdata[174]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [87]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[87]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[175]_i_2_n_0 ),
        .O(lbus_data[215]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [87]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [87]),
        .O(\axis_tdata[175]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[176]_i_2_n_0 ),
        .O(lbus_data[200]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [72]),
        .O(\axis_tdata[176]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[177]_i_2_n_0 ),
        .O(lbus_data[201]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [73]),
        .O(\axis_tdata[177]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [74]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [74]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[178]_i_2_n_0 ),
        .O(lbus_data[202]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[74]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [74]),
        .O(\axis_tdata[178]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[179]_i_2_n_0 ),
        .O(lbus_data[203]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[75]),
        .O(\axis_tdata[179]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[17]_i_2_n_0 ),
        .O(lbus_data[105]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[105]),
        .O(\axis_tdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[180]_i_2_n_0 ),
        .O(lbus_data[204]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[76]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[180]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[181]_i_2_n_0 ),
        .O(lbus_data[205]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [77]),
        .O(\axis_tdata[181]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[182]_i_2_n_0 ),
        .O(lbus_data[206]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[78]),
        .O(\axis_tdata[182]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [79]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[79]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[183]_i_2_n_0 ),
        .O(lbus_data[207]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [79]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [79]),
        .O(\axis_tdata[183]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[184]_i_2_n_0 ),
        .O(lbus_data[192]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [64]),
        .O(\axis_tdata[184]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[185]_i_2_n_0 ),
        .O(lbus_data[193]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [65]),
        .O(\axis_tdata[185]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [66]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [66]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[186]_i_2_n_0 ),
        .O(lbus_data[194]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[66]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [66]),
        .O(\axis_tdata[186]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[187]_i_2_n_0 ),
        .O(lbus_data[195]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[67]),
        .O(\axis_tdata[187]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[188]_i_2_n_0 ),
        .O(lbus_data[196]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[68]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[188]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[189]_i_2_n_0 ),
        .O(lbus_data[197]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [69]),
        .O(\axis_tdata[189]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[18]_i_2_n_0 ),
        .O(lbus_data[106]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [106]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [106]),
        .O(\axis_tdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[190]_i_2_n_0 ),
        .O(lbus_data[198]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[70]),
        .O(\axis_tdata[190]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [71]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[71]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[191]_i_2_n_0 ),
        .O(lbus_data[199]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [71]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [71]),
        .O(\axis_tdata[191]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[192]_i_2_n_0 ),
        .O(lbus_data[184]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [56]),
        .O(\axis_tdata[192]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[193]_i_2_n_0 ),
        .O(lbus_data[185]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [57]),
        .O(\axis_tdata[193]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [58]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [58]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[194]_i_2_n_0 ),
        .O(lbus_data[186]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[58]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [58]),
        .O(\axis_tdata[194]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[195]_i_2_n_0 ),
        .O(lbus_data[187]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[59]),
        .O(\axis_tdata[195]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[196]_i_2_n_0 ),
        .O(lbus_data[188]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[60]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[196]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[197]_i_2_n_0 ),
        .O(lbus_data[189]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [61]),
        .O(\axis_tdata[197]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[198]_i_2_n_0 ),
        .O(lbus_data[190]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[62]),
        .O(\axis_tdata[198]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [63]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[63]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[199]_i_2_n_0 ),
        .O(lbus_data[191]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [63]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [63]),
        .O(\axis_tdata[199]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[19]_i_2_n_0 ),
        .O(lbus_data[107]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [107]),
        .O(\axis_tdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[1]_i_2_n_0 ),
        .O(lbus_data[121]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[121]),
        .O(\axis_tdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[200]_i_2_n_0 ),
        .O(lbus_data[176]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [48]),
        .O(\axis_tdata[200]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[201]_i_2_n_0 ),
        .O(lbus_data[177]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [49]),
        .O(\axis_tdata[201]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [50]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [50]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[202]_i_2_n_0 ),
        .O(lbus_data[178]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[50]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [50]),
        .O(\axis_tdata[202]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[203]_i_2_n_0 ),
        .O(lbus_data[179]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[51]),
        .O(\axis_tdata[203]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[204]_i_2_n_0 ),
        .O(lbus_data[180]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[204]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[205]_i_2_n_0 ),
        .O(lbus_data[181]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [53]),
        .O(\axis_tdata[205]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[206]_i_2_n_0 ),
        .O(lbus_data[182]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[54]),
        .O(\axis_tdata[206]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [55]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[55]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[207]_i_2_n_0 ),
        .O(lbus_data[183]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [55]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [55]),
        .O(\axis_tdata[207]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[208]_i_2_n_0 ),
        .O(lbus_data[168]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [40]),
        .O(\axis_tdata[208]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[209]_i_2_n_0 ),
        .O(lbus_data[169]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [41]),
        .O(\axis_tdata[209]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[20]_i_2_n_0 ),
        .O(lbus_data[108]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [42]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [42]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[210]_i_2_n_0 ),
        .O(lbus_data[170]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[42]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [42]),
        .O(\axis_tdata[210]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[211]_i_2_n_0 ),
        .O(lbus_data[171]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[43]),
        .O(\axis_tdata[211]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[212]_i_2_n_0 ),
        .O(lbus_data[172]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[212]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[213]_i_2_n_0 ),
        .O(lbus_data[173]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [45]),
        .O(\axis_tdata[213]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[214]_i_2_n_0 ),
        .O(lbus_data[174]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[46]),
        .O(\axis_tdata[214]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [47]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[47]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[215]_i_2_n_0 ),
        .O(lbus_data[175]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [47]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [47]),
        .O(\axis_tdata[215]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[216]_i_2_n_0 ),
        .O(lbus_data[160]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [32]),
        .O(\axis_tdata[216]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[217]_i_2_n_0 ),
        .O(lbus_data[161]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [33]),
        .O(\axis_tdata[217]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [34]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[218]_i_2_n_0 ),
        .O(lbus_data[162]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[34]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [34]),
        .O(\axis_tdata[218]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[219]_i_2_n_0 ),
        .O(lbus_data[163]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[35]),
        .O(\axis_tdata[219]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[21]_i_2_n_0 ),
        .O(lbus_data[109]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [109]),
        .O(\axis_tdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[220]_i_2_n_0 ),
        .O(lbus_data[164]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[220]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[221]_i_2_n_0 ),
        .O(lbus_data[165]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [37]),
        .O(\axis_tdata[221]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[222]_i_2_n_0 ),
        .O(lbus_data[166]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[38]),
        .O(\axis_tdata[222]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [39]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[39]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[223]_i_2_n_0 ),
        .O(lbus_data[167]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [39]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [39]),
        .O(\axis_tdata[223]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[224]_i_2_n_0 ),
        .O(lbus_data[152]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [24]),
        .O(\axis_tdata[224]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[225]_i_2_n_0 ),
        .O(lbus_data[153]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [25]),
        .O(\axis_tdata[225]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [26]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[226]_i_2_n_0 ),
        .O(lbus_data[154]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[26]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [26]),
        .O(\axis_tdata[226]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[227]_i_2_n_0 ),
        .O(lbus_data[155]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[27]),
        .O(\axis_tdata[227]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[228]_i_2_n_0 ),
        .O(lbus_data[156]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[228]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[229]_i_2_n_0 ),
        .O(lbus_data[157]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\axis_tdata[229]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[22]_i_2_n_0 ),
        .O(lbus_data[110]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [110]),
        .O(\axis_tdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[230]_i_2_n_0 ),
        .O(lbus_data[158]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[30]),
        .O(\axis_tdata[230]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [31]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[31]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[231]_i_2_n_0 ),
        .O(lbus_data[159]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [31]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [31]),
        .O(\axis_tdata[231]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[232]_i_2_n_0 ),
        .O(lbus_data[144]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [16]),
        .O(\axis_tdata[232]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[233]_i_2_n_0 ),
        .O(lbus_data[145]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [17]),
        .O(\axis_tdata[233]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [18]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[234]_i_2_n_0 ),
        .O(lbus_data[146]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[18]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [18]),
        .O(\axis_tdata[234]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[235]_i_2_n_0 ),
        .O(lbus_data[147]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[19]),
        .O(\axis_tdata[235]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[236]_i_2_n_0 ),
        .O(lbus_data[148]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[236]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[237]_i_2_n_0 ),
        .O(lbus_data[149]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\axis_tdata[237]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[238]_i_2_n_0 ),
        .O(lbus_data[150]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[22]),
        .O(\axis_tdata[238]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [23]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[23]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[239]_i_2_n_0 ),
        .O(lbus_data[151]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [23]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [23]),
        .O(\axis_tdata[239]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[23]_i_2_n_0 ),
        .O(lbus_data[111]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [111]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [111]),
        .O(\axis_tdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[240]_i_2_n_0 ),
        .O(lbus_data[136]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [8]),
        .O(\axis_tdata[240]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[241]_i_2_n_0 ),
        .O(lbus_data[137]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [9]),
        .O(\axis_tdata[241]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [10]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[242]_i_2_n_0 ),
        .O(lbus_data[138]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [10]),
        .O(\axis_tdata[242]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[243]_i_2_n_0 ),
        .O(lbus_data[139]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[11]),
        .O(\axis_tdata[243]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[244]_i_2_n_0 ),
        .O(lbus_data[140]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[244]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[245]_i_2_n_0 ),
        .O(lbus_data[141]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\axis_tdata[245]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[246]_i_2_n_0 ),
        .O(lbus_data[142]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[14]),
        .O(\axis_tdata[246]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [15]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[15]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[247]_i_2_n_0 ),
        .O(lbus_data[143]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [15]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [15]),
        .O(\axis_tdata[247]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[248]_i_2_n_0 ),
        .O(lbus_data[128]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [0]),
        .O(\axis_tdata[248]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[249]_i_2_n_0 ),
        .O(lbus_data[129]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [1]),
        .O(\axis_tdata[249]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[24]_i_2_n_0 ),
        .O(lbus_data[96]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [96]),
        .O(\axis_tdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [2]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[250]_i_2_n_0 ),
        .O(lbus_data[130]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[2]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [2]),
        .O(\axis_tdata[250]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[251]_i_2_n_0 ),
        .O(lbus_data[131]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[3]),
        .O(\axis_tdata[251]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[252]_i_2_n_0 ),
        .O(lbus_data[132]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[252]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[253]_i_2_n_0 ),
        .O(lbus_data[133]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\axis_tdata[253]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[254]_i_2_n_0 ),
        .O(lbus_data[134]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[6]),
        .O(\axis_tdata[254]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [7]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[7]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[255]_i_3_n_0 ),
        .O(lbus_data[135]));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[255]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[255]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_3 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [7]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [7]),
        .O(\axis_tdata[255]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[256]_i_2_n_0 ),
        .O(lbus_data[376]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[120]),
        .O(\axis_tdata[256]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[257]_i_2_n_0 ),
        .O(lbus_data[377]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [121]),
        .O(\axis_tdata[257]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[122]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[258]_i_2_n_0 ),
        .O(lbus_data[378]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[258]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[259]_i_2_n_0 ),
        .O(lbus_data[379]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [123]),
        .O(\axis_tdata[259]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[25]_i_2_n_0 ),
        .O(lbus_data[97]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[97]),
        .O(\axis_tdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[260]_i_2_n_0 ),
        .O(lbus_data[380]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [124]),
        .O(\axis_tdata[260]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[261]_i_2_n_0 ),
        .O(lbus_data[381]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[125]),
        .O(\axis_tdata[261]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[262]_i_2_n_0 ),
        .O(lbus_data[382]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [126]),
        .O(\axis_tdata[262]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[127]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[263]_i_2_n_0 ),
        .O(lbus_data[383]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[263]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[264]_i_2_n_0 ),
        .O(lbus_data[368]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[112]),
        .O(\axis_tdata[264]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[265]_i_2_n_0 ),
        .O(lbus_data[369]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [113]),
        .O(\axis_tdata[265]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[114]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[266]_i_2_n_0 ),
        .O(lbus_data[370]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[266]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[267]_i_2_n_0 ),
        .O(lbus_data[371]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [115]),
        .O(\axis_tdata[267]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[268]_i_2_n_0 ),
        .O(lbus_data[372]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [116]),
        .O(\axis_tdata[268]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[269]_i_2_n_0 ),
        .O(lbus_data[373]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[117]),
        .O(\axis_tdata[269]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[26]_i_2_n_0 ),
        .O(lbus_data[98]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [98]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [98]),
        .O(\axis_tdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[270]_i_2_n_0 ),
        .O(lbus_data[374]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [118]),
        .O(\axis_tdata[270]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[119]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[271]_i_2_n_0 ),
        .O(lbus_data[375]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[271]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[272]_i_2_n_0 ),
        .O(lbus_data[360]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[104]),
        .O(\axis_tdata[272]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[273]_i_2_n_0 ),
        .O(lbus_data[361]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [105]),
        .O(\axis_tdata[273]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[106]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[274]_i_2_n_0 ),
        .O(lbus_data[362]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[274]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[275]_i_2_n_0 ),
        .O(lbus_data[363]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [107]),
        .O(\axis_tdata[275]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[276]_i_2_n_0 ),
        .O(lbus_data[364]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [108]),
        .O(\axis_tdata[276]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[277]_i_2_n_0 ),
        .O(lbus_data[365]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[109]),
        .O(\axis_tdata[277]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[278]_i_2_n_0 ),
        .O(lbus_data[366]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [110]),
        .O(\axis_tdata[278]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[111]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[279]_i_2_n_0 ),
        .O(lbus_data[367]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[279]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[27]_i_2_n_0 ),
        .O(lbus_data[99]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [99]),
        .O(\axis_tdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[280]_i_2_n_0 ),
        .O(lbus_data[352]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[96]),
        .O(\axis_tdata[280]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[281]_i_2_n_0 ),
        .O(lbus_data[353]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [97]),
        .O(\axis_tdata[281]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[98]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[282]_i_2_n_0 ),
        .O(lbus_data[354]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[282]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[283]_i_2_n_0 ),
        .O(lbus_data[355]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [99]),
        .O(\axis_tdata[283]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[284]_i_2_n_0 ),
        .O(lbus_data[356]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [100]),
        .O(\axis_tdata[284]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[285]_i_2_n_0 ),
        .O(lbus_data[357]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[101]),
        .O(\axis_tdata[285]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[286]_i_2_n_0 ),
        .O(lbus_data[358]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [102]),
        .O(\axis_tdata[286]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[103]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[287]_i_2_n_0 ),
        .O(lbus_data[359]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[287]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[288]_i_2_n_0 ),
        .O(lbus_data[344]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[88]),
        .O(\axis_tdata[288]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[289]_i_2_n_0 ),
        .O(lbus_data[345]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\axis_tdata[289]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[28]_i_2_n_0 ),
        .O(lbus_data[100]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[90]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[290]_i_2_n_0 ),
        .O(lbus_data[346]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[290]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[291]_i_2_n_0 ),
        .O(lbus_data[347]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [91]),
        .O(\axis_tdata[291]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[292]_i_2_n_0 ),
        .O(lbus_data[348]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [92]),
        .O(\axis_tdata[292]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[293]_i_2_n_0 ),
        .O(lbus_data[349]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[93]),
        .O(\axis_tdata[293]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[294]_i_2_n_0 ),
        .O(lbus_data[350]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [94]),
        .O(\axis_tdata[294]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[95]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[295]_i_2_n_0 ),
        .O(lbus_data[351]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[295]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[296]_i_2_n_0 ),
        .O(lbus_data[336]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[80]),
        .O(\axis_tdata[296]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[297]_i_2_n_0 ),
        .O(lbus_data[337]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [81]),
        .O(\axis_tdata[297]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[82]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[298]_i_2_n_0 ),
        .O(lbus_data[338]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[298]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[299]_i_2_n_0 ),
        .O(lbus_data[339]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [83]),
        .O(\axis_tdata[299]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[29]_i_2_n_0 ),
        .O(lbus_data[101]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\axis_tdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[2]_i_2_n_0 ),
        .O(lbus_data[122]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [122]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [122]),
        .O(\axis_tdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[300]_i_2_n_0 ),
        .O(lbus_data[340]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [84]),
        .O(\axis_tdata[300]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[301]_i_2_n_0 ),
        .O(lbus_data[341]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[85]),
        .O(\axis_tdata[301]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[302]_i_2_n_0 ),
        .O(lbus_data[342]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [86]),
        .O(\axis_tdata[302]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[87]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[303]_i_2_n_0 ),
        .O(lbus_data[343]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[303]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[304]_i_2_n_0 ),
        .O(lbus_data[328]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[72]),
        .O(\axis_tdata[304]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[305]_i_2_n_0 ),
        .O(lbus_data[329]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [73]),
        .O(\axis_tdata[305]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[74]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[306]_i_2_n_0 ),
        .O(lbus_data[330]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[306]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[307]_i_2_n_0 ),
        .O(lbus_data[331]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [75]),
        .O(\axis_tdata[307]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[308]_i_2_n_0 ),
        .O(lbus_data[332]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [76]),
        .O(\axis_tdata[308]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[309]_i_2_n_0 ),
        .O(lbus_data[333]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[77]),
        .O(\axis_tdata[309]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[30]_i_2_n_0 ),
        .O(lbus_data[102]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [102]),
        .O(\axis_tdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[310]_i_2_n_0 ),
        .O(lbus_data[334]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [78]),
        .O(\axis_tdata[310]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[79]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[311]_i_2_n_0 ),
        .O(lbus_data[335]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[311]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[312]_i_2_n_0 ),
        .O(lbus_data[320]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[64]),
        .O(\axis_tdata[312]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[313]_i_2_n_0 ),
        .O(lbus_data[321]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\axis_tdata[313]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[66]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[314]_i_2_n_0 ),
        .O(lbus_data[322]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[314]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[315]_i_2_n_0 ),
        .O(lbus_data[323]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [67]),
        .O(\axis_tdata[315]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[316]_i_2_n_0 ),
        .O(lbus_data[324]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [68]),
        .O(\axis_tdata[316]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[317]_i_2_n_0 ),
        .O(lbus_data[325]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[69]),
        .O(\axis_tdata[317]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[318]_i_2_n_0 ),
        .O(lbus_data[326]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [70]),
        .O(\axis_tdata[318]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[71]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[319]_i_2_n_0 ),
        .O(lbus_data[327]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[319]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[31]_i_2_n_0 ),
        .O(lbus_data[103]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [103]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [103]),
        .O(\axis_tdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[320]_i_2_n_0 ),
        .O(lbus_data[312]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[56]),
        .O(\axis_tdata[320]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[321]_i_2_n_0 ),
        .O(lbus_data[313]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [57]),
        .O(\axis_tdata[321]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[58]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[322]_i_2_n_0 ),
        .O(lbus_data[314]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[322]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[323]_i_2_n_0 ),
        .O(lbus_data[315]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [59]),
        .O(\axis_tdata[323]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[324]_i_2_n_0 ),
        .O(lbus_data[316]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [60]),
        .O(\axis_tdata[324]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[325]_i_2_n_0 ),
        .O(lbus_data[317]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[61]),
        .O(\axis_tdata[325]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[326]_i_2_n_0 ),
        .O(lbus_data[318]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [62]),
        .O(\axis_tdata[326]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[63]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[327]_i_2_n_0 ),
        .O(lbus_data[319]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[327]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[328]_i_2_n_0 ),
        .O(lbus_data[304]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[48]),
        .O(\axis_tdata[328]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[329]_i_2_n_0 ),
        .O(lbus_data[305]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [49]),
        .O(\axis_tdata[329]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[32]_i_2_n_0 ),
        .O(lbus_data[88]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\axis_tdata[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[50]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[330]_i_2_n_0 ),
        .O(lbus_data[306]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[330]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[331]_i_2_n_0 ),
        .O(lbus_data[307]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [51]),
        .O(\axis_tdata[331]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[332]_i_2_n_0 ),
        .O(lbus_data[308]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [52]),
        .O(\axis_tdata[332]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[333]_i_2_n_0 ),
        .O(lbus_data[309]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[53]),
        .O(\axis_tdata[333]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[334]_i_2_n_0 ),
        .O(lbus_data[310]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [54]),
        .O(\axis_tdata[334]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[55]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[335]_i_2_n_0 ),
        .O(lbus_data[311]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[335]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[336]_i_2_n_0 ),
        .O(lbus_data[296]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[40]),
        .O(\axis_tdata[336]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[337]_i_2_n_0 ),
        .O(lbus_data[297]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\axis_tdata[337]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[42]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[338]_i_2_n_0 ),
        .O(lbus_data[298]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[338]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[339]_i_2_n_0 ),
        .O(lbus_data[299]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [43]),
        .O(\axis_tdata[339]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[33]_i_2_n_0 ),
        .O(lbus_data[89]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[89]),
        .O(\axis_tdata[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[340]_i_2_n_0 ),
        .O(lbus_data[300]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [44]),
        .O(\axis_tdata[340]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[341]_i_2_n_0 ),
        .O(lbus_data[301]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[45]),
        .O(\axis_tdata[341]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[342]_i_2_n_0 ),
        .O(lbus_data[302]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [46]),
        .O(\axis_tdata[342]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[47]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[343]_i_2_n_0 ),
        .O(lbus_data[303]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[343]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[344]_i_2_n_0 ),
        .O(lbus_data[288]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[32]),
        .O(\axis_tdata[344]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[345]_i_2_n_0 ),
        .O(lbus_data[289]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [33]),
        .O(\axis_tdata[345]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[34]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[346]_i_2_n_0 ),
        .O(lbus_data[290]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[346]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[347]_i_2_n_0 ),
        .O(lbus_data[291]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [35]),
        .O(\axis_tdata[347]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[348]_i_2_n_0 ),
        .O(lbus_data[292]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [36]),
        .O(\axis_tdata[348]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[349]_i_2_n_0 ),
        .O(lbus_data[293]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[37]),
        .O(\axis_tdata[349]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[34]_i_2_n_0 ),
        .O(lbus_data[90]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [90]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [90]),
        .O(\axis_tdata[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[350]_i_2_n_0 ),
        .O(lbus_data[294]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [38]),
        .O(\axis_tdata[350]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[39]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[351]_i_2_n_0 ),
        .O(lbus_data[295]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[351]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[352]_i_2_n_0 ),
        .O(lbus_data[280]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[24]),
        .O(\axis_tdata[352]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[353]_i_2_n_0 ),
        .O(lbus_data[281]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [25]),
        .O(\axis_tdata[353]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[26]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[354]_i_2_n_0 ),
        .O(lbus_data[282]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[354]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[355]_i_2_n_0 ),
        .O(lbus_data[283]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [27]),
        .O(\axis_tdata[355]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[356]_i_2_n_0 ),
        .O(lbus_data[284]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [28]),
        .O(\axis_tdata[356]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[357]_i_2_n_0 ),
        .O(lbus_data[285]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[29]),
        .O(\axis_tdata[357]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[358]_i_2_n_0 ),
        .O(lbus_data[286]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [30]),
        .O(\axis_tdata[358]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[31]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[359]_i_2_n_0 ),
        .O(lbus_data[287]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[359]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[35]_i_2_n_0 ),
        .O(lbus_data[91]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [91]),
        .O(\axis_tdata[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[360]_i_2_n_0 ),
        .O(lbus_data[272]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[16]),
        .O(\axis_tdata[360]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[361]_i_2_n_0 ),
        .O(lbus_data[273]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\axis_tdata[361]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[18]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[362]_i_2_n_0 ),
        .O(lbus_data[274]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[362]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[363]_i_2_n_0 ),
        .O(lbus_data[275]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [19]),
        .O(\axis_tdata[363]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[364]_i_2_n_0 ),
        .O(lbus_data[276]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [20]),
        .O(\axis_tdata[364]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[365]_i_2_n_0 ),
        .O(lbus_data[277]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[21]),
        .O(\axis_tdata[365]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[366]_i_2_n_0 ),
        .O(lbus_data[278]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [22]),
        .O(\axis_tdata[366]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[23]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[367]_i_2_n_0 ),
        .O(lbus_data[279]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[367]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[368]_i_2_n_0 ),
        .O(lbus_data[264]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[8]),
        .O(\axis_tdata[368]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[369]_i_2_n_0 ),
        .O(lbus_data[265]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [9]),
        .O(\axis_tdata[369]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[36]_i_2_n_0 ),
        .O(lbus_data[92]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[10]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[370]_i_2_n_0 ),
        .O(lbus_data[266]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[370]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[371]_i_2_n_0 ),
        .O(lbus_data[267]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [11]),
        .O(\axis_tdata[371]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[372]_i_2_n_0 ),
        .O(lbus_data[268]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [12]),
        .O(\axis_tdata[372]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[373]_i_2_n_0 ),
        .O(lbus_data[269]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[13]),
        .O(\axis_tdata[373]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[374]_i_2_n_0 ),
        .O(lbus_data[270]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [14]),
        .O(\axis_tdata[374]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[15]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[375]_i_2_n_0 ),
        .O(lbus_data[271]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[375]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[376]_i_2_n_0 ),
        .O(lbus_data[256]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[0]),
        .O(\axis_tdata[376]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[377]_i_2_n_0 ),
        .O(lbus_data[257]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [1]),
        .O(\axis_tdata[377]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[2]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[378]_i_2_n_0 ),
        .O(lbus_data[258]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[378]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[379]_i_2_n_0 ),
        .O(lbus_data[259]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [3]),
        .O(\axis_tdata[379]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[37]_i_2_n_0 ),
        .O(lbus_data[93]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [93]),
        .O(\axis_tdata[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[380]_i_2_n_0 ),
        .O(lbus_data[260]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [4]),
        .O(\axis_tdata[380]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[381]_i_2_n_0 ),
        .O(lbus_data[261]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[5]),
        .O(\axis_tdata[381]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[382]_i_2_n_0 ),
        .O(lbus_data[262]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [6]),
        .O(\axis_tdata[382]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[7]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[383]_i_2_n_0 ),
        .O(lbus_data[263]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[383]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[384]_i_2_n_0 ),
        .O(lbus_data[504]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [120]),
        .O(\axis_tdata[384]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(dout[121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[385]_i_2_n_0 ),
        .O(lbus_data[505]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [121]),
        .O(\axis_tdata[385]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[386]_i_2_n_0 ),
        .O(lbus_data[506]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[386]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[387]_i_2_n_0 ),
        .O(lbus_data[507]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [123]),
        .O(\axis_tdata[387]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[388]_i_2_n_0 ),
        .O(lbus_data[508]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [124]),
        .O(\axis_tdata[388]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[389]_i_2_n_0 ),
        .O(lbus_data[509]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [125]),
        .O(\axis_tdata[389]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[38]_i_2_n_0 ),
        .O(lbus_data[94]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [94]),
        .O(\axis_tdata[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[390]_i_2_n_0 ),
        .O(lbus_data[510]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [126]),
        .O(\axis_tdata[390]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[391]_i_2_n_0 ),
        .O(lbus_data[511]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[391]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[392]_i_2_n_0 ),
        .O(lbus_data[496]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [112]),
        .O(\axis_tdata[392]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(dout[113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[393]_i_2_n_0 ),
        .O(lbus_data[497]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [113]),
        .O(\axis_tdata[393]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[394]_i_2_n_0 ),
        .O(lbus_data[498]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[394]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[395]_i_2_n_0 ),
        .O(lbus_data[499]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [115]),
        .O(\axis_tdata[395]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[396]_i_2_n_0 ),
        .O(lbus_data[500]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [116]),
        .O(\axis_tdata[396]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[397]_i_2_n_0 ),
        .O(lbus_data[501]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [117]),
        .O(\axis_tdata[397]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[398]_i_2_n_0 ),
        .O(lbus_data[502]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [118]),
        .O(\axis_tdata[398]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[399]_i_2_n_0 ),
        .O(lbus_data[503]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[399]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[39]_i_2_n_0 ),
        .O(lbus_data[95]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [95]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [95]),
        .O(\axis_tdata[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[3]_i_2_n_0 ),
        .O(lbus_data[123]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [123]),
        .O(\axis_tdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[400]_i_2_n_0 ),
        .O(lbus_data[488]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [104]),
        .O(\axis_tdata[400]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(dout[105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[401]_i_2_n_0 ),
        .O(lbus_data[489]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [105]),
        .O(\axis_tdata[401]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[402]_i_2_n_0 ),
        .O(lbus_data[490]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[402]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[403]_i_2_n_0 ),
        .O(lbus_data[491]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [107]),
        .O(\axis_tdata[403]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[404]_i_2_n_0 ),
        .O(lbus_data[492]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [108]),
        .O(\axis_tdata[404]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[405]_i_2_n_0 ),
        .O(lbus_data[493]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [109]),
        .O(\axis_tdata[405]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[406]_i_2_n_0 ),
        .O(lbus_data[494]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [110]),
        .O(\axis_tdata[406]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[407]_i_2_n_0 ),
        .O(lbus_data[495]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[407]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[408]_i_2_n_0 ),
        .O(lbus_data[480]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [96]),
        .O(\axis_tdata[408]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(dout[97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[409]_i_2_n_0 ),
        .O(lbus_data[481]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [97]),
        .O(\axis_tdata[409]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[40]_i_2_n_0 ),
        .O(lbus_data[80]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\axis_tdata[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[410]_i_2_n_0 ),
        .O(lbus_data[482]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[410]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[411]_i_2_n_0 ),
        .O(lbus_data[483]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [99]),
        .O(\axis_tdata[411]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[412]_i_2_n_0 ),
        .O(lbus_data[484]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [100]),
        .O(\axis_tdata[412]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[413]_i_2_n_0 ),
        .O(lbus_data[485]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [101]),
        .O(\axis_tdata[413]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[414]_i_2_n_0 ),
        .O(lbus_data[486]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [102]),
        .O(\axis_tdata[414]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[415]_i_2_n_0 ),
        .O(lbus_data[487]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[415]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[416]_i_2_n_0 ),
        .O(lbus_data[472]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [88]),
        .O(\axis_tdata[416]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(dout[89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[417]_i_2_n_0 ),
        .O(lbus_data[473]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [89]),
        .O(\axis_tdata[417]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[418]_i_2_n_0 ),
        .O(lbus_data[474]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[418]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[419]_i_2_n_0 ),
        .O(lbus_data[475]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [91]),
        .O(\axis_tdata[419]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[41]_i_2_n_0 ),
        .O(lbus_data[81]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[81]),
        .O(\axis_tdata[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[420]_i_2_n_0 ),
        .O(lbus_data[476]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\axis_tdata[420]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[421]_i_2_n_0 ),
        .O(lbus_data[477]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [93]),
        .O(\axis_tdata[421]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[422]_i_2_n_0 ),
        .O(lbus_data[478]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\axis_tdata[422]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[423]_i_2_n_0 ),
        .O(lbus_data[479]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[423]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[424]_i_2_n_0 ),
        .O(lbus_data[464]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [80]),
        .O(\axis_tdata[424]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(dout[81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[425]_i_2_n_0 ),
        .O(lbus_data[465]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [81]),
        .O(\axis_tdata[425]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[426]_i_2_n_0 ),
        .O(lbus_data[466]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[426]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[427]_i_2_n_0 ),
        .O(lbus_data[467]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [83]),
        .O(\axis_tdata[427]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[428]_i_2_n_0 ),
        .O(lbus_data[468]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [84]),
        .O(\axis_tdata[428]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[429]_i_2_n_0 ),
        .O(lbus_data[469]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [85]),
        .O(\axis_tdata[429]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[42]_i_2_n_0 ),
        .O(lbus_data[82]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [82]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [82]),
        .O(\axis_tdata[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[430]_i_2_n_0 ),
        .O(lbus_data[470]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\axis_tdata[430]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[431]_i_2_n_0 ),
        .O(lbus_data[471]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[431]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[432]_i_2_n_0 ),
        .O(lbus_data[456]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [72]),
        .O(\axis_tdata[432]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(dout[73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[433]_i_2_n_0 ),
        .O(lbus_data[457]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [73]),
        .O(\axis_tdata[433]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[434]_i_2_n_0 ),
        .O(lbus_data[458]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[434]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[435]_i_2_n_0 ),
        .O(lbus_data[459]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [75]),
        .O(\axis_tdata[435]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[436]_i_2_n_0 ),
        .O(lbus_data[460]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\axis_tdata[436]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[437]_i_2_n_0 ),
        .O(lbus_data[461]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [77]),
        .O(\axis_tdata[437]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[438]_i_2_n_0 ),
        .O(lbus_data[462]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [78]),
        .O(\axis_tdata[438]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[439]_i_2_n_0 ),
        .O(lbus_data[463]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[439]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[43]_i_2_n_0 ),
        .O(lbus_data[83]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [83]),
        .O(\axis_tdata[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[440]_i_2_n_0 ),
        .O(lbus_data[448]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [64]),
        .O(\axis_tdata[440]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(dout[65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[441]_i_2_n_0 ),
        .O(lbus_data[449]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [65]),
        .O(\axis_tdata[441]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[442]_i_2_n_0 ),
        .O(lbus_data[450]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[442]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[443]_i_2_n_0 ),
        .O(lbus_data[451]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [67]),
        .O(\axis_tdata[443]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[444]_i_2_n_0 ),
        .O(lbus_data[452]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\axis_tdata[444]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[445]_i_2_n_0 ),
        .O(lbus_data[453]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [69]),
        .O(\axis_tdata[445]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[446]_i_2_n_0 ),
        .O(lbus_data[454]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\axis_tdata[446]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[447]_i_2_n_0 ),
        .O(lbus_data[455]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[447]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[448]_i_2_n_0 ),
        .O(lbus_data[440]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [56]),
        .O(\axis_tdata[448]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(dout[57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[449]_i_2_n_0 ),
        .O(lbus_data[441]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [57]),
        .O(\axis_tdata[449]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[44]_i_2_n_0 ),
        .O(lbus_data[84]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[450]_i_2_n_0 ),
        .O(lbus_data[442]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[450]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[451]_i_2_n_0 ),
        .O(lbus_data[443]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [59]),
        .O(\axis_tdata[451]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[452]_i_2_n_0 ),
        .O(lbus_data[444]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [60]),
        .O(\axis_tdata[452]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[453]_i_2_n_0 ),
        .O(lbus_data[445]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [61]),
        .O(\axis_tdata[453]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[454]_i_2_n_0 ),
        .O(lbus_data[446]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\axis_tdata[454]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[455]_i_2_n_0 ),
        .O(lbus_data[447]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[455]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[456]_i_2_n_0 ),
        .O(lbus_data[432]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [48]),
        .O(\axis_tdata[456]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(dout[49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[457]_i_2_n_0 ),
        .O(lbus_data[433]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [49]),
        .O(\axis_tdata[457]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[458]_i_2_n_0 ),
        .O(lbus_data[434]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[458]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[459]_i_2_n_0 ),
        .O(lbus_data[435]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [51]),
        .O(\axis_tdata[459]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[45]_i_2_n_0 ),
        .O(lbus_data[85]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [85]),
        .O(\axis_tdata[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[460]_i_2_n_0 ),
        .O(lbus_data[436]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\axis_tdata[460]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[461]_i_2_n_0 ),
        .O(lbus_data[437]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [53]),
        .O(\axis_tdata[461]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[462]_i_2_n_0 ),
        .O(lbus_data[438]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [54]),
        .O(\axis_tdata[462]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[463]_i_2_n_0 ),
        .O(lbus_data[439]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[463]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[464]_i_2_n_0 ),
        .O(lbus_data[424]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [40]),
        .O(\axis_tdata[464]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(dout[41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[465]_i_2_n_0 ),
        .O(lbus_data[425]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [41]),
        .O(\axis_tdata[465]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[466]_i_2_n_0 ),
        .O(lbus_data[426]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[466]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[467]_i_2_n_0 ),
        .O(lbus_data[427]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [43]),
        .O(\axis_tdata[467]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[468]_i_2_n_0 ),
        .O(lbus_data[428]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\axis_tdata[468]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[469]_i_2_n_0 ),
        .O(lbus_data[429]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [45]),
        .O(\axis_tdata[469]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[46]_i_2_n_0 ),
        .O(lbus_data[86]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [86]),
        .O(\axis_tdata[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[470]_i_2_n_0 ),
        .O(lbus_data[430]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\axis_tdata[470]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[471]_i_2_n_0 ),
        .O(lbus_data[431]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[471]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[472]_i_2_n_0 ),
        .O(lbus_data[416]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [32]),
        .O(\axis_tdata[472]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(dout[33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[473]_i_2_n_0 ),
        .O(lbus_data[417]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [33]),
        .O(\axis_tdata[473]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[474]_i_2_n_0 ),
        .O(lbus_data[418]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[474]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[475]_i_2_n_0 ),
        .O(lbus_data[419]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [35]),
        .O(\axis_tdata[475]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[476]_i_2_n_0 ),
        .O(lbus_data[420]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [36]),
        .O(\axis_tdata[476]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[477]_i_2_n_0 ),
        .O(lbus_data[421]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [37]),
        .O(\axis_tdata[477]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[478]_i_2_n_0 ),
        .O(lbus_data[422]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\axis_tdata[478]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[479]_i_2_n_0 ),
        .O(lbus_data[423]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[479]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[47]_i_2_n_0 ),
        .O(lbus_data[87]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [87]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [87]),
        .O(\axis_tdata[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[480]_i_2_n_0 ),
        .O(lbus_data[408]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [24]),
        .O(\axis_tdata[480]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(dout[25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[481]_i_2_n_0 ),
        .O(lbus_data[409]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\axis_tdata[481]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[482]_i_2_n_0 ),
        .O(lbus_data[410]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[482]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[483]_i_2_n_0 ),
        .O(lbus_data[411]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [27]),
        .O(\axis_tdata[483]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[484]_i_2_n_0 ),
        .O(lbus_data[412]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\axis_tdata[484]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[485]_i_2_n_0 ),
        .O(lbus_data[413]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [29]),
        .O(\axis_tdata[485]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[486]_i_2_n_0 ),
        .O(lbus_data[414]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [30]),
        .O(\axis_tdata[486]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[487]_i_2_n_0 ),
        .O(lbus_data[415]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[487]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[488]_i_2_n_0 ),
        .O(lbus_data[400]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [16]),
        .O(\axis_tdata[488]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(dout[17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[489]_i_2_n_0 ),
        .O(lbus_data[401]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\axis_tdata[489]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[48]_i_2_n_0 ),
        .O(lbus_data[72]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [72]),
        .O(\axis_tdata[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[490]_i_2_n_0 ),
        .O(lbus_data[402]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[490]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[491]_i_2_n_0 ),
        .O(lbus_data[403]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [19]),
        .O(\axis_tdata[491]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[492]_i_2_n_0 ),
        .O(lbus_data[404]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\axis_tdata[492]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[493]_i_2_n_0 ),
        .O(lbus_data[405]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [21]),
        .O(\axis_tdata[493]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[494]_i_2_n_0 ),
        .O(lbus_data[406]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\axis_tdata[494]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[495]_i_2_n_0 ),
        .O(lbus_data[407]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[495]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[496]_i_2_n_0 ),
        .O(lbus_data[392]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [8]),
        .O(\axis_tdata[496]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(dout[9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[497]_i_2_n_0 ),
        .O(lbus_data[393]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\axis_tdata[497]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[498]_i_2_n_0 ),
        .O(lbus_data[394]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[498]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[499]_i_2_n_0 ),
        .O(lbus_data[395]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [11]),
        .O(\axis_tdata[499]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[49]_i_2_n_0 ),
        .O(lbus_data[73]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[73]),
        .O(\axis_tdata[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[4]_i_2_n_0 ),
        .O(lbus_data[124]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[500]_i_2_n_0 ),
        .O(lbus_data[396]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [12]),
        .O(\axis_tdata[500]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[501]_i_2_n_0 ),
        .O(lbus_data[397]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [13]),
        .O(\axis_tdata[501]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[502]_i_2_n_0 ),
        .O(lbus_data[398]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\axis_tdata[502]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[503]_i_2_n_0 ),
        .O(lbus_data[399]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[503]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[504]_i_2_n_0 ),
        .O(lbus_data[384]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [0]),
        .O(\axis_tdata[504]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(dout[1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[505]_i_4_n_0 ),
        .O(lbus_data[385]));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_12 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_4 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\axis_tdata[505]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[506]_i_2_n_0 ),
        .O(lbus_data[386]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[506]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[507]_i_2_n_0 ),
        .O(lbus_data[387]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [3]),
        .O(\axis_tdata[507]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[508]_i_2_n_0 ),
        .O(lbus_data[388]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\axis_tdata[508]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[509]_i_2_n_0 ),
        .O(lbus_data[389]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [5]),
        .O(\axis_tdata[509]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[50]_i_2_n_0 ),
        .O(lbus_data[74]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [74]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [74]),
        .O(\axis_tdata[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[510]_i_2_n_0 ),
        .O(lbus_data[390]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [6]),
        .O(\axis_tdata[510]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[511]_i_4_n_0 ),
        .O(lbus_data[391]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[511]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\axis_tdata[511]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[511]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[51]_i_2_n_0 ),
        .O(lbus_data[75]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [75]),
        .O(\axis_tdata[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[52]_i_2_n_0 ),
        .O(lbus_data[76]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[53]_i_2_n_0 ),
        .O(lbus_data[77]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\axis_tdata[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[54]_i_2_n_0 ),
        .O(lbus_data[78]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [78]),
        .O(\axis_tdata[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[55]_i_2_n_0 ),
        .O(lbus_data[79]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [79]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [79]),
        .O(\axis_tdata[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[56]_i_2_n_0 ),
        .O(lbus_data[64]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\axis_tdata[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[57]_i_2_n_0 ),
        .O(lbus_data[65]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[65]),
        .O(\axis_tdata[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[58]_i_2_n_0 ),
        .O(lbus_data[66]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [66]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [66]),
        .O(\axis_tdata[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[59]_i_2_n_0 ),
        .O(lbus_data[67]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [67]),
        .O(\axis_tdata[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[5]_i_2_n_0 ),
        .O(lbus_data[125]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [125]),
        .O(\axis_tdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[60]_i_2_n_0 ),
        .O(lbus_data[68]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[61]_i_2_n_0 ),
        .O(lbus_data[69]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [69]),
        .O(\axis_tdata[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[62]_i_2_n_0 ),
        .O(lbus_data[70]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [70]),
        .O(\axis_tdata[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[63]_i_2_n_0 ),
        .O(lbus_data[71]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [71]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [71]),
        .O(\axis_tdata[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[64]_i_2_n_0 ),
        .O(lbus_data[56]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\axis_tdata[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[65]_i_2_n_0 ),
        .O(lbus_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[57]),
        .O(\axis_tdata[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[66]_i_2_n_0 ),
        .O(lbus_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [58]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [58]),
        .O(\axis_tdata[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[67]_i_2_n_0 ),
        .O(lbus_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [59]),
        .O(\axis_tdata[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[68]_i_2_n_0 ),
        .O(lbus_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[68]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[69]_i_2_n_0 ),
        .O(lbus_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [61]),
        .O(\axis_tdata[69]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[6]_i_2_n_0 ),
        .O(lbus_data[126]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [126]),
        .O(\axis_tdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[70]_i_2_n_0 ),
        .O(lbus_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [62]),
        .O(\axis_tdata[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[71]_i_2_n_0 ),
        .O(lbus_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [63]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [63]),
        .O(\axis_tdata[71]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[72]_i_2_n_0 ),
        .O(lbus_data[48]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [48]),
        .O(\axis_tdata[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[73]_i_2_n_0 ),
        .O(lbus_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[49]),
        .O(\axis_tdata[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[74]_i_2_n_0 ),
        .O(lbus_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [50]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [50]),
        .O(\axis_tdata[74]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[75]_i_2_n_0 ),
        .O(lbus_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [51]),
        .O(\axis_tdata[75]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[76]_i_2_n_0 ),
        .O(lbus_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[76]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[77]_i_2_n_0 ),
        .O(lbus_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\axis_tdata[77]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[78]_i_2_n_0 ),
        .O(lbus_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [54]),
        .O(\axis_tdata[78]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[79]_i_2_n_0 ),
        .O(lbus_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [55]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [55]),
        .O(\axis_tdata[79]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[7]_i_2_n_0 ),
        .O(lbus_data[127]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [127]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [127]),
        .O(\axis_tdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[80]_i_2_n_0 ),
        .O(lbus_data[40]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\axis_tdata[80]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[81]_i_2_n_0 ),
        .O(lbus_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[41]),
        .O(\axis_tdata[81]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[82]_i_2_n_0 ),
        .O(lbus_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [42]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [42]),
        .O(\axis_tdata[82]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[83]_i_2_n_0 ),
        .O(lbus_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [43]),
        .O(\axis_tdata[83]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[84]_i_2_n_0 ),
        .O(lbus_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[84]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[85]_i_2_n_0 ),
        .O(lbus_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [45]),
        .O(\axis_tdata[85]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[86]_i_2_n_0 ),
        .O(lbus_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [46]),
        .O(\axis_tdata[86]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[87]_i_2_n_0 ),
        .O(lbus_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [47]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [47]),
        .O(\axis_tdata[87]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[88]_i_2_n_0 ),
        .O(lbus_data[32]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\axis_tdata[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[89]_i_2_n_0 ),
        .O(lbus_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[33]),
        .O(\axis_tdata[89]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[8]_i_2_n_0 ),
        .O(lbus_data[112]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [112]),
        .O(\axis_tdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[90]_i_2_n_0 ),
        .O(lbus_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [34]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [34]),
        .O(\axis_tdata[90]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[91]_i_2_n_0 ),
        .O(lbus_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [35]),
        .O(\axis_tdata[91]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[92]_i_2_n_0 ),
        .O(lbus_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[92]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[93]_i_2_n_0 ),
        .O(lbus_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [37]),
        .O(\axis_tdata[93]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[94]_i_2_n_0 ),
        .O(lbus_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [38]),
        .O(\axis_tdata[94]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[95]_i_2_n_0 ),
        .O(lbus_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [39]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [39]),
        .O(\axis_tdata[95]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[96]_i_2_n_0 ),
        .O(lbus_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [24]),
        .O(\axis_tdata[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[97]_i_2_n_0 ),
        .O(lbus_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[25]),
        .O(\axis_tdata[97]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[98]_i_2_n_0 ),
        .O(lbus_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [26]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [26]),
        .O(\axis_tdata[98]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[99]_i_2_n_0 ),
        .O(lbus_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\axis_tdata[99]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[9]_i_2_n_0 ),
        .O(lbus_data[113]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[113]),
        .O(\axis_tdata[9]_i_2_n_0 ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[120]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[28]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[29]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[30]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[31]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[16]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[17]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[18]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[19]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[20]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[21]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[114]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[22]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[23]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[8]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[9]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[10]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[11]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[12]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[13]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[14]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[15]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[115]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[0]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[1]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[2]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[3]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[4]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[5]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[6]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[7]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[248]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[249]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[116]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[250]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[251]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[252]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[253]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[254]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[255]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[240]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[241]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[242]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[243]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[117]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[244]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[245]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[246]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[247]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[232]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[233]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[234]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[235]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[236]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[237]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[118]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[238]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[239]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[224]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[225]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[226]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[227]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[228]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[229]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[230]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[231]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[119]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[216]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[217]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[218]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[219]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[220]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[221]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[222]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[223]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[208]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[209]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[104]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[210]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[211]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[212]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[213]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[214]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[215]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[200]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[201]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[202]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[203]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[105]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[204]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[205]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[206]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[207]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[192]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[193]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[194]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[195]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[196]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[197]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[106]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[198]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[199]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[184]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[185]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[186]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[187]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[188]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[189]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[190]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[191]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[107]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[121]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[176]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[177]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[178]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[179]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[180]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[181]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[182]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[183]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[168]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[169]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[108]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[170]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[171]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[172]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[173]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[174]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[175]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[160]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[161]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[162]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[163]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[109]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[164]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[165]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[166]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[167]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[152]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[153]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[154]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[155]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[156]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[157]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[110]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[158]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[159]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[144]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[145]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[146]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[147]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[148]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[149]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[150]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[151]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[111]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[136]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[137]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[138]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[139]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[140]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[141]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[142]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[143]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[128]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[129]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[96]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[130]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[131]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[132]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[133]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[134]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[135]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[376]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[377]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[378]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[379]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[97]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[380]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[381]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[382]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[383]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[368]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[369]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[370]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[371]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[372]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[373]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[98]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[374]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[375]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[360]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[361]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[362]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[363]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[364]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[365]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[366]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[367]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[99]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[352]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[353]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[354]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[355]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[356]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[357]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[358]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[359]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[344]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[345]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[100]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[346]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[347]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[348]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[349]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[350]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[351]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[336]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[337]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[338]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[339]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[101]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[122]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[340]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[341]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[342]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[343]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[328]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[329]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[330]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[331]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[332]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[333]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[102]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[334]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[335]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[320]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[321]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[322]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[323]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[324]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[325]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[326]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[327]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[103]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[312]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[313]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[314]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[315]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[316]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[317]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[318]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[319]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[304]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[305]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[88]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[306]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[307]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[308]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[309]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[310]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[311]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[296]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[297]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[298]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[299]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[89]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[300]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[301]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[302]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[303]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[288]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[289]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[290]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[291]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[292]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[293]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[90]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[294]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[295]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[280]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[281]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[282]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[283]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[284]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[285]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[286]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[287]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[91]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[272]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[273]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[274]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[275]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[276]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[277]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[278]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[279]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[264]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[265]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[92]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[266]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[267]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[268]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[269]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[270]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[271]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[256]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[257]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[258]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[259]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[93]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[260]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[261]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[262]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[263]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[504]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[505]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[506]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[507]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[508]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[509]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[94]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[510]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[511]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[496]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[497]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[498]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[499]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[500]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[501]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[502]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[503]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[95]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[123]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[488]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[489]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[490]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[491]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[492]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[493]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[494]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[495]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[480]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[481]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[80]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[482]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[483]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[484]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[485]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[486]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[487]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[472]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[473]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[474]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[475]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[81]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[476]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[477]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[478]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[479]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[464]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[465]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[466]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[467]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[468]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[469]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[82]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[470]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[471]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[456]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[457]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[458]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[459]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[460]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[461]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[462]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[463]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[83]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[448]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[449]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[450]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[451]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[452]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[453]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[454]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[455]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[440]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[441]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[84]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[442]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[443]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[444]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[445]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[446]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[447]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[432]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[433]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[434]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[435]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[85]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[436]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[437]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[438]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[439]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[424]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[425]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[426]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[427]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[428]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[429]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[86]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[430]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[431]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[416]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[417]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[418]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[419]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[420]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[421]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[422]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[423]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[87]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[408]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[409]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[410]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[411]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[412]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[413]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[414]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[415]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[400]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[401]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[72]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[402]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[403]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[404]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[405]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[406]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[407]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[392]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[393]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[394]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[395]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[73]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[124]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[396]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[397]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[398]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[399]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[384]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[385]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[386]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[387]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[388]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[389]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[74]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[390]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[391]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[75]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[76]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[77]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[78]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[79]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[64]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[65]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[66]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[67]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[125]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[68]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[69]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[70]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[71]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[56]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[57]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[58]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[59]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[60]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[61]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[126]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[62]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[63]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[48]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[49]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[50]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[51]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[52]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[53]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[54]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[55]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[127]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[40]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[41]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[42]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[43]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[44]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[45]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[46]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[47]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[32]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[33]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[112]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[34]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[35]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[36]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[37]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[38]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[39]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[24]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[25]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[26]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[27]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[113]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[12]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[13]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[14]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[129]),
        .O(\axis_tkeep[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[15]_i_2 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[15]));
  LUT5 #(
    .INIT(32'hFFF0E0F0)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[1]_11 ),
        .I4(\rot_reg[1]_10 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    \axis_tkeep[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(dout[133]),
        .I5(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\rot_reg[1]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .I4(\axis_tkeep[15]_i_8_n_0 ),
        .O(\axis_tkeep[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[15]_i_9_n_0 ),
        .O(\axis_tkeep[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[15]_i_10_n_0 ),
        .O(\axis_tkeep[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_8 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .O(\axis_tkeep[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [128]),
        .O(\axis_tkeep[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[17]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[18]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[19]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[1]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[20]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[21]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_5_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[22]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[23]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[24]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[24]_i_2_n_0 ),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[24]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[131]),
        .O(\axis_tkeep[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[25]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[26]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[27]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_5_n_0 ),
        .O(mty_to_tkeep0_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[28]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[29]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[2]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[30]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(dout[129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [129]),
        .O(\axis_tkeep[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[130]),
        .O(\axis_tkeep[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[31]_i_2 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[15]));
  LUT5 #(
    .INIT(32'hD7D7D700)) 
    \axis_tkeep[31]_i_3 
       (.I0(\rot_reg[1]_11 ),
        .I1(\rot_reg[1]_10 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[0]_4 ),
        .I4(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep_reg[47]_1 [133]),
        .I1(\rot_reg[0]_10 ),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[133]),
        .I4(\rot_reg[1]_2 ),
        .O(rx_clk_0));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_5 
       (.I0(\axis_tkeep_reg[47]_2 [128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [128]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[31]_i_9_n_0 ),
        .O(\axis_tkeep[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_6 
       (.I0(\axis_tkeep_reg[47]_0 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[31]_i_10_n_0 ),
        .O(\axis_tkeep[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[31]_i_11_n_0 ),
        .O(\axis_tkeep[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[31]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[128]),
        .O(\axis_tkeep[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[33]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[34]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[35]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[36]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[37]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_5_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[38]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[39]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[3]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[40]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[40]_i_2_n_0 ),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[40]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [131]),
        .O(\axis_tkeep[40]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[41]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[42]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[43]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_5_n_0 ),
        .O(mty_to_tkeep1_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[44]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[45]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[46]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .O(\axis_tkeep[47]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[47]_i_2 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[15]));
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \axis_tkeep[47]_i_3 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[1]_10 ),
        .I4(\rot_reg[1]_11 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    \axis_tkeep[47]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_0 [133]),
        .I5(dout[133]),
        .O(\rot_reg[1]_8 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_5 
       (.I0(\axis_tkeep_reg[47]_1 [128]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[0]_12 ),
        .I4(\axis_tkeep[47]_i_8_n_0 ),
        .O(\axis_tkeep[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_6 
       (.I0(\axis_tkeep_reg[47]_1 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[47]_i_9_n_0 ),
        .O(\axis_tkeep[47]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_7 
       (.I0(\axis_tkeep_reg[47]_0 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[47]_i_10_n_0 ),
        .O(\axis_tkeep[47]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_8 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[128]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [128]),
        .O(\axis_tkeep[47]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_2 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [129]),
        .O(\axis_tkeep[47]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[49]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[4]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[50]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[51]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[52]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[53]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_7_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[54]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[55]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[56]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[56]_i_3_n_0 ),
        .O(mty_to_tkeep2_return[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[56]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[56]_i_3 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [131]),
        .O(\axis_tkeep[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[56]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[57]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[58]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[59]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_7_n_0 ),
        .O(mty_to_tkeep2_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEEEC)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(mty_to_tkeep_return[8]),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[60]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[61]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[62]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[1]_2 ),
        .I1(\axis_tkeep[63]_i_27_n_0 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[0]_1 ),
        .O(\rot_reg[1]_9 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_30_n_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rot_reg[0]_0 ),
        .O(\rot_reg[1]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1]_5 ),
        .I1(\axis_tkeep[63]_i_34_n_0 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rot_reg[1]_4 ),
        .O(\rot_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[63]_i_2 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [128]),
        .O(\axis_tkeep[63]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_24 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [129]),
        .O(\axis_tkeep[63]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_25 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\axis_tkeep[63]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_5 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_34 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_0 [133]),
        .O(\axis_tkeep[63]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_36 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_1 [132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_4 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_37 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .O(\rot_reg[1] ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rot_reg[1]_9 ),
        .I1(\rot_reg[1]_10 ),
        .I2(\rot_reg[1]_11 ),
        .I3(\rot_reg[0]_3 ),
        .I4(\rot_reg[0]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_2 [133]),
        .I5(\axis_tkeep_reg[47]_0 [133]),
        .O(\rot_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[128]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[63]_i_23_n_0 ),
        .O(\axis_tkeep[63]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[63]_i_24_n_0 ),
        .O(\axis_tkeep[63]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_9 
       (.I0(\axis_tkeep_reg[47]_1 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[63]_i_25_n_0 ),
        .O(\axis_tkeep[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[6]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axis_tkeep[7]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[8]_i_1 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[8]_i_2_n_0 ),
        .O(mty_to_tkeep_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[8]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [131]),
        .O(\axis_tkeep[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[9]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[10]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[11]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[13]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[14]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[15]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[1]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[2]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[3]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[1]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[5]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[6]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[7]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[9]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[10]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[11]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[13]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[2]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[14]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[15]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[1]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[2]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[3]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[5]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[6]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[7]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[3]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[9]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[10]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[11]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[13]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[14]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[15]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[1]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[2]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[3]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[5]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[6]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[7]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[9]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[10]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[11]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[5]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[13]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[14]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[15]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[6]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[7]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[9]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(\rot_reg[0]_5 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[1]_7 ),
        .O(axis_tlast_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_2
       (.I0(\axis_tkeep_reg[47]_1 [132]),
        .I1(\rot_reg[0]_10 ),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[132]),
        .I4(\rot_reg[1]_3 ),
        .O(axis_tlast_i_2_n_0));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    axis_tlast_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .I4(\axis_tkeep_reg[47]_0 [132]),
        .I5(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    axis_tlast_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .I4(dout[132]),
        .I5(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .I4(\axis_tkeep_reg[47]_2 [132]),
        .I5(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_7 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[1]_3 ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_i_1_n_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser_reg_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_lbus2axis_segmented_top" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_top
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    rx_preambleout,
    Q,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \wr_ptr_reg[2] ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_2 ,
    \wr_ptr_reg[2]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_clk,
    rx_preout,
    dout,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    SR,
    din);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [55:0]rx_preambleout;
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2] ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_1 ;
  output [2:0]\wr_ptr_reg[2] ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_2 ;
  output [2:0]\wr_ptr_reg[2]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input rx_clk;
  input [55:0]rx_preout;
  input [135:0]dout;
  input [135:0]\rd_ptr_reg[2]_3 ;
  input [135:0]\rd_ptr_reg[2]_4 ;
  input [135:0]\rd_ptr_reg[2]_5 ;
  input [0:0]SR;
  input [0:0]din;

  wire [2:0]Q;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_13 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_2 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_8 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [0:0]din;
  wire [135:0]dout;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_60;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_61;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_62;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_63;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_64;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_65;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_66;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_67;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_68;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_69;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_70;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_71;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_72;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_74;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_76;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_80;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_81;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_82;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_87;
  wire [1:1]p_0_in;
  wire p_0_in_0;
  wire [2:0]\rd_ptr_reg[2] ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [2:0]\rd_ptr_reg[2]_1 ;
  wire [2:0]\rd_ptr_reg[2]_2 ;
  wire [135:0]\rd_ptr_reg[2]_3 ;
  wire [135:0]\rd_ptr_reg[2]_4 ;
  wire [135:0]\rd_ptr_reg[2]_5 ;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [2:0]\wr_ptr_reg[2] ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire [2:0]\wr_ptr_reg[2]_1 ;

  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2]_0 ),
        .SR(SR),
        .\axis_tkeep[63]_i_21 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [132]}),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_67),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86),
        .\axis_tkeep[63]_i_3_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep[63]_i_6_2 (\SEG_LOOP3[3].fifo_sync_inst_n_6 ),
        .dout({dout[135],dout[133]}),
        .\rd_ptr[2]_i_4__1 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [132]}),
        .\rd_ptr[2]_i_4__1_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_71),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_0 (rot_reg),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133]}),
        .\rot[1]_i_5_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_66),
        .\rot[1]_i_6_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\rot[1]_i_6_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rot[1]_i_6_2 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\rot_reg[0] (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_0 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2] ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_16 \SEG_LOOP3[1].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2] ),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_17 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_17_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_17_1 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\axis_tkeep[63]_i_6_1 (\rd_ptr_reg[2]_5 [135]),
        .\axis_tkeep_reg[15] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_82),
        .\axis_tkeep_reg[15]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_70),
        .\axis_tkeep_reg[31] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_80),
        .\axis_tkeep_reg[31]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_87),
        .\axis_tkeep_reg[47] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_81),
        .\axis_tkeep_reg[47]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75),
        .\axis_tkeep_reg[63] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_76),
        .\axis_tkeep_reg[63]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73),
        .dout({dout[135],dout[132]}),
        .p_0_in(p_0_in_0),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_3 [135]),
        .\rd_ptr_reg[2]_3 (rot_reg),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_72),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_74),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_12 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[1] ({\SEG_LOOP3[1].fifo_sync_inst_n_7 ,\SEG_LOOP3[1].fifo_sync_inst_n_8 ,\SEG_LOOP3[1].fifo_sync_inst_n_9 ,axis_tkeep_w0}),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_8 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_9 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_2 ),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[1]_7 (\rd_ptr_reg[2]_4 [132]),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_0 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_17 \SEG_LOOP3[2].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(Q),
        .SR(SR),
        .\axis_tkeep[63]_i_22 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3_0 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_3_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_6_0 ({\rd_ptr_reg[2]_3 [135:134],\rd_ptr_reg[2]_3 [132]}),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_64),
        .\axis_tkeep[63]_i_6_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86),
        .\axis_tkeep[63]_i_6_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tkeep[63]_i_6_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tkeep[63]_i_6_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep[63]_i_6_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_62),
        .axis_tuser_reg(\rd_ptr_reg[2]_4 [134]),
        .dout({dout[134],dout[132]}),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_5 [135:134]),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_12 ),
        .\rd_ptr_reg[2]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rd_ptr_reg[2]_7 (rot_reg),
        .\rd_ptr_reg[2]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_8 ),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_11 ),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75),
        .\rot_reg[1]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_1 ),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_fifo_18 \SEG_LOOP3[3].fifo_sync_inst 
       (.D(p_0_in),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tkeep[63]_i_18 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_18_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_18_1 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59),
        .din(din),
        .dout({dout[135],dout[133:132]}),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [132]}),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133:132]}),
        .\rot[1]_i_5_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_0 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_1 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_2 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_6 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rot_reg[1] (\rd_ptr_reg[2]_5 [132]),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_1 ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\wr_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\wr_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic
       (.Q(rot_reg),
        .SR({\SEG_LOOP3[1].fifo_sync_inst_n_7 ,\SEG_LOOP3[1].fifo_sync_inst_n_8 ,\SEG_LOOP3[1].fifo_sync_inst_n_9 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[47]_0 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [133],\rd_ptr_reg[2]_5 [131:0]}),
        .\axis_tkeep_reg[47]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133],\rd_ptr_reg[2]_4 [131:0]}),
        .\axis_tkeep_reg[47]_2 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133],\rd_ptr_reg[2]_3 [131:0]}),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .dout({dout[135],dout[133],dout[131:0]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[0]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\rot_reg[0]_12 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86),
        .\rot_reg[0]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[0]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_70),
        .\rot_reg[0]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_71),
        .\rot_reg[0]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_72),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_76),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_80),
        .\rot_reg[0]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_81),
        .\rot_reg[0]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_82),
        .\rot_reg[1] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[1]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[1]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rot_reg[1]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rot_reg[1]_12 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_69),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73),
        .\rot_reg[1]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_74),
        .\rot_reg[1]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75),
        .\rot_reg[1]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_clk_0(i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_87),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_5 ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_10
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_13
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_14
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_15
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_tx_sync" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_out_reg[55]_1 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_0 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_out_reg[55]_1 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_0 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire [31:0]\ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire \ctrl1_out_reg[55]_1 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_ultrascale_rx_userclk" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_ultrascale_tx_userclk" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y5" *) (* C_ENABLE_PIPELINE_REG = "0" *) (* C_GT_DRP_CLK = "100.00" *) 
(* C_GT_REF_CLK_FREQ = "156.250000" *) (* C_GT_RX_BUFFER_BYPASS = "0" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X0Y40" *) (* C_LANE2_GT_LOC = "X0Y41" *) (* C_LANE3_GT_LOC = "X0Y42" *) 
(* C_LANE4_GT_LOC = "X0Y43" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "1" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) (* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_wrapper" *) 
module design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_6;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_7;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_8;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_9;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in_int_2d;
  wire [55:0]txctrl1_in_int_2d;
  wire [447:0]txdata_in_int_2d;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_design_1_cmac_usplus_0_0_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_0_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_0_0_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock0_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock1_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock2_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock3_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_hi_ser_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_alignment_status_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_valid_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count0_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count1_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count2_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count3_inc_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_0_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_1_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_2_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_3_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_mapping_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign rx_lane_aligner_fill_0[6] = \<const0> ;
  assign rx_lane_aligner_fill_0[5] = \<const0> ;
  assign rx_lane_aligner_fill_0[4] = \<const0> ;
  assign rx_lane_aligner_fill_0[3] = \<const0> ;
  assign rx_lane_aligner_fill_0[2] = \<const0> ;
  assign rx_lane_aligner_fill_0[1] = \<const0> ;
  assign rx_lane_aligner_fill_0[0] = \<const0> ;
  assign rx_lane_aligner_fill_1[6] = \<const0> ;
  assign rx_lane_aligner_fill_1[5] = \<const0> ;
  assign rx_lane_aligner_fill_1[4] = \<const0> ;
  assign rx_lane_aligner_fill_1[3] = \<const0> ;
  assign rx_lane_aligner_fill_1[2] = \<const0> ;
  assign rx_lane_aligner_fill_1[1] = \<const0> ;
  assign rx_lane_aligner_fill_1[0] = \<const0> ;
  assign rx_lane_aligner_fill_10[6] = \<const0> ;
  assign rx_lane_aligner_fill_10[5] = \<const0> ;
  assign rx_lane_aligner_fill_10[4] = \<const0> ;
  assign rx_lane_aligner_fill_10[3] = \<const0> ;
  assign rx_lane_aligner_fill_10[2] = \<const0> ;
  assign rx_lane_aligner_fill_10[1] = \<const0> ;
  assign rx_lane_aligner_fill_10[0] = \<const0> ;
  assign rx_lane_aligner_fill_11[6] = \<const0> ;
  assign rx_lane_aligner_fill_11[5] = \<const0> ;
  assign rx_lane_aligner_fill_11[4] = \<const0> ;
  assign rx_lane_aligner_fill_11[3] = \<const0> ;
  assign rx_lane_aligner_fill_11[2] = \<const0> ;
  assign rx_lane_aligner_fill_11[1] = \<const0> ;
  assign rx_lane_aligner_fill_11[0] = \<const0> ;
  assign rx_lane_aligner_fill_12[6] = \<const0> ;
  assign rx_lane_aligner_fill_12[5] = \<const0> ;
  assign rx_lane_aligner_fill_12[4] = \<const0> ;
  assign rx_lane_aligner_fill_12[3] = \<const0> ;
  assign rx_lane_aligner_fill_12[2] = \<const0> ;
  assign rx_lane_aligner_fill_12[1] = \<const0> ;
  assign rx_lane_aligner_fill_12[0] = \<const0> ;
  assign rx_lane_aligner_fill_13[6] = \<const0> ;
  assign rx_lane_aligner_fill_13[5] = \<const0> ;
  assign rx_lane_aligner_fill_13[4] = \<const0> ;
  assign rx_lane_aligner_fill_13[3] = \<const0> ;
  assign rx_lane_aligner_fill_13[2] = \<const0> ;
  assign rx_lane_aligner_fill_13[1] = \<const0> ;
  assign rx_lane_aligner_fill_13[0] = \<const0> ;
  assign rx_lane_aligner_fill_14[6] = \<const0> ;
  assign rx_lane_aligner_fill_14[5] = \<const0> ;
  assign rx_lane_aligner_fill_14[4] = \<const0> ;
  assign rx_lane_aligner_fill_14[3] = \<const0> ;
  assign rx_lane_aligner_fill_14[2] = \<const0> ;
  assign rx_lane_aligner_fill_14[1] = \<const0> ;
  assign rx_lane_aligner_fill_14[0] = \<const0> ;
  assign rx_lane_aligner_fill_15[6] = \<const0> ;
  assign rx_lane_aligner_fill_15[5] = \<const0> ;
  assign rx_lane_aligner_fill_15[4] = \<const0> ;
  assign rx_lane_aligner_fill_15[3] = \<const0> ;
  assign rx_lane_aligner_fill_15[2] = \<const0> ;
  assign rx_lane_aligner_fill_15[1] = \<const0> ;
  assign rx_lane_aligner_fill_15[0] = \<const0> ;
  assign rx_lane_aligner_fill_16[6] = \<const0> ;
  assign rx_lane_aligner_fill_16[5] = \<const0> ;
  assign rx_lane_aligner_fill_16[4] = \<const0> ;
  assign rx_lane_aligner_fill_16[3] = \<const0> ;
  assign rx_lane_aligner_fill_16[2] = \<const0> ;
  assign rx_lane_aligner_fill_16[1] = \<const0> ;
  assign rx_lane_aligner_fill_16[0] = \<const0> ;
  assign rx_lane_aligner_fill_17[6] = \<const0> ;
  assign rx_lane_aligner_fill_17[5] = \<const0> ;
  assign rx_lane_aligner_fill_17[4] = \<const0> ;
  assign rx_lane_aligner_fill_17[3] = \<const0> ;
  assign rx_lane_aligner_fill_17[2] = \<const0> ;
  assign rx_lane_aligner_fill_17[1] = \<const0> ;
  assign rx_lane_aligner_fill_17[0] = \<const0> ;
  assign rx_lane_aligner_fill_18[6] = \<const0> ;
  assign rx_lane_aligner_fill_18[5] = \<const0> ;
  assign rx_lane_aligner_fill_18[4] = \<const0> ;
  assign rx_lane_aligner_fill_18[3] = \<const0> ;
  assign rx_lane_aligner_fill_18[2] = \<const0> ;
  assign rx_lane_aligner_fill_18[1] = \<const0> ;
  assign rx_lane_aligner_fill_18[0] = \<const0> ;
  assign rx_lane_aligner_fill_19[6] = \<const0> ;
  assign rx_lane_aligner_fill_19[5] = \<const0> ;
  assign rx_lane_aligner_fill_19[4] = \<const0> ;
  assign rx_lane_aligner_fill_19[3] = \<const0> ;
  assign rx_lane_aligner_fill_19[2] = \<const0> ;
  assign rx_lane_aligner_fill_19[1] = \<const0> ;
  assign rx_lane_aligner_fill_19[0] = \<const0> ;
  assign rx_lane_aligner_fill_2[6] = \<const0> ;
  assign rx_lane_aligner_fill_2[5] = \<const0> ;
  assign rx_lane_aligner_fill_2[4] = \<const0> ;
  assign rx_lane_aligner_fill_2[3] = \<const0> ;
  assign rx_lane_aligner_fill_2[2] = \<const0> ;
  assign rx_lane_aligner_fill_2[1] = \<const0> ;
  assign rx_lane_aligner_fill_2[0] = \<const0> ;
  assign rx_lane_aligner_fill_3[6] = \<const0> ;
  assign rx_lane_aligner_fill_3[5] = \<const0> ;
  assign rx_lane_aligner_fill_3[4] = \<const0> ;
  assign rx_lane_aligner_fill_3[3] = \<const0> ;
  assign rx_lane_aligner_fill_3[2] = \<const0> ;
  assign rx_lane_aligner_fill_3[1] = \<const0> ;
  assign rx_lane_aligner_fill_3[0] = \<const0> ;
  assign rx_lane_aligner_fill_4[6] = \<const0> ;
  assign rx_lane_aligner_fill_4[5] = \<const0> ;
  assign rx_lane_aligner_fill_4[4] = \<const0> ;
  assign rx_lane_aligner_fill_4[3] = \<const0> ;
  assign rx_lane_aligner_fill_4[2] = \<const0> ;
  assign rx_lane_aligner_fill_4[1] = \<const0> ;
  assign rx_lane_aligner_fill_4[0] = \<const0> ;
  assign rx_lane_aligner_fill_5[6] = \<const0> ;
  assign rx_lane_aligner_fill_5[5] = \<const0> ;
  assign rx_lane_aligner_fill_5[4] = \<const0> ;
  assign rx_lane_aligner_fill_5[3] = \<const0> ;
  assign rx_lane_aligner_fill_5[2] = \<const0> ;
  assign rx_lane_aligner_fill_5[1] = \<const0> ;
  assign rx_lane_aligner_fill_5[0] = \<const0> ;
  assign rx_lane_aligner_fill_6[6] = \<const0> ;
  assign rx_lane_aligner_fill_6[5] = \<const0> ;
  assign rx_lane_aligner_fill_6[4] = \<const0> ;
  assign rx_lane_aligner_fill_6[3] = \<const0> ;
  assign rx_lane_aligner_fill_6[2] = \<const0> ;
  assign rx_lane_aligner_fill_6[1] = \<const0> ;
  assign rx_lane_aligner_fill_6[0] = \<const0> ;
  assign rx_lane_aligner_fill_7[6] = \<const0> ;
  assign rx_lane_aligner_fill_7[5] = \<const0> ;
  assign rx_lane_aligner_fill_7[4] = \<const0> ;
  assign rx_lane_aligner_fill_7[3] = \<const0> ;
  assign rx_lane_aligner_fill_7[2] = \<const0> ;
  assign rx_lane_aligner_fill_7[1] = \<const0> ;
  assign rx_lane_aligner_fill_7[0] = \<const0> ;
  assign rx_lane_aligner_fill_8[6] = \<const0> ;
  assign rx_lane_aligner_fill_8[5] = \<const0> ;
  assign rx_lane_aligner_fill_8[4] = \<const0> ;
  assign rx_lane_aligner_fill_8[3] = \<const0> ;
  assign rx_lane_aligner_fill_8[2] = \<const0> ;
  assign rx_lane_aligner_fill_8[1] = \<const0> ;
  assign rx_lane_aligner_fill_8[0] = \<const0> ;
  assign rx_lane_aligner_fill_9[6] = \<const0> ;
  assign rx_lane_aligner_fill_9[5] = \<const0> ;
  assign rx_lane_aligner_fill_9[4] = \<const0> ;
  assign rx_lane_aligner_fill_9[3] = \<const0> ;
  assign rx_lane_aligner_fill_9[2] = \<const0> ;
  assign rx_lane_aligner_fill_9[1] = \<const0> ;
  assign rx_lane_aligner_fill_9[0] = \<const0> ;
  assign rx_ptp_pcslane_out[4] = \<const0> ;
  assign rx_ptp_pcslane_out[3] = \<const0> ;
  assign rx_ptp_pcslane_out[2] = \<const0> ;
  assign rx_ptp_pcslane_out[1] = \<const0> ;
  assign rx_ptp_pcslane_out[0] = \<const0> ;
  assign rx_ptp_tstamp_out[79] = \<const0> ;
  assign rx_ptp_tstamp_out[78] = \<const0> ;
  assign rx_ptp_tstamp_out[77] = \<const0> ;
  assign rx_ptp_tstamp_out[76] = \<const0> ;
  assign rx_ptp_tstamp_out[75] = \<const0> ;
  assign rx_ptp_tstamp_out[74] = \<const0> ;
  assign rx_ptp_tstamp_out[73] = \<const0> ;
  assign rx_ptp_tstamp_out[72] = \<const0> ;
  assign rx_ptp_tstamp_out[71] = \<const0> ;
  assign rx_ptp_tstamp_out[70] = \<const0> ;
  assign rx_ptp_tstamp_out[69] = \<const0> ;
  assign rx_ptp_tstamp_out[68] = \<const0> ;
  assign rx_ptp_tstamp_out[67] = \<const0> ;
  assign rx_ptp_tstamp_out[66] = \<const0> ;
  assign rx_ptp_tstamp_out[65] = \<const0> ;
  assign rx_ptp_tstamp_out[64] = \<const0> ;
  assign rx_ptp_tstamp_out[63] = \<const0> ;
  assign rx_ptp_tstamp_out[62] = \<const0> ;
  assign rx_ptp_tstamp_out[61] = \<const0> ;
  assign rx_ptp_tstamp_out[60] = \<const0> ;
  assign rx_ptp_tstamp_out[59] = \<const0> ;
  assign rx_ptp_tstamp_out[58] = \<const0> ;
  assign rx_ptp_tstamp_out[57] = \<const0> ;
  assign rx_ptp_tstamp_out[56] = \<const0> ;
  assign rx_ptp_tstamp_out[55] = \<const0> ;
  assign rx_ptp_tstamp_out[54] = \<const0> ;
  assign rx_ptp_tstamp_out[53] = \<const0> ;
  assign rx_ptp_tstamp_out[52] = \<const0> ;
  assign rx_ptp_tstamp_out[51] = \<const0> ;
  assign rx_ptp_tstamp_out[50] = \<const0> ;
  assign rx_ptp_tstamp_out[49] = \<const0> ;
  assign rx_ptp_tstamp_out[48] = \<const0> ;
  assign rx_ptp_tstamp_out[47] = \<const0> ;
  assign rx_ptp_tstamp_out[46] = \<const0> ;
  assign rx_ptp_tstamp_out[45] = \<const0> ;
  assign rx_ptp_tstamp_out[44] = \<const0> ;
  assign rx_ptp_tstamp_out[43] = \<const0> ;
  assign rx_ptp_tstamp_out[42] = \<const0> ;
  assign rx_ptp_tstamp_out[41] = \<const0> ;
  assign rx_ptp_tstamp_out[40] = \<const0> ;
  assign rx_ptp_tstamp_out[39] = \<const0> ;
  assign rx_ptp_tstamp_out[38] = \<const0> ;
  assign rx_ptp_tstamp_out[37] = \<const0> ;
  assign rx_ptp_tstamp_out[36] = \<const0> ;
  assign rx_ptp_tstamp_out[35] = \<const0> ;
  assign rx_ptp_tstamp_out[34] = \<const0> ;
  assign rx_ptp_tstamp_out[33] = \<const0> ;
  assign rx_ptp_tstamp_out[32] = \<const0> ;
  assign rx_ptp_tstamp_out[31] = \<const0> ;
  assign rx_ptp_tstamp_out[30] = \<const0> ;
  assign rx_ptp_tstamp_out[29] = \<const0> ;
  assign rx_ptp_tstamp_out[28] = \<const0> ;
  assign rx_ptp_tstamp_out[27] = \<const0> ;
  assign rx_ptp_tstamp_out[26] = \<const0> ;
  assign rx_ptp_tstamp_out[25] = \<const0> ;
  assign rx_ptp_tstamp_out[24] = \<const0> ;
  assign rx_ptp_tstamp_out[23] = \<const0> ;
  assign rx_ptp_tstamp_out[22] = \<const0> ;
  assign rx_ptp_tstamp_out[21] = \<const0> ;
  assign rx_ptp_tstamp_out[20] = \<const0> ;
  assign rx_ptp_tstamp_out[19] = \<const0> ;
  assign rx_ptp_tstamp_out[18] = \<const0> ;
  assign rx_ptp_tstamp_out[17] = \<const0> ;
  assign rx_ptp_tstamp_out[16] = \<const0> ;
  assign rx_ptp_tstamp_out[15] = \<const0> ;
  assign rx_ptp_tstamp_out[14] = \<const0> ;
  assign rx_ptp_tstamp_out[13] = \<const0> ;
  assign rx_ptp_tstamp_out[12] = \<const0> ;
  assign rx_ptp_tstamp_out[11] = \<const0> ;
  assign rx_ptp_tstamp_out[10] = \<const0> ;
  assign rx_ptp_tstamp_out[9] = \<const0> ;
  assign rx_ptp_tstamp_out[8] = \<const0> ;
  assign rx_ptp_tstamp_out[7] = \<const0> ;
  assign rx_ptp_tstamp_out[6] = \<const0> ;
  assign rx_ptp_tstamp_out[5] = \<const0> ;
  assign rx_ptp_tstamp_out[4] = \<const0> ;
  assign rx_ptp_tstamp_out[3] = \<const0> ;
  assign rx_ptp_tstamp_out[2] = \<const0> ;
  assign rx_ptp_tstamp_out[1] = \<const0> ;
  assign rx_ptp_tstamp_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_am_lock0 = \<const0> ;
  assign stat_rx_rsfec_am_lock1 = \<const0> ;
  assign stat_rx_rsfec_am_lock2 = \<const0> ;
  assign stat_rx_rsfec_am_lock3 = \<const0> ;
  assign stat_rx_rsfec_corrected_cw_inc = \<const0> ;
  assign stat_rx_rsfec_cw_inc = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[0] = \<const0> ;
  assign stat_rx_rsfec_hi_ser = \<const0> ;
  assign stat_rx_rsfec_lane_alignment_status = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[0] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[7] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[6] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[5] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[4] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[3] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[2] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[1] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_rsfec_uncorrected_cw_inc = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_ptp_fifo_read_error = \<const0> ;
  assign stat_tx_ptp_fifo_write_error = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  assign tx_ptp_pcslane_out[4] = \<const0> ;
  assign tx_ptp_pcslane_out[3] = \<const0> ;
  assign tx_ptp_pcslane_out[2] = \<const0> ;
  assign tx_ptp_pcslane_out[1] = \<const0> ;
  assign tx_ptp_pcslane_out[0] = \<const0> ;
  assign tx_ptp_tstamp_out[79] = \<const0> ;
  assign tx_ptp_tstamp_out[78] = \<const0> ;
  assign tx_ptp_tstamp_out[77] = \<const0> ;
  assign tx_ptp_tstamp_out[76] = \<const0> ;
  assign tx_ptp_tstamp_out[75] = \<const0> ;
  assign tx_ptp_tstamp_out[74] = \<const0> ;
  assign tx_ptp_tstamp_out[73] = \<const0> ;
  assign tx_ptp_tstamp_out[72] = \<const0> ;
  assign tx_ptp_tstamp_out[71] = \<const0> ;
  assign tx_ptp_tstamp_out[70] = \<const0> ;
  assign tx_ptp_tstamp_out[69] = \<const0> ;
  assign tx_ptp_tstamp_out[68] = \<const0> ;
  assign tx_ptp_tstamp_out[67] = \<const0> ;
  assign tx_ptp_tstamp_out[66] = \<const0> ;
  assign tx_ptp_tstamp_out[65] = \<const0> ;
  assign tx_ptp_tstamp_out[64] = \<const0> ;
  assign tx_ptp_tstamp_out[63] = \<const0> ;
  assign tx_ptp_tstamp_out[62] = \<const0> ;
  assign tx_ptp_tstamp_out[61] = \<const0> ;
  assign tx_ptp_tstamp_out[60] = \<const0> ;
  assign tx_ptp_tstamp_out[59] = \<const0> ;
  assign tx_ptp_tstamp_out[58] = \<const0> ;
  assign tx_ptp_tstamp_out[57] = \<const0> ;
  assign tx_ptp_tstamp_out[56] = \<const0> ;
  assign tx_ptp_tstamp_out[55] = \<const0> ;
  assign tx_ptp_tstamp_out[54] = \<const0> ;
  assign tx_ptp_tstamp_out[53] = \<const0> ;
  assign tx_ptp_tstamp_out[52] = \<const0> ;
  assign tx_ptp_tstamp_out[51] = \<const0> ;
  assign tx_ptp_tstamp_out[50] = \<const0> ;
  assign tx_ptp_tstamp_out[49] = \<const0> ;
  assign tx_ptp_tstamp_out[48] = \<const0> ;
  assign tx_ptp_tstamp_out[47] = \<const0> ;
  assign tx_ptp_tstamp_out[46] = \<const0> ;
  assign tx_ptp_tstamp_out[45] = \<const0> ;
  assign tx_ptp_tstamp_out[44] = \<const0> ;
  assign tx_ptp_tstamp_out[43] = \<const0> ;
  assign tx_ptp_tstamp_out[42] = \<const0> ;
  assign tx_ptp_tstamp_out[41] = \<const0> ;
  assign tx_ptp_tstamp_out[40] = \<const0> ;
  assign tx_ptp_tstamp_out[39] = \<const0> ;
  assign tx_ptp_tstamp_out[38] = \<const0> ;
  assign tx_ptp_tstamp_out[37] = \<const0> ;
  assign tx_ptp_tstamp_out[36] = \<const0> ;
  assign tx_ptp_tstamp_out[35] = \<const0> ;
  assign tx_ptp_tstamp_out[34] = \<const0> ;
  assign tx_ptp_tstamp_out[33] = \<const0> ;
  assign tx_ptp_tstamp_out[32] = \<const0> ;
  assign tx_ptp_tstamp_out[31] = \<const0> ;
  assign tx_ptp_tstamp_out[30] = \<const0> ;
  assign tx_ptp_tstamp_out[29] = \<const0> ;
  assign tx_ptp_tstamp_out[28] = \<const0> ;
  assign tx_ptp_tstamp_out[27] = \<const0> ;
  assign tx_ptp_tstamp_out[26] = \<const0> ;
  assign tx_ptp_tstamp_out[25] = \<const0> ;
  assign tx_ptp_tstamp_out[24] = \<const0> ;
  assign tx_ptp_tstamp_out[23] = \<const0> ;
  assign tx_ptp_tstamp_out[22] = \<const0> ;
  assign tx_ptp_tstamp_out[21] = \<const0> ;
  assign tx_ptp_tstamp_out[20] = \<const0> ;
  assign tx_ptp_tstamp_out[19] = \<const0> ;
  assign tx_ptp_tstamp_out[18] = \<const0> ;
  assign tx_ptp_tstamp_out[17] = \<const0> ;
  assign tx_ptp_tstamp_out[16] = \<const0> ;
  assign tx_ptp_tstamp_out[15] = \<const0> ;
  assign tx_ptp_tstamp_out[14] = \<const0> ;
  assign tx_ptp_tstamp_out[13] = \<const0> ;
  assign tx_ptp_tstamp_out[12] = \<const0> ;
  assign tx_ptp_tstamp_out[11] = \<const0> ;
  assign tx_ptp_tstamp_out[10] = \<const0> ;
  assign tx_ptp_tstamp_out[9] = \<const0> ;
  assign tx_ptp_tstamp_out[8] = \<const0> ;
  assign tx_ptp_tstamp_out[7] = \<const0> ;
  assign tx_ptp_tstamp_out[6] = \<const0> ;
  assign tx_ptp_tstamp_out[5] = \<const0> ;
  assign tx_ptp_tstamp_out[4] = \<const0> ;
  assign tx_ptp_tstamp_out[3] = \<const0> ;
  assign tx_ptp_tstamp_out[2] = \<const0> ;
  assign tx_ptp_tstamp_out[1] = \<const0> ;
  assign tx_ptp_tstamp_out[0] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[15] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[14] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[13] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[12] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[11] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[10] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[9] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[8] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[7] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[6] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[5] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[4] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[3] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[2] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[1] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[0] = \<const0> ;
  assign tx_ptp_tstamp_valid_out = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[1:0]),
        .DIB(rx_dataout0[3:2]),
        .DIC(rx_dataout0[5:4]),
        .DID(rx_dataout0[7:6]),
        .DIE(rx_dataout0[9:8]),
        .DIF(rx_dataout0[11:10]),
        .DIG(rx_dataout0[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [1:0]),
        .DOB(\dout[0]_0 [3:2]),
        .DOC(\dout[0]_0 [5:4]),
        .DOD(\dout[0]_0 [7:6]),
        .DOE(\dout[0]_0 [9:8]),
        .DOF(\dout[0]_0 [11:10]),
        .DOG(\dout[0]_0 [13:12]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[113:112]),
        .DIB(rx_dataout0[115:114]),
        .DIC(rx_dataout0[117:116]),
        .DID(rx_dataout0[119:118]),
        .DIE(rx_dataout0[121:120]),
        .DIF(rx_dataout0[123:122]),
        .DIG(rx_dataout0[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [113:112]),
        .DOB(\dout[0]_0 [115:114]),
        .DOC(\dout[0]_0 [117:116]),
        .DOD(\dout[0]_0 [119:118]),
        .DOE(\dout[0]_0 [121:120]),
        .DOF(\dout[0]_0 [123:122]),
        .DOG(\dout[0]_0 [125:124]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[127:126]),
        .DIB(rx_mtyout0[1:0]),
        .DIC(rx_mtyout0[3:2]),
        .DID({rx_eopout0,rx_sopout0}),
        .DIE({rx_enaout0,rx_errout0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [127:126]),
        .DOB(\dout[0]_0 [129:128]),
        .DOC(\dout[0]_0 [131:130]),
        .DOD(\dout[0]_0 [133:132]),
        .DOE(\dout[0]_0 [135:134]),
        .DOF(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[15:14]),
        .DIB(rx_dataout0[17:16]),
        .DIC(rx_dataout0[19:18]),
        .DID(rx_dataout0[21:20]),
        .DIE(rx_dataout0[23:22]),
        .DIF(rx_dataout0[25:24]),
        .DIG(rx_dataout0[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [15:14]),
        .DOB(\dout[0]_0 [17:16]),
        .DOC(\dout[0]_0 [19:18]),
        .DOD(\dout[0]_0 [21:20]),
        .DOE(\dout[0]_0 [23:22]),
        .DOF(\dout[0]_0 [25:24]),
        .DOG(\dout[0]_0 [27:26]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[29:28]),
        .DIB(rx_dataout0[31:30]),
        .DIC(rx_dataout0[33:32]),
        .DID(rx_dataout0[35:34]),
        .DIE(rx_dataout0[37:36]),
        .DIF(rx_dataout0[39:38]),
        .DIG(rx_dataout0[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [29:28]),
        .DOB(\dout[0]_0 [31:30]),
        .DOC(\dout[0]_0 [33:32]),
        .DOD(\dout[0]_0 [35:34]),
        .DOE(\dout[0]_0 [37:36]),
        .DOF(\dout[0]_0 [39:38]),
        .DOG(\dout[0]_0 [41:40]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[43:42]),
        .DIB(rx_dataout0[45:44]),
        .DIC(rx_dataout0[47:46]),
        .DID(rx_dataout0[49:48]),
        .DIE(rx_dataout0[51:50]),
        .DIF(rx_dataout0[53:52]),
        .DIG(rx_dataout0[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [43:42]),
        .DOB(\dout[0]_0 [45:44]),
        .DOC(\dout[0]_0 [47:46]),
        .DOD(\dout[0]_0 [49:48]),
        .DOE(\dout[0]_0 [51:50]),
        .DOF(\dout[0]_0 [53:52]),
        .DOG(\dout[0]_0 [55:54]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[57:56]),
        .DIB(rx_dataout0[59:58]),
        .DIC(rx_dataout0[61:60]),
        .DID(rx_dataout0[63:62]),
        .DIE(rx_dataout0[65:64]),
        .DIF(rx_dataout0[67:66]),
        .DIG(rx_dataout0[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [57:56]),
        .DOB(\dout[0]_0 [59:58]),
        .DOC(\dout[0]_0 [61:60]),
        .DOD(\dout[0]_0 [63:62]),
        .DOE(\dout[0]_0 [65:64]),
        .DOF(\dout[0]_0 [67:66]),
        .DOG(\dout[0]_0 [69:68]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[71:70]),
        .DIB(rx_dataout0[73:72]),
        .DIC(rx_dataout0[75:74]),
        .DID(rx_dataout0[77:76]),
        .DIE(rx_dataout0[79:78]),
        .DIF(rx_dataout0[81:80]),
        .DIG(rx_dataout0[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [71:70]),
        .DOB(\dout[0]_0 [73:72]),
        .DOC(\dout[0]_0 [75:74]),
        .DOD(\dout[0]_0 [77:76]),
        .DOE(\dout[0]_0 [79:78]),
        .DOF(\dout[0]_0 [81:80]),
        .DOG(\dout[0]_0 [83:82]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[85:84]),
        .DIB(rx_dataout0[87:86]),
        .DIC(rx_dataout0[89:88]),
        .DID(rx_dataout0[91:90]),
        .DIE(rx_dataout0[93:92]),
        .DIF(rx_dataout0[95:94]),
        .DIG(rx_dataout0[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [85:84]),
        .DOB(\dout[0]_0 [87:86]),
        .DOC(\dout[0]_0 [89:88]),
        .DOD(\dout[0]_0 [91:90]),
        .DOE(\dout[0]_0 [93:92]),
        .DOF(\dout[0]_0 [95:94]),
        .DOG(\dout[0]_0 [97:96]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[99:98]),
        .DIB(rx_dataout0[101:100]),
        .DIC(rx_dataout0[103:102]),
        .DID(rx_dataout0[105:104]),
        .DIE(rx_dataout0[107:106]),
        .DIF(rx_dataout0[109:108]),
        .DIG(rx_dataout0[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [99:98]),
        .DOB(\dout[0]_0 [101:100]),
        .DOC(\dout[0]_0 [103:102]),
        .DOD(\dout[0]_0 [105:104]),
        .DOE(\dout[0]_0 [107:106]),
        .DOF(\dout[0]_0 [109:108]),
        .DOG(\dout[0]_0 [111:110]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[1:0]),
        .DIB(rx_dataout1[3:2]),
        .DIC(rx_dataout1[5:4]),
        .DID(rx_dataout1[7:6]),
        .DIE(rx_dataout1[9:8]),
        .DIF(rx_dataout1[11:10]),
        .DIG(rx_dataout1[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [1:0]),
        .DOB(\dout[1]_1 [3:2]),
        .DOC(\dout[1]_1 [5:4]),
        .DOD(\dout[1]_1 [7:6]),
        .DOE(\dout[1]_1 [9:8]),
        .DOF(\dout[1]_1 [11:10]),
        .DOG(\dout[1]_1 [13:12]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[113:112]),
        .DIB(rx_dataout1[115:114]),
        .DIC(rx_dataout1[117:116]),
        .DID(rx_dataout1[119:118]),
        .DIE(rx_dataout1[121:120]),
        .DIF(rx_dataout1[123:122]),
        .DIG(rx_dataout1[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [113:112]),
        .DOB(\dout[1]_1 [115:114]),
        .DOC(\dout[1]_1 [117:116]),
        .DOD(\dout[1]_1 [119:118]),
        .DOE(\dout[1]_1 [121:120]),
        .DOF(\dout[1]_1 [123:122]),
        .DOG(\dout[1]_1 [125:124]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[127:126]),
        .DIB(rx_mtyout1[1:0]),
        .DIC(rx_mtyout1[3:2]),
        .DID({rx_eopout1,rx_sopout1}),
        .DIE({rx_enaout1,rx_errout1}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [127:126]),
        .DOB(\dout[1]_1 [129:128]),
        .DOC(\dout[1]_1 [131:130]),
        .DOD(\dout[1]_1 [133:132]),
        .DOE(\dout[1]_1 [135:134]),
        .DOF(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[15:14]),
        .DIB(rx_dataout1[17:16]),
        .DIC(rx_dataout1[19:18]),
        .DID(rx_dataout1[21:20]),
        .DIE(rx_dataout1[23:22]),
        .DIF(rx_dataout1[25:24]),
        .DIG(rx_dataout1[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [15:14]),
        .DOB(\dout[1]_1 [17:16]),
        .DOC(\dout[1]_1 [19:18]),
        .DOD(\dout[1]_1 [21:20]),
        .DOE(\dout[1]_1 [23:22]),
        .DOF(\dout[1]_1 [25:24]),
        .DOG(\dout[1]_1 [27:26]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[29:28]),
        .DIB(rx_dataout1[31:30]),
        .DIC(rx_dataout1[33:32]),
        .DID(rx_dataout1[35:34]),
        .DIE(rx_dataout1[37:36]),
        .DIF(rx_dataout1[39:38]),
        .DIG(rx_dataout1[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [29:28]),
        .DOB(\dout[1]_1 [31:30]),
        .DOC(\dout[1]_1 [33:32]),
        .DOD(\dout[1]_1 [35:34]),
        .DOE(\dout[1]_1 [37:36]),
        .DOF(\dout[1]_1 [39:38]),
        .DOG(\dout[1]_1 [41:40]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[43:42]),
        .DIB(rx_dataout1[45:44]),
        .DIC(rx_dataout1[47:46]),
        .DID(rx_dataout1[49:48]),
        .DIE(rx_dataout1[51:50]),
        .DIF(rx_dataout1[53:52]),
        .DIG(rx_dataout1[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [43:42]),
        .DOB(\dout[1]_1 [45:44]),
        .DOC(\dout[1]_1 [47:46]),
        .DOD(\dout[1]_1 [49:48]),
        .DOE(\dout[1]_1 [51:50]),
        .DOF(\dout[1]_1 [53:52]),
        .DOG(\dout[1]_1 [55:54]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[57:56]),
        .DIB(rx_dataout1[59:58]),
        .DIC(rx_dataout1[61:60]),
        .DID(rx_dataout1[63:62]),
        .DIE(rx_dataout1[65:64]),
        .DIF(rx_dataout1[67:66]),
        .DIG(rx_dataout1[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [57:56]),
        .DOB(\dout[1]_1 [59:58]),
        .DOC(\dout[1]_1 [61:60]),
        .DOD(\dout[1]_1 [63:62]),
        .DOE(\dout[1]_1 [65:64]),
        .DOF(\dout[1]_1 [67:66]),
        .DOG(\dout[1]_1 [69:68]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[71:70]),
        .DIB(rx_dataout1[73:72]),
        .DIC(rx_dataout1[75:74]),
        .DID(rx_dataout1[77:76]),
        .DIE(rx_dataout1[79:78]),
        .DIF(rx_dataout1[81:80]),
        .DIG(rx_dataout1[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [71:70]),
        .DOB(\dout[1]_1 [73:72]),
        .DOC(\dout[1]_1 [75:74]),
        .DOD(\dout[1]_1 [77:76]),
        .DOE(\dout[1]_1 [79:78]),
        .DOF(\dout[1]_1 [81:80]),
        .DOG(\dout[1]_1 [83:82]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[85:84]),
        .DIB(rx_dataout1[87:86]),
        .DIC(rx_dataout1[89:88]),
        .DID(rx_dataout1[91:90]),
        .DIE(rx_dataout1[93:92]),
        .DIF(rx_dataout1[95:94]),
        .DIG(rx_dataout1[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [85:84]),
        .DOB(\dout[1]_1 [87:86]),
        .DOC(\dout[1]_1 [89:88]),
        .DOD(\dout[1]_1 [91:90]),
        .DOE(\dout[1]_1 [93:92]),
        .DOF(\dout[1]_1 [95:94]),
        .DOG(\dout[1]_1 [97:96]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[99:98]),
        .DIB(rx_dataout1[101:100]),
        .DIC(rx_dataout1[103:102]),
        .DID(rx_dataout1[105:104]),
        .DIE(rx_dataout1[107:106]),
        .DIF(rx_dataout1[109:108]),
        .DIG(rx_dataout1[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [99:98]),
        .DOB(\dout[1]_1 [101:100]),
        .DOC(\dout[1]_1 [103:102]),
        .DOD(\dout[1]_1 [105:104]),
        .DOE(\dout[1]_1 [107:106]),
        .DOF(\dout[1]_1 [109:108]),
        .DOG(\dout[1]_1 [111:110]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[1:0]),
        .DIB(rx_dataout2[3:2]),
        .DIC(rx_dataout2[5:4]),
        .DID(rx_dataout2[7:6]),
        .DIE(rx_dataout2[9:8]),
        .DIF(rx_dataout2[11:10]),
        .DIG(rx_dataout2[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [1:0]),
        .DOB(\dout[2]_2 [3:2]),
        .DOC(\dout[2]_2 [5:4]),
        .DOD(\dout[2]_2 [7:6]),
        .DOE(\dout[2]_2 [9:8]),
        .DOF(\dout[2]_2 [11:10]),
        .DOG(\dout[2]_2 [13:12]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[113:112]),
        .DIB(rx_dataout2[115:114]),
        .DIC(rx_dataout2[117:116]),
        .DID(rx_dataout2[119:118]),
        .DIE(rx_dataout2[121:120]),
        .DIF(rx_dataout2[123:122]),
        .DIG(rx_dataout2[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [113:112]),
        .DOB(\dout[2]_2 [115:114]),
        .DOC(\dout[2]_2 [117:116]),
        .DOD(\dout[2]_2 [119:118]),
        .DOE(\dout[2]_2 [121:120]),
        .DOF(\dout[2]_2 [123:122]),
        .DOG(\dout[2]_2 [125:124]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[127:126]),
        .DIB(rx_mtyout2[1:0]),
        .DIC(rx_mtyout2[3:2]),
        .DID({rx_eopout2,rx_sopout2}),
        .DIE({rx_enaout2,rx_errout2}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [127:126]),
        .DOB(\dout[2]_2 [129:128]),
        .DOC(\dout[2]_2 [131:130]),
        .DOD(\dout[2]_2 [133:132]),
        .DOE(\dout[2]_2 [135:134]),
        .DOF(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[15:14]),
        .DIB(rx_dataout2[17:16]),
        .DIC(rx_dataout2[19:18]),
        .DID(rx_dataout2[21:20]),
        .DIE(rx_dataout2[23:22]),
        .DIF(rx_dataout2[25:24]),
        .DIG(rx_dataout2[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [15:14]),
        .DOB(\dout[2]_2 [17:16]),
        .DOC(\dout[2]_2 [19:18]),
        .DOD(\dout[2]_2 [21:20]),
        .DOE(\dout[2]_2 [23:22]),
        .DOF(\dout[2]_2 [25:24]),
        .DOG(\dout[2]_2 [27:26]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[29:28]),
        .DIB(rx_dataout2[31:30]),
        .DIC(rx_dataout2[33:32]),
        .DID(rx_dataout2[35:34]),
        .DIE(rx_dataout2[37:36]),
        .DIF(rx_dataout2[39:38]),
        .DIG(rx_dataout2[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [29:28]),
        .DOB(\dout[2]_2 [31:30]),
        .DOC(\dout[2]_2 [33:32]),
        .DOD(\dout[2]_2 [35:34]),
        .DOE(\dout[2]_2 [37:36]),
        .DOF(\dout[2]_2 [39:38]),
        .DOG(\dout[2]_2 [41:40]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[43:42]),
        .DIB(rx_dataout2[45:44]),
        .DIC(rx_dataout2[47:46]),
        .DID(rx_dataout2[49:48]),
        .DIE(rx_dataout2[51:50]),
        .DIF(rx_dataout2[53:52]),
        .DIG(rx_dataout2[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [43:42]),
        .DOB(\dout[2]_2 [45:44]),
        .DOC(\dout[2]_2 [47:46]),
        .DOD(\dout[2]_2 [49:48]),
        .DOE(\dout[2]_2 [51:50]),
        .DOF(\dout[2]_2 [53:52]),
        .DOG(\dout[2]_2 [55:54]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[57:56]),
        .DIB(rx_dataout2[59:58]),
        .DIC(rx_dataout2[61:60]),
        .DID(rx_dataout2[63:62]),
        .DIE(rx_dataout2[65:64]),
        .DIF(rx_dataout2[67:66]),
        .DIG(rx_dataout2[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [57:56]),
        .DOB(\dout[2]_2 [59:58]),
        .DOC(\dout[2]_2 [61:60]),
        .DOD(\dout[2]_2 [63:62]),
        .DOE(\dout[2]_2 [65:64]),
        .DOF(\dout[2]_2 [67:66]),
        .DOG(\dout[2]_2 [69:68]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[71:70]),
        .DIB(rx_dataout2[73:72]),
        .DIC(rx_dataout2[75:74]),
        .DID(rx_dataout2[77:76]),
        .DIE(rx_dataout2[79:78]),
        .DIF(rx_dataout2[81:80]),
        .DIG(rx_dataout2[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [71:70]),
        .DOB(\dout[2]_2 [73:72]),
        .DOC(\dout[2]_2 [75:74]),
        .DOD(\dout[2]_2 [77:76]),
        .DOE(\dout[2]_2 [79:78]),
        .DOF(\dout[2]_2 [81:80]),
        .DOG(\dout[2]_2 [83:82]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[85:84]),
        .DIB(rx_dataout2[87:86]),
        .DIC(rx_dataout2[89:88]),
        .DID(rx_dataout2[91:90]),
        .DIE(rx_dataout2[93:92]),
        .DIF(rx_dataout2[95:94]),
        .DIG(rx_dataout2[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [85:84]),
        .DOB(\dout[2]_2 [87:86]),
        .DOC(\dout[2]_2 [89:88]),
        .DOD(\dout[2]_2 [91:90]),
        .DOE(\dout[2]_2 [93:92]),
        .DOF(\dout[2]_2 [95:94]),
        .DOG(\dout[2]_2 [97:96]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[99:98]),
        .DIB(rx_dataout2[101:100]),
        .DIC(rx_dataout2[103:102]),
        .DID(rx_dataout2[105:104]),
        .DIE(rx_dataout2[107:106]),
        .DIF(rx_dataout2[109:108]),
        .DIG(rx_dataout2[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [99:98]),
        .DOB(\dout[2]_2 [101:100]),
        .DOC(\dout[2]_2 [103:102]),
        .DOD(\dout[2]_2 [105:104]),
        .DOE(\dout[2]_2 [107:106]),
        .DOF(\dout[2]_2 [109:108]),
        .DOG(\dout[2]_2 [111:110]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[1:0]),
        .DIB(rx_dataout3[3:2]),
        .DIC(rx_dataout3[5:4]),
        .DID(rx_dataout3[7:6]),
        .DIE(rx_dataout3[9:8]),
        .DIF(rx_dataout3[11:10]),
        .DIG(rx_dataout3[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [1:0]),
        .DOB(\dout[3]_3 [3:2]),
        .DOC(\dout[3]_3 [5:4]),
        .DOD(\dout[3]_3 [7:6]),
        .DOE(\dout[3]_3 [9:8]),
        .DOF(\dout[3]_3 [11:10]),
        .DOG(\dout[3]_3 [13:12]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[113:112]),
        .DIB(rx_dataout3[115:114]),
        .DIC(rx_dataout3[117:116]),
        .DID(rx_dataout3[119:118]),
        .DIE(rx_dataout3[121:120]),
        .DIF(rx_dataout3[123:122]),
        .DIG(rx_dataout3[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [113:112]),
        .DOB(\dout[3]_3 [115:114]),
        .DOC(\dout[3]_3 [117:116]),
        .DOD(\dout[3]_3 [119:118]),
        .DOE(\dout[3]_3 [121:120]),
        .DOF(\dout[3]_3 [123:122]),
        .DOG(\dout[3]_3 [125:124]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[127:126]),
        .DIB(rx_mtyout3[1:0]),
        .DIC(rx_mtyout3[3:2]),
        .DID({rx_eopout3,rx_sopout3}),
        .DIE({rx_enaout3,rx_errout3}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [127:126]),
        .DOB(\dout[3]_3 [129:128]),
        .DOC(\dout[3]_3 [131:130]),
        .DOD(\dout[3]_3 [133:132]),
        .DOE(\dout[3]_3 [135:134]),
        .DOF(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[15:14]),
        .DIB(rx_dataout3[17:16]),
        .DIC(rx_dataout3[19:18]),
        .DID(rx_dataout3[21:20]),
        .DIE(rx_dataout3[23:22]),
        .DIF(rx_dataout3[25:24]),
        .DIG(rx_dataout3[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [15:14]),
        .DOB(\dout[3]_3 [17:16]),
        .DOC(\dout[3]_3 [19:18]),
        .DOD(\dout[3]_3 [21:20]),
        .DOE(\dout[3]_3 [23:22]),
        .DOF(\dout[3]_3 [25:24]),
        .DOG(\dout[3]_3 [27:26]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[29:28]),
        .DIB(rx_dataout3[31:30]),
        .DIC(rx_dataout3[33:32]),
        .DID(rx_dataout3[35:34]),
        .DIE(rx_dataout3[37:36]),
        .DIF(rx_dataout3[39:38]),
        .DIG(rx_dataout3[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [29:28]),
        .DOB(\dout[3]_3 [31:30]),
        .DOC(\dout[3]_3 [33:32]),
        .DOD(\dout[3]_3 [35:34]),
        .DOE(\dout[3]_3 [37:36]),
        .DOF(\dout[3]_3 [39:38]),
        .DOG(\dout[3]_3 [41:40]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[43:42]),
        .DIB(rx_dataout3[45:44]),
        .DIC(rx_dataout3[47:46]),
        .DID(rx_dataout3[49:48]),
        .DIE(rx_dataout3[51:50]),
        .DIF(rx_dataout3[53:52]),
        .DIG(rx_dataout3[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [43:42]),
        .DOB(\dout[3]_3 [45:44]),
        .DOC(\dout[3]_3 [47:46]),
        .DOD(\dout[3]_3 [49:48]),
        .DOE(\dout[3]_3 [51:50]),
        .DOF(\dout[3]_3 [53:52]),
        .DOG(\dout[3]_3 [55:54]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[57:56]),
        .DIB(rx_dataout3[59:58]),
        .DIC(rx_dataout3[61:60]),
        .DID(rx_dataout3[63:62]),
        .DIE(rx_dataout3[65:64]),
        .DIF(rx_dataout3[67:66]),
        .DIG(rx_dataout3[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [57:56]),
        .DOB(\dout[3]_3 [59:58]),
        .DOC(\dout[3]_3 [61:60]),
        .DOD(\dout[3]_3 [63:62]),
        .DOE(\dout[3]_3 [65:64]),
        .DOF(\dout[3]_3 [67:66]),
        .DOG(\dout[3]_3 [69:68]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[71:70]),
        .DIB(rx_dataout3[73:72]),
        .DIC(rx_dataout3[75:74]),
        .DID(rx_dataout3[77:76]),
        .DIE(rx_dataout3[79:78]),
        .DIF(rx_dataout3[81:80]),
        .DIG(rx_dataout3[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [71:70]),
        .DOB(\dout[3]_3 [73:72]),
        .DOC(\dout[3]_3 [75:74]),
        .DOD(\dout[3]_3 [77:76]),
        .DOE(\dout[3]_3 [79:78]),
        .DOF(\dout[3]_3 [81:80]),
        .DOG(\dout[3]_3 [83:82]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[85:84]),
        .DIB(rx_dataout3[87:86]),
        .DIC(rx_dataout3[89:88]),
        .DID(rx_dataout3[91:90]),
        .DIE(rx_dataout3[93:92]),
        .DIF(rx_dataout3[95:94]),
        .DIG(rx_dataout3[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [85:84]),
        .DOB(\dout[3]_3 [87:86]),
        .DOC(\dout[3]_3 [89:88]),
        .DOD(\dout[3]_3 [91:90]),
        .DOE(\dout[3]_3 [93:92]),
        .DOF(\dout[3]_3 [95:94]),
        .DOG(\dout[3]_3 [97:96]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[99:98]),
        .DIB(rx_dataout3[101:100]),
        .DIC(rx_dataout3[103:102]),
        .DID(rx_dataout3[105:104]),
        .DIE(rx_dataout3[107:106]),
        .DIF(rx_dataout3[109:108]),
        .DIG(rx_dataout3[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [99:98]),
        .DOB(\dout[3]_3 [101:100]),
        .DOC(\dout[3]_3 [103:102]),
        .DOD(\dout[3]_3 [105:104]),
        .DOE(\dout[3]_3 [107:106]),
        .DOF(\dout[3]_3 [109:108]),
        .DOG(\dout[3]_3 [111:110]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0_gt,design_1_cmac_usplus_0_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "design_1_cmac_usplus_0_0_gt_gtwizard_top,Vivado 2020.2" *) 
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_gt design_1_cmac_usplus_0_0_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_design_1_cmac_usplus_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[63:0]}),
        .txoutclk_out({NLW_design_1_cmac_usplus_0_0_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    design_1_cmac_usplus_0_0_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_axis2lbus_segmented_top i_design_1_cmac_usplus_0_0_axis2lbus
       (.Q(tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_5));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_0 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_4),
        .s_out_d4_0(s_out_d4_6),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_1 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_2 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_4));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_3 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_5));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_4 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_7));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_5 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_6));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_6 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_7));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_7 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_8));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_8 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_9),
        .stat_rx_aligned(stat_rx_aligned));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_cdc_sync_9 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_9),
        .s_out_d4_0(s_out_d4_8),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_lbus2axis_segmented_top i_design_1_cmac_usplus_0_0_lbus2axis
       (.Q(\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ),
        .SR(usr_rx_reset),
        .din(rx_enaout0),
        .dout(\dout[0]_0 ),
        .\rd_ptr_reg[2] (\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_3 (\dout[1]_1 ),
        .\rd_ptr_reg[2]_4 (\dout[3]_3 ),
        .\rd_ptr_reg[2]_5 (\dout[2]_2 ),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[2] (\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q(rx_serdes_alt_data0_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_10 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q(rx_serdes_alt_data1_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_11 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q(rx_serdes_alt_data2_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_16bit_sync_12 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q(rx_serdes_alt_data3_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q(rx_serdes_data0_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_13 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q(rx_serdes_data1_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_14 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q(rx_serdes_data2_2d));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_rx_64bit_sync_15 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_cmac_usplus_0_0_cmac_usplus_v3_1_2_top i_design_1_cmac_usplus_0_0_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(1'b0),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(1'b0),
        .ctl_rx_rsfec_enable_correction(1'b0),
        .ctl_rx_rsfec_enable_indication(1'b0),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(1'b0),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock0_UNCONNECTED),
        .stat_rx_rsfec_am_lock1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock1_UNCONNECTED),
        .stat_rx_rsfec_am_lock2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock2_UNCONNECTED),
        .stat_rx_rsfec_am_lock3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock3_UNCONNECTED),
        .stat_rx_rsfec_corrected_cw_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_cw_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_err_count0_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count0_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count1_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count1_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count2_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count2_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count3_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count3_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_hi_ser(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_hi_ser_UNCONNECTED),
        .stat_rx_rsfec_lane_alignment_status(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_alignment_status_UNCONNECTED),
        .stat_rx_rsfec_lane_fill_0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_0_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_1_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_2_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_3_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_mapping(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_mapping_UNCONNECTED[7:0]),
        .stat_rx_rsfec_rsvd(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  design_1_cmac_usplus_0_0_design_1_cmac_usplus_0_0_tx_sync i_design_1_cmac_usplus_0_0_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({txdata_in_int_2d[447:384],txdata_in_int_2d[319:256],txdata_in_int_2d[191:128],txdata_in_int_2d[63:0]}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({txctrl0_in_int_2d[55:48],txctrl0_in_int_2d[39:32],txctrl0_in_int_2d[23:16],txctrl0_in_int_2d[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({txctrl1_in_int_2d[55:48],txctrl1_in_int_2d[39:32],txctrl1_in_int_2d[23:16],txctrl1_in_int_2d[7:0]}),
        .\ctrl1_out_reg[55]_1 (gt_txusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .R(master_watchdog0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_23
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_24
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtwiz_reset" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_39 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_40 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_41 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_42 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_43 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_44 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_45 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_channel" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_common" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(82),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0000),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(i_in_meta_reg),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_19
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_20
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_21
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_45
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_39
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_40
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_41
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_42
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_43
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_44
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_0_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FujzTx6g7oY6tPAkYDyTepDMo2hh+W9oymSqYd/clwOpr5avT/sDi029WB2tYliQ6ink6tMhUmiX
VpWBFN17VJ1SywlBeYxZKNRfe9pvx6jGvR82qX7oI4hZAX9fvETJTjKiFtxPtZjPuRHPu8FUvoCc
1mWVtVLRyc5IqpdlBe0bn4Kp5qHTdwj5ZBJ+Ip5aZnIuqJd7nVJMj1sE/Y4Uh0jSY73rVcaUpqlH
0i+w7s0OnkFH2UYih6pjpBf/K92M4arrCHkXR6APb8gZzROsnDLhBlKaEZDhimXQknXfNM3UvsPz
sHmGlZNwD76p5QVlc4xvWXc8w7qssrwSqJ9qDg==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GOj/dsf/7u90UHO5kmf9JGBEhDJpvAwC5dmKb2/DvYq2bkFmGcp0h+fEp3gDtAlWUlT92mcLjLoD
1O74mGoa4VTUlAR6L+JesOjgJOXkyDV+9AsKCwHdxY55WnPY5qj7fiaMull3HfbzMEZKJYQoYZ/n
A385IRIJIZ5S4y+etyxv+PkvAQp2Lo/3tcnhbSNOozeaGbknL33uTmwHFWgMP65ta/bZiGScGPG7
TFPBHlx35dAlXFXmzFVSFTMvJ5TuqWcWwwnXojBZQFNpsjs0Bct6Ber1JuYxQSrEMWS/fitSCtxA
sDMTMYzBYQ50WyH0U34PFuaExftQFfZ0Fncomw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 260896)
`pragma protect data_block
RvavL+iaoO0mApQqUExUcKmwXu+mMGIxMOww7neFkOWHUbXj1TcoRVfJUQTWLA3KtLhIX/9wRPWY
3y3kmu2Ppu+BvyAJDkn06Dg+0ajY1kmSq76Kr+YGlWQSNigr16IHtbQMcFIRJBJmKufBWEEONOVu
sA58OudSfMmQOJQ4qXaItOfWxCCbzprOCcY5J1iKRq1WMFaT/g2/C+Kr5wnPDIUYh6yx3royh992
Gav80fGELMz2JSdfjZiLP0frUfVkW6APn2zp+7ni2Bf5gNNk0GS+T7sHf7aT20xhKNTWtLdkbF7y
jtqindxB+RsR9XU8uKki7VKVFGfz41Mg7h7PoS6lw2lBVnX7yf5TGmAMFWz2eTvAIqalFvz38e9D
BH41ZsPOwwSwxYuhFAmwGGFBAECkD2O8RFM6NSaXZYZRvkQl8k5YxpuB9WMI09aLRjw7efWucwKf
Q5ga//KySyQPgyNJzVJ7ar+scVMlehkO3ajKeZSofMOnzkMv43TTA2KJKU1RCG9kAsYP0CtIP/ug
RJVNxdRfFpzg3iLwiv7f5jgxLnoNT4QXLog30cGyU9V9pkk4uVGvfIyW+lWF5HDO7HEFE0ULq3zR
MxJyrvfQ/F2Sw9lnfNu7yFS38KEEsUordwikqLSE5BkJjmNvP8/mQX9eNz2wbXuQLvLws3zLgIVe
hWAjMafyxZUm2yiWSv8hijbsILYk32qvrt3L8iRb5sHrTgn9WUliR75iqiPW5TfMfbFUvydc80z2
0FFCaYw431+qaTgJSwkSJjkzBZT2kHmliUaJRgciT4gduvVPprnSdI4/DoPjEgUH39lavkMYnRqq
Y9JXR8IWY+osMeYwqhCK9Kaa61jWT+mKB8uSz605lykdLlD7B1nJd84nMC8+PrcLyWzSXjTug4L0
G7JRHbPHSKY7CaSUNWA+NYkaraGsg+V4jsy6o3EqC67JRmfFsRSqWEWar5ntr2vZ873Xn93+Ha1f
0bnt/ZBJ0H7rPqZqZkbbYfmTq5yjyRU9CT8bEbMrb4v9bZZc5e5kLwCNker+tKtPnw34cbWu7HdX
ERNbokv+M6gxvoVj1rgQPAXG6NUy3praV7y+y1fEeLixlJyGOvNcyA4d7atKiPj/kZSmRhYbtn00
3D4FMB/P8bvmJUbLk+YK/DGX4q3nCtHZy5ZAMXtCYHs1P787G+RQ1Ph9zdKMOtWSF81MZJTTpH7r
052OYI2L6aBw0cTwZ1m4/drkMqwnSTnLGfU/cAfQKoNFn13hiIqdQmHcVmcRBRhuwADIoHtLAATh
Th4tI5/21qVfxJ+iwoiG/Gsf9WXYBY9kmPIwSFRPENwbyzEBokfij+GmfX7N5dVt5czJCTdcasv7
g415fnD9PWwaNh66TZ3qntw9vmXrjcJ4Rj0U3bA8ili1FnjGvsacnsos1jNAVkc5v96vSBFFcoqj
AQZyR8hppt8v0ufAY95ehyYI2sX71hg6a6QoFq1G9fHydg61P0R6znS5TGuV5pQGscDnBL2/17nV
G+a35yRzQJEUPt/UlFZd7Ys7r2g8r/mYeHKndAVcN8TExK2S1jRLBIUqee+gSw8yf5pS91DumioY
oPNo50AkatN3tTLB97sjkndZIXWYLGrbgvEE4x/GOUdJ0M0hqHLuwTNt8EchrPWqQSTfx37u1tHW
zdwRGJsJmFG8rt8WmZGXAIQGvgGPypuH0Et22MSn62U5K3jYXJ8j+a5kuHvuvbb63ooO2OJohq+0
SEhKGm0DAHY8qUUKPvbi/iOa9h7um9ZSkRIw5nmw8Y4G79j+Hw24C92/tPEhjwX378HJ5Be1j72U
njkXxnmWc/0oAnhrhKg2HOTHARZMcPVWWuVWjOgpKOUa88bbeqvoLFzM53nceDwQoXiDAXSzlJHm
35H7N+m3ZtcZaRx0twynPkxCJeHVtZHlz35T9qAiBwQREAy+dbn2hMKGh2NYjwqOUI8/ecRSSXg+
gFAZ4Dt6DsqK84Y0qXv+kb02wTAcz/mrJBcVU3ISWEvavGG4E3FK4pDL+/b0g3gASRn7ewZH912v
dn4slhC3n7oBAmf1ZVd3nr3YW7LwDtxYoJJTUlfs0cA409P4rD8ep9KxcN6nA5Gqy6I0dEaapwg+
f4j83F0yhvcKaXQs6ZIpoop/qslDJt7XjM+ZellwOBezvWzGjaq0vPIHIUoEnWR0Fs46RQDP4o+a
V/iyN5hC7sHB3cNorRZqlfzQ7LbXE4qDkbnBDRLkBZEZkuQnyJAiOt0isehbMSGS/0y6wRPqhQGa
wwJaRVcOnWHHShSEa/SWqUS1TEXGCHcjX0z9QanwFZbmXMR/LioVy8KQJmvTOh/Q9Qx2l3E7vGzT
RskuBMus/WumJpiF8HLYRlquJ4gFaw07eo2OwPlfIJMmUb0sE3w7oaGrbjNkvgIEfBKfs85BXLHA
bCq5p9i68gHJogGSE5iY8VAJbbDLzQbKItTESMKxW9TNJeSAqn4P5qC6WMbxFMDluUWhDPXFLfYg
R7reUH8zvVvHqGyn9beuqL8SvGNoonsXcv3XbtVvxgCKLOoTEzXdNUeukItLgftTHGy/Pjz3hL/5
H70rz2nHe7tGtkTNiB77V6kl5J9XgHgUVimV34vEM16iQE9tO+LaJnRMgHWTFw56r+CweegNvcdo
lPw4fVtbt3yA8bxb6VqWDGL7tQPKtRO4tnwTbbpqRL8MYyB5MMkKLjEMOGYMLttfsKTUsP4W5VLz
VURwAYFm82JrA3/nRZV/eMJYNEhiqR+Ax00CSbILr0PZDWcOlyVeEck8ndnjQcrPK1GU2ZWYen6f
LD6cAx3qivxV4wAf4uyzhVXtGaKbQP9eGwqXBoJdsfFVY7I52HUGyBPxM+DM6gvhLLsyhfooZmMy
VEpuNrm7kMCZjW8spL38jFqURWwR+cXDSeQ+s5c2mdAr6PCJ0ML7mAJt2rnoyCqkePMDY+DWbVAv
SPNdOaA96c8wVfnp0cgsH6h++/KkPJUziGCEIA3GRHiRv6idbv3h7NlbVw9/73awYK1ufdgLMJPZ
kCf14l+7f66T+ZU0+J9FxTMSKM2IBvMsXeaSAu8h4JpP9p97JfA+19uAiqWUvmeoz0vB9d9Qqs8o
7xe+IVc2D2i718QyqdvM8p1JssApiidFtMUkxVCPp9behPZXViO8B0m2omY60Jkv8dr9AfzfHYGu
kcaUL6/WWPRdlRR7UIkJiL7fMLphfYQThotfJ9dPFmavM8nNDciFVAZzq39SupiPd9e+D3t0Lehf
M/rNUxv4nJwD+m/3B8XNQXgcNDcioTzmelDwjltlrWitV7Fp09/gU2VCFM+j2DGEr6mio/yyb+36
3qyKGP7ogCdVfRgXPlBTT0iABtecwh1T+5ktbxmV6FSi+R0wbQRrWZ5cGs0IJIs2Xx39bZgpT61g
z3PSP8mkWKJ6YwJgEE8LqqE1Qbp68fqfuwODG9z7vLm/x+I9KAUfrjGVNmMvQkVg+Aim7wK98mR/
1XV3Ztj4PbQn78SCkHj3F8SvsNI/PwtbguDFaN/wD/lwDIHj4N8DBC6Tb2YjcmJVaLTzLBdsZnMx
QYvYJhxJu++LdkKDLPaEWrg1EwxSXOcBLdiQzYFjsRi8E1RNfOcqppRGKICKJtkoSe1mNz3tF7nP
qBXeW9oTJk+FwNLc71+NLE8jMos5QvxQQ3EaRceBU+vDBwfFxi4l8wb+1ECpoNzlYeU7NIjidkQ3
l0Zf0CLLdX8+yGfMNNdHQc/ETvSMNQ6IB1vd8ZOjBbvkLrTQAWD108utYccCN0MoqAwd5efeWYfC
r2YKcNfdoZ6UJz8nRf0jilae4lwAoXoQN6sYq1U+djZ0rM5tHtQwUbHv2h5gqF7RgO08IFd2LR0h
rkMwhJMADJ2d02+mDMcdZ/ZqIpaIfqaXQm6oErtZmW2cjjBSClXmD4IrkSOD7Oz0tFwDIJxipveZ
e28cTpF01WY1Khe7ReSHtHAJh6EDRbymWgwjB4at9VpX7oMjocuQS3DPDq6sVw2RFc9GRNVKZSAM
30Yz5BTGztORnVzLsh5iy+rc5GNpLT2RTuVth22X0o3ja9SwFyfLOq7FQvHS5vFP2VQcdoCWyxnU
woDEMW81Cppbj1NyJw7qaiU6bu5tvs/sBhVzcoQ4z3Nx4wbP5fCfN3M/p0dDmZ3KVA8KP6VbRNO9
cP9Y0KaQQstF7np2+5eSBY4pf6HSBDF4eFe8b4OQC6ytAdTwQXgDnTI4fWm0n8fJCDrgXHB/UaaE
0GK8JvNFuxQISbn3t+i0KCREuDbD5qpTzpJ/QFwqkTG5MEVG+W182v350G16FJIJjJaKkIrIbdT8
JrVyRNlJS8U9NCme5neNfjFY9lT1ISblSevCYq3F9BvX0vAOGFyLFuCedG0b3xSh0vVCrTkSlBfj
4FfbFSJyFGgRoGTGb5oa7X89ViBdy6/wc5vK0SsS9FmMBhxQpIxYs2o95vu5pkWwmn8Gadcir6Nb
28xOTeIyE/wccWJCRgRl+ENxXcNEIaP4tocF159+/gm2ZGfLQ54ysBAhidKg0s8O4YMs/M68Co5c
gVOkzaHm0UDFKSzv2UTENUJsqfzNIRXJ7e2rXfnW+53A+xwmhlxjctd6LYz4bcQSTyff5JJ5Hie1
fEoQI3dWUqQwm2u1xN3+BoHjdgo1u+Be0sHz2ynvTjgAyg4GqT2s8YEOwJlosu4QOjxLWketKxNK
ZvmDJaLTPjaGtcC/0PLpYc1RW2L6AqX0Yp2ELZF2vY/tP0WfFdUHmtVHZIYM0vpl+z1gNsELbI10
1zgzhqSdSHo9ZZJTwZwtbvUZUC2mMdZB3iJynNKLa7JpuK0R6K+Use1AiyyaTpBe3qVP6WzGv2DR
Sre1mPbgxkjva1E8YWpJxPUiKjisltjCeVXW7VO4DiEfaGQdcoeEkCvIC79qpKuOk0Dzl/dXXwbI
k+VS8VhPo2sme8BQfu7F3tc/EkSMh7HXVLSd7YrbV2pUtvO3djUI0m79D3B9+y/N5w72BRS5yNBI
edUuJwpA/O3p1VBs2XJqpCaMjfO1hk9h/rJCKveOnKtTcnDslSl5JhOGsJ3Dk/Ou83YFyxofvl68
Y+TZ0JUm5yw3007BLAwqgAwU2YNrxmehxx+lFLkbONaACssgp/yDcpFqK5P+LlqOEAzTxeqmE2sM
17tkHaFweXyt1cUnqrmXw0Cgw/LFH+7r2Bv8qbIDdhbgFxGgf3qJG1RspW0j5rc22i4B7sS8Pkyg
4N9iYLn8dv4HnsKLxRNDcItsxNyElmGypNBSNZW6Dv4KlvVCBa17MnYlyPdfAXYpN6fG0AIpPdA1
LWbt3R8tKivz7HI2qKg8I0RhMOneYJeRy2/qvm8frKbbX46tXaAEOb4P4RrD9FzMuE3sbi6kW725
5R86GSDtVF8ivIAXBJUwpYlvLWLba7VnRXQB+8vjNTvZ4x13mBc6HXvhxcp/nZtQE2AX5I2L0R+I
WjW9wX/DBw0+/UMBiqI9xmTbSBgc9yb+a7FfFCHu5a7FoDQwmgBXQiY3BuhrOuyo2KL38oboOlUC
hVOOhM39sVaG7j5iJf/SyRAIC7Q++f+KVEJ+TU+T997NnG3LyJy7iU/obFnHu66dbV7I8HmsCRtS
C8a5YXHy/4vwBajvDSb5e4pZEn8kmTxPTgHI9YEicJ1uvc+x1lT57cx0bOaFQRktJ6BMPDwvB8MB
CucBhwcnwPaVif5rXQzBQA38XRb2mygkB0n+ci5tmK67mDueVr12uJ5/slsw0RGNAAQaNJ6Sf6oU
eHgXXUEz4A+MIRixjusvQptulAa9+nele+OXsud7QclK+X89eDyxQBgzhgxNTHC39aGHrJzIWvfG
8wkYR/gZ/B25IFveBUIlMSrmXuzJlei7WiBC+0gPFD6csTHfaOb3xeViGL9IsDvf7tUm/E1sSTbV
/5DQ6yfXR+WIb3je+Vu7u2PzKglJGw21c9o4NJkG2ukG3mmThS8IRQFWhpDYuljo0PJkmjyDHmFv
F1lGH2AQaQAM5IjhAzwUGZadiMkmxkfEz29iUg8CiE5Knp5jvP90qjcZv9x0V2aiFtBg+SarpH16
/PhvlNmTMmjs464S7ygv4uyajQplszjlH4QqXXPjRl6i/lkY224E/uDAE9F62zWcOUUXRq+hD02F
9vU875sL04Llr6EZ9WkBQiEK9sdSzTGjmvrdz18oV8IsW71Q4W6rQSUKC9Hmez68ZLdTT30aQIAc
YfffNjprsfz/OgPQiAeHbbciAJQoUflq7nkaeqaTyA728GM7eWJTVGVbW2JjkyGB+YajPM9Q6a3z
b8tr/xYqkGhLRXiWVmWeRKz8yb+8VMHiQn/zNBAsWJn3JZMb8hsmC9r+wjVj7PIhEkrKnH+E370L
sRT4pXJ8xWjaRUbVja1T9YJmL1e28xqxMQrNrv04ZDdoKzGj8w09esqR2EBNiePKpAeyYzRIervf
lOy0rLP5mpqd2RTPkCKy3WISopXT5ELrEDlMh3BSFSCjK6ROxJd/cbGZwG4JE7E0wbiOIo8fzYET
c82CISs/iChTF5FsiC9TLEULUPbVckoztlP6M1cFKDdnf63vrh4HEZ+OOCEXSmzZ785VkKv5Zssz
1q6yYXsJKl4qzsSvPKo9w/hJKY75ebaVIa+X3Of1oQeh0Id8iQHg3oUcObBSRi/79n9+9s6Tgubu
aa5SPYUCrzQywc0JLr7ZmXGSqtSqkyTc9vZXIqQiBvJxD5jGnjRVM8X5uBgV1p4zr76Ri72Mprp2
Fpz1MI855YPjIIAt0mJA7p8dLQSeRyDYZlIMykwXOCOH5JIAITZ4FUOQ8Kz9jeU5FV+2eUjsGCwd
z3OD/zL403jvF+5whpfOsXJApZmnhJiBwL9UB3n6UzagyQOgkgBqqVBhEllDDJEW/BIRR+peE+CX
r1c10rzmQAyyhW+AnRAA/KEcU0+h+EYOYijLxAbmJxYYAdy0d+NviBmIwKV3gSkl9guTfcOwH1+e
CqZCFahTx6mMyt6dl/S1Fuhm3lZFlbwOixLFSJf72Axyo4CM/4+qzQqySYjIyDrjqk//3xMJd1Kt
KFnHDWYdM69o/afSF2tvA8nNh6l5qwYXRVayJ7QBtFyebNxE4gOw2e3hM45XKpbd/2B3xeBHz8Gj
ViTe56ue4sNxusm/uaeg9rsFlyyJ3bqqewaR6OmsmgeSessWKr8z5TycGTi4psFO5S0Jl5J0FmUQ
RR0Y/LHKQq8HnikEmTkYUwUjCQVIWDzOfkdfuCF0gH54YX/Mil3Yo7WZ9i4HNXOPKrf+NV5IffDr
wRXB1PU1tFyu9vFrj83hFU2gSn+wBGUOTpavd7TetGfNuzRW4imvWnIbRtziAd2BDAIe06KGoU0o
2cF2RjZI+2a3L5D6UosbWDc7ArDjExOMW2Rxz0UEaFEljqRS6M5uJcYeHoyh0oJx7q0AiG2/Zo/p
kEXR7F7dbdrv64rNh7uAb9ockm0K/sai/STG5VgaXTKNNFw2JDB7p9mHaO+ZnlWwXZG0vSV4DL6W
LodSdqCdzlhtDGQBDyH9NW21uQY7hN4QZRL6tAhZU94lHEm8OZrsG+VSYBEQSLchoacF1RT13OrW
IQF7Z/Yofly8b1t/LzAQf9X2/HdZWN791xqwEcVyVvK7k8hzg+1hYsTbHZCWGi+BhWm71EP2M+i/
KiuN+BolkPQ/K1+aTovS+LWs27N1mlNNAkUMtPu5DcGdjMPs+1viyOssvLYO7MYnKhaMzBWD6+X3
xhxMn1r/vgUIo1KjEpyxX4N6dwGo+stJ8j0SQnoi5CLRu/DPQkttbDCCT7w8HK/YV8tNwsF/QIIk
rU6AcPsrVTcuuPMgnETfk/3EAf7fCWEbfjQqxDYQdnwMXXctP4F4yyxCVAD3Gu9UNqThzZff6djk
Q7g2qw8Zwz/UTg3aiNdPNP6DikHEzCZVHcOoPMY/MoIk1haebe1RoofH2iIRF7gZuDfiO8NUZgiZ
zfZ6eD62GVegGL7zhYTb026hWBajyNI0aFGKdTLr7yeCYwjF7ge3R//QeYVY6Wc6NUgAsOw3jgL3
PJSc2HgOhN1K3tevJ5kYE8Y+tvBN7v9I9X0pk8iSLYKEuqeg+Uyu8wO0Yudltd8LPbdkZOc8BW7a
WLZypzAhQOvFlKorwsndyiballNXsLH2NmWkBisDeD3yZoCvJWwLBPU5unc7yGdoDIy9MihBHtx1
Dv8+ms00pwl3L2gRc26upatOCLAaFQbxz0vdWbi7tvKsxUS5/ahQE6S/ydZ+53oc9vMyJ+N8TgRh
sbWr2SouZwT3CvjPNKAa0VWrTkQVoUksoeaH2WV5hgO3yib6iOyDHfnJRw/oIspJXpZCVw4rQhTM
93LFVku+6xDDxAnOsPHXIvZMTaLXg4LDKmlUdRkr9y7ozMkOsObQRntrvM5LQPDLBD+S/0thVcGH
cBBXYTqbCV2wlydLaBEgcKVo7hdm0lo0NaOoB8cBV7Ti7jvLJNivKV8Iuxi9bEEOU+PLA81fJZr3
2guCEJCU77Emtm6vLQkQSfzg8KzZEis4Q8J486BlB1lTno8TcaA4pjByxX6KXpHDrZOAst5vuuw7
o2cgVQFQF6F4yOliE2hc61x7IkL6Tmg/Uz/CpGYmuT1BlsejlnaGc0FXd5Y4Zt1LgkKknDH5QFBp
Rd1HowpTKug+Hb1NPORV8NvnNWDAMaXH6hC+DJtlYfh3iFErSSu9yY8jtR8ao5dAEVUknHtNmmti
eTMFeUXCrS7Fs6/CLoPOKQYJDXc60MfRx3SHxjcu/vGTQP2xt/go7VDLbchFyJzprj0GBgtmPSXh
QAWZlOwiR5wS+MverrCeetx+An2ip1zNuUnVHAFmG2OR6ETIUsJ31kheubC4ZQ46MwvvojvepG5X
EsFNgJxppvNVC0olwozUlJD/aLgGHbRIkudUKSV6r899E5zCv93Cc8OcisXBA6yDmn2raKY3UQZX
mkiv7DfYv96DUXsqzQSa5O46/gVtQjhPexMZReqcf4Jgr4B+Fo0dBb9qklfuivfU3MkHmXB+9elX
Deg+EY072cZNg9K9yGvE8lNp+vrb2y358qfTksw5O/Ha7dHaS2Lq3JBjsB2vlX1EtlXb2TGR5xt1
hnquGZXQQ8ZlYdLsLMMneDy7pEHhxnfvjsxCh4K7fDi+ZTKpujR6X2JyuGFFbrd0Q1ecPbbEkkef
3s2IcwY44Xa0MmsgvGwHD7UHC4A0JaKCUnh6nRQW/uJ1+eFEnykskcYwem0x5OK3eJpEWyTxyk4M
n0j8HIxY0b01fW+YIAtXD66Y/CnJxnahcqyGUF0P82mp1CQd/XLEs2xdhHqtu4gK5XJ+TgqWPKZf
n2LyQNxXgPqx4rYwSFyBGtxuMynOIsw2ZIhlGJ2AiHDt4/JavNQhqphQBgDcMHHrAoh6LaE0DEN0
gDGXySsNnPkEO60gJ519X4YgFWFZ872ynl8VB655B2m4FvtOQ6AAvpV+naDQH0FHFij1AUaQZqbm
cnUrXug9RxJgnTkizkPFVZ2+Nzdw06OHtAe0ov2rKjLhGXO24xAORdyHAQnwPEIE+G98j6XqdGOM
doMDLTY4J6+n0Rl1xbTnTZKUwsfHGFXq2vtm5Ka+6ItAXyeWFs4iNN38gvRqsDFgUHVv4hYwY+dS
gMtdZypmGw2YVg/cZbH+QwBOiomso2l/U8t9vmodKvlLdCnC6vxU2P7LfM9BCvzIDRrHVKQKCYYm
8iX6EK4F71k/t6k4h9g0tUYoArmrgqmvlWGoPgPeRcPQcEYQ652ZDtqyIWBPVfvIOe7Dc5gYomok
pnrYk7hy+CwbwjpGLNS3fj93wtz0+3rloojK9OYoOfCxweP5WAYGOlPA3GRC+ylmwCwCXOe8GtAi
ti3bpiU6rxiUYDQHNr46V+3Wr9D9uPNUrfZezJYOTUdND3U2ZQU/IVRBg18gBb4CrYtmnvkFa5y7
io89lH8m7CDKXCL4Yo935CD4ehqRkw7grRVQWq0CJj0LDjRrrjUQafdU02BdqVS/Yve9A+8m/ATC
no33xJ9hk3FdmQKcUiMgSCBjxjoe8zppEUVxOsdfvpM9SyS27fA8Pmp3fA2ZiDY0nCUeTQKJMY9n
Mceh4hqznaHuLXH+rzKpmDMktzckfzmF6zhVuLKLT6QQWr7QQ37NKgLPX4jATT8GnNu9hk5Uduj6
vOl/0Q8eb3tyGRnrh0XsRwQIlLOYTTV3veEg3wlAOo1gJLE2DmGswlA0N2De5/KvetsSypphrasA
H+2xp/SKFZDtLGri7gBuTaoVi0rg/okH+6uPqbRp78Qwank02csM+/CDKv/zl4U/i2CYWGZqGNye
fNevEJaRoFdNtFliw4PHAiADufz9jGP/twPOntbBomCVwavkxXGnXTMgYq1uGhYdmQZT9yKrwlZY
8etDryzaqAV8TuF7EWVEp2GJGAQY98Nt2oz9C9wathuqoH04MBIGnDyIx5T4JlVw+6KrPG6VJngF
v6oPm81T11UqoUPivJ6WnF22OHtv0aHh7rNQbn6aUtX8BmgSVl07o5EcSnzL9ftVVd/AXKbEk8iT
AK1A7Lv1PEgaY15OcfUoh3QzwU1Qennb3NcWnez3faoi47W6Bf9YxwYop6EYFAJGgoWpkzRaWl6t
A4E8EV9cgggjgIcX6RRdLyL232I6dl6KFEuR62tNGjM7kbTlEOmNpEMgFmih8FsdjcvzfgY+v8Vc
8GBc6AOZE1coAHwp2l4zvicGpgNvBl3j9ep7QaIWSKxVjqCaUk3Wpw1t4QvEcL+vIj1r51Gu/BBD
LPD6e8QyAk+UdilhRPTBzIcJ+n9q41UulKrwUhruj/1bnIOAN20cuUetpqtBJ4hja+l/gOgOvEr5
WJxKaFzZdD9pD9P6Sxy6X0Zmp+6iptkLjBG/dvmVUq/ps6S+4ASycOLnqbE4A0be0y85DcebrOjg
Ko0T6rA1JxN/gxOpkHkgDxBGJe7P4qjqYK5wXB4vAIXXrr20/d9hsl0tX2Vr1brjb1DNyb/C25ZF
1krhwcEpQm0Qu9cw8NeG0sL3UsInQib4fQf3aEWGMTCCp8QiCfL2xqPwnmsTdhXbRhsNQX5uhZK+
nKc0vZutf0IjJwEBRITw+PJ5CCSSzhTt72EkD3GFAT0LE4DBVA5eGv+5tJCxcPjoFj3liaPgwR1W
4D6S8mMssqZyutFF8VxROllE2yulpoGbnPAgCMjonBrCu07aNXOXKgU44MRWCxNp5k/KuBDVKy3i
np3J84w0uvFZqtTUthrbbVYPoWv/rpMDMl9x4+KqkNmGpsMVbYUldUNctEaKMMZBGKiRCqyY03kO
MSRq8N6yiFBGMWxz0AlZtms790OH1hdDoFmRHNblOIEXFmdL91DkIrkeVgCT/iU5QAlqt/c6mzcA
CseKaez7k8xpPTVSnDUdpnCWH7n37dwDt8ntAxF5sg3kCbD4XxGtbeL0unBuHiDMKy79dzAoyQzL
i8EbrAZeDLS2gJ5a7ABR/qvPdRV9mzv/rExeHxxuyHZQHMcOMbo4QrTBykYwlESinz1LgFfLBPZF
4y4rWT5cfo/E0F/7PFLDe5fDjTFVGBbmdDTWMPnAieHLCDtv+MsqYryvG+IFBaSuq4HkxRi7W5De
KOdxY5bThYL0sBxevmdfVcaJiOAZRCtiyb+BuguDQrGV9Jw1knhmeGVBjQw033jDgBohrcHX+/mw
NARMJY3fZV0E5oXw+AWTqt/xqdLUPyAJVMj8GQQcIcYBube1SkAPu8FSNyKncDlhngD4aUHxet4m
420fEC8Sehqqyq08BVoEiyJh/XqSF9gENfPIDQcPxmesMSvaYSJDJQuQCdsc5/fmLxvUXsY27hLY
nbTMpzQk7b0txDQ3+1PMGG/m3ivj+HdhsNLv5YJrDHfq0zJJPZiodsLwMfCoPhIwOR/Q+sQ96MWV
GVpfGnu6Yy6w8Ygl42Fee6r6foc6aqiY+5NcYMfuM9Cd8kQf3YrpuL9z1C0bRzkPEbj8t33Y6iTU
w0Iv1BCyqNlnSXPaojmpWIqnv70i449yXvYsKxK4KfCfs27zoQeuHX+vealGyqqSjXeiDM/jaZFk
ss0qlHGV3MOI2SKAycoQs5YEpZtdf96okHQybeTztn85WFFdWf9LTgCpqedvjNgg/sVPIliCnUKK
0cqg1DS0n5rY+bwPc/nIhbS92VwlpgjP/aenhDuB5iNhUlBxH+UEDHBtxt0GOj+bJ0nbhtAWEPbh
lgXKm5+iHh0D5/UYsujSKsMyDH5R3IJ8fxGRZqhztInAWnEUjL8yemxAzAp8zMO2FdFN+MJYd8U3
it+oIhMQNPNOnEjvdH71mgoulFWZk28vl8WeqphJOwGg4Z0++asOaTH0GeJJfi9YWkDVbGdQD0qe
39AKcPHnONieOiQM4HBJyo01imIaIllsXiHpFDpsmR5qjCr+mzqs9ZA/of9S5XMTajFiXuaTI3qU
5ZZ7B8elzyRfsUYDX3F/2SvPl2AcSrMW+CUGtqfrgGMaFRKocsf+yoCndXVeVMgagP2R/ylzu3W3
WUW9Vpr1+mkIYquOcIyHqweeRNqY8ztFi7HG1WgPruYiMxWnT10Kam1FYTv5qcy7ug5joIg6FPF7
d3ZB3WRJJWpaCS/0DGJRBVIOgXpBHUC0e7JPFcy4NPnYx+8tgtajqYiNCDHlB+8pibhbdLAxS5bw
/eE+7Pyn/2JpQk8nRfllaZsMyx92um9ua2m+2vPMlxakJrPofyCb6wqSDc6LRlUTFnDZjpkkrjT2
i3nW1jJPNppN8SdlsNBa0QPrI2ACQ9y2jIX8B7VPdMeklXGix5eyWyZkCFDfdjitLXzYxlJRx7+Q
9D8+cdoXm9OFZF3W0nEPQnjrLqCUjSZEVkk/KIv2llLJ+t4Oh1zTGsOY7iUdcpJJjdNOM3PTgEt7
RzRqBcE/ciAAxqRtDhiLIS7kxbM8m9OMEPiMjR/fgqf2bpKWbX3t66+tQlfPQc7eLFSW36TBt+7a
CfSbF33sKNtYNOqdOccnalIbVMR6/T5ahuAC13xCZqcMRjKsfeRq7h5xjFaZUfsxBL5MBIidmb0l
TAlfBUMZOTkKbOCB5QUJW/B1RwGDZ9Rq6ymRBlr2FCWNpuZUT8Nep5iRGyXuaJQ4kmswuROAnUKU
TyvLaXg3BbVBqcpLjd8Nv0tMR2Q9cQYgbufJT/AQkgJ3SkAe4/0hfNGk9hlf7EbYyb1SRo6iVDCF
0iyCezIBzhSVgXKA/9+gxlm4n+FKnALQHPTkABgLaopX9xwnz8Acm4u0/2IFZrN4LTpC4Lnf26bv
vzKSlMvZg1oP+ocAs9XjmgT2zZpG7Jw2OcQvbDef7ea1spb8brT5cTFlflmEGBt9XFSWAmtgIUcZ
ya/bfkeq6iBGhwyOakSwpY1CctDfYHXw7/BXPq9oGpffVn/6FN93mZeu3pVDCwAY5k9++KH/BJX4
iwYKRzVrDIiB9FVd8P4TLCyKXh8MKwEzH6bG3fht6x+CP6Bx4zr86uEHpoi1vqRTQ4AXJI0xxc/v
uWOggTeQoGMBr8KM43iiaS766n28eAK8nz+xPL8AVEcXSpQR4RHjxKyS2jbup6mSzzcMTa7DEowI
5Un5VT1C0SG9qxKoH/c7W83V4L9f3DhwrthC3KeXGVcHwpIj/i6wp+KvpZAxHJszHFSkufdpiz5L
HTN3exnbqOHTXcLAJ7j5J2hMejXP7PFAGCJ3EP9uQin7zwfSMNoYx9+Gj1RCxAtItL2g3l2pupV3
/kvIw4qSd4DgDb2CMJVg/rCIG3YNKZQlQZyBl4J1Nd4Vvc/jcZnNSVtdIsoVWIMxy+KOXIFGMipU
A05kltAuSZA49PsiEfl1qSxOeg6/wzhvbKO67qWI1cFt0wduP1Dg6O7w0z+vCa8TY3dUrKXN7pPV
f92buljkS81kpN5RJ9WBHe5JGweHCdmROb0qNhsZYpi3r50uOOqId/hypivyQynUvui9848sFvWZ
hIjuLVF0pMdTBRpEbdAr1+xK7QsxrS/Nib24czH8k2HsINiVYUHoIaZJ3EpYHcNWWRXul7u3TK+X
mgT9388qtEdyLiNZsFt/6arQ4r8jcnu0e3CVm1StKT9u63jJnjdRMlkYpkGBv0Wj31BrLnyE6gtu
Gq4l3qeX125VShiyQ82mFwyPbuV9yxWJzufx+pJf6HrQwe3oV3SvRnMd1tY5N1Ncl1z9qVafWVpL
fg/ysgnpgh07Tm9HNG6KeMTaegY+P361ScYltV0WZh8s+ugmsxv7eD0xwABPG2zk/yS0sXbIDTeo
2owRJGWreEOEOqqXC7ZzUMBDvo19Qi6xpvIgH9vwEjcM9kOp3nVGv34cq/ojWeOVff7/sR2jL0mY
x3nwAU3uxBBAlOilb0We/ZBKx8R07rAYEZAdXV+CzELmxwJFNLQnF4/AfZplabcc85RpH8RU8psn
EhlFuKUwAabH/KvZ3QoAFrqqxG/afb4ihr9ykzHz/S/+jk1rLlEc7y8YMPlyEKzoTHA2XGiigIeh
1LsdpHsoKt3hJmwBfefu4iDObFU9rkdraZg5QBcz/defAZTLRrPBXzvw5Y7IEn6sI3DYLohKThbd
1Yq1ens/p6Rw6/aQRyqt3olRfM90HZVwoMUF+IsFrYMGDpAUYv5LDNfZYqAHHjXRVO742ppDIUNS
bWjfgjAcMjgLbQZRNks38Ys5KSLyj493+Os9LJM87vi3zyKnFYAg9B/Y0DuwQh2MeIrh6Su+iYrC
wSCKUsUAplDYvDMt6c4ALszssi07ytdoT9dz5/XhT7GA2w16x2SLpc2oulERu7fAFYP/lIOxQtpV
hyP3PGyEkApVUe9Jir90oE5TvF7o9XlUJADRvOnEuI8xTGXRI9bCu8xIpZJmw6ryLbRdw+UDE6Zi
zW6nJfTfKXE97AtOkiUOjs3rBJKG/V1mtPQZvosgSMcIrIbH3xC3LB1rBik5OxPAlKwIUdcroQpp
pcLRAKMRjbZDqd3g4jFbL8EB9H0k0Ol8vjjVvhSKVDipQ7PidpTOAs5yEdW0GWBkawJ5vlvWwI7H
3k/W2GDovAK4U2H5cbpOSw61+/ovb7ws9vZLrSixijSsBslHII3e/apdvnErmWKA8Pa02wVB4Rga
LEVB9KXDJ9ubMj7NTnJU+8THk5ePls2GF9NRnRhO4gfxJFuueevRhEtrds59GO2DRWE9Az1CJnkD
fCHQsxrmvOT6TWa7YKP3prAiXOaahNUxzCtaaQgePUSO2mOueA4K4/0iMECNYb3GpRYPP4xMAyeS
NaInFQnRNSn7Fz2cnzvqVOlcX6/J9l3POg0A4YlBramfkdG9HtVUv7/cPnQ0xKJG9B648XmMPNHB
Vdw0AcEuWMD1dNF/u9EYa2pvkQM8NJHQiWHYSQHB3b2F+f8dWkjEKkUWU84QeLSui3Yf33PDSrSc
BNrEkjxluIeKW2REZQvHvT9T+3uc18g7DLExb1eYwdel9Dt/2a54WfPack2RiNrgT+xjZ8Wd6wqw
psWY9d5d9OYGZCwlS6HOvZqZOsKqKBsctHE6vwnlgurWbPajBx3J4/8PNFu7U/y29CdI35Fqt7+I
tbKAB+ArU82PXvv/G0U/aQb2/JeSO2cs+jAq4PIB4OUwq7qXKmcLlw0gyfzlIfcgV8J+5yAwNxJi
R/AKL3W0e40QJnTgJbXxWdQl3xfwmp3BYwMQDCsN/wTnhD8wFkRqr4rtNGjEF5UnCk9x7fgpW8s9
1U4I/wYfOziraodGr354aNTK0u3OfbxiVDmrndvUDnlzKY0JDdhy8tylnEg+MiFUufZSezLfXgA4
HYx5eybQxpCXzJfRdrWbXjOWMWn7wokws3XlN8L0r+NiRlr8XWF/wKQ5g0z8G7SLlhKli1Vx7QIk
XkvGP7FQmW1YuAOJ1cHz99y32MJwmcXAvAMnZwT0ZN8nSiy5xKT5ipJZuhyStkJGiX0nZY+W/jK2
Vw+SSrWU+kSy0DH3sQ1NK3D3eU2Nis9W2sz+uxiurCxT9PEDhreDnR1zJP3RBbQUtU0iwrNXE9pS
tu09BstNjFQBzFXErpaG7skLUcwzkSqFODZq9XDT505WlBHvCZdlZ1P9W7u80xskKVHxsyM+3k+7
AUtiqvT5sV8L+Ui5h6Tt6ZrIZYFtRc+C176grBAPB2XQ5RJYuPjtLTY+IlIC90SZIkzuav0VaAbf
X3hqRrFbGD6tiCDR/tVUCCE8nHvIt7LGD+bmMo+MEOnNefycWMl5/OUHWkhktm7TD2JWIuRfrAcJ
1vOjG0W0R5jKE2TOABMknOYi93bcMl3adcApTY1pfdr++QtjqyUEC0/zBJi3xRBSR41Gnta+BYl3
aslasruejNqk/Eovnjdk+ken+d3Bjm03t2OUVQURmZbzfKw51TM6wqgZXLnmwHqirDCvUTo/M6yd
IT1iAez7GIcRJpeAiy+BblnYbAwoUnutaTH6hfRVJbpjDIG8URqE/dXZThJN4vnxFXPghKM0kBVW
6qbWa/AYfBLm4oigKPEXG5pvGsD02WkqYK0MeM0EMZlJ7xCd2ErwKDV6uPd2MdFIySHO2hRFDVLH
oKFeVqP0TduvIIDZDcsyHykTz4vuXvxXLZTt1jeHUZOoRKYYQE3u0MGTD/eMumPHv/ZwhDYDgqu0
OLUNb4/y6rHlpnAjwFv9jPU9Aub2uOxarmdKTgkW36VAeI+S+pONtJQOkNfZjE7oHJ8ls8LOG9CO
Sm8hIvrDs2QkVaZXg4QXsgD+rMK0vp5hc2NiN5MdguzhaBbovE3T52nUOZv/XzZspBcxJ/gZw9Km
f+1aAxxUAsto/IvBh+flmz+6GmWSm6VZ8MEVtPqoX4jeOg4kDfO8J1Jv2+2MhzVJLBlV745hzxrt
9NymcQ9oR2wdTPiGE5hsdmbDolUJEiQLhYo0TVqWM36nAOQHJgiRdg/s0OGHkmXKEGiABc/uLBQU
aX8fJ3waWLeW5x4SyXppqvmKfYLRNzhv07dQCZUKYZiuYZSb96iqK/ASxyz5IV341/khlVt1PfUn
5OCEBo1SOL5t+w0h4WloqsTzxULmKNDVtbham/rPskJ6oV02LpkYxRcwHut3jACCz/Wtp2V8jT7q
L7/fvdNZQ5EzFisbOe+oF59o14eVM8qzyQ0MstW9b2L+3XoA5fR3AN+rK/KDtv3Y5uEo4QUAlOyv
R6D7MXwqnxw12jy+Fwq5KF6ewh+C4sVoKv0Q8GBID3UruqN41fFCQVFdmguEkNU9TvFQtznbYQFJ
weBQyDt3xtxh4nHzDG9jgKh5l0uj5/bluUpoylvxBusrFrYnarfNZazDzbZcnDWs2YWKZapdrZk4
D0n/95hbArau8iVSSpNbsjQaA20Ae4RtEUNbxvahBrc6F9ztNDbypEfLQ0lYTwKPWIxsPF2d2rLY
HLz3rohd67N6yGu3ObmgCIXirkqi6wDvNRSGSUf5cZTWwLse3O2407I9DoRCbTx7w8zdAyhCeqia
M27inXEbt58FmuTmTKX3tD+5FOmeR+wcrF/I5pyMRRxCuRHr4PRP5hU/qflnYxwgMKuORPuajLh1
BbDz/gjAfe/2o3P835ZvfTjrUR2cyyO1oGuiKAHXjZJeYGQ96hQfb+rU9f1xHS85WcvgbwFZE5CX
AVY0KqgUYkIOyB5xnZ9msrFiKn3ePKUTxdgergHRM/ZqwdlX4hfmtASCfT0j7a5uW39vm84Qwodb
8QLSZYO2+BOog8YvVYvLWmyJm7JFH5Jj4bh+XvHxILy1dpY2NTkO7Lv9sySe7HPjHyjUPxNOzWU6
vl2ukKZCUWTj+/YQRHF78y5iq4zAmAjyARGVmbWgcHGqMFvl+YjJg5aZuFSNWbrY4FOARmBl8uwE
9QSbSCjoAOulHE0PLVIJcc+bF3OI4Eam+ProtLUc1SbQOR7J4hHvzy0DY9kGUiKaVq+6FCLDlt9Y
+Qd1jgW0kuGynd+HBbmCkdLaE7AwjhtxMHghshcGhUwRxHmoIdJLqqc7dwnWRbRlQ7udq5E1RwEj
fN/FPmk1JwE+vGYr/2iN3Pw77OBjFGRwmk8dCLUP1XkD8zduhWgjkahR0ZtRLRBXAWYGt0LUizrT
0tOJJvjVWAkrcXh1xj1bc6WJV5ZzA9vP//fkgVtORtdD7sucokZwB0aaN1hXhO7/cupVx9Td2hID
SeShDqqZUOC1EeyXbnkpKcpWDmAUxMDc1bistwwZVdPG5CVS254EFAAzVkbzNqng+dnTczJmkw86
nrGYyh39Fn+YilNjsTLaHy/ZmmBIMbCOLOQP2cp3m9O673TSjDmRF3sA8p3t29qMDj8q5ubo86vf
eKn2r03JWq+tfkD8Ugtky9l2k5jOOtU2IXsoOFQpbe/AE/U7JVj56K3l4z2u2B4Ap00MZmyoUEcU
bp4xOf2GqaUb9nea4bRqhkePpFdm0vX7XfCkjoRrLPyhdFHLbKvCB4dmuR0YyLUMZL5Gjx9sfzPp
Mi6bzoTQQHzBYhG7tYpZqeFhk2+5nLQGtNIgk2bqJNgVX7O4ZS0jqJ5OczWxMSKqclco9ACHlFyY
mdQS5TanXx8yT1D/kvN9ZxnXxAwS0RRQ/yd5g70UMGZ1QZKurT7rDeKmZhVRevIqummsX2WjmGOR
eRrJikIAwv23vh8aMERLy2qmE0tUcMelJYfsOXRFIcGRdiGrCiERDqztzNcvNBb+8w+faFknhynB
QtT2DwXv5kJ9E7dvS7vOSzTzMrgZLP2xrFE7DQDZfZX1Ynr/w8PSRqs9uOUcwxIljFZkXk713A9E
aSNFPxcDccpLAMC+tjjXC7JV/ME46eW2/Ge67qvx6JcbkcO6mC5ai8eBa0ByQdQIOBM8A/nMMZI/
pY8bxiMSatW7PhY9qws+y8FwBnmWn0S1eTj1SwpgXAZjohvfrKk3Hf40xVdqhwHKZoPb2LkTrmjp
hTpTh4eskCaeJgrHBqzYj8DpVhV22dFmhusnL05ztCj9aEDG6CxgEpbpnAJbxyyGzDDM2h/Dh/RF
Eu1UQUQns+0qzQPg8E8Sg3U7woZVb06+5MyPy9wxpRUT6+80NlUa23yoD59+DlZHBBd4oDii5qb/
7ItEWVcuAITcy17GO2FZTyAiMMn++WaSaLzJynJRiTKy7JG4KlgQd3bbA/3u95oqB9+iGsJr3W23
zNabtsZI609+Hz0QzcCg0m98W6ChweGkUfY2fqpzpsovqYMg16J1lKRZW4qur92Wg2xVDxvXFqJJ
LuoPm3bDELhoDYaIaiG7XF4TCn0QFLR1T4+OAW1OtrhjJyzGg18LRTSRN2FV4XV/DscrQsaedcL+
HWY+l3InN8roldnKjZR/ctIFehhe63PUXL9Xc3D4p/401uXOE4zfMOmfmXxQbaNUG442J/mfcIz7
v1OFMZL/XhoJIhLb7IuxzmG+kc5hosoqE2IE/Tm4BDIcEzRjBKZMIqnN0X0Tep8r+f3b9SCoaCs1
gjZ2F58sNY3NBvOihwA/9h53Ss1NZHhsCayJb00dl97c+DE3FAdaRHV6rkWqEggq6XsQHtTxWgPd
qYF5u0lBmyuu5YqKSePvwZ3bn7Js/LQwK5MNVZ3jAzGkMYWEdtHSNymGX4qDfu2I8L//CdQSDOVc
Yk4b6AJ35575f3NvsB+J+WxUayOzphESXY4MegjrecTDnK3tfYL52q5n8w6+AkXPGgWYjDkWLRpD
fAivz7QrSt68p6RnA9Q4jc81LNhX30iJlP0ZMcrfq87Do8S6saSCdJmkW2zMXJ4vwH8SN/GKuAW9
iJGk4OY1c0GeBVQeMyNupto7WYxLVlRYk1aMP+aVcHY4Ez/lEjVtzbxDfIwbLJW//dZqxpkZIY1y
gIfww90fHeUiOsnc2doD8FW5LMHig5/k24cKjPRQrk4UHiydySM0hQjXXq3Mf5qWI6/16UQeexd9
3+IY7/lFUKV51tjM9oQlTty0hKvweutkKNftFrVTaH72BOAg2RlRoyRJauqM47L+RXY/c8B+8uUY
ygb7lHA8sHaCGYvTIR2ezBRp9uExFeemf7/NzGSJ9xvy9wVaypPBkrG1padVKvj07iMmm1JSu4b3
ljYm8rfZj0WxxSkTJPjuIkbNU6QlEd5KZBK74a6dHpEi5xL9MLEdMaoEZmt+STQCie7PHPlIcVkK
tdWxc/zVs8BTG/j1ISvkUi9a78jWb0gkoHDRUJ1ufaRs78S8plW+ZiQ7+d/2FqgTj/3H3SpeDDtv
2rYZbc5uKa0YH33xhqtQOnMoESK4rst0oJ0AVZGxhgXN0nntWz8I3N66/+PPD3MN4ArIOT80ABbo
LA8Gol8UonGDTpEccbeVPEUMbVVGVG6kaQ/3vb+Sw/Wm5K/cDsq5iCnC5LAuqXIW5HIS0xKy6lde
M1Sv2xZ4jAFBL49hQaWf8ghXBiysitC/ZVVsAK+UKhJwKhFIsqq1P9xgov6WnRQ6Joe0ZALzmLuh
tmsxS+L1zbjFMmr6ivkasZvu8E1Rz9x0VEUrwSEwOg4ZrkhItOkvAPRzp93zHTHaEvnumtvW/crN
j6KmCZ5OFQunh3fNb46+md75gXU8QltZNYMpc1IFVo0LdoZEOCBqm/ihjv1bqd4NW8MU/9bm5kb5
k/GWaJ3OlJZP20PZtySCVk/HaEs7znVfa1+79UBAlAu/bAnJjjgFUnnENgWX2r88spkD3CY1fSRt
MNaBxuFJFMZkxAUWeMBmfoA3KhYpeFlrkYbo1xtObvFB5ckzWAdQYoAUevK9hZYoNK5zT5BmC08l
/2zJlHRQrj8mdA3av+aKahSLd2oYSx7wVJMXsmQQKoEMCLEmPkG/qcFbZRCHCY8pLolSbKEBzM+s
rq2ORZ878hlztHjfCOlrHWivrCKt33Rdsg+qhhR0LzVcj1R6ARvQgNk6ECC/Vu8JeIK3O3lAru9/
y0nT++QdgeyumhClz50Cr3xSkkoPCk7gl3iW9FTr4WmHsCIRVJ2PS1A1ipbfdp0BxDULIPxNyddz
AzcOYiTbKWTKDdl3DY/2vrR/9+uDJgdOsNcaFi0RAU+Y4LyLG71MPXLoZxridFe5NugRLChEEaKf
OggU1B7rL2gY02j1SdUCWAsOutq3RHHnOe4e8T4/zuUFSnM936UPquZBrgHLhOZe8GG9s3TYwz8A
N1mIt9AShINBztAf/9tNG1i2JfT+NbGU4mGFDUgHYkNvSbVgt7fv4xZGBCM0VPn0J2NlK41k02ib
fbmnNhH8G1TWiD7y06CBJWEz/ga602sV/4w+EemQK0FBnEqCrz3IHaVsldxRVxL6gpTEjboVY2oC
N7XyOUK/gg1FrL8nS9sPWMGpYo1AIvdwN1hnmmaHtq2vUtF2y0Z8y5Ky42MLCsuV3n7upteU1zhZ
Vezx5DBOA5On5ZSozpEffoDfWYOQ49p/mcoIsaZpHHj1fg1r6CExR8h1yjrgsaFbLHFe4mKkUr/a
wdNQrEdNhtKGu/2xt2hy6i11O08ZYldJQnDHUFoH9JdcC8puJ2KsJooXOhhluivQVwScZYtgB/nV
WbdAaxRfuk2NSBZLV2yLufLS4PipgEmBkh6kBTIX1fboiBq9Un81pYJ0izgYVkdhj7idaY++0cL8
jSVyYtWHXoQLQQWJ34/kuyVgar7nFMCzly5PEFChyWkJdyMUoy6Wy4UUmN29SpHFjPKxAJ3hzX6W
QyNPFemfM/bf3Sji0qopeRVuILjVHbaCgILb+uV6xRcPeSI50k6kTtGqeVU/KG8A942hlo6eMlae
KTtUm+tTqy3rBVc9FQvKpoUQ34OazRJRKLgymzXgGbsZ2ar0PK6qYUfmEm3rSLlNOchbC8JC8xeJ
xAY2mB4mRGnCpzWqyx+L0Go5sl8QoYtzLlXiade1bANmvjWpnmQ75N+ztiuDn+Uy0jLig4vvdgeP
Gs0SxtUTcmMcjzCRvXUmT7yX6+sFR0/JvXJmpH/rENiB4+1dfe6cej+L4RmNEtyTiWu2C4oyCsZ9
tJLcxOiZC+gHSaynp4xiIIBhchV/h97vcZkK5+zlCsRWo3g/piz3EqFiJUcS0BkdKWO6rnTwIZ8O
WakoBfMVdwToVZhqIA2CZubDacokwjGPyeOTthJBDjpBM+wBheLM+Azzt9y26FH51VZsEJbV7g1j
/wEBy/SDz+FvbTDiXAWx1lFv69Yp7XFHi9OeraZHgwtt7776vNCZAeIetsWtYUCW/WvPBv17GGBt
Qjrk23HJYlGCepthA3bz/SXldUROvDVnI+d1m2EXzyNJoERfXPKUYMuHfUw3u//xt320FA5vspge
jpsEw2TkC5z94z1wifdNjR6Ld0q6l/NXrqgyyslgzswCAYTB19wb6gA+b0UuwOww9j0og1tsmv4Y
efqtwtJKfdKSZKZNP8W0nRntWgDwFWkuuBH+WuM4Vd7it6TpRcirMczJuGkMoK/45xgKW1r7+X3n
SNZl41RvKsOnoCoIa2+WB23/mrfV6Vz8kStMa3m/MB2wUv7CP87I27wwQLTacArarA0YPo1DDDNl
PPBFJJuAgZyTVCeEHSvB00TdT4gkCeta/WnYPDp5Yzy8KgSSKQj/Y2lnu7WEaBUqoGjhV4Qymc02
MERfJEcAFVicSeQPuMh8Y3/V9fXzMcY/06w5U5Vg0yZUy613UaHykDRPKcoTeaUXOoDIYDEliZvZ
aGvR9rCY4lIDanguQtn50nedxjBDbLQgIlW6FOVEeZtPkvB1CnvYwNjDglkWTokTwZUlb6yvdDD0
eNdY3JANSxsPMIvCFTVXfGesUHxsXgyyLpU04jGC7nXRZCnaYaZ4lXL/Rp6SPwontvJWEcHbEVRq
HgQyELlHlyP38Bnw3+B0MCgbcKdn/Q5Wj6ZLWegNrySnRKhoIq2iDcPS2QnDkZM+fvnis2e27A9c
zaB+HR0pn0HLXyYeqMhEBu8C6hpiQ3545wygY+iCwlFDDtdvoQCJ3Z1czOuBewGzMUL7tVfXJu+N
X367rddtwykXTD/bTPz4Hc2V3ehg8tsxoI12bkUvO6oYsq0h81F+fMlBy+lTjKsnm+71G/FeKmFT
ABvA/U2ptdYQSvVViyRclcamrd8gnjeX2U5e69ZQKzTgru2nEOthqYTIdvjI9bRw1Or0qQgBSG8E
a5k2aL/wTh1+cEYkYcaQMfI+PHDIgZ6SP8XsDfl4LaPlQReW0SPAvvxQ7UgwWDI8n5hhMLw12iMH
nxhi2hh0ENDvNzFzcHFYWeIUCMlhwEuYYeuntfhnUXdmnytUkgpbbypS2dXH3TnUmhDNI6JND8Gc
Ant86bBUkPb5upE8P2ivkTJ3qHp31RwnQqMMRLW2o9nX+98yJBaOt3mnVamsZk9wzM42pvBOf98F
UkGoX7+KvwtzL0y8vDYHprX8xWX6kqeXSUptSDFQ7oXyJtBK1oNfN9nxAtwDPWCR0PL3Z1s5gCcq
lMEoTxxuZbOpEWQOd91eABD7JpRwZHuAor4HYAkUSoyny0nIKD0xEaFc3ArdA+FRYOKO1cGa5kBR
ED3dg3Txx8qGQGSUNkVuSrYje9H1xsXvMZdn/50IuZMDbgaiiDWH3OO7PjMJ/9WGEstycuK8IhLm
XNrFgeGLi9qB7qMfIJqqYGpqo1zu5HqnU7DglVlI+yIngoDRnI0DNjUZeizwFfIiQow8rTfdtoIB
CoVsouiPd5nGs5AgD5PK/Eev7VpR5QrAa1wpB7cJpKoPAwo0NG11LGEjbTEK3UEIzXOG8woJ20Ox
W4b+qUpZUNy2DLsglJESpF+3ssoQCZPFtZMJ0x8zji1JrbxxhUJb1R3dBjf5J/nIz3D6HXyDCIKQ
gHKYTyoT9LmXWjhALQBLGW4YCDXI+gnIDgNp5DAiALQ1fcaO+XMljBHxIe+Zmyu137CYRf9sj9ly
K5r9E/0f8xCwybTBleG42cTgzY/hXaVyX1n5ZU02g+4tCqZb/b+kBWfkYDshkojxx7TFiLNb6/OO
qlvEmiTdSyk1xs7ablVwmduEe0Afu4eYV9AQD118SP0f2zJrUy0NMRW8PnFyfJKi5B7M4GQ/I30d
IPddeIiBn3Hk19PTRPYXZxyoXwQAQj6jA+Q+9ffmxWtTuOAY8q6UcVf2wRhJkburMXcATJuPPBFA
k90gmtySQyfLkRBJ3TGMECW1zKOpB8DLZvAeNA7XOhQrSkaoZh+lXp9TKglgFf4+HK+y3wv3sy/Q
K4eBKnYUWX+kEZ0V0YAVqsE0AKxGWlPv+BqrhHlu2AuSmz1WEoUoFKGuYXfPV9nP2zTykDR6Z+gK
e73vbAxUStqtAkW6MNdz+c9njFlpBmGPtCdXruPEJwdu1nBPWzhg8T71NAuLf4U8NdqMs1demuCm
pxO34e0tG3s/iMtgP7c1XHlNGPhEFgLnsqUvNc1SfSe8ePUQrezXA9HEe07Szx+5HINmHWV4pXCS
rm4t1XPiruhzLI96GVeSrjcYJGj7DvohxnBiDbEyop1u8QY/AqvMM/kk0RaCdO2DSKvJyKVg8hBo
ishAqB1u2ly2Bv8r2Hbk9ssU0IJnDmTnWx5Lvjl9cTgibwgpU11FYqtt0NZFbZZy/8yPTI3tpU1d
wxLnyBughzCe1MEBf/8wsUlO7C/IRJ7ckcAOOYKMzofYyX67yq8ffL0fwOveHTgCQxb2BeQ4aw0Y
ZEk/K2CAJjsW+L22wY8G0tqkz8U27mgfzOlOVy0+9j09SVFCVZFTUTlLem2U/IdJlFi0BH01nsVh
uwRdWIkEn84XCxwvg0ser0XQOxEEcCTQRCjPE9DrNF/Q/GRG/Vu1IxREclCiQXkvjX4nn6F8k5BH
ZJsczkkS55RHT9HWt19F4WIXKiVrr9dnWCLODg+006Sf8DRNf+oQJNLu10FAXxVJVambDk9rbYHd
8EE37lm0lUYvGTifSR6NOKTGQKG3aFfngGMr6tpmczY7inxOK2bDJ/9W2/PrBfuAwkQMhfg/LuDq
l5IIRPW88KsyZbVASBRV6kGvkz3ZmktncB+tO4qG+9poXOmsTpXtBo4BeQRfFp+KMmw7Ut3coPeb
B63XHRk/M7VIPeCYOH5eifbOT1bavsywbVtGDW2XKxv7+e4Zt97Iod9eG/ZmMvYjjUno0ayoMUds
0k5dlrHIL+jyI45NHmx84d6RBblECBzXVleKP0lrehgChp+mipf2wF3TSVIxThN7BscR7UvLZrAA
vFbx+pLEOsUwgTMdSpdvt2oWGsLJA0uaMwUN1b/iYOF2rkKAWqZQR/X3nMOh0V1xsCTDyt6TUWGB
YDX1GesNvu37k/Sn0I3S5uXG2GUDovuYW/rXOGgjlZ9KEjsGxvNlMXKYlPWrw9Ir3KTjR1aLK8Kj
wf+ejy0wmjbhZWWag209y5AbVJB184UjXfZpLpUOoFnmPXrx/aG3cgE+pn2bpCVtVrZk4wbIdZzC
Ac6K2aPJCcPr78XTKU1RR9ka/vOhTzPZ15bnbRdiaPz/HSGg2skq+VkClJwX2X0SBCqAzeIUjXNR
2ZkSuHD6n/efe3ySgL18aaXtNSwcTsx4H84RrMP8TKURo5kEBLI0/TTQRe0jUy+OCXUf2IzGEpAC
I84h1VrGJEleBS+CI+a/DDN68sNz1o0eLgNYxRcrqmwdplDhxfBiFDcntrYYPmaLbaCeUGKDahEq
U5pduewlckrRTS6ZfvhOms7kQOzmCwU++W1C3F4abm7d2xGsiWgDSMrxzzIcy4dgDDiZmK+QPawR
gbSbA+xdo2JWyBH8MvjA+iNGRoAQFtD/n0eG7P1m1Ck806g/Mk5WcFCUQRI10MrEFAFd+mSxVxHY
vKT6Ooa8jqfkxuMwdRxt/DwciBLIOWNUfw2FoOtMA3upBnBn1zsULG8o/Oj2nKxoZHAxX41s+mhx
oeEiRB26xOa2XfaRDD8TxYlw64IVWcK8nfLRS/5wDmbOBIEnCi2RwJLnkGK3CS8Qo2sW/hBGDIhL
ompvjjKER/+RHt7RKzaPi5ug95sCHp/qpfmJt0S634HISSHGBjPK96UJej2wZuLBw2NCTBptK3/V
f1IPhrKFi5qKSEhEBUuZcmG2pP7JSFRy9la/gV2poyAxvX4MaCdl/YAWcORKG3iDtLoa0vo9caO6
FR0uJ6n7Xu+EZ7P0oWW693PUvkxGfSfo02qmI6J3xAUE2SE1B/tfQGb/ULrj+ISLTo0bIU8dzQSx
tZLL5bz18wkJTSOhVKAYgcZdfYq3FM2n0Wy7lbhYfRqplQd7KmWVQkgauA3AGvh1Q3PTrbHbSerz
VsFoVBLfZahw9t0AlDkXBEPqiWq3/WYl8Q8UbK8d7s8WlARYBQ/rpkiHAuZNqWUXAy4wAO0N1xKn
wSdhxP7O2JyCy8gXukXQy4PqmISSOkGsdq67oQog38R+o9NnT8RqesVKo4cKyFtahCNbSm8fMiwb
QLtr1MZ0E5+oMvY66c5Thb/eQ2LlvJjKSx4OuGIpOgZ4oedyUpKZkIp04tiLwr4hC71askbsSEEk
cTOaz3QxM9VBkDvyhOO7LpFyAPhWwroBr5fAZ9WnrIKIG7pfpDTmWAGfMH6WKapuIvzLQLr0TiVI
bxblwt3AB4/KUVRglWqPFKYYOBFQR5Sjvuwu2WG8MmyaAGZxTC12LMIsAGWHWSBV8b2HsvDz7lu4
RK3rawDV2ucidGLb3JMqn1kyipBS+mepBF2rHePGx5QUFn8pn5S2azQqim9TjQHyDm3ss6GCFhXo
sL6XBddqidu6tWOCB9wVqQ974SAcpCsNDYi0oOLhxMHM4afJXr+GE98fo7h7GyrYvzZDM2NoG/z1
2+XQqrv813l871V2IeowU4vIQsKQmkj/8VQ6fSfjlI4hf/pu+grrumG4dOGVlodDKVB+c3rK51MM
H8S1+lmPUqe6vLVD1kbOckd3MoZ1ER0R/SwXV40z5S7roAA1BwEBl6HAawyy2K2eF0eU/PatzBwE
o0x3dqCMf0253W8IWDulFyyJ6cXibiiywe9abbqrG+2oaRyx4fFDAT4ardXVgmQ1YtxeZek0YrkF
S3Pa+wbAY0kGEmnSX6Rwhb907gI7IGbTsKJp3pU0pflaOsPPxjkF3LZfhb0It3q8Lu6cmAF/f+0H
QRtO1GBVt6Qz6nT9Vxo9VgdXAPALK+dzUoukM/g0qDzeBGUOo+9WnCwE+xnOsGU1MJ4lTWA3VgP+
sUD0LwzdDafvQf7zh12SHOr+oKB3jnTDAEcVLo4lrZLK0YgD9G9jMp1OJpPG8OksPM2rrvmjWVWB
oWf51zZ1pt9iLabrIF8btq1OBHpRtc7g4hds1HD9iLe8Nt/ZVmxL8vs7fwPiftpAxouKq6cM56iU
gYYKDGbmVgPT6DbD1RmwSCG705+V8XTKZWU8Z9oVZD75Wz45dXHaTkkNLauMW03veJvcuY8RSR3I
662203H/wCFt8s/f0KCPF6RQiH1TjNsYQFg7BnbJn/P0Uo8x0kyUwNHspgmOuggU5Psly3r9Mz21
bnOV2Kk4eggpbPaaKkXC5l3YgAHJNK5UqgcfL4hRBu00tZQE2v2FF9U6Xi9XklO0Yx4BPGuIeHJH
cr7/mbbmYxySLizv96nbEJbJeXNoAftSy+glsWhLsMgRwEEBtcJTivt0nvy7xKKhm16cpv0aCT38
otiUXmuLiLOcABoxMJs6EqRRSoXGIacfXaI0QHXfWl3VSVY7lBU02w0tku6/0b1MXHpAk2PbmT6i
cQudvvCadY+PEl0eNUgdi3L5xS9GuAWxuWtcVJUELSN4YRan6So53Upva7ziBZfWGg0QT0Ad1g3y
2FmAGGD4H/sAjI0HJ2EZOsqtZA5nMVGhmUwLcXZQa2gPUgLPCbxI5ORrhDUwRHu5bPopiPtIXpAe
vrKzCecUTTJWBN5Hwq81ikRsloyhl4X2LEqJpvyAdH4NFuXJL8EYa84mD+Hemmi6kZxTswjI6wU6
Hatfi2H51DKST8pmrii1BygDQn1kdZBn4vHHrfrPcTU89IFFMXJHtDrhb+EJ6/YuyKDKLjsfVbN2
IvGhp93OE1CdVnC/6s0U7Zm2Ae2hDwxvm0TSw4h1Jha2Kwa2MO6wzFqsHRA0OqUEjlXBWhPLrBS7
UNYb9pz/GRcSBLWln+YsjyF0JlLMUS8w2supwP+gWN/FW08wOOa4wPapVrGjvgkjUQGogPlqpY9X
ya9TMr+ilJp96eb4J0eduu3/no9m6Lh5Vy4RehgGxvq8HcC0qQ2xJbX80RUVkRioZifRGSVjE/Wo
PLbFVFRMv6VkLd2cEdDRGzSOnybEQxEMVprIwqceq7BUZVIzs6MQbLToFuv3JcKHHMeUi/zVKS/K
PXPEFCs+nXyeWJZ41x6CBdQeMJkZlF6fo3yD4TWv+aMdTpj9dYMpVc9QyNq+owuWPRZET1Shhb92
++oVnos4ARN3/iy9IPOisCn8eWnNHEL+kT/Kjib0Rl0d2XzGgLTHzQyvrAlyf0Yei5v1Qxmquh2f
o8mWK7ekFMFBKmFsWOSjCzhYcieTCioxlyc0BA0xxe9IegCJvp1MtYVJQE2R7wv1uOA4jDZbqvxi
9Snw6jT2T0AuKd+PRuenMSTL01zxFAl+G1Hx2pAtkXLjuZ9cE+EYDDXT3cVtWus7yawNKub49344
zqVYZaunN4pofkL1PfLjaswLKgPxM2e/GSQGUCiYTJk39wstppePukzmkWJihRagQkoBWCr7YvIR
69rkvm95wEB2+i81c2JhyTX8Nsur/BdKNG0wL+P+SuYXDoJKWgjSq4rjKv14iUdKB9MrvwBVk3Eu
t/iZiFSSYACS8pKnTQSrlK3yFeoljLTqAeF2iZyk8oxG540n9jvuMsB5CDxWaRG8eK7ax/noOmcR
YOLGM8ogjq/RsSQt/wrgWT6tuxB5s7jCxLV3FU8856Eqh5t756igoKRZhjBC5/AlUoFapGL8eoYF
xuk+uns5CNHZUH2PeiOUycChyuF0iH2e3O+DEIKfpmDQgCrMUpdCLkCeKF4FbfgqPKbavSPoanh+
quJpU16iIgw8wkEzomz59DtPS7M3/E6ZRoTEhTZMDy4yAJNdlpHoTx3wBsFPzYGKI9WdbEkidvjS
w9TVvFfu+jBRSMrcNDf1EN3MiOcKGb7ZG188Vg0DkApZW9zrfosuHhH2XcUC7d3zqWgxBfzHsGOM
UObq2CO/TAeQ2ZGf0vEH+LJkRLYAl1L6Xu3ZIcd0nyiyfaJ7SLgN+GgQu5QdBYngHw+NsFvDiM0H
+CbMUDVJpFSLCsw2s7uhU2Ld/KI5FUyx1cWX8aGXrTz0Ch0M4JWxles4tI8W9S7ITSVuRZ/0uO9P
GPvRoz6YHZqsocL9qlNtG3jY3jDQN4elSARpR6URayo6D0sF3eSmmysa87r1DYQ9EeHhhaqLQSuc
tlg7WHkBByMW3mW5OYbFBpbz/vpSo8OoOI/K2N/2NjZdxYEXsGUYhJ63E6QYphGPxTCwTXfRDkcP
tKZYvIRSnUy+GHo9hPrkHawscqqbq/TTOoPzhfYk0wwSFFUHVNdNRKN3GBwtTkvMIovKhSI0hgQG
0MGvIFkUiSjZNRmU4J0gnzzxMjGyv8Y7v5/j2jraaW/DQLCowpY8CdSZXVAWnFngvjepUazPobgw
fKJTkVxOwyQRIXiQPHitIdmBqwuohnOHGPVN+C9qwyKBuHyQiOqyPc4z8bS4zZAu9qM8+yZRCmW7
Gyj1LTitlDL7G1Vq5AayCaKxImgGu4PQxCLbyh/TWlzgLdz6EMDLrIapFwKc97KYLy1+1M5D8GMY
35KtXDvmfq5oq1b8dMKyQyZOeBktVbSxdvkzhB1se7BN1lfFVrQooTkH1U+1GEPedZYYRleEb8Mn
Zx4QP8cEGjXBinNfulDu/924h2fCPLoOf4wi/N39FBhZDwk0u7h1rhKvEpIg0EXn+841pMKj0v0H
l+utrbhZn/LSCjuUM9czCJaqIDSq+ardynM95m4NR8ZbjCgcSlT4gtBQQIqeW3xiw4XdZcg8UgqT
5REtzyYcaCYIJsDp3y/xUbmmfK39MIRul3n+8ofRiUjJAgIGPbBdppTWFbsRvasu6DIeTpUB3MwF
2XLTIOoEbc2VMj9GXJWqPglXLRgSWcW+yK3tYUiYF9xJAghd8uUbVW41t+O9Z/oNy6wnbcmw8cDF
BC7ju1b+YPCynm82spDCsXLbeChanW7EzNmD9dcPTB2J8PzMuMazcF5giJvQ2CVScNLlryhA7l7g
iswUzs5CxImS5MwZA+ZfS3fUyG+oohG1oTddRi7u1AMF+zKwCT09loZlp9hvrDshAsQlnbIuRGB4
tND5OEY1QEeGxviUghmC3UzLKaxvMlhUbKbcedgkTpgQC30MO00NytStImz9mfN+mz8qAPQwBntW
dfV2cZneSv0sIUvVGoxK0CSA4UGfYH2bxYmSRhR+14MR96Qnkl5yTDbTiEw9Z3ZPcCyK1u50P9pK
1cTtqNU0qkTDgvOOBjwl761tWmjSVoXFRzczdSn14cfxJGBQ8S4IB/SCPB4nRczNu7oxoggtn7hQ
0CihZte5Pv+95x7tBr2U17Vg5+auaWiH9QpjTU3+XFjCQNxO5ul5aHblqj6gnnniw5/2DEQDJIMP
JS/fcpekQTC1/FGPSek7klJpX5+JbwQn1XUgCCEkVPrBAjQHoFlh6GEKOnr/Vv+qOCoYgvs+hjDM
Ymrc2BzkznP0roIlP9z+RhfuPI/3R/0p3Jl953JQbP/5H1NokjKNkkjERnF+ktuOGDctlnE0bFry
tvsTnwtaoo+nLN2qY7WyJh8OqrZAcCoUxaQ2Z0JMcFvxsm26PFM2VemR9hL2dt4+3lGp9vNGeV/2
1BUc3/c7bkgKG+ZfA26h01l6ztHqQn+EoMST+bypTkJBUJaWyp5ybL753N6EQQLPBPfGRQU0A/Yg
zwooYhpocccI1q6dV3n4yZboXnfPqYvtlisnx29zXnEE6tYju0pFS9dt2fMGSC1c24DWwonMCiMA
ARyxD8Kq0J0dooN40y6AjehRd1ESKOssMj+/cW4t8fROb/X+ItKKMTRsxqXM06iN1K5v1lnO1wNa
sQCPo7vXK6up1qqiNifkrrsxKda5+6k3Qmo3DqnoUDvOvPPttd+nrE2r08NdqeucBMeWbPRGvJJh
dtOTr3UGF/YwQXkg+grQfrQ27wMVSihavRfh34KR9yhSocU3M6/hiKMTJao4cm/5ybgVpHAVWQth
eePF0hsEeNVX1TjeUt42UHoO0Euc5HaCr9irKeD0hP8XzDcgloFtEb4CASqietYqvTdE/kMpq0MC
yNN/31d78U0CSQOhNmK45pCao+40FCiZC1qLeU3V55AUjeYWX6cGqMr3EpUnGglVolHjovZ6MCPm
0F0a6Fr5Td6RqFc6HYBtPOI2mg4qhd/LmCgHLdhjElLkG/7Zp1G+HBDfYO8F1Kr+bRc+qDcIFCoQ
b41JAAY4aQUsVTbOML2zm4vbxbTX1SUjOeMW8690Kugzg+m5d7TsbJVPoGTKl74VfjSwd8/2U2b+
HNV0wZ+HxtpgqqGZPsBwoB5byD/LGuZmrjP/QKnCV6HJ9nlqBIz+RMHUXn8nWeBuxY+Pt51r+LmB
I+1udgWoBNU7UaeofRJoawoar3p+N8LAC3r1Mk2Gp3lNnMwKmLJngSg/pS5w7M/EUwYGJ5CQL6rg
O/LYjVtY0/augr4KsvmgWpy7aQBrPpY8J92rYgtjxSBgLBQZ2nddYLXnrHsIDRn+i6+LzI+lMLxj
pzw5E1hJ8FDHFyD623O0ZpvILBOhcwg7WeHtarx0dC7SOcnt3e+Gd/oBAxM1epaf2PpK2Yx5ok/i
Xuycp0LwWilNVJRuAwQlx1sWvcUoTYBAC+GLhJu/3Pvx89xZ3NLEh9epakaUsoqhunAS6oJll3Ok
TO3QE4AdAeHKSjM2UBrar3JPbsNVvD3ju7mOQi24fIzQnESMTAuNB//B1Pdv5JfXspPM2re4cIH/
HQS7+c5qhzA5A30mI2qnbYAiBQGmUdWF4xlRl0/umHdVIhmyKUu4w0zIKVB60IzfU3BnIWZ00gzo
iiV2zm8DMZ36G4TlU0ZA60VPMaOAP5uVIodLtRI661m8y1fBloGRtS9eN+4t99487Gisw2NmNpja
ScqWv3Vy6BslgQ4wY3BSEyNv+FV87yPq88AzpM07JGloz0y0BRV+hoXkRM5u+CwoSgo4iPrcIXfX
3g7oRobjtqNigl/Guca+atejwvJKFjnU8EScKsMk6rPSV9k3oPJ+TI2MZUU+zY9i1GlqD2noKXfj
QbK+EtGIl388earJJIKBzfgL6xZkxDqpW1b2N2q+pcSlu1CcjVhmDW4Mordz3pQI5pnqcFzpfGfF
/PxZ7DOdzpm8wbHPTc5jN1P5W0Fl0l/GbVVaJdP4Ds3WxprByuGGOSt45E1WRCCSF8+061hWoOJF
r25KBxjy8d9D95hOexBwauanBTGZrVO/CCcqTOMsxmt5Vr/FHuO8+ltHLnITD1yIpF3PTk9jP57c
dAKaRwq/oUG8VXvxkWXkn8M0ofSZP015WVkk9Z6JrL2FzhnheKffLtQrBh4IwPNF7EII+xgoVtL+
/rJbvHA/tXG4xa9G0E6S4Lp7dypQMk8+AaK8KV1g6vTSZ3iy02qjNCrZ7VGvYGblt8BrW+quR2KK
WSnr3u0sGcEw/6tlGYXY7VAUl4g98t3kIA/5jIFs33w5i8ixV5GLjSwTwij86Xs4RIk/bhwEaDAY
a6SK5ye41wU7WGGeGjkvo/Xm0F9po+WyDErIN3505KjSarma3rTHueGtdJBiKaTeeU+IrYARGZ1v
CHUlESUfz/BgnaEou/wCAWfHi1FuLWDOeg6PZ0lWEU//qd+3WpL2RzUl45uL6QpPCqLWhF+AiPzw
YYDPkqyelEm1mLNYjkqDM7Pk89KlYkKnIlLcpBjXM+ICaDlvATMsu6GEXSWEtfxeRd518mUd7eLM
kYCs8mM0pb86bhYFvUbGRjxLrX2tybEEUS68ToJprCtgtIaDQYd8puN3zWtZOKBnJCEvkGicWKzc
1Fr09Gd1UOGSnm0/Rqll8c2BlwDJ/HE5JntE6Eg2qjMjXIPrjBWGIuCIH1+kYD0HgrMyWxSGovcS
LEk+0p62eBPS8s792uTdSg2GR88ER7gxM2CnyKSWPv8cxGZv8Xt3m8+ULJiMbk+ViMta2r6X29MM
eVQKozefeP44lqVUd+tzeVkZU7cpvX8KM6sAsEdtrKYe2UrjMgZPlHvRPyoIDxll+MJoNMSmVgzc
Z1XAMlUpds5l+J/AyTheT814pNSw8Ymb8kc3u5Ot26SbAfVSSWaCLwwfzGUmlm7srKLOl6FYtOjA
rxOB+J/+cnbC6KcvayRcwErgGGPA68GQfYhTtB8vQJe23sH/6IK1EtVIAzf9mjnWZD3t0eljGxw8
+Eyhtojt7br0PrrjwE6xhBtC/pv5m8Wix3Tw84wT+Qlqw33pfiXE8QHQpHO34c2Y74hp64rlRFLI
R/jSHoUWd25rhWnjL9EDUe68WggVXunMzXHw//HXPdXmLbFRQuSZVp3TF00UxEzla3m6snV0w8Qe
hT0f3MSDmCmNUdyA8V2KlqqozCmZDDZHiFAWJk93MYzJDMIgnghiNBIczhSCVy8LD8psCE1C9B4D
XiC/DTpaL01YXNIa6FfNt1fJvr+uEA/D2ujyhDfP6I3gWx8CLJPQb3tt+JrDcnz1hcV5657WyV28
8dWDUWSrcL32b4/D2DL1fdDsNQeI7mj1i2Y/y8TnSjnHmnObqAZXOOsJZFo2HVhPoQ2g8qf56jpe
XfsyY/7wI55WOxtAb/Jilyda8JGCQdD096So3MTKICo70ys8pZKhXFTlUNJ6Ln1Hh5etfpd9hz0t
Sjj1Zcf2hyXoDdinWUQdw+L3rKePG2QVBVsYyr26jQ8cJh708WYrNmTgcOHHmlAPAx/NzNdu4ZJu
Py6aELm7B7YeFsuWh5q/jVYi2x3AtyETMr19x1YjVltVmhrCAzymsujJqMHwePgP8ZMXgAmZcStP
y9Y22U4/kac0T1DxUa6civ7fPs2wSgjshTiT7VNzc4WJ83HocHlQoXNWvh5Mf4xdLk9qGEqsJoAD
KB4QB38SO0TlD5Pavxby4boc2IUyeC9DCanQ92F3yH86IIvUpOkpyDnyarqPv0rvkeZgDWGtlYDA
yhQ7BufhWSxoIqVqbeSW+Y3qLNTe8/gW2ZX+juIu+ZZ/eOFYjCoatHZj5wkrfqWGfJ5LHTFRdmNc
+1awDnK0+c1GWAely2rdU/SbZ0jYth8PXiD+eAXc+ytyQSJ3te5O/CFX0cNnVAc2Xu5NGZqGbV6h
Lj2FgPJdVdNE0C8Sx95d4Z5b0ZNgtu7kGt0vis3zo0bPfSkO9RwrBRgpOcMEkH0URegSvWi3U2uE
5Ky+2ZRHsLAxiyDXN/ZcqL+yhASa5OE7BU4osTzdbuga4YcxNwTesYL4vLYdGWou0zHF4t0EOUvu
fHOLPSha/atGa8mtrj1AJ1+eh6UaDqumllpyjsc8Ygr+M2jCy7QDAvCyvh/QNcwqrYI3Is22dj1n
7KnHmqMI3IYqN+cQ+MON1Hmw7d3q81YOHTEM2s+FHLPY0DdEaolbBLAEZaTh3sxTRzliV3tLPFE1
4z3bfJlYJ3nNh3c986hzJNGWkiuL+LJGJZ4URGgx89AZc1V6b92N6OI+czSbSV4b+17EtW1t2kDc
o3NaDITrWE39X7//e0lpAEKi0rETIBR0Z5LpanvUnlGOHel4Wnk2NXQbh2akij74BOgdvhCCdkH+
L+PwHJx3KRa7OFuMex1TLQQidgPce4ltU6k/zUsTfta+LDP5sWsqw0AxUGTGzIRK29pFYxpRUabA
L7w3Spdc6Qyj8cXgFeNeeiMIPjgeFGJnWxL30yKUNxV5oaBkgGHZJyRNDmxgvDIQfSYTBF3pWdZy
PILI6xUdZ7GFXwLr/+3c3Y840NgJPruhKVuVeb6uRAfeLdzV8jxxzgSGGcu48h/tM1iVhXPkdtXE
PsDwXcTuYKvA5RgbSzWpFljlT9Y2/lIVYn8g/HIxHN6KfnNFmR0PtQIAJGA45CoDbTg9SWnAiNHT
ArYpAimqz+c2/eLq7+Iceq8LsLlTytBDh4ucwaMs95HZK/Ol5Lt0km7Georj6orkTPuEwhgeMOzs
AtAMU88Wf72B5sNbE82pc/978DlKJeiQ2bl0Vp8QP01PITkd/WwFEUKQ3Ze8zHSNFN9r3aAH1h0V
ZDmtha67SrnFASr1B5Un3b+MHqrXVnZT4gYWkWiEXjWvv0kFH6j9ZwC1GEzdQo0KV0iUc0X4x3TH
ajN5ZM8zeRdIxYeSzcxkzOZ2aA+2pJrPzy/NasKVVtGhF/1jht86xkE14qChfNq3GggDBbBIrEuC
ZeSni46TLS3T5NzjNo/xeGt851obdg6N4SBxtGbVYP/DcZMlaBqW8a9MEMyqlpsXt+r2/pZCBBt8
kndJPph42Fkk9OQ/1U121sTzTsCLCfZaSUtOnQV4iGacwNOgDwx2QMMg0uryNoty1UOZiS3Mmskc
CbvHttpV+02Q7cYokqzDvrl+NAPr543cWFmKOBXm+XZTYRUdezLvs788AZcG0ioDGvJTe4j3Uuw3
hC+5n2mTIE3E8hQoMbzYB5VUmygChehjl8Zms+Mk3JrBJJTTgInwhHHmu/aUQdsXq8GKEmn9ZkwP
6h3V7tE/CWI/3xyX1PvuzGY5T8qhkZeqM+NOJOtZw42rjM7zOlhXB/PECfp7Re83VQY3DNB+HOSa
wuza0kVFMbvZNwrFcqHoWRo24rvYYWH3VS/U2EZeMWP1xXxso95fPXhkS3CV+311CS4YJ3DYZbAQ
wpcAsChivVpRzRbVoaRqbbTYxeAv0ffhMRqsElgYd/gz2WTBlIp7RCyph58LeloiJAzALn0IFt5/
SaEHaaf18zbxgUDQ+hbfOHEimuOojCja36S7dN3a64ylUY5MWpuhkFXoZYw1sSpOyPssS/o11ZQH
uvnLhv4HY75cTc2ZpWbSHuMvIx7AzI9Hnzgifl45DUiOpy1NrCw84CZ4iZldWwgnXBlVXIrfF7XW
TRfUJRnYdrf3uIiw/8tSOFnzjh9GmxTAe805Ai9Q/3GRub/cUnwupq6ymbXHGcxGaSGiJHQ3RuVg
9Ulr3RwQInihb9rCUNd0tgG2Jqt+Ryd0BteqRr2CpJXRIMIu2LEFvU+lZ551Lq2308UVhF9GhYIk
g/HOSPMVsTkAqYBW8qs0xs2e87CMlkJFWIdJ6v8LdVL1yvD82phRceClGGE0ENl2KYXBgQXp5f6q
CNAqiwdnYMbzKiEgcbNl7weZhEOFm8PTP/AbDPIQ0QAczXYYe8rBwx/Psyo5q6VbMaLYbj7SR93g
2E7iqc7X9S1QAx7yo/dks/f2DySzfaYRBW54fLHvsNAqRxIWLfmKGm/x5IbtPXEa6U2JY6cdssmg
dVIJvlPFZWk32rn+cpolNeuDPsBFJ4BlDQC8JYciwmC89Xglh1Z4ciwQxHlnGrGDmBuxqDH8CtnV
23cCeiouaNyGP+RID+SFw9660PTR/YbbBL/XeGq2FHZ476Ig0EfWC3XVbXK7X9bhXvMhrN0VNve9
R2ir6V0Zj0FC2Dj3qH9Qk32/zcp0Y+k7snT9zNp996J3u3SewVuYMwTIdijIDf3+J8nwiyp0c9HJ
kYKzdBeEzD9d0eVq7alJqSMG5V5h49WPe3Ph1CvjF/Mt8ARaw8Ar7tifwsy215/asZ+W6mmzLG9z
hCi6mDm5Wr1jveLTx3MWmbT6bAMWloRKJw5n26gJmIKUfAObOjb/f1vIiWWFDdVr5ViwALmBjvd8
PAaNggGuZY+uzNP6ZGEisiZc/qryJPSKTFC3d/P/D4IvtSQNnsooaiGpGoo+pHO0KOrrNmu7Xvlg
yZ4XlZFlce8Zkos9IkyvhavQAEEnyHkocFr4EY2J4tojcrFio3V/QRK2x9tAS+5XoQxFUt1h8b38
nt32rcrmncGeqfO0kQls1Z6CvRO+bz0uPL/EHAfJwx5ksORXy8n6yyUysu1wbwa6fVizR7b3+VYM
sbbxZdvxQmXYxmKoDYfNNt4hhSJU35vFtHf1YysVBTDi/4Nen0O2akhUcuDIkTmG4u0FgPb8iGJx
yFsNBY5ME0853ckCNxmqsfwq5wtgyVv3Lsr93umDZPuxrMcxaeZcAKBL2/lg4MY/l8C5OsoeWnzB
1+ZiluHS/47DaCgR3T2cqmpki9IDQFf4sVvumKPa0uXZyS1y+mnp4EAwe8Eyv0WWyMDFO/QYdOAI
6qXEAV20SOPPnX3lV6QJPmq74PmTu5gDW6zjstaW+AYtb5mrvEJnh8pRofiNPnlUKrzj69G7Q4s/
86xMb9QIhZGz8D9novr+Db01rv4mWWYYPO7SMq5FVwveHJCJcqpA6sRU9ebnxHFqdTZPQcOJ6jic
NDogXToWwGz7xXtjhgaFCoaMpqvn9rmXFP7sdX5+GA4vv0acuJ7181gfAm9fa+vzOnvXYDKGIYvN
wHhkTB75dhDXkDr7m9XmtbaL5Blm+4huChgFFUIRkRVSqVcQystktpRYKpbjjfsJw1knRLx+DEx4
fJ21ZRv8cZmWR+7X2Zjl/qeALRqA02lMt5AdM5PRH3coDfP0nhlaqPEOgU7ykZKXtp41/jiUk/qM
RhDwffmecJnAdSfL0/SEtHMFbmNrGwt4soOqGA3lDe0P+aRdZoAPOq+oJFftaVF+V0YPPdZ5MAPL
N1vqI2bn2y4FB/aF2WRNv3TwylY3HZxnZ9Igp/8tDQaPmq0Ycee9uX+Z84dCwWz1zNXWVq/t0XKY
G0G6ABjc3bX5p1i00Sq8j1Tq7rnSPR70qri/fz773c0y9W1Uhb9WJ8N3qiTyIFt2Jx9VrZQb5qsT
iUwcZyGmr0FideJ5WpNpf55fpOzPnJ3sC6DzBl5DcQ8zZ1NNmlWPEPx6jqbopvef4Ks7VjXS8JK1
rDitld2Fk/fHjIAZhrVT30xGOIw8/ZwNzSNHhdIms9KdSzrtKeXdfwHFugNX1hNKUvNIJda0y6jx
VqAgNDFUiNpLHA9mQ0KKE/ViWJQCt2hpPeM2N2Oi1yXVw5UjSlJ/BBU5tfok7Lm9T3XIM2sJei9h
1+4MuNZWkyENTVn4YndLkPxangoF8M2leQiZ1mGzVkdWXAcP2KgrJlvfXCXfZplXfTy0NpvCiceR
WokgF7JxdnUUb48B0GgvqzubD6DJleGDVOIdfMWIXbcVM7PbBpu0Dou5HJi7gwmiF1xl1DIfAfcU
DuOso+cPJMrv2n9NktaT4kUqDggmsz4FqJePYLx7F/PZsoOdxFR8Ip+SAZ8cQ52WyeV+cgswM+JU
SanREL+18cT9jfP5w39auxenTtSUbawRiuTdJANeS/Vilf3Wvt3HKUb4jpFBJhvGtB9Zdgp3FO0v
TXVcKlwyk7pA8/ErFDo0FZ6kMm4CDXvnMshkvvYRP+HBZ6kIsR98LoS8Fg2PC583rbMraieqDBHt
PHE6/n4Tjdgb0MXdksPVDvVJ1lDrZfnraVOx/AubeIHPDP9qTPOcs0AuITVJhHYqMr/8Ov9l0nh2
sEIq8NA83sj+bSL0/d4EYlivDTGpP9pbzpXqfhcptDcE5Ks9S03p04lPpvgMgxs5SYS+5LYJEVx+
98IlsS8WxptVkcWFnnjDK+vXDAyAFWWj8yeVEMoUmSkk7l6Ssr5Y6jYu8JX4py7iuAYueD84Inny
2gY6O7fVO2TASOdfdGn52X3VbshsNgfSAbgBGgQe1595INdVBRRcxIAuOCxg0fDIb0BEkNBeRncy
kDBX1TqZaA2V5wAaANJZ6zdeCctLFUdLMGFP+96wFGh5IGv4lvElAluJzN4EDlklkUPO7tq7saR1
PjaLNRpSzUMI9C4Ba2SyFTEm1EOM0kn+RfggEvGJpdjotEg1zxY+Uc1XFe5o5K9Ro/aGMwXn4iXe
jkSKat8pUbn26Af+bgzghJq0k2spQ1X/xGBm8AnPh9SXqsXwJ3y+BQRI8QIKyPcUyjxgkSuL4Pz9
MIMdFJGkmYvKAt7wYUbpdV6Z/5s4zdggJRU0ameVc+MFITc2vlbXWkh1fI23t4hPX0HmTFL0H0VO
JxrGMHhZynKV7f6JkQv//J0AW2RIUXK7N/szW7OXpA5hV5Bxt1MiLcu7crub3XItEULwBMyjcEJl
PIimTlaXZ9LClAzND3jHvI3gmk3yqkfhp/uutnf1BDqgNFK2LepSvACD2rTJ16ws/4d+XHz++Z7c
re+8Cwwd16zZdi0K2wEKuS5tCwb+gWaRSuzZ5FZTY2PlKEB7e69UsvS+oeppimUQaICA1O/z0P8/
/TozdIbzeCgij53B+M4IuIfbVacsvVe/MyDeJ+B7fcCKf+w9EeTtCDRlePeYm2O72Jf0qhrDXX80
uCUcojBS7UzeSCpEYpmtwEigaZr4ofAe+SHH3XcobumbxCTmPsJvj47YWWtVmfkkNm5DozRsFqkd
RktKNMzTKZcuj/YpxKZuJ1ipqMS9ssO/wwJcw5TRAlkZZvQ//s5f4qjAqyOemdUUTQizjGm4WhF7
quqqCwBtw3ZeAvzpTNTkPqU+7njGxckwSo3p44bQOXdwVW53Xah8WPkpL0VHGHQioSYn2Snceow5
F5HYulRKgLtsX0cMv4X4ZgYPR/5hlA0ZxL5aAH+6md/84mNaYUOw/abTLjZVQOeHNShhuONTLA9c
0vXRHbqWz2u7DIzQwGIPSZb9nUWfjkiQRHjxGm4pq03q9Z0g66GDkf1wDw7UbTGECBwiFAMxnJbe
Vt/fTCxN85np7bgEeu28x5TSpQBHGLoWCCoeAt00LKWK/ZP5c7Pw59OWXUMhJCtXnLFmpv465JgY
no+4ZPP8S2ZhuwiD2MOfjaYugV30SZfpGTOai6Y403dcFPr7FyzRX5rStJ6kdTfCAkMOXyH7V3bc
OhfY6Hbhvb924+hBfDbHJ3tSg9SmxGf/uK3KrdDjbTs3N2VHKEuyUMwYQaUsQNjWB3QKxY3NR8ot
vMmrsJffWT8Q+FY/GYMrH7uBAtF7KJBi5JNGNoCdTBPrZA16um4AK+iFa6o0BcqF18o44n75pzPa
grHiC1kpUhRW2iS68NO2ov9j9cKNpFH0DLOts7s8qGu0mFrbVZMhzSySLQuzCEl/RdvIUt3NqzsD
DNae0C8vn5kdtjCp3EZE5nzEXfwD8iyTkhOjF5ZIhMFJw6vvC3PIdUOq+Fyr0SgDhB0LGy56hPwx
tFD+iTfsAkV3gfeIfQWO0s0L3Wqz2JBJnVgWoETWsahMv39DhY2ni6tnV2mRJCjxVM+GIgrFG1p/
K3C4e+CcsF5oqILpO3ijvKZaFdReijjBti6HBLEpX+ePTBGqNxH1fjBpDKaSwhn0vADM7zv7hTX/
OMS+r/1vfXhHvgpAaz8UHn+CMF7NdtNaVsX87kiZc1G0gM0UEmEsE7qZVHLvIDofAZy1zlVZ2Kri
UGb2Ii2nG7DNpY42tjeSVweqfb/XrigHvXQ1mBLjbPOGfRqbLEiEZqeEVBPufW2P+7P60dEqIaJ1
wKlxZA7X+JhL78pc4SwwOtFfVj8hQKyT4aLOvnqD5yx5wq+T/saDIF7sR3wEbWoaopb94f3h/wNU
dgGl9bShXpVPJI2UN80T8YOceDslHjZuWZ7xyKKxNzilc68j17Mrx4J2TfkTlNR0Hkq8NHz8ISuu
FvkohGjQA7Pp3Eh6uz8tV0bJgCoXP8fNytIjHwQgeQqnSzQv4uorI476Vb3z4S/T7q5fgqW+u4Wa
qTxAwTr6ipRPChWXplV1Y4j6LoY12KQI3cevfT7uD9o2l0w9Q4D+ZcVFVpjylS9vaucit1Q/axKx
RixAoJv4mjgtj99zXPi78NvwppiI/gU3PCUBTCiGnZWLzxE60XaZ8shmOy1gBqlOojffahwv5dd+
QsdY/2EkwANNg9lhuvMK1c6HIgp/n6STwYE0nD1ByYOmbNG7TW3wt1OAz76+9Z8FuH1toEpRhiKU
rxrvYOUFvFrmjDzwcef6IeXusZcjITCRDabcWZ1hCf4I0wQT8R4+vTpaBGJ6qEfaN+W6GGC4LkB/
y8IjOAJsB3fvHVuEOXASloND5cwhFuqB2gplvLWgE7C2YX7Lx2aOrN2nCgbK9kinDyXVS3pnFkaF
SUDWGnKPb/Kt2C46pMJGtOYhjRvp/A7zbKt+qZeIIcVTVd6y6E8WPRzeT4+WFzfvrmXafvRL7Ht7
QrBjRC5OFUFcgVci9edypgyHiVmvdBy/PqrU2GC9ti3549YhF7Z5hJxJb24jgvpLcXK+WZm938tn
MIpIuEObUKHw9aPc2FeovYMOmIctHPpQAT4XpY5agGipORf+thWbjtaRKOkeaVR4E/IILG46SJ0N
usAtaCJHWajSy7oG0W8blTviJncMP/4P85mOtNwyipYqDMcAzyzhjpIgChIoevdYdxL1NVrUVtwX
KK865ho/KIESgjSE97xBuPSC20UnxLnq+P3zgBneSlC8OXZpcNysFXER8Pqy14R6NQiXEQgJivRa
bbnHwvWlhiK9Gz9reujTzpWiVdln31g9XQUi9pkwKk6nx+pytQcKRrTa6Mkxk6Pa0dr2xurjGOtR
3JitDScUc51pLT17V0wj2RxUuceIdIEH8L51fyppI3akWSi6LU6UVif0al7tP5XLge6H1bvcWxkU
zlIaI0rjPqbr2GXzNoWker+149US6X+9LoMblAGviD0of4QhXN+omOkyrOYsvOLlwudD/NeMvhyk
5zn0mCt78Ycp1ZumYXIWWHlV9nqH49T0QFCAB14EYMfaTCXzetujx1g1j1qTXaMt45pgj5Shq0Mi
E14vfs2kBft/UgEwbNPTI6wSK692g6Lcka1ZtnT4SGjmUaygwrLi31ffDssb5MjsVpSI10/19sgR
FitJeJ7qpc5Mf2yTxSSvySa+oar/zNm0GCCzaVZDye2JI0qIdDi4fnbEvmvEyPHSSShoKfX4l/45
2Zb46/p8b8LgmV5vs3CoEaGc/oGiB4Ij0AX3WJ8o5GJ+KxQamWolAt/6UC8ZWGK4aIAZUEmEu4dV
9Vk6jWOpJuRD3uHTrnIup4fufqQVQnn/3tTYgiFUGPjOS/dd+nuiazeNDNsH6YDODwxgfriUbDdA
U9p8ELNmMWjRSjT2I2C8IFK841ADrlzf+NVe20bIl7wAiaxkcwumVflecPib+nkNGCZZDQmzoM1x
zW5BB6SvjltsfMY3kpN12VVe214vGxRCcc+WSDTCm4wHPbH3JZG+XRvQlUVNS3z1JIU5cbPBIKxP
eL7uc+xM4+2HpProEHreSiRL36m1qq3rC10dgmcUFUPXt955ggSHjNF8IsLDwazHQYvdl1VyPlIH
Ah8lKHm7loTbHamE7gYx6F+xvOPgQszeyDk6f1LTXkJmiCT/bTMUWJeBMdE7VaN0PzKXWZmwbCMR
NEA+wXEF4Sk90SyeXPp/4UyFOLvbQ2kTdLcIVzmTsiI8jyAdAxqaOPtCS3Yccq3kJy+RPQ89DB7l
6e1kfK85enXksRyoDXP6CDRmkWvcRRcL0x6aPuASJOhw5Dt9uqwbWnGRj7pK3/E6bqT/6PS29cT1
Fnw6UW9XF577UkSnn1pMDRce+TZbVJS6FLwkaLxfPTNz2zVP1URW4Chv+6Ju3mi5seY0xS7ZayeK
LIiV4h/0BAGoVIxcoRZ3Aa+gDfJS51ujyi6wGv5deiigkZvDGbBDgqqgnL5oE5CkvVZKDzKUDM5N
DLHkW9OqRZjpfkS8w5F9l54mPrh5KpiPbR0cMEiP1sjSHAGD5oez6ImqXRVTQfBuYmDe+UAq5ku7
6DV8SKDrk5gZTrhr8PecFTTOFLJt/IluFjZSoqkPyVUuT7/1GDEcbihbQ8V3euY6z5kAltOoLehP
xtJMFcR9GUtqUk0iug5eTas3LAnbEE5P9Kt5c4LXwKkZjMrEFUfjDHxJz14eFmERhPVHvK2gyH7a
L0TgFxQYONxbO8P2C5fYNbhqbHFxnyW79CrzHPnaM2xo4r0KBoac3/7X3HZfcfhc6mOgQ/Z8viDi
sODnxJe1Mggejl7jQZhIsqP29RKrURG8kgayht2yHE7k/txL/A/6zEQ/tsjcBonuL/qQRSGrQz8Z
nw18KnrzhJW7uRWaCaRp+rhf+KZRoT7mILixqHQTOUECU7WLbLJfQrq/V96vJwp4PHm1hAsuGRzM
imdoOloilpE+sP5IFZdUD2FXvDOLmrxa/kuel5Qc7I9294Mv/d8sx3awmdp44aunLf/s/hSsdo/K
1DOEm3HN0/RDwB77ui8GBcjtTYeFWHAen10fxz1JrLBnINGtEbiYfLJPp781IFUIMerqZqvAmdnC
7O3kzFoMgCX/1eLdA8LSrWnwGETxyl79zAR2rTKKOCIQcQ42oLhKUNK+u8H56uUu5EnvbwmddzaG
N0UA3eIZN48tg/wN6ENvfcuo1n+nTWJzmBylJ+xIjwQGvPihmvH03OPjlpm0i0W112WFjTJ/BdPs
LzwAlZKP6ecwC7gZUTUGXhJ/XNm+jzPRIRXd6EgXejAr5X1E8oZSuKoF1eg8FSBifKQAtGXxJIhC
rWpxL+utq4LNpEnOJY6UKgoY6y3438gni4IZjeOibA/nKOUxjStWNm5fmIWAMuFoX2m7TmDaf4/n
zDUolXkXXIqcah+eRxYv8VE7vMGiExqyI9rRuzD86pncr2blFwrRzf0a/w9b59IcR6iPau8pwT2W
e88zoocnUAgc8wYfzbDwUNd+Gln6BLzRn+aAhPRqvGxhH+ACVtYc18kFd++ELTKt7C9w7T4yvf9D
/3NcfwH5sAAiFljtYc2aFPrnHIxWdPQ3rf/9Lf78Xn2o0tjs2+ikwGI1e8zBeGGE7CxmzM6KZD9+
aaxLit6JYhdj1576yTw5+FD5rnT+mavCsPR8Zd00y5VS1Ty5GbItGb7UDHPOk3tOO9QowWF3QARc
NvrN4G2MoFEUIz4Wgm9k3IFsre7U5boyozfkVpzEUVP7n+OWuw10HO06lYY4xfuN+y0VarsQcTpG
PnjgxqgWBlDtdIqJKaLmcz6wBk+pn3wyM2wI2jwIRWxxhZTmzqcyyyeaqzBa5B2evB4w5jNTp49W
VYj+t7Yjp4oB4c4jQErsdenpiRfXklc/xWJRAFY/Qqgnb5YQQ3mYqh2926CfpGqDuYKdcmM88rb3
HWxFyTfZg7jXqTTJTcNOCQEVLkBAdVGmVuYxRsRXIq8vNL+8oK3OvgyQWnBk43Bb2+j0gCzj8jAc
PxME2g9EuVWxP9GTG2oH9ALhCgxI+gS6mczJMlj1dTFpz5oNTvebvxPPmKdNLoqkVO9Rrw9eNyge
jcVcS/wnzrampQw9XOFR7dO8hMNR4+ECn/LQ4dWR2LQegSvh/MT/kQ1shEHgSE8bz+CSe0nhpFei
7DbZocAFOw3eLVz4Pzimo4n61bpvDvxc7RgnDjKSoYu2NtJCh0vRKFhfqMvnEJEu5kVY7hVjoiJ/
N8W6GuGYeMPP7SEufJh8eCQCew8fI8u+nKRTjXnQZ4pEIXcSEVkNksqfxkt0otpTqulMDgEDNmoe
UIYev9k2F4XLD42z4PEETSkGlRxjTyYupUMSoXPBz3b0iDdvNEZUipgbRmOHx+reXiRw+qIToF1K
M8ZXSxO4JwU+8EiTeJ0DO9/MzS/FznpwP9Foea6Syvk6ZbKO8iB0fvoSBW2BTlA/AbReYBr4w+mV
4sp3U5DjueVeQhVsZsU7729vdb4XwdTnXSCTQmxlAM32sYo4YihEGr/chYhibAG7/9vViDOJGEgk
jMPa8BE/pbGe3p1WI0O266J/Y8LX+Iuj5PaA5Xfqdyj5WJ/CS7gD9ajqkwihIfKeiMddYWrrP0dK
ECfo30kkdR7p45pBO4J0tx24hb/a+Ea2OeLhRQfCwtYGp8J3jlTCXJx0wCOKO5bFrOQj4scB5mc0
1RHWqNY58HHiw+aS+uH2Meh00RLVWgjO4P/v2WRenQhqpjZI9nxZIrHzzQu6Q5l5YWRhoM85MX7k
Z8TXJG6zZm17b5t8GAb9SZ1W2EL3J6PCH5ZUlLn9Ql/kJEpmdgxvEYzIdQsqphOvaqriodCxwRPF
FDpKs72XN1qF9ct2kFpk8J/YVflxGzXCThd2hwuXuC1hEnrKBJzudVCZJxzTpoEPhwd+RWmNZYKG
dMOBodpjdiZwL/cSkBhOuWMJCJ+wuVNougXIAXiYQ5B4m1x/xf0xbJLUPq96fp9s45+QmSUEuwO5
3Gll3o7DxsJ5Olf+RzMGMEspvKMfGBLUtYh1xBoOpqa8MO6o6ZpLYmE9hCPonfSS/ao5e+D2OtFY
OJ7r/9C6wZnMrEIY1c444JoUlJzh7S7s7r0O1zLCKmgc/LuOBv0PF/RugMwMKsE6lufCAZ+fDU1l
f+uJg3ge5LY3DMpzQTTxuvRwzPAKb6ZgHMNbzMZmfdWORFhtM5pAUpFaIRyJsfTgEnQBWVPbUB8n
B9k/Nohnsp0+4+MAw3qw1KtucPMHMTStZrl+HxX78JYzKg0kexkHtd0UHpjWMlnpq5wZ7AWC9MYY
hOTywktU4mFTV76hdTI4B4XVuYPtFjqh30IwXTNViZ2DcrHYtGt3kXOtJwFBBXNMGdKEQO1LUIZN
LBrafvDU87pJqac02af7ZtC71iB9eW01yCWmyzRnIaZLMf3EnAOXKfEvUNBT43vLANTIBFjGg74W
dQ/l7Pxb1vqHyC6OYzn2vKlimgUj9gYOvYM5Sl2ULgNYfgdXvX4TPqGl1W8jbKtqccUddPJ+Kymb
oH6WZ2jHXPtKJkdwgLwA/LW1hSjZnbWdz0so0kAQgJApfkMk8skYmFArbqO0rk9OiHzc+LNL4wtP
oMIOkBg8sxKV0Zy2qPPNMDQdhguSKlCxaixcJ9GlMeznDAOnbJDSVKPtdTLp5+zR6rRvXTydBBn2
ipt5GDhie7g2d4idP5W8sZOqxM1KxxOfwdpiNAPR67BjNupfcsz1C3dczMbFqRYcRn2XWuVSIVE/
C5azN25Cfmc78Ywf/2ZV9/7GJ70pANfqyTtFWcyuzt44zivoD/nehq4OSYw9awKE+M6ZGX/a51IW
hDLXCQMkENv5M2jb2REn0mvmnY21ui7jDBmA/+nFY1jc2CESZWjlUsv2JR4I1Z2F2D1IC7u3e/Tt
GND/qN3xDfmynRp03UOl0l4BezeW5DQIdtrKG54OZiJta9BOeblYqqZK4Gz8VWgvaTddUGYMxR+Q
u2jgjFf/XCvKhce4ruXKf2310XoHbwdgAGs7J7ZXY/12OcrCmNnvW5O4ejeVUlDI9g6F2G9Q5MUV
/n2eEx+Gah98XZ+iJp6vqiZ34sUWmm145Ww38UxQGz/5+ajyRYvNr0TO6xTx5gNh7DUz0gPVOTo+
mVkgVA89Ng0PvgAh0xrWBzqpwVFceTqrW4Ppr7afIuBor8b2x2pXUmAew08R/OPSGGZt8gC30YSS
vKaevSfbG9dmT8ujCdx/kQQj11oaD8IvoSW+fGabkyGIDIi0+8S9iCbBPegEjOC56oTMO1CxJQNY
QoM2hMU2VD4gPPNxWN3lUXNb1trsDTrMjBDJ5tarNHYBc/lVBcQVVqWiruUCMYiuqgomzy7a1s4g
xa4FJrg/2er8Ld9oxI2kV14fZ/JsM1OVSpjZf+kriJnGElu/kk1Kw/HI1lJvAaC5MxUlfKCKEvCk
QXx6dkLqhMNPpDyvGgo6kYa+rbaZr82O771NIMYMd8jSf1iFbnrqcNIsKgLtG761btGHGADaxXk8
EdLkXCCrBY1jiuZS5IS4sj3iOIIJfTtL2xRCSTOShsw9V29wnzZDBgoFzujfqhsNC+TcMDXevqzb
WLWEG4OMplIL13FwkVEJUTXoAgXEsKfij12ZxYraxKIRs49BCXVniRbeEyY1sU9eic8WfyFkaJFx
crIUapgybnJwBr1bL1r8/9Dremtu04tEQmahELNS7dO7JQmzor8yJbEIeJvPQk0SPuPDkHIENQqT
K7G9tuwCwJPkIMxSXVq38DiK1wc5l39F0fguX1HvWtpG5F6uGzC4kRwuxPRXUrpFGZEDDESguphR
DS2+Z69gk5OdNdJIsowa3Cc0ox+UTyUxdx2UlutL4eP0AppVZDZ3qD7HQp4sDdc8oijAcL1t5eVP
5ETTRVp1R+NoSrzU2SZc3n9rnXBhETlyzxRK68e5/CCZHLz7Mm0G3kzh4cTdlIOWvN9bY97Tg+qk
Nd3Pw6Rpvnos70ptg58ozoKyA7R45U5lPzp/uPgfNn6ZTHfDAlK0vMYKRBAlJKS4Mr+6KNyD/VxH
apILVg7j5n/pRxIuqJT915pIO8v4/sSqLDS0NfKBKvbmVk7ijwHCJ8YbPAcBB3Emaia5WTNYfRPM
5n/ljnsLl746mibyQWZgACRo3V9FD7v6b73qQPp9ZOLJtP78wBI8MjzVn0f14K5g0GcwIrjfCl0T
dSwyr8uYQITbCJGQEHY6yjuxwcRNXpuW5jfagjBQ7mX6EDykD1p3DwDVzif5xr2NEdUsAVW5AFfF
09/oEgYvBN/ATLhAUTBgQbSbIoRpkz8q+FULN+rCEsHuD4oSu1Gg6dKkWWN4jg0VyHPQzaSxB8RH
quZr7WWWP77XR2v8nfA7yo05wf6gA494wSF7uQXgqPokPltHZrrBeQonD8GelgFh0RpnW/QP6m9+
6Lj0nHCPAMDt5YraNF89RgDAKWAvVJmhRmjBVAMpbEV0IGGEUeP2rlAZEcwIUaRSo8mW9mFpYqN5
0SCvmsqFP6nmw2k1geHVfdDEJN29e4TxqwF0krXSL0DdMUaRZu8L/PubLooAHGpHGK8NHCTqqajy
uQVSNd6PmaF1u5bG4kUnOEnMfUpoqYC64hpRTVbBY9iydYn2AVWULawCGNS9K5beUwFAtSzSicIr
RDU2ws2lfR/b0cLuz+8PANlZID/3DE7Rr/DShYBpQcYtzNKfr9HZuZm4sQMSdkM17umSAmEpQtnR
BfcL10gH8IVhx+yYxAiUj5qQC+0jwPYlJegh6/xVXJpoX3lrtIKQe7x+9bDovBpHFFS+aqjnKVLI
JVWNWr3ThMpRmn+aC9g7X/zbUZ63PNKrDSOmswzVdQjaYnQA1Wl3RWJGXq6fhP16y+hsEcFycOSF
PR+gbI8mblVC4LaCU6qSfk7sWXLv2B9Y3wTJTU7d0Jgg2U20t1xCQdHp8wHfJyw5RKBwyL9asEZD
5vYlgjt2pcVr3+NleQmoR64IDXEkn4tkXg8ZFQcW1bBCCZHiuleiVcyga+b1MPDHrZeDhJamFf5V
tfpBmpA8lVfyOfJLVhyQvaDv5zBIxfvPJ2Ofgh6aX4xMBurR5S7DHMvcmfYR5n02s9tVwma85wa+
iX+ub3+wTYSyLlYrKbfe1ZzWVqkrRr2G1ZANa9QMUplUD9Oqwt1aV2W3rB6gfAo7h/m+YNiRrZpJ
9oFkJyTe6sqF7V5nukeobgYcxV1nuutYgszG7jg63JBkxe/mXvR7qArLtr2FnFo+kJLyuHVdJMgQ
1bNzLRlqvwFwuKwY+ivlIxyVJzjN0no/RiuxutDE/SEq9OkVzJDRsZuui1N86jjHqm/FwAYqK904
Naa4gkT0F/eQmghHR28eYIXh+23t5c+Z0EyxLyMSe2UAIzob6Rs6l6+IL1R2HzmG1QC7h8/CjPnR
ieeCZ1GtyRvFAsPvGtvhuLnKWsVln8crhDxMtpIywTS9GBtczN+LeHvuKxiqxnoEeN5xxdVq+qkJ
NTKctSUQmhofZH6OxgWwlLXA9CA/4GxQj3JygEoT7aRBcwzkKk1pNOxfNkPI3gIixHJmxlxZ6+sY
p8+bAFKwKxvkdLFMX2/5SUea/VwMJrFKA6Z+mBixT8JJ0wYxnLMxpDhJt0ErUPCLY16sBFT+OEZq
jAY3CaXs5NbnPyCUtAaswbU8T9IBsRZitFe8T5ErJ8VIXxVT0KLjg+v8CtbksE6oxSy4fqNbGsDU
owUn7J2/ghiA0QDGUXWSFcmXXA/UY9FTJgaJZXikJA3JkFbBQ1znUo1i95h4wEWPKPyYk9L+tXfh
wpi6B5KBZ72Ega8q89Wnt84mPE7Tp0owOV97fhnGMlBk7Jhqe6X3gQjX07kY+wy5UFZd3kvHK1ZK
x4hsEvf8rf63MpQTYDaviCM4cqQ0u7pJHjyTgTaG6eVcEeH26nnpV6UWv54NyOv4O2bnJlm34DWm
7y5FW0DxKBbGLvGPUgjQCI5yHV/WG/cB6fHhTconRIAelDdSl2mqp3y9ZW7J3/aDAxbmfB951QxG
Xm4WSmwlBN2bF74bPM/U7etPKWefL+5LcGjlwKY1Ja/r5dHIZXFoRWrsYK8U9qEcNknUydwCZrGk
EaKoL5xgoOMvYNuX1e46YEsHOIK1IR0KH26pw6l9BddKnPTIWkejxly5Zxmro6/OSbYpPthwBTnn
H+UPKSQnr1NR6h0mcs++ZgSiw51ha7LGNGKpgC8oosAByLmazPcPSskEONoB7cOBVE+uRz+rQIHr
qTW0NuW05GiK+Xjdbr8WBKlOQn0xo25cO7Kmw48o1KrCImv5sxfgkZlsncQhEqR4eaoM09WYC6A6
vHfhZsxIKRUGMJuLwqIgHHo9qCb9gcRZrKZ5cyfzaRHUKD80YKaGancj8dFnthLqKK5vL3iF008M
EXU5V8iQtupi9qXRdZ7muqDNQTPsuPKhNq20JobcXxc//ysb+bGxjxLH11c+gYZ+FthBSqM1WdpH
ovT6FW119cKVLUCFoy/Ohfo0VuVlUJU7JhiPjMT/Lv5Sq8wYzKuywhWT3iB9dY1xai7hWh+4lgf4
d0FgPvKa1xa9DUe8I/Mb/wPjlgxZq6CQlYZP/fR3MKrMtVSTpaSyx2EPkQuoo/NL9m4n5yuC2EYX
Yv3KzhiqeY4pbyo1Vt0AHYRbOywV/y0K6MPC61zF6Qv7mk/MyYsR1G6ZUtBpSh5OLHI+hTezrFV1
ZfQh0UScYzduYpCEYIgWhKiT3QkTR3oPrp/ZxY1ulJtQpOFru+4/Cv2QPXEd7g4YbS+ywsaOX0D5
HEcoULlurN6CNB8d2tg1LVWQAH0FJW99uzl2oy5eYpeN4HKPf3LYgLvbLOiWVmeruBLiaBRthyvx
ueBS1coQ7f0myiREmyKwBkY+WJXI+Gvx8uMjnnY1s0X+AZxbSDy+/Utl7LYUi+nLlv/n4gAKCdvM
UfoReHp3h8B6pFuKhJ/Dyb3HzWwlmqzbvX+8S766+uicdHgoEbfWUz++jHAfSSDD1PVp22EHCtuS
gP31HhVmxy6bf6lD8ononqB0ms4ws5RRxvAWBb8pf/jspnC58TJU2rUE3Xyv1Gl7VCM1wLyPnFtQ
lGyJ0+Sgi2081y1OI9Y7QNp6V/L49s9gS0XFygmsFfnENVIl1JnI0xBxRpFqizUuIyhcoMEycQI+
ksbGt5xEW6FUj9SgITQ5kVYo1A16fBgwi94e1SKKQWyFObBaOyg5pOXKDInuWdTxUUsHeU3qgnod
G2r8nFWzBWvKzQBShPNJ82iBkJ08r8zI4bZCtx9BShK/g3IeYORf0RqSk3mx8NSN9jHFPirD8YFo
2OSLJC8LjMkODM/oMu2XA8I9ccX5qzy6KtH5M5+Ght+IBxVTR8FzU+lmltqxuK9gO4unxfEdSv48
+qUCPA/ARdVwhY3YA/6W3MGuC33Zvn4g0tNGsGA6qA7XduOzXlZoF6Q4rf71PftmRWn5Vq76cttv
gA9ege6GYr0Znkw4XukyGo9G3s2U09F6TbA+9+7C74WJogAzmiQx70Rt98CdZt0j/JvRn+QuBqwQ
0KMJMto6niziijbN5lXnhrz/2HJJj0qAlM50g/P6a2le8hUv3yL+fDlT1rDM8uQYgr9JgQfixBXI
WX8ksKWqsbFXq2TAvYXLFgzUS67J/S3kwmURnRo5xhXT49DHREh9Ebv+CMNwlQhdc1o+wRxNDBr0
SzbU3nCt+4PSrYI/o7JT0a3co5sydT+2kHZzTgm4fTGgj2vMQcnu93reSiWEA0hKm4Q1SH2gjqcq
U57DOgiGMA0H1b+ul3o89mjmZp/iDXhmYwWPJKh/iE/AliXCRzH9rgxwPoejKCl8F2Ss6UaeGEIN
iliG9hTEtjvW8wcI3BpOzN+fW9emRi0P2crebdbPjBSF3Pf+x5dRhWJIToISySz022KdCO+UyKJD
HUx0LDjvgt9+hyiiJKX0J+kz5G1vDe73wq6uh2BiZ/6tiCWb7hlXALKnE8Igv7k1LDqeVGpRVNWm
T0cOQ3T7+Ot1R9uu8eQso0444axISG6JQ1JchS6GXoX37b6SQfUQpen1JVg8U6uyZNZ4DKN2cCaC
vDUpq8MyEmYFwxxx/g69uxmdNTK4m3z1nknGYujC+HDWSiwIx5/GVdZkfFuvj6UugP8k5FC5HPwv
66N9H6nPog3zLv1T/ccKc3MIW2eTurmry3+b7jbMbmFS5hZWNCWQbJfRMwJ53Ds/r4bhyL4fjMiy
RxFOqkGUiCTaqY0yBD1Vbtzb5YMX18aZeGQQViMRsLzICd4wyPaMreWILQfLHC7mK7fw/OhmuiB1
TAsZCW8h3Pz7SVjfchpw1FmpvdJetQG7r5XS/u8Jy2kGETzo8HAP1nXm/hwhK5ro6XBcj43yi9jB
/AJQGRQoBz/3se6G3UF2Tzn2b0Q3BVthMIEh9FW4HCOk5BQOzuUXuNWflRWEDsv7b/3A2mFXdg0q
NnqKxDqH4q8AfAOZ/zklwj+D/JaTPsXjA8rGukHwVDLVGajbkCGF0UKrUNG5GMFYvUAJS6bYrmp2
Zw4JrYmPtdfoIqZgaj7O0l70RjESrFPE4/Uj+/JSCYGQdaAv5g+xBOPlDWZ2UarSIA9esQUG8xcS
92IkLQGt2D4bW4Y5RsXwuH1rgb2FiMHYvO6gkMqCiF55JS29oNw0Bp+VkJWYudQ3KDTVBGgS7XmC
GsZJV/OixR4gQ+kKyS5bE7zopuwIQd1aJxs+Rb5NQGZdlXArQvsTJwlpe2URmEMw3YmtKCAU8euk
Ea/RgAiKAlsuberwvUqtkrJQJkGJqV8aqd75ynL8/pgBx6Gdq1ZEHjju93xrhpYqxEHBzGf2wF6x
OIy4w5R+UJIQtP54QjuFsJcz9/pOxUvHmdABksAg5QN4fDHMYuKulDn/jImURlmmZ0gDxA66DyqM
7BviFNy6sxu7OUoSWhvN9sFQ4nD12TeDvfIMV4MDGKs0IToYgCNLUh30Pu0Sr/HQSZ3rkG4VrSXT
ZTJZVxUlwyIAp52Zmu5IixZhzLGguv2W9yQGRwTeOML0vtByrk8n9rCEfeTwQxZ/92I1IBuCJkJ7
4Q0PXYQ15MENI+ZXDYY1i6SDiFsVqR3owMj0f4T7PDCjuCbPOjCUHqlP0o3MT2YQs4DUsbkbnPeT
sg1QdjD3ty2CK4ccZlqxLZZULtuFdWRGsaRj7udOuKmsb10Vp8wcrsJ/hZZuVbll6j1pxRBIaKyL
CjPhvw9xkSls5HerhK11W7R0bwuSXEgdmva8LLRrH56P/HFRpXY7+aOgfIEbJHd/Dk8QGuE5TiUw
OeXH+lbrpYvN/XddpLmqCkExjHF6iAipZZ0Q+2Md3uN2T+RYeOz6XeBSDHqre6SxMnVxzZx6Qnk/
7HtwBj5PUChlUJpxF3pUNLxVPbvKu9v1ILOEX10yH5IPG6ISznQxKztYr1AqVqhe8+z24kXqEJDx
3mNyEe1WkXxym4oyna+7qSKlQm16jTgvuIPVb2fRvQfx0HkqPnk0YRETlm9sshwzD+f/Zn4MZEIW
5bUjq4+BCRER70ge0EVRZWsxOWyEs561RflPen0tdgzW3mD+hY5H6nK+I3AtBz5f4yjlCvvyhiYb
qZr+cwY8rzdJg6nxiBvGmmXdE3kJHAhn5bEMq/tjkdj0yzBU1uLWD508RhzFZ47VVgfwUtCOoclY
m/npv2uiz7IRl8h8sqSzsvpwAuJXQN6yb42D3cnCK9e3VV1E7AeHdXrBiKb69C/83zkLVrNfIpG+
L45sQ06gqCKzX0UrrbTt1NKoVXcUHTnlaNwOqmMGS1cjgv2s3ItOE1Um0Cu5FdsLe2/hXntlk65a
OxzHE2PW95gEpfHzbhyKFgFRnr9k4KvMgvCff77Q1pG9Es9aSEfwfc0qEnXeqnvL4SRtBPTgCyi+
WVfNEIcOuafPrnxn+tQgMGeBSYaTsuIrXX+vV0uxngaPKf7Ic/eDBzyi79CAB+3Mje3Il94iOq0G
m6QxVzAILJz5Fc2E5jP9UKgGJ5VTJwfjSrUgcBJJCQcYkqn8/rySCG+HzHFx5DhnzYgyOXq+SFwh
b5w0KVY6m4kI7DkmeBuh0eq5sqWfCNAyKwJDi9JSRC68hfgOeGWYAk/ziMrsdZoQ2TD9dtZPB4lk
YZWrMkCOSR++JitVTklJurzIgvpgnyUQI4bVP5SwiWwzmir9lZcaLSj/b3SsR+OtnGfhYwOhKFTP
GqTzCAjl65PxRbDCuQWdW/AsHUWItK48BldDg4Rg8Q/YLy4otQLEUBwDsvUUERgNuE2wuDTNx0KZ
Plf596pAUQBjXtl7s54EocGeT1+2k87K3difR7AgHpz9BsWa4ZLo1XIsdpbPwUiANF2zXkeys1Oc
FvXaQwvyAZsieWYFMTahU/8YqxkG2tpwa6ZFePvKepmho+1pXBxEYbUKzgDbW+Un/yoNQcFsw5Z3
URIElbUkrJnX/dppGThFBkW8d0/uBgBIYGjGvefU4W2mGqTZ3xgGB7wTSdp8/3WXAzTP93jAfBkC
PXg+NVhrXsuxh0xq2CzvV196TKzjRw+BQTWgJcWMlZZNLtMi9/YJ3EdUVLsXVJcrEy1UrN3Flb65
rnZTco6w8WNSJpHqYXQ+Q/uf+anRJT/QyWGYUGu3tzrmDs02V+Ntjmd0xKTbcPYbY/218gXkamIo
v0t4Qj0ms6sbZ1dcdKv1sSbceWeyQzo7T/aVwK4MQrLa9welX7YRKPNNdBMtg9Z2b7iFb4hKmKfq
mUEvhUOyF8jqZeOFTISlBzMBUcOnFdeqjuqJquzDsHbKXPnftJ7do1l6rkYHLL2DQLuCC1dofCqO
1c2zhMVHQnvRHjTM/7CAaxR6mlTg0qOkoBMnmLAj9fW1sbuzH4wvxv65pG6k9rQw+KHaJZKFV2ci
tngKzrH5i0YXm5Dc8BQbm2sk/+O+MZZLN/VJs/bQcyypzzFCGFeapRmkTgY2ByRVnjq6HiR+PyFI
LfEvxqdvYAX1nG8VBNh8V5kAQKKQECeOdnM0fnJACkgMH5YrWrMAOkvK0YwxT+OJSLu06BwTFi2g
MMhdZzkoVLMREO6lj1UAyBiPUUOeBfLHt8xGflTEqw9dyio1QqTXN9cIiSv8mEmjKbb/IwX9tfVL
vqALM29GbDnXh8GpX1aAlMPMhYDVUrL0ooOstWyfKdoCr9w6pheRqNb6xv4Zm1M31HmysoUSRmsz
bqzOu+kHeBnmiU+2wjJ7Isdxubak2PA5vpdCPLWljQXncD8SFvB3XSltT4AvmUheNgnuFEG0Q01H
x8QWzB5oLJxN8Y7i8NaO2uQuNUOusKX0NF7cFkMU2OUbFWFScu+T6Q6Ykbz15lwaXiT6npWtTwV9
svs5wP+Ll+8/pq3T26R0di4BiwWykemLgddXCDXCAKMzm+e8xknoiMQBnZ4zHy59PoV0arhlRVZU
V42vCQCO6Tx3cJ+F4iqwzDV2eo62LsCSaxQZzRNCuhRIVRrYR5OBy9eejtyghJ5Op0cuE05y10+i
QzhifsjneVmiU57dft+eP8DNQCZrpst6KhLHfBKS9P+qouQwZRlORSvayr8o/R3M5au5nk2gP1QA
ohn796eqmnhWmjty7CBBya9lwhRqJgqVJIm7yonr5beEOjlAjTn183ZzD79cXjbQN7s2wjIkdosg
a1r0nwvTt3Qno45K8FiwK2nrP8jPU8qIFySDEALZuYpK1Yy9IysxAR44UVQ10RLkknsrFcAGgEPI
8J88CTQL3UjAG0sX4MQMlWsq8Lab/38a1DgJmM67kC3dgHmbonP3KbhhPZXN5izjnZWtKVoKDJlI
zD6sHRprwAA3BPZww7dfJbINcL91gUd5S/bYoJzqH4f57sVvzdbPy3D8UlMs36RFa4Yrl/084/KY
BDnLVAcV+PQYDGcIvre4dgJegZsIWT3i3ilgSM61QPYd2hg6G1qopAlJHqcftsNQNqsIZTnRBvgY
3ncLz1L6mAyDS74UepoeSlfnZFIzUKoGqDy+L8qBjja/ygeRh220V+SRCdLOAIqzAM6osLs5NldJ
/IJH213xnXPEgR1I+ztzgSYkBN7MWRo7oxsiyziCdWzkQNaxBKO4kKDdZt5zpqS3R8TQpYnDSJn5
lIBAJG418JQnE5ZTAxFGjy/HW5HenOiY19L+nM1yHs4XtZvyIB9f67I7Hwl/3lujvDTU2oz5FN4C
y1rDSviRkR1y1YYppk0wQr/eX8JT/LY9M32SkG+C2jZyOjCr8X6XlL30x/i9RqspH7DMi15bUHUr
rMhs7gJ0fkrPZaUvxKQ1YwSC9mbPKP0yH3kmnM+aiOPpSlmrDEvtpNFUUdwtHT2E7vlrfKGzbuvR
n+MgL5Rm9yHkpwhiBfIgrK32F1a6HVvWVUBE+17r+LwvpnPoLRbLtmV2SJNUn1pmngWINx1txUge
WuoAQesU6NVg5kRO/WNqWIEzXEy+Wxqhb+7hvLKzEcWXS6DD1zXiDWIlNYg8gNiwgC7M8ISBEXl7
jaGPL6ocBpOzADIsYeW0+ErDcIqIR9GNSpM4bseteLB++93aVkQ7bpHgV7mImV6Wg7UFYJlkACm3
KlK2hF1Xi1+XGrmAGHm+qSmA3k+fe/jzrVPXLGBLNI6ODiOPGh0/wdvDOjy76MZFX75puq/cw9DY
L9g28EQwuYJ7m+h/0BpvWvvrL0ra2Ori7yJ+kVxsANYDRregC1pDWIKLRL7J7fek0+jRb4cjt880
oK6Rgnu16oLmySodu5jYkiK9v1xLJspFU30fl6aP5t4qqtfPZuxHvdcv1gCAwEe2xKQ5T8JX4TXc
TsDZyK1Q04/GyKE/WOG8229SD8Cn4Dk/1Y4hC4Bst+Zqt0iUyZ/hE8DPbsDEOB4BmuTKGT6jFOf0
ICXc/LZcjhALWMpFlwk/eOUQxSIu8s0qfmYTPsneklIxMZpIlRXl7j9aQJChehHnelI4Llz16EOo
7arpX5gQG/8lvXI2A2Pop4KB2BGkJZqySF++SjJa7yxYiN8bJaOSeL6/TesSJzyDA+83kXaE1jY4
o5+StTY/ozf1cOu+c/u9x6kLQmli6M0V3RDcyvfstoJ8Zdgy85bB8wBINi6RiQSHwWXlzUjUO1lB
n6YQYdsEek4/fSTGweDxXcLoYZ4wEixSRdAeRwqKclcNwhDHWKIaPbo7dgm2miTwqWOWMpyrfq/5
lBREkg96swwster1/CQ5IY9yzaIzaV6YT2ftILG5ZeqJp6oMQ9uu7BegAZtJJLA1c/+xkhTWc71O
L3w2VOMvPpN3gLHeBS0oZXHcRMQMlQIbHUDmWfk9Nrc28CQ0ecj13SGMq/qP4KlLpKy9lMcq95gj
MKmK/z1OIExpECNMguCIrlUWWHgar0WUsBKQVNUtuZaDDDiDrxSELMY07idquLlXjm4pWxyt8Tme
PxgKT5Dnh24xQvKDvaHpGf+oIupbMPoHCax/Kuwd+IaDtnkHv/oh6OXUq8OwOcAlRt85ESJQoNzd
Kz0Dtvzr6v2qnVDrK80EP2JwOK4GpLqCHgCCkdGaqyMr87Kzpssvqxtde/qs+Yi5OLks1E63cLo3
xy5WXZi/nwa+Aixj6jxQ9aRJRdgkz4/699p/0b2hxSjZPxF9myWq1Num+mUnMg4lHFSnESYhAFuR
jI9l1f8LHLDDOGGqHRXVVtYVb3pH4laayB5ciHgpejE5HFt1t8w7X9+e659OK8iatkjHuWDf4aJa
3lb5ZiRalqEg7uQ1Kb9z7Gh7qEfHZhXrhau6bwLTTIwquRUyHIPyNlp2OJrr3QKc/DfZiT/Uq6GX
H0E9S7VPKAxh/zYP+Q5gP0gODUV8vUWjZPABSsL9o26S2w+K00WX6lSwf1kt2DN3g0YrEiJwT4Cp
PJyOCLa/0eW/xejqd6ZVlpuv07dVLcWwOliMZECGeoYkcsPPHKsBhfUijbQD9wWag88bjsbOs90M
F09JeBwDFvT2aREfa5Lk9/1oW2IqDD9TnLZ0oH1HMG4B1CL6M135mazJ1G/BFEu9VFX9SlLWeMUj
Og5+/OLUfKDLiNQ/oN9ZZEP3WeLguaeS9oo33/UgYqnmkxcKi4mlwqVIbNzWO1X/a4CDMauZf5o+
3J+0EnB3c0M0JPhPUodYBCX6IX7LnkjWiuDnx5N0TodcjZ3GSN2vnORKC6u+CiMC5Ro+hzL0JKC6
MmyanUCXu9R6Y7TUDb3Voc7/quPh1PCI8jvSK6weJsFafZCcmU2IFvy/S3dy30FxEkUnluU/oG0r
fZM1yarsTWourTJMYklqeURsAo4FDaUO8tfNdm8EgbmbVp/g+cGzoEDRNBo68zASSNkz6BAaplMS
4PwMsoyYhvMyEx+AgcroPugwO4pyD5+Am40Y++LqhiQmao1V6R4S9ZdZsUOoaa9yLtnD3gwOWu8x
+f/6XaztpdqcvZNMTNsYvZ0g3lF4OB7Up45JkatGyAW5vlPbAuX79kcwByAmINGxrNL2ToUe6oIQ
b3qaFYXePVVP2rO5qFkr2KrA75EkAZN7hQPyqjd7cQq8fxBkmG+2UVZNtyveUuCSrboIqpwOMWLg
wQpRBtmH+cD+nYJzqr5OZcsTlTn4rItgE2pDC5pd9TYgVkgBT0E/D71aCjdxDqZJpHOYcgNTUovp
JFZB1wcfHga3/nl93L42wS+rqWjRXoUqq7rnj5D7ZG6sR6USEFOU9GMX0ReNm7URE9rgOCGpIii4
ZV2ZaBCyjR/CY01DyCQP5VioMKuvODzh0mdv0SMu1gePhq5bDQJGOHGiqOBfqSukeI+zjo9ik8Qn
DEl7X0dC7vUHkxTQ9bdwWS2LTJNbml7u2eVlaSr/fLqI8FPDGYZEXXB1bstBbAYFhLiDt9Uxjdwg
NlSHPMD3r3SA7rfaqf6dtUJYsC4kHW1LzU0w+VKtG4xUrUmXtFVKmPxhU09Diwh/epmc7nJJXfe7
oJ4B0b1baF5JKE9PGKACVrV+ZuOaswe33senL09ZCSaH4ac/NtcbbGaBNvPnksjRoZOei9hXgK1w
I/4avrPdvVULrfaPl59g5pq0mVkCRShapnGzRTdCP8BonEUkMSGknkp/Lxw/40fliJ453039ZVIC
ttBoRGWeq5OA42Mz2AzSPvC1+K0dwdjaTsWDNwvBOZEJQNXoQHuiDHk+gJvTH3C+tZKqP4JA98nS
seBewMR3o3jyPjRZyXQKNfPi6fBh+491ExjCNqVLAbc4DkHCSA3HolHNgwjq6iRvsvAtK2oLaTBU
O0PIm5vX/XeJSenONRjJ5GomIl/qmNLZHhYkMGOPKrGWF15M3mLtSBE114ZexM0G5ztOFbnT2V1M
zemHyIlQbebK+FLmKF6wefU8U3wwnHaLiJAvSXr9JQz72QndnWAYkWQtf134rc/pK8ilWw75pcwa
+NuTcAvP0q6FspU49diyZEy78tA39f/nfEw3slzpZqzNnZA4hnMX4y/tUFZy+HAzjfKxRtBH5+uv
DIjmy+u3+gaNTobUHftbmrpU53Y57ZcY9HW0UBb2+PbxdWw0saQjkqx18XAJtDFYYG7ZViz5aVIi
F7zNia3w/GCKH/O3wkKqgWL4lTxdJP64Nx3in5Yk4N8lytB//dYUjP4zJHgGpscIOWumX+ix/OuH
n5xQthjS1J0Y7zDf7p+tSNFENxPhbOAN1dKxgy+qdhcLSb6xE0fYIqKVich/aWkHDar3NPA57IVx
8vASiNGHHYvVvUiQxkfFyg5Q0qwF71DXM0s1YCZSq7HpSB2mmWYfIe7zCs8GMufj3Orn0a4KahaD
JXCzRX0aBd6Ha2d3yyqgkepu5WvG+mPwH7cEoD9MUrBGV36FduXJLnXcSIPjsIhuwnYrJ7VHkmHx
1wXlriEEtbUbkrnJvaLmyJOEz8zsy3LjN12mNJSGFTLz2PtCggDG5VTTV6TlJSBMyUwEZQ/zJYpB
PfGXPCNgrG7XF/kYgiO45jahpLyCFVJqZ0J+CsCsfPLyGIvIGtSjvfjPIH2l59uFiQCvIrCy5EuU
a4M5tLlcFtTU80UpYBsfz7obFQS1NQFjefBBBsIQ9l4+CJDDc/uX+BE+Nusk1+XFCsB1GA858AiV
J8To8o2QlQo37EZ9gU0ugjU8d77KEW+wMclZoXu+woNTo8EEczMv1fWXJ5okQOkR/b7VcKsjlM0+
4uWyEeN81P0LWKJkd2/ZjSVWDOwaNxpyRqjQ6+12I9QKR9fnGA84iEAeE08Jh5Zix0l+draYI81W
TvJut3n0e9wTbXI1BhkJDqhUN8GIgi0ECL/E1aII8hwpiZaPJ5RXodNC7V7J/sY9rxPxnHpFTHJ4
ym6MHuFdYnGaFNNDE34Si4g56jqu42n2pOEKD4fGlRgy9Fg8NOHqNSf2FRC0jLlvmWD6gHF24ek2
zoPZmm1yr7VK18m07knzlD0ngOmK0pz/XXZzXxNdoYIOM7JkmBHR/1xxxITmCFHbhm5silQb14X3
+u7wh8e3gRqg3oJ6Rhv9gtafyT24zU/mSa4xMgwRvR52NZy++MW10L1Socda9JexLhCCA8rsu7V/
q/h1xk+JDkyNfTLDmzm5n26DgfLawqOkLAKyAPaoLM3aKt8NSmALTcyayvnsOST/vNOnWWC3fu7r
w5IECB59S0/+/m36olg96BNqyYBa3j2H66ocm/VIphMNDKbDpy4GEk1gQBWEqRTGoXULNyHRRcNE
14KHS8RoLmAAUdmTd/XNBQtL/CWUuPbvZtE13/o8FD0lpPkSd2BeopeNPvPUu2v0ma7B0Arno84C
x706nVrwDsTmpyraj8MA9rB4DqBK1n7GWm5VGKjo+lwEBq7SeaBpgb4VXCohjv4Fi+LNK5F/oXod
31mv7tqEqb5dUHIU1wzPfrIr3c9U1HfeY8nmdG93pC/Fb81cJsK6T5dqEGH6vxTt54GaewkYH1sL
d/EpH7/4hD3BkF2x5YarZ4g8sDueAyVln3lc0x6KkS61UhdMbUPd116Io7X4DvxBpC0A5Wr1RbUE
C6iDsc+tw4vD6f+M1rZV/xpqbXszBRm0WezBScKDnCwc2G7qfDhiiam0xI39WDB/xkSHzM0X+o4J
696MKMK+SNZjvaLhAqjk3nLBCtdWv29WqEWLWfhw63PwAZnmt6f7QZmeW1zRQaZP5ED4j2dQwjt0
r05MQ5k/4iveuQb/MoGIHVUjmMYzFlyPXN8uTl1y+DNzvn4t+ug/pLuiCdVaNLO69QJCI+YM9d36
FjgURGIIdOUqMyezDNDUKLTh1uZLGe+/8S1a7LJDz1p8XFvn7Zpj/PzWR5Kde5zsGvGcYwmcC4Mq
1rIiu6ilJ2fhonPgkO+pry9GIfcNyJqt+wC++MuIezR0OF8tjo8Qgk2xySSnoLjvscm08ZvkIfU5
NKD2c43h4IPe8vdQ2oinzQC2F7w3nmB5m7uVgO572AG0Hg+lj4T9qjfQ0h9Jm8ymqS2PHt4hCZC9
B+37w70o0XrD99Z2Z9Ev+cKQT0KdV9c8R1isSSSfIMx5E4oCW37sUnX9bmW/3ci1s6iUUyVaT5WY
Iaz+ZRbdjisx207ZcdnCFzxBdk5yoUyS4v70cMPO+aCpBgCKQKYFzNs0r1+ONmkN52uzElUbFPbl
ampXPL5q9L3A7cv+U3m2GfdZU49ImygkAkJB/NboxMGfFxoPJWrcOoIh9MuaY12O6rdsVOnBM/GW
Tlr3UGFWTdrI4+EyOlUfjWPsPd9ZObGTAP5vITCwHHZMjH5KLTJtsM/M0pI048ymUEFDWrfsbz4m
iUz5p2/w9JwT9q1n5xs7s2On2rTH32560TjocJQ/ZbnEHYJHaNNpg8kSQTRJk5rmQcnuqMg62Km6
Q4jw1HaELr+dF9aqnpDQa9nIfequFuWusUOLqZPHzf5Y75Ad5z0q9rPUj+5lWkRn3NWHenOZmx/4
kKrUS8e85/I+R8wbtBUeyDfhOGkZs/lCyhES+r4a2ZUPrGnor6J7vvG4u2SAm7tyfLLhHxHcs2h2
VbLRDSDokpmkJVg7d62Gk89ejxxfUWjCPFLBWjAv3mgPZyxzCNqRB8GVdJsyTGACLUcDUths4rgP
NQVZdfp1Qlh1T/XTXxtViBUbE9rXMuQj/8GaMbz9T7FRu6Uqrtqzd1+sO8T0b7LlATEKACG/Z+3H
p4Mrtuq6aUMeOlyDuGmUUPMK4C3fPXqZlitaZu2tbB0Z+ubf/BbxDdGMYHn0/3PK1sa4qi70KCPH
Y3zNbw/tWLCthoqzmes+eRv9JL3e/M1BG8Am/fA3QhSipEnhPyfOhTnYb/mBtv1dKJojEMfVP9cg
qvZOPLoaas52p3Bt0XOluIk3Gfj3/EB2X12j6mxMIssD24aRkHmBzXxigvfl53gCdumiIDBnDKfL
UQbHit8kqZTzVpWbltaAOuQGa2qVsNKf/etn7eosedj3KpL5+cSKbkOzO6wSHEjEDpspfvUZgwCp
XVaKVY1WosycqKLpfHIy9bl+HRl6koYoHlnBdOKw5CvQ4n4CAeUVlKTVFPBC3SfNp3nCR284StrG
yrSt7Rs1a5RdDbA5ue/d6HXhIeAmmtbQNBJHOA6Ktbn+0rKE84OdD67M8EZu0IKBrUxbJMSqKrv2
7W/5Iv68qNtPAOUCMHE2X9B7Rgb5vqwVtxBEDVDCLUb4RlBCVfrzS0rpBaAk22fErOXjl3tXmpqG
gZqcEX8LtC7JgyG5zPFZWvOf9TCOsDjQ0QdT5xjh+HRwdy44IzbI85HdNfn2N9GGHCQ9CfOxKFLu
bYveg6r1eQKVPp1CYnG5N9YDu4FiZ9MG4R5rHB+napJqzb6GDd9spVhraa5pvsje7dvYTotKXAz8
ZYwN1B4EVXaqP+pnpjFtSJY16FF5qyaHzyRX03GDRKMZoophuZbKfyqlPMCkq+wOq8TMH1cHEPAw
sQJNfXMpKritGoW8Hp0DoCRH9pBBYGXp1MnkdSm+9kDScE3fBSId+yZBkIgrd16ZgTcWjK7YSr/J
BhM+QKkwYn6wHgvRD+6kSPsXjJxnSAyjkvbYIC3JrGDA8rm+jTjg/UZi+FU30HkxmKSNp+DU75xS
Ik3qNDbK9qk1FjZ1q7yz45b4x/Pl7zNhQlJI7pAh3f9RLoGST2ZJV4uwayl4A5JejQbJGSTcQCC8
VpmuqbMqM6MPH8dcUvJ01heftNSdFeNCaQ4qIfYSeRMhz3NSo8xtTeE2G4Qc3OkJaGRYHFSeuz07
TZYr+ev0g2z6iFW4nNqAL3oIltl0bKAC7rhvXOsErFd8wEci+BT6B5jQJ1EC0shpgkKpjPEbqQZ4
bMCy0Pz7EPkQIQ3BWzIeJtlhdLYmCiR0cB0jjmxGFD+xcgSDcjc/W7nvdzuCXF/5PjJIrU84fAZp
kHEHxGpwO0LtS/NJN4e0x/Y5QkdCAIdT8sY0Rg2XMeFlIq9FuNz+CbrF4bG6D1LuY/Mi3Te6sCJy
ruqUh/HUSzQRknz1vZ0+Bv+cyup8E0yH0VlA8Mw6sJVn2f/USfEZ0UEPCLW8MKf+AOBeknTpuu4g
Yhp4+ax4fZYUyQsi+KXYP/wF3pEA0CGKkB8lD+IisyQgi8DVK+WD/yghHC0fGQdK8PjKvFxb0s6g
9V+S73FivKPWuc2sKEXfSf8uKOpcEpjzLoi0D+s/XKxc4bemmPM0SpYIWY/vQ3m4vRORz4uBR+Wq
QE7eF647IpEUTAPDlKHaUV+vWhwhiqvPKik0Nd/6ZANXFl2TIkZJQ3/Yrj+7xExFm6/thUYJg8fx
XADSuaEVAe9dFu4xjxwuEadGz43cUSRrvD8kkXVgbAOv0/uSy1qNvxWiMWsiLEfKToCvtjha1vHU
vFgcFRddemRnPJDnHYk2+ydcYrAFmyrQdSpfemtp2kfo2qjs78yQTO2Anx7VjxWCbA6vsktFJuiI
YMXGyyZsZgVzqjB/OACSZQNddAibNsFlSPysi6ja+Dr77P55uUdZjFK+uzkkWDM7mkVbXnGLZDVx
JNPKs43jSV3hc/+PrNS3jpSH1Jeb8GtJ/vG+Ed+ZHtoF/rS4zLqWSnkrX8YTO312N0hpY6+IvtG9
ju4p1CbsL0g2utTYGbcg5HzlutkEulIoUyDbNoCoPZXN8QuIWvklkqn+WRNzX5MhWteX4XqOwO84
74P+0gIVPb62J+UmSwThJlEa/n59wxONePO7U6VO9AUDLBlAQMEnDubQbNAlDPMEQUx/OcC8Bd/3
fV5/U9JFfCtR9e/rN0zp912TN35rL0uxOLX0AO7ncqI9XQtMxas7tw+kBlGD8rsLkjvy174DCNB4
ld75LiGWzNgxXBeZg6Evub5xSJuLECalFxj0cemhKU5r28PYpBOD3bAQUAY39Xk9DePHgQ09jTl1
NDMEorzU3ay/zw8ygHHPRw/PK0UxvltGim1SiGyVChCWg47XPqLkYwQNMzdHreBQ5D68T/+G8ox/
C29DNNNIR7t+HLP9I2pLkqx1v9JcOvWWk+QhIBJ0p9CAyEjdBXbR19nrsv7Qg+Ss53tEup45fNFK
Y1CCFeuGx/9Gcq+KH/jqIi+fDQR17peBOGL/X6W9XWPddNZ//1eS3yK7/i1SLR9w+hLK9dN0fElv
THevZ+cptULkUAzZBRhCdx5sqwZxZQVTtdDsrDj+GctSuHyXzQe1joPD1WjY40hwLs6iEgUNGpRm
OMMVr0z82+MoeB9HEmvHxDHHG4rEt66+n80ksyWd6qXtX14IurgxSEsy6PjEoPmyMpN0eDE1kXan
f+IPXdlii9EQ79zuxS0Fd/JOCxHmTlG5tG2i52cU29sgy9Q9E+SdUuNhG+MiU331lbR6ld+yxi7d
xHmHDhhS40VEsyCKO2G5ZL/Kx5rZlGGFHo9cvCxWFVNSKcyAGDD63IQm2+6NyFgnydJooteC4F18
dU/K5gkK99nIhVNAWPMsXl+u82XOVNwu0P1lH8S2Vmv3e7QSGDqNI6zYups/wwj6jjZdExv26YAU
BgA2HWoI1WtlupYM1TjafW6uXKcCEzTueqb1wjsc6PIY6wsXHUTIY29Degmcq7S4uk+ei+9uxsyc
3wyzSdeV/FNpAk4i7991xvb92gvoi8xEkyxeSqe6tE54Fp0WJ+WA9a0qHWJLNy+5Fe8u5ggmi6Qk
38vfJ+DjNOjX9YzuWz4mobfhjK1rOgTycX4bjxLY7R5hphiPaXEFBBBzJoJedr5WFDCBJxxhgm7M
mQsAH0gFexP1BaIzc1cV12RmGc0+orViW5w16EqjKLUUFPnjKtVNWX7kKHXsFXWAUK1QC7MqaKpp
rs+WBfFhf2MOhcMqu+WY2R6o6PD46KfWrXLu8ewSyoka9l+jT2PTOupJuWKEzR62QiSx1+Yf69sq
voaLK8LH+Z7m+rePAQVKYFhTIXcAiy1s8EJixkBfnMy6g+jEytNdPJVB7Q1pMP4QLakry5+lYwxQ
XD0A/4x5v1LGKKbROa73mPF3oWg7TNTrYTjzpCVF+MkakRDO8zxk8jXNPmU8UqIldYWx9FEstHCu
0btvKpUaOT/f9S/XqlNsotIbV3d4f+dJTMZZv7Pv8No1vaBAuEUxd73eGya0e68Vvh/uiWvAbeak
uWYheaTEN1bswa41qHty8JClcQb8PNUXmv8qwb88sobtoP5rdrzPDzJbT4fy0MqeUysUMFSfUTrz
sk3xIpw1yg9H/UTAqrLn52vcZzfRsrI+RhTgZYvWn0u8Ry92Et8i/Tt/exA7orgBNhXEYfeY9xN5
HVfVDzj2N1QWTP5uIsJcemG+tQxn6qoeQUlSiZEyML+ZCxGyyg8xR2R/8lD6OVf1kqplWug7bW12
oSLWKZd1Wvbl7Dm5AKHMg6plMeVFHWymyWkt5ZQG3Rs91gmXsTsyy/dYkz2r8wtBYCHehkofaDxQ
KpFN3Xk4sm4j8pGUozuRsR/zgU9xNfNWePsUh7CHe6srezL3/3pwtz/fKvUSYwUIro9VdX4naCiq
WsOzhlyIDefXQn6IsSUIudFFjNs0GvQlDa3Caf2I2qJbYPdkj3kQvkKMcPWQsh2l2q5smrD+o/Hd
o6QzQG2yt1ep2bdZhKLXTsH5GCSPoz0vwDiR5lwOqt1ZGeNiFdjFcGAYqGSlC88cUitTDMSkzLpK
3DbReBMBtQGwCY59k3Lont2+uqgL6dUVKTOeW7oRpKhN1i8+4pUwLGhDtausDKmlw6Y1xtzKZs8h
cUOMgVZc6x78iiY/Ya32de2PpGrcJFHFLZ8gjVxIvGHqFiGCU+wEXf+DAXephtccBXi9Ol1Aobd8
SLxaPM6UUD5OEl+BSxtc9q2Pcl1BSK137ih6vZ7AGE0Y2sqaQ5VozwobjewBDK49C+ELEUyduhAg
0REQkerXgV2mVRYOF432j5tHB+O8r1hsBs66eVQY0v0ajWpgmkApWk+j3/lZhOdVAjibRE1KcXGT
3HLMecXhAg0p9LTd/WTw3Etu1sHwr6JPEjzjdDDU4/XfjqfIfa/mC0thBkDWrnylcRrA+W7aQoKW
a6Oss9ln2YPvgzaLg0IoB3r1mof1d6Q1PeBvhDw5/gauOYlNaXzE6gPrgtkwd00uTfpOOd3Z3aZ7
r9+X0yXb0sOMtBnVSQPk/IkCWLQVdWivblqIm4iuztXyH0BuGhoI0nVvVY0UGrTN/+sxtQnfqHnv
zmGJLudcXGYJtXS/pzkUrulGMTE0uZo7wccj6UGIu7BEdrYyosqjSLunKaC1XoGet36kG2gOwHxm
N1mUfgl8I+gd+J9QMtcryUXSxNWuRS9R8WWES5l/8uDe+Bv/e4ft3fqABh4vePLvSp3nWUUbBLtn
gWLrT6ed8LMpUWg4v4NfT8Mu8xKtGvk5uYOTtvwu0HibBbd04irp8QPy47yXVkSDdNZXTpSDI8E+
ARjK0RzBil7zQpzJwT9M53JFMNZP7i0CFYyNHin5SjKVGkJJkAqrCJnmg+cbCMxYGlXL9HMCtIa0
uEINSD2X/zpvajQ46RP07pPQ8+hWvLvNX+ONA5l2E++JWDfRPkiK6lwvTZucca1bSBQUs5RIsrBs
H63ybbSMC9lclv+I57NmwedAvMK4ebNwbrf2c2T1I/ZcsNWqtng61MCDPeSyapBild8Vpaf6Mdm0
+b8Y+I34Jry7DAnCZOS/2bJuaPPJ/pI6+C3uhoO3p7uHoXU/LVteUy+mPv/OTOrqaVH5jZITS7nP
2mWlmnqJ8tNHCSlrA0cGH4O0Pdnd0sikNGcm2i0WKYrO/j2lq042ISXpPOXd13N7ke2N5dNUpbMX
F6/eel4z0152R4RnyOp/zscy6+gdBYGlDyZzDL/rDq9rkJB49UgNnXVWrLU29bgWQFt1y/zh18RN
rSZWtJWE0zFqCnEF99skA0jUk1BmnSHy96/DfI/lkIqozCE8zC4TFN9j8fEEgFpq6UBnXnrB3Aq8
b0ahPERjMVG4mTFXa2CMu09DOjCU73NL4bDlWdyk/5qUOZm0Q5Xg+jdTTqw7/LRI7gww6uXYLd0Z
8gUovBF1pZpecHR998S3m90EfPGgYHTXBQm1Vw7J1jVIs0LN8LLAJaXqeZ4AWOi94kFtI3dRZ98i
Kk4ePezcON+Tx84P18X/y9f/AxLzq5v0GXiQqdrryvz+Ygfue2fIz5z54r7BIA/xFk3hTMMQoiyZ
YZd373mP7F3+o505prnPAIOAW11zTo76PBJJvUBIfwYiKFH40+aAY5xAERapSkO1wYebz4DiXaWJ
x8pju11ZtOtl+SvhFMFoGgZGZ5i/LuSBB59StCkb3UMHtDJcNEo4wCci53jpT4lwWL+1CKwHeRFL
v/3aDOmKbSvqj3g43/QYI7d25MdRjdCv/NSekKJjurUQnPCNteJhsH2YPrpmPZIwJ9dlWtFcB51Z
5M5qm3ATmVUnj1Vqhg/X7ZGJJ0OLaEeAnnUvOf7NDO3LpJHDfzHPzvCm2EoIeMSmKA9pMF60pouz
Cd9yOSYOlttvjYBDOtrKHmXnU9q7lRms+LR+tCeMFCxJVJ90ZptD/PlZy9Wjf61qHqIkVf4AGgCg
3r41EQANhZhTWnlMWzlT9xvNd8sGz5AJvhUrYY54Lr5/hx2dHtkcvrNAHi6JyCpJcgETzG6Fv5ng
b28TsdqIm8MQiftd0O7cYtxQcQjvjAplQpqrP0GJ0C76kaFlpQjXKgF5xkTN+NCrvocmKjYiR7F8
kZOqxm2Gbke5+zTR1hD+k/nM2cRs/axAIDVcTafV9eA8X3euDvLJUCl3Q2FfuV3C7M/23JqnZ4bZ
zXBCLODPe5EgCghg8OMBqgaIWctGNZRTcV3dsGpk5esZWgrJzaL3wY292Gw3fMq3yCsqv7GUm3rF
5/QUPuOt3rrHDLrMibvN5W10ApoH4hDe/0TjG84eoALXGhU4+Gn8kYYrEwVYc+pEI5nbYKC64uo1
4gHxOVd1QyIgbh4vbdRi7PliomBS5hyuMIWKH5wKiTjAnUctRRrsaT2B5Bq9ZXC9k6R/nlYBb/eY
LiKHiS8Ujm+20hRkiQ7PteV1QIqY38W1t2VcSc+jp+ca/vp3z54PPDs9yS6++NsWf1CgeVk40Av5
FOYFjw7/am+nQ8bO03i3G+STjV/d1NdKuXB/pPxRdyGPMS1YecFztqrfsN9AiVGTg1bKbl/GpMcp
UmxET/n5bvgh8EcGB5RpUajft4bGDou7Yf+jVurg5CA9m4dXww+N+5Pcsg9z2NwIdbdlla1sKbov
MN+hUw66tcEpFWB/HMZ4b2npnjuG/izBEidb19HwPzibbeZzvdNcgBmO+MKP+x6OEa7nYdGMXb0o
EMKXB9GyMGNl8KzfDS8nDzECjX4/VXPGGe64enOJI+j6PxHu85r6+UPAs6DVJOMJ+CF0E0yRXKVR
zYMN0MX5NvydyJ+DILEDbM2Uh1lbsr5rArI9Pj4V6Qusgj3GF38PsveJx4AiFzbLrLeZrS7RWDhd
ihwMzREum/peAPG05aNWyvowU9X7LbiJ12Xqgfg76BrmknChwY6DXsYSaE2V1TX050yzt82mqtvW
Ini8pTv/Wqr/i0XXgAU3KffZkq5eH4BTNO6fDktSGK1v6GO7LJkriVNPTh3aeyBiLxuEXlERZ/kz
CoTiajl4Aq230vCcsCgFZNJIgcF1X4KsZfuMxxwu1e+w21G/J9UK8ZAzn8LzPX4rCpC8CMcduB8P
Rfiz5zGqVmM8AJ+nk/dxkTrMl4tYqSpuQhn9ziW+gtyeTtlGyur+OE24xRO5bS8s0FINzJVzDQHn
td9/nYVw6CWYFL+udpd+sQafFiKKNQkkqxy7k2YVS4sujXA9Jo9m5fn7negD0hj9JeRRau1POm22
S+/uNPlz0k25uBK0HUD7kY5XQelG66A0QSDDSSr8+CRR43q3UOme70dm6U4o1fVACYB0+MCuxA56
y0y8uol7/0wJ/7M6k+b81ULHebToY6KWoXx1U2X0flGSWg9HEtjJEkJH/niBfSIdp36nwwYTA0DN
amsnChboI2TGgsaVuOJ7Pog8IVfrVxnezX0lTKoez1jkEXI0siFiwOI0rGHTi5l96lJv5kCafmV3
VUeiXrzu+fadsziMUCCdsGeEIi5q0de2DxGFaPfHuoMeVz7MhDjAF1rQ3yHHLn1aEmocn91FPpe0
UnSlyUqvqOu5yCBrOIfeGbCymFDNloJH9xlDzZz7Ca22Q+Sh/yP+o20HXB15jBUWdJZikJlks2Cx
IbzpSs0tLRaj5ePgibB6f51ty3JbeOftNIkCHIjzHJtMfz205ey7+3+P0KAKjeHrtDTf/QJcbdJP
GIcm0qZAIl2Gl8pUmyWlGp3WVHplyBGPZ5KQ6hWM4wihT2H2DvuUuo6XlzRHCjFPwxlj2Qjn2Hji
UmmYUXjuRQGRHO1Z7/3DNPNYEAcy3YIJvvhUZ5gL4VpTEzF8mGLKmPuQysWTeY2a6MXdxCHogngk
3sgvxb8yg5nw21dV3od8XUNw/xh1HUq9hYyuqYMZdasHdD98sEY+sWtDIhpngVzylHjFHOrMhIj9
tNpPiPVDUTDvnvaOrPJcNFv+zgz7hXP5kNgIJWKmQd6CbULgrfif6QnCP0nojVvbh+4jFbRAI1TR
8igR32I+vyATm8YbDmAFQpVCLaGwJ3G9MGyidNuCfSnla34fyMRK4k0H3QKyXRDS8AIMI7fsHQz4
CvU9iFfFOHXTlp0KfaDZXm/u5ab9MESah7xYXLRqOTF8zlPDWWnHduyfIXh4gdrhsZ+SpwWqyzLz
/gXOAmUOm6I1LQ5LhEW6oS2l0HCiFXgdQ84aU24dWqGXq3u67OfWD+A9oqNbMq+scAhi/64ih321
XoBbX2NX/xMWquNHtlqdM7WbzWtLbGYaEJxB9mjnklZQLA5vlBKK4COQHQ3MpCZ3bdD4dkHflaFX
OgTgJQKaRLWzgHOLHo2GTMqxNaNzK5UP3uBfPzp0PGfkQjlORQ3t82mnSDFj2DfP+OX/1GfxkwhV
Z5erncinfwoR43MmsurI+C3Ho2XHnqHefub/2hLoG3L0kBBdDV2Qa8rzYkLTnAE8TuujC2aSgyaz
0mq4CXOtRI2EiUTByfW8bsRoWGK4AmeOhuwjWpZsbrHKojJ0u9KZw/lrLYYnQeNxjAG9BVVtr8Ul
UlOSLMGluDPvBpliaKW+uZyuF5Zz4kMHT9691wJIuEDHj6SkUN+RbyjVrvtoMY2q18lu2QeWcT9m
5lsI5RFTv6UwifODCx4gmFQbmSsVuzGl88k5dJY2toLYuAoR4M8APV0LD4oRP1/n9IOhbYBvRrdh
ksySYqpR5Q4705JHm6BNyM58BAfWj7wcXUFWJjB65THbXeqRmXRY+uCR6XF/V+Chze9gvLfkiRm9
1C06EzfmyMAU/tAWLOLgXcdVeGeSVaphq+v8czo7dIevv7oS7+lzfQyNANTTBCnmgBYfHpxPsIVC
G/8Nd2A+SWgbVwUiUAIYEUp9wLXKt1iELOkTCsA3n+diq03JiHbu98OWzUxPjID33Z9vMR4IXE56
mh4tbUwbrHh9fflx/WUuzQQfHu1XvJPq7aVhmi4azJAtaGyERQw1UCCRpyK0yAej/PfCbKrwuf3k
qxt5smIph1sV6tRZIJ0Gm/Zn83oCoUU5jXMG078xwzu+y+vZM016gQ2lBgIBEBYctmFM/+TzjbqE
ORB2dYwKDTjY3I5uoVWJNrhFfPL6cTps26BYYY1U8ch9TbjfeSmAce89U0Z4GPzYP1AZGdOYeHz9
x4KciUqrnnMPHcuqXRYSMae+jPPtFmv6Ni3w6nJPyHFI4ZxoYzNn+L++4CcEZf08xY4N0Q1W+tJy
lv0Y7mx6o5dcrDsa/KnAovfUnqMqVsA+J3q8PA9A93wSiFZY7KTlJ233Nw5pkfuiGVgMUCUbGoKZ
kIiLwLcn4vnF21e/Co+EfUUd0yoIqDHtKdptiL7tj5UcRF/RCBle3+w4ZHR43tWrxvqUv4TPTso9
edkNj4qyNq45eZDRYx8CFBRsXe2BazJIj0m+/Xx7Qg8FXYQr+n7TTX/AxvX594sk3ASMGNMp8odO
yICA90ccoOSChcrrrHjefLQsu5myDo9ZT6Lv/LSjWOAPVukLfe0TeIaPSYGbibDlIdv734ITw/JE
2fwfQhM3K0FYT4zaHMGTfTrl5RbSxMTVon8tytzUWJJLZcVWKRRus426kTYSx08UsjWLrHhzOSTm
w5VUsfDmb+rm7qwilNQhvv0ZRGlz6ZqPujpPEHu5VlHHfO4Rx8ZHS296LboDgmQ1Mab/CW68qLCD
ChHPOjt0Mb56Uk7alu8OmBCprGy4ymO7+BoczOq7h7QG9OkZbpp23ypj9aHvjMeIPkMtxguhPXVG
aXmBZ7rs7yFX7bHR/hQ5uDML69uR5TRpRYq3vwxpQxkb1eAxTHzy+InBjnCZGzooN10CYq4VcCak
8/J7Sn1RHJRepQVpOGRQD1GmIQEUE6K7iA1xwuoSAOVnxFHlDt5HGzUyFx5LzU8hVo3xG5+SRiYp
3m25lq7QTokY2dnKFvSCkDj7XU4f3QaVV18y6DTrTTx9r0AoDQ+zunSBW57qBhcmbZbOKeAvvB+D
xtEjtOCkfdPvole5QN60zGGIYplDV52fQPytAXe1GYsqF4iqBRBkz2ow/oyHslu5LJqYrZ+PZLFJ
hVhq51MX6MSx/wiPhmoiziJ3Imxy6LsYhkOmEnPSgx++z9VDVbKrD3oSZ+5uGlEkwRg7DsCOxf7c
rcoEHx3rpuuW+lHwba7a9gkHgF3Sr2+tk1OVbtk2CZr8DvXEXsubJyjN+r8a9rD5jnvoxgRU8rzb
GoKeflvbC0+II0Cs1hjeZ+uDx2RciCPLsl3C8/9uoTN/G7qMx3Zpzp0wl0pPac9zLjoSxgCDZkkG
H+sUw1rVqlktZzioc7DaO7MAUOQHbUjafn29eZvWwOPBIHMs00Pd0ThQuTg25hvV4EVoCJHpsXtD
eA40QgwbM8OC+P/daOLncmZeZUODKQhyW30dd5Ie3LLWgQq61hkRqUA4M0UEeeuZSN6j+yI0rJVr
g7UEDhyG5Pb8Qo2boqXRxKCvSWMzjXFUz26Wwk+PjkL03hbhUo+1MMv2ZN09F691FOPmbIMGdmNj
VYLYST8qlwPsn0rCOkWqLQ+ak+5t1cyNoJPk5gDAlIXMbm/aOsUd31WWcndjXMG0w48AwPLgaPG+
K/wEqdgv5oGNVsfDZmQUAMYcuAtDzgvN3Di+81VFNC/O+ohb6pR+k4Mip7FTXrsWH/a5IaJ27WyH
rsndPsJ1R1U5iI4PK+AbTUNWkZd7KQXEiIADwWEUgJ7X7X9481ma/8OaoqHB2LG+Yt5tUyVdeplU
kq+s2NA/NpCeasiWeNiAQI05C46YcbDkd7oyPvDC5g3+FC/kgwRvXfYhtDWw/BBATibCcsHP++80
VfnxbzlkeKUeFHV2eNnba9BzrxK7U3/IijNP6dGwDahf9arMNoQOTzC2dPYIbCMF+q5sDaiDlUOm
RiYnYTliE3UbScV+wmbmfX0LKE26GTZZ+499mNOJKvvXMClLcuI8mwNIf5gQFqSDeHoaUzAaX/OB
JrA8C5PHc5VwPuWq7FYr1eeX4b37zpeTs9krKZ9hSP/CLQSztMU+bBxdqB2xZZBLctA6MlOrxMBQ
b2/am8m1Rs3DcbHCAmm8UsvUa8sH1Yy4FvwGaD5UYTQGzR6UrNo8S3vEuvogVDdTjq16wTvnGoIR
2u+dVaPrA2FVBOzdVKc8u1P7CSLnhHHH9Kk/J1dJ6BysoaeTM5oK5tCjBLVNtPllzSzRPnXlZTHp
c0m27foTB6WRpQ+it09SV8nFflSCqd6utWprboBV3rqCaHbmCVOSpEwVw9Jf0Wg7I9espW19RcrU
XYLiLHNXQTnLW8p/8+fk3scw3kYixzXCe4HXJhYHpses5STAtPIyipnj5PZ+rByIlnH2U7dvgvbr
X7/0Pgas3ZP9LqM0CUcpUlxCy5gCuT2HY/fk4OesVC2o3mtR4Y1juJlvBZEu0L3S1MsySbo9pycC
yt83QueUIOg68Z2uC/ryiSjyTSvcxancOpnXkgQ12r2jTqiYR7gJMgmI2Mt4ryOe53pOq7+t+o1y
WUu4l4TqdBniPkTZY2ewYP3cnk493my2IUq7FId7Vrr6O9GkNvMC7/Quosqd2/KjTiskQzdeQWoQ
xN05bvt1HRDkyFlxCpSuf2wuI0IeMj4XKBoWY6h3VNq14BSuRLUKmzk0YL/Le0qjZnXZA8Q8ag9m
toY7BJXkJ22Ji1qSffpY3ZstYxgIysSQmQK6yx6Q3h+eq/TBHtugZPdtb0M+FqZkwQBvhnrf8FwU
bMVkFTi8YQbdnTePWHgQVZd238cT6bLkdnRF1J5oL4YzbCR6TkOWqU67iWidZrVIvuTgjISTvg8o
fR1uF84mNZBnwY5DFbuHo5EtoziE9tK1BM+t3ECqknGm+q45N/tw+gY5fqL5v2vKFelWAncuvT1l
9vO5O8fnE+UqZtKfAcc9ySa8Z1iJMDln5y5huNRFtTqg40OuNNr/5eYF/R3RIJmwZZS9HpPgQEQn
agQSEY1l0To0pnmfmQStqKTMwJBwXoPUi3cgtWAsAJomvS9mptRpHv4XE+pHrSjQJI5Jz9XVO6WV
MGaRoDZXN5Kivmclnohk0KDrzTfJeCRqSVB4MRAf2uH3MglKmAToP13koWtK2tlipkSn9CcsCw1C
1FBCShIYpDVQpCoUDwgLJfpAUqQL7zlOw4tR70j/LpM1ZmpTK9W7GWl5utV8h2LIo2q6A7/bD4eK
MHsO/4a1mcOdJ7PDebzMdh3R9m7+8i9YfvR+1QZZSveHGjnD2JY/sIQkSh9wQfYSbK+OZDmumdD8
xvBUtlL1upIIcAgRgkMjKqsdj7yNRCChhJEV/ZDgUz6eswThtgp90aBK/NHzoGaDNG20PHZwbl4y
EAUig8EvbwM06bip4I5cgGYbf454Kktv5HlF3LHThk4qzzSNJOG1qBmsPvdu0VKn4ejRzwap+gTZ
fXFlQckgx0Yi3dIao9HMUGdav9eZGL1rV334tX9zsKrgVPpbgcmT6lY7td7DqdHkBAllz4A6m+ym
iYuFGCIUnMqc8EyzXR4Dc3JTmu/0UR5uIZcEqe4wDsPrl+xNSwe1ODbf4DIIiMV8ErwoFBBsaXA/
HhXlxrvDWBWmcO0RXYSkDp+VuXZxKELKAcgGMqMtZFZOsKSaRQCHOKcGjI0q6v7SWb/HdpLj//xj
Ju1Jt2KTHCqEUzk5JRQyuNFseR7EW1XClDjiumoDDr1jt2DE2rtSd/PX4/E3AKKqgC21DIyaUGC/
hO0q+gzhMDKV6WdBRHPhjEevhSNt420lqdjxhrPax5FLrLfjaMUmq1O6dfZtcVVfL9U7Pt1gr+85
Z7izC38X3OHG219+hGCXVAzgRyDN+pZH45ZoMrkR1GzeYEcUdLhTwx1FrzH6NnVa+VW7nbKrbh4t
6QI3fXJqVoA3Afb1azLT2epXdmvINqDXHXLd+nQLBPe4VC5uqqOZmI5k/QrRHn13tAraK2otKRk6
Gf5WrDnMYnZYikbU51uGQof3HhI8zx7uhRNPGcrxZl4lxV30MlCudCuDKHJ3GtzTuVTlCDidHrHd
ro2e2KOYYiw4rsPuM9NlpRzJVzUZMCfVQM4FXDNEJwL+oFS+Nv3GsKHhcfWqBoyoesR0ivIXh2FY
+5bYrl5SNO242reMc9x6mzcKnugmZfk98GEacjTbPwGKINwWo65muaQ/Dx2Om86/MbDkY0KMAuCs
AqMYE+4HW9edm52E+lmvttPkGv1NBP661lPyO49L/ruSFNLVgCpcEaXO3OsjQEa3r0GHe36O1WBi
7TE49h+cn4eyOxhn0VaTRtiLUBnVsPGiha7ZS2v6CN0xjfdwqbwbybCUBN+UfOdyrLjcCS7qHbcN
eoba+C5d3GFr9RTfzf9wr+8w355Pp9UcM7cFHQRZ2jcNgBJgOxyXrcVtIKURVkivjJ3pOulVqwDW
eJUhRA9Jgz0bQCjsK8W+lqpAKzxy1OiyjGCD9AQgpe/9vYnLIpoZGY4khYsJf8TShZJxoDXfY9Lq
nlbLZuNCHTqbmuCDeAKfcjMOJmCN905erMbGvNDoh8Ky8VlJ7brbK4lecYP/GJWZC2jATMG3o/TQ
6tlr249fsc9Uwq3WDqX1WNvBJSb9wEON8avMqwsX6ov6y2OLLNS7PP52k935xjpIuS4tc/w7lkTd
/Y1ZmZaw43GK8wTPB4fKUuE3vHirQLh5QeogA+K2ZieocvYPFtoVgBj2fND/V0kdEnh4j2+dGkPj
CRvVkpFBr93yPLuhqaTQ/xNSotoRcL5FMEHxkTvJp6vfpjjjmSvdurUv6eeaKQbIigTlsEl3k076
nejCq+zg5cum8YHGq2to9ZWKFuJjadJztZZ6FLgaujSraWJMA7m/XKjSrXrdskp2DZC0oYa8x9MC
p+oZynrxVe508QToGysXqHLAnhsSB/nk9hoJFG84FBt/P9nD8VT8F0nDznu5KJIRvI6aRRFhU3JM
+bpCcJv9SFD+TmkFITh3UHbnnVAPFYZVRDuYUnxnP04zrrVy/hNcdw2QuZO5+gjKF6egDq6QKxMS
hvnSVb96pr1dR3VCB6ZlzwzAcJoJ3Az4m9kHFVksDzVKFLXBRDpoC2e/ZD0LQVaOIrWuE8I/h1TJ
xdn4JK9W/DlSlDS8rJcrd2zDv9U/fpUu3rNIpl7UdK13LQJiO193Yk/lPAesqNbPDAO/RugzzpoN
0WrWDtkU1f8EqA0Rew1zLuYegsdOMg8jH9KnvpgYP3Zr/IGNh3C6bvpgvq0ja6gQ0tBRogRpzjSC
pNx/d/cgD9UCitN+8ImhhS+1/orTcu86qnuhI2PwXGDgk2Cszttd7witxFhIBEiforH4iNqxPStV
mojrjDVlTxqyHw1Je+QDjlV+PvvifQDNY1vPQc57SSPoCOeySJ5o9bswLtEGLDLbOVHMJnwXhZi4
ntvrwSzDbOc3dDYhBSYB5hhSCHi8n/kb3xLXgo3J7hLQcgEJX0cXFPDd7/Qk2T6/w3XyIlhDpKD7
vv+pJOT6Nh+NpnEkFtjWaM4BpEV+pE3zl5qpz0NO0qmOmU9aktRhZeu3Gzs++U1kSfGrx/RQA5Bt
D87U3/PMV10r3877RDGiVxfabPkRvueS9g/tVfHoIrr9TL3qvuLeyRBwD1xGG7zQnHXi9JRicHA9
P6kcJRjRa/Q2i7Ugnof+q7VY5zP3/5J11FgWkd4bQ3cVPBFA9J+S102b3M3SWX7/DVtNJvGIdTnH
91e/E6fYA2UruRP9vQDioiTM67omhsPlcSRzkv5cbCgZJ8TwwdLYW4KP/Wn0r0/aaimgsmwwVqjt
pkbBSPJ0PYo8MriblZe6joTUWbh5O+O4MOZnuzj+79gcqWwYjB4wTkHU3Z9EJTsuIY1FZLobLozI
kb8rmioIWzENsxM54lx5NVAUGzwKfEwjKm6Q3SmIT6Achl8c0mle5+ZXjrf1E1VJ/QK9LHPXp44Q
u0R4CeSVhuPt1JbXKDMNBi7EbK4qld0LNq0jkCxk+oV5fjSBrJ+WicUJYrGFHAmMzLvgbyH+hr8i
tqZ2Myd+uq1kOIAFBW/bswsGkmwuq1+A09R09pSkkD8T8roSzYIRC97WjcrS6AqU1jtoZ9pHncFZ
Nd+wnnec3kgmxmhFvOX2msdz28rVkMzK7smLAHSXKQ+BJfsyJhlWhFIDqEsvZhcCfIhOQhVq6ger
j6HZv/5H0Dky3USjr4+YFwP0mVYnwrRSl/+/WEQa76fnJj+dnXeJNxksXYqTtfznQOYIIXOWPWmB
+tHbUHfLNQeBB0AmaqldvSzbQwAvPsnGbXQ9oguugvtI0/+aeHQ4tLvDrP5lAaRwKKRkoKC7DxPU
h/3k7Ls9DCilWjdS32Rvzy9RJsPHmcLpmmkZHYXUdLw4FMeLOyJCA5Jo5Vbhgk9BDlweS5ARaxpc
J0lYUo7Y4WkHXVL6OGQvS42q/j/P4zDZe3xsjoOZ8AllMrpKODRqV1iF0MY/oG3D4J9/25MmKF7w
e0OgfCUkhsKJJ1qWf1ysEces7cs/2gLdAD6zotNw2U2jl5VsCD2APUZLDKxQFLv5Fa3VqgjOaHbN
nUmXN0H6jWhcFq0G2etzqWppIAyPbsOVlGO4ip8bn+0FTUdfHOe7y3MLA4m2+1xbx6XTGnrv5BvJ
uCXI2r4z0EMCX0t49xxScMjK+yI1KzHa3iDrq8w3wTtJi7fyYlu6p6ZOMoGS/7FYWr5YojR4zibg
PR3NivbEez9iTJY7um/POvYi54oAdRsYKEJxbUwEtkdEZEpPCFAqFvrx4T8WWDQgN0fseqmQOdDl
NrjQjxplJb2xGHZuQUDoLitlRu2vY2hrSDkN0fzf0lFOazFDAI8IuTtaVR48r4+bhfK68eHyUHyn
O+GcC6IGZ5NWaqQeBRoRRxTNpBxYvJVkKGsMRjNGvwbxb8SNtbia7gJq66t4nJjJNtnyyzZtDILh
cRK27us+Pz4zCuYaTu2LskxyGp1cr2UDK4Qkls6Ephsj9Vp9JhchvzHo9OT8QDPSOHpnYd69k0S6
oEyo0/du5GbKY+SoUQe6I66/HlT7Hvtt/q2rlveJSWREgEbO07CMpMjvzeeb4aT7mtdw9iXy2WrQ
Jg/PaIqT7hHza3FGvHUMYM1rbgWMf+M82gucL1l+fbfwBcp2zvcKL254VJE8vFAn/l9tAvCG9mvZ
6/jb3tQcXW8bqTWf1M/ZYzMS1u2vjiOHmO7Bl9wBSFF3N3CXd+ufvBf2ux07qHrBtFWSMpv/bWmi
sBpM3W/tof3zqTo4LcFvCsROmH4s+J7WbgM7TAYiXKDkl7s4+Idm8vAAuDdExBcKZ+LAHMNlOZzX
0OfZrZA5CmEIQWWNb1BJmDntl0x5ZwxQpCXskkDZHd8pPynQGAaSKwaoF0FK8lz/nfxy4id4wHTN
WPGHscnaEfnfteSvnL5MvDpVfBIhWOMvyAI2gXQTRkE944yABhtukUo1+UdcUd6rmNUM1RYvhFU1
sYHIunGeq7xCvdu28jPlWeUO90HcUODgjcVwLF+Gwz3jsAmJwpgvQByXDnXnGWTq/5G7L+qR8Jgx
cUXaZeM+t6wRW++JfKm0FGjRCm15s3ZYEcakdUs8x0hoBDara4F5SdY4LmobRZxnkcKqqDcBslpw
5eJ0a7VVhk7kTga0RfCkDjg56QqV/hE01WwhoZ3zBgueouWellgGa6ViEnyA7ZbWKWTWMIKX9dC/
mRFyDiCPhsNgkp772B+zxGzF4uHGWUM32vX4Jegn4S7amAd4pd2hjZoHVhjsNvdagjazXlfpwvtd
7DxLEpaqQXKCvyqf2NzQuLsFwnMrz4KckCAa/Z9U+MSSABiSFzg594/ASr3kq8ljKfptYhHZullR
krmYm+g4ffDIXb2d4Hql6EOZMlmxHb0T/k/UbPo5KR4fYdZJFbBZ9oa+iVvfbNB11+MCG18Su7+T
i6QYJ+FSKu56YPFIMAG+rqsgk7J71Wwn1hw9L42WqMvlSVt0oWCSilhlu7XKigZpOrHin7RsGGAi
W9dRtmNPZ+J5l2/cqYeOZ533FYkxYckNxe1j4DmNv26BPXy8W4Za/D9WtXk1Pk3cuyUAXPL9a6Yi
VW+Wqr5Ne1IONO8lwNIUSkcFpG9DA9KO2JaDNn72ce31eRCYNc0Ta0mJGIoNuzUqcd9JShu8hXrA
Dl6sobKMNgOa9rMzLjQQJIMRUnVWCeC47X2DBgeiFzZESKP9jPW/4MFPTzEJk3ahisOwo0stzO65
Y/ZjktOKacS+kOH8nrtuOD86NYcTbuWTfucM5dsu1/SjfsFJaoHkj4cHr8oN5W/WXwijcBlM751u
q9Zwy5OIldq/i85eAV0opClkAUSYivHz4hwg+MQB1iULg7aQWxeFOJNKn08n/j99ufA+JdmGepun
U5QMw8VniAPC3aSaycPXlAeXGJyFxWPAGqIHEpkG0KxL+I3Uk+qCROLN10BrwDVcI/0aPNfojpwF
8wMcHyQScxdxEpl4nKzRv/BMGKa6LMUUNI6xHsZWndkKcHaoxs5ud6V6Pr18Ocw+cb/LcJKROoMa
KVIHa58Ku3ENIVW8I+HJl6fFe3y2wizB2NjZUrTtKSxe9XPDjzTf7cbAEHLWbUMWYGKHhkYmFK11
zsmapFv9nhdUuXm6BQEcHInl35YT/v4k7MSOcP49cp8OlCp40kc3Xvm8fOy1mynu6TcpqUB8p4tn
29qfhCzKVUOqtFN2NodPwxxMHzUv8WwiVHlp77wQl72UCk2G+UU98DouPe830yOmTv+LettJfcyW
5oltPtQ5EY9IIh8s792X8AvvHdXsfIicsj2u7A3PEx3yVEAVSphsZyBIFoT5EmNjxH5wO6D4XF+n
236EwPs18N5cSa0ypgfk13wUrlnUmye3xlvOBKAWpUyl2/3+7sORyW1iKH0rsyOPJZo5OEvZPUS+
XAw47LI+ZxkJJ1etSV7KdNrh8yqzFCadgQBKuXmryuQgXeVFZWbJr9Xf/CCsE7n8R/hUsrq1RC+7
ZVoU78TO1s2L3nJnLtSo70snVqaI9Qo+4HZwdyk4o1x4+npj/smAxWe+4MKI5U1LuaeUKn232Zy6
Mf98kbkAhrOQSAK1cC93Nzm1xttFlxB3fJ2YAqV3eA3hdfk9V/gZwKEiMjGQrrqENUn6PMe/f+Vo
YSWwNZNtV6jpb/l/hFFJilQ2LkCZD9KygEBSOvVKhneOe3DCD+1p6W04HRbxAWyHpbDG3/6qiiXV
1phW5DjWbudknZGWqImyGgIPoF+F9veahsnM674DaMcoLQ55AOA4VFzp/xDtlTazaBAEqxkQIIPb
OVe/LsAzIOcwE6YaMDPyUjbAykSMIQY3iW3wP0ovXaPmIlshF7g1Wm1XFFzy8n7JuiTc1Lg9yUlh
H2v6x655YRBsCkqjcdJLRrBesUcMt5w2WorFFetxAxEcKjzAmRj9GPUkiJOlr57K47CcgnqG4ymd
n9hObCx5kt8c0Mdbz2+JA5APjk7t+G3YE2LkQ851a04zkfYKep5c3RHu6DRPGevC+b1mU+0LgX1E
pPvaES+/OKLkRDO/fSvGxAF770LRBPtab7ylg+qjb+wwAr8M8fQnvru7ndBcJgA0DW7SGmhdFx5e
nQSRp+3iuYh9Xsm4CoUDn/VfXq6vNLakhoA/t5YjAnve3hhu3OAY3XxetqqR/ORo0XtprMfF8HLL
TreWaaLgMM6DOonW6WIICj3z6mtmXyGeRjkGrSxg+GBjOgrppda8yQad82oWdhwcxUk/2eM4YkR3
inPSqMo97jX7P+7S7+J340F4E2vXEePLpfVEv0PS4iiZfoJ5x+H18ieGL/Tsp3UxreYSwRO/Krbl
XkJ+IshWF3aBUGuXpUo1RFZghAF5BbjR2lnKVIjQ6cWpeiNPTWa9M1q5iwYfPHADW8COwUrV8sfA
ZP+7xcWXtpcAeoyHobQ8X0nvXfJgZPSPoh8emRiT1N+tpz8YvhZK+HmETGCBCsPNHM6BKq8CwH7B
thrTTV3SBvB74yP+8HSvfoCPW3Xr6ZuwWsyuGJ8Ds3A/2kahv1scOm7ielJS/rudb+lEsUmTlHQr
Wyavm1L3ZO8qieYvurknqTKWmN+0mLJijXcEmCH4cEwhelTclnYka4Fnij8TkB/fO8Ij9zgL9Ymd
pJp/NLHRXSxKfW7wSgfknC9Fbjo7FzEvjbfQL4T9WUjYQXaWW0XlecnQSxg83Xb7ho6Y9kN0tY0z
nTBfSk45L+tqqForP/FbGF5NsZXCdn1tmz2FzHx5E82RveWwo11Mc2/Tz1Yo9rVAOQ1sMT87Q0l3
z+kCJXpG7UEr+5EbGL11krZh0yl4my/A1NxRnYZoAfXyhorlmNckxs2BpG+RNmKGansqHqIx0Cc9
qA2iWHiILkUlnY16xvbyLDSzk5L3EJnxxy59Ov4rH2147TGDITSMrziM1+3hTF1bFdh7tAIUe9fY
tmrJXLZqNe1P+6O2QVvFn1A5U6jmIsdJwtfoTG3+nkWboyIAPa+aCSselRu7sL3nerLnA8yfn865
vld84GdeSkufRiqdg4Yq6pCLHjcshgPwvnTIu01+JUETZZq0HDLfu5GhUKfijp65FUeEqRsnZbWR
hmM6zxr8a3mLp2g8czB7rzwCk+LlMgB3RZhoNbBVFP6EOU6hoP2O3RelxSiRkG7Rc4CV/lBXLczI
i53T4e/Sp4PUAqpsPqID6wkFACN/F/CkOTG33BxVtUFkdAshEWpQZ0+4jnmEaBMeBOn9jjos1kPu
jJ/ZHZngKgiC9+m8Rb19ReuUGjUfD9KtCLKSMN5xxkRnPJbQz8PjSZ8X7BMmuGOakZC4BAbYgY1K
jJ97Ggx1G6p8VFWjLS0zIRR8u+uIpYK1tcoipkfGlg8y9DY3Gt+LUJ8aZ8NvdOSoT0uG21zRWiRz
fhtipjrq0KEavuqFC3x0/szUQA9EefkO1x3p+MkpRI8xFdICP65hMiSK4DsW+HNIxHfddlq5KAQZ
LP3CFzUaZqx+l8EaMBF8Ia0a0K4h/ItyHqFOya/t3lzGj03VzsaaJMNKDAi//FZCYZY4AUGuMj+o
QdWkX0NhGtk2Lq59IQ3VspmPsWvAD796pxcJHD65s4ZSwTGhz4ppZqTuLmdf97UzoFEKqWaJp3fR
6iygf6pgF24OsZvB2aG9+qLdwAFFRXIud8HykB83172xezWF4gIN5DACPxgv+CfvyHm7fG1X6lIN
iKasrR74BupO6ZDN+KLe/n6eRZhK79OEArxA/S0OPt5cM3Y4ULRI98+Zr0T/Mz6H/G559n3Eblp/
YaBV6Yvq6HG4eExv3289Hcp5mCFJHUhvP/MX3M3Q/emLfE7J/TLG9VxiAsD5Czzyive8ragUfyIL
eooF8MctxpdZ4zH2RT5ZbUGFTuIDRzQQ/dg42jiirWDxB2ON6h3RIwZy5UuSfBhGF6fBKgINnVAL
zqmK2Tr8+O7AoTAp2FPanQ/6kbMZaw2Nk/lyhH8lJMZi6eS7VybFQnVaOPIlGdsDfgI3eTHzDlWh
Z1bWmOsR/izx6Q2ebL4kS1aTqv0S/0pzTjARIef6CnK0WFBikUayseA1vMUN8KvsZLG7HPvEhupH
CHQu9BU9OW3iBYG92HlL4vXXWa5KUiiV3b6VDBOQiNDNjs9vzEHuuhCUChhWBlei6zTq/NLGtvUP
a6hl3Xt1ZLw6JddrDN2ouNrmnfivfP0DyFETe5BhSAI0LDUoK9h+TqqywPnAfw2XMQIbEVl2nErt
/dMTzQTBA1zE0kpROvAGZsbbo2QTAUJoVPfR+XVMuJc53WBNjnzZgYzfdDWYN+IO1fgzwLbctV4u
T/9kl//E9Xq12yhbwG+4JKmsDSldws8QfI/GTyPYUaTy6/LLgKI2im24A3SkT2gn9ljLdfA1tgxw
e1pT138+MoAyOMXMVQDF1+ecR1j/mPIbCDHm9cMDv5otkbFshExN5ocw85nV0u3up5eFErGiSGOY
7+9cG6QC7Yk1RxFIbm43AuO5u3DXxm4DR+PTdG/hI9CDqkqe2L8NfkCIS0dxjFf6KRLze4u9841m
UevVwE+SH0IRvC8Guc//K0ZCytydzyA1IVzDAKJH8iEquA1LnVLE1rXHdVunoqkteQdcMx9SoCEj
QlYqH+1/ZvIUar9nE/nG4SrmY9mQex72rlwS8vliljmP/6cX0CV+A4sNyhwBCGRiwKvuX0sP35GZ
2D2sPNkpMYFBqSBAHT0p1SF81c1ogoh1wCEBf8C/Rr69uys8lp5DIFBpCRJbvkticxZqppDTDV1g
r2+J8YUOB3qvw6aNB9V7rJtvGPLVNEpjWxW4afMIQqUQi6Jfnjij+XTHE1VpPmNBzxOUMvUyQEhM
hieP3bUmdlAdkyTOiyIHQQ84ZB/zut1OjLuyFrCwrGHM2mw3E/dFk6dhDbRXpr7y1PtoApkWEZqq
RWFvDvXR6FBpbO4E2nvk2pcIUeuibJiG+YYYc9uW+KNZwYgW/HPP5qXfOnwCh/vubfLJsQhZRAwC
xHDoCyUa1d6QsOroIGDE0+ywBksSfBUWaVOVXE47DJv82A80y6zoXbkOLRmMOUkz+qf++glVwSZM
mBqWKf6sSuDqikb1eIPxSKmuMT6ZX7HF2B7rG6X5WJ6Qst7J10TyU797ZaaW6b2oTfpDJr6JOeAt
F6shqZ/q3TP8Gi/cxRbeEq+Zbh2O8au1hJdwql681Zup6k52fv5yrSu/CwuKajopJ6vDxrsO+PZB
m/EsvqmNDbffOcdxdxDktW/+ZfQ3NfZXvDNRkQe2mMfh5lJKSx4hRH9dMizVp1U8YaDrFfGBuiVI
R9LoinFOQvkOM2CQjur3vngeS3+0qfbileKkNy8FrOVkWi6u6OCre+w4L5cgyY/8nQDUDZi6EG1y
o3NGqHnRcJuM5xcG2RoPpI4DSz4EsuI5ZzYnJzhq9MhiYZKAss0indxcJSp69CQYUd4HD47WrBeW
htKaUM5bxKw3mtgmT4rgt7gZMI/sABbeY+RHYu/LQTJYGhpYYY6Sp/nVFjAmx7nmZNSZAQzu/dsH
XIQKzGaeFx1De0kEJyuzhO+VK6PRoxfBkJKc0YglT79icHFf55RZXWbYQCLFTMWkWcz9jmEaGyNt
6xtck9ECrOy8YO8qWFJmvvQWWN95+s0hBtwtY9korWJOSnLM9h/ACAvA7G4TULPQXE4KdI2SE4ZS
JHz1NLv4OeRXk3VxVrWyuA2UnnonAtCtIayTH1DIcWjBsAbPOXStLV4XZFrugwfn2fTN7hBFRU67
Y/IAM3FaFKYrnz32kjcN4CltcaUZQRdW+u2JGP0xV3XyLNNR2qaNvkgO9dsqv1GSMcEEztUeHO2u
EhiH+8maDBZihISRfN6EGA0B3yJaEGRzfWLD0nXPyfxGtrrWnhiCUClZtsfIp491aj7i3xJEs4Ax
QB9HR7nM66bn9n2q0E9eObkzoU+aTOowVtMv48dYW+2nnJ76y493pa/uFMk11v6ZTDyzSrIW/0EM
1u4x43UZQx0EBpXdsgSclxNH/q/3EW96A++XwML14wsBCQ/x7g2k5kwcTqFAqqfdQYUC0VKBvtQh
UGFzCdZHGGrBMUeKrL+ORdZcoD94BCTbho7q326Nn3APo0BWRoarQPMXzjxHOHQMdL5GIbatK191
Q1BPJOZTxx9pB9Yhn42VaWdB+CB1CqIECxDCkoRFoDAtKcO55ljtfSi7KSXFHBp8uOzYL0UY4Hbd
ZhWabTMUhV0gxUcNHIBtq/G627dkJrZXsvTMfB9gS5uzA9z1waYwGu46oKdEpwZHyOWCImDCAjF9
bXwCTq9iBz7+xoaHn3PTSLs5ro9Z3B/USGso7G9vHwz/rOR2BLLqwHFyz0ML2Eu8M2b3Z+SjM37Y
AG/Vgc4Ktu/9eZnpHhV5W7u8bv5CbXYd0AForSxPC7JoIujDRyTsX02Peh418MCFSi5SqhDM5Kfl
Ryh+tf7JN/2DjROIQ1wQYznA0Emd8xnh1tF48FT2k6ZyxBc79n1Y1fXdbPv/HLDUkKE5uzrH2NnG
U1fethbkoX02DpDspRwImfjw2DY7Zjdkl6y69qnK0AxcNJlpD+ceCbDe4A63VaOl4dsrCCBl2byr
6HzlWJYW96wozzpSQaxVcCHCLrj0DN4Vl/geOM2sBvMDCKCFO77a5bdIo1L/C86/hfQBHSgcPmCC
BV0MOAoP+LcOreNFps8aaap6esByNGUUxTgs2NXxekKAvHYH+e5+OZX23R/cynSED0IOInK5mQSK
UyMTu5Hs1SsYY5A5ywnEaMkIBijn0/jyrcFn59/JcM6hRbFUIPSK4EjftRbXmTl2s1i8/+c3xsqT
j3ZZtdc2PiIet4/nlbKbfYEshUzGWjv2ADhRAz47+NgkFLnIPRNSbMNG4Vw2f3flROacqOO9oqwa
jlX3GjaxjIZ8WL+8hGfssV5Rj5O+mmQvVxd0IOwLwx1JL7EjWtWUVlbt1wK/1eAsGbM4q8cwNiAI
Nh+im+RYbtBgYznLlIYNvwt3dM02LK89WOrpBgoCszFh8qJLpAPF/33qcBxgjVsqueTnHUe6T5hI
tzt3q+WrFSHApFF78e6wbmuWMWjdP69dXmBkeo+5TiP8PlDgUfdEUiszFPJb8dVTc9MpoyAfhWpQ
pYX1CL/bgsBdk2T+y8DoLx1ufYx3L08utvfHII8DRf3PsCGlkZobMfwIip8uVspRBxtN/dlkjRlU
oCGZMk6Mh/UEqCLWniPDQ5jbuUyVuObAAY+GQniXyTwCj2OoBHYzNhPGu00Z6I1dLpjINg5dTrcU
mntziRH1QRjjKI95/CPaNqhI3+Q2AzVZ/XOKcMOMQgkpUO1bylTJZM2ku14Hhvhi1PWl3Cwg4fQN
K3tphQm7VPiw6N83D5VLnrbq4mQSf7z4uhBTQ5i9VKcpmwVNFHe2gwrAyEOA4VM8vMZg9G4Rxov7
kDJzJMEBUUFcFMjYveFxzFAltdCCII2NJd8sqDJManovq7rxm6Tk0+wPBJUQNGAhzSv/ZSAOpKKj
V1nHJqHmOhn8sh09Tj7UtvN6R3/SQKM0gGPFdFk8Nigaqo12bkcD3z0HPASghXLZVX0KY1eafcVr
nSGwzhstzSQzJ3HQdnL1HcGjgdTCeZAqYxfxGyBnEYPXjO/XkUJbynuI7Y47jsFtYTjiUItlp1nR
Nc9CUBh+2iXHDZaHDeXhuUwi9fG+SOOXlKLWYvo2MPL2az6eEf3CWXrZqcfDEApb8OFLP4qKr6GI
w7OA2CTu5sqvvehE0GOOWNOgd8phkUAg47jloD4KRV9mLIzHoSZUBDihf8BGsiEQEZjZuy9fksFI
2xiLgaaSECFtn45uRkeqRz3FwFwBQwA8wN8fsdtKQgMjZVhpaKxOQ3tCzZBkuTW8mpNL0Bmk/nzy
kuOtqsqRFjAcnuzvFQAhLWJFjcSAUGjK5kGFbHVoMEgtkqmkLTziH09zXIZmjPl5kxjH4SMk1RnH
rOEuX0/2fdpv5GSPdbXwo6D1+6q+sJZW9ffTy4Gu3wPVyebLs4eK73ew9cN8dtXjniVRRJD0h3go
fR1wsIsZuMlBIb04MWQtOCqtv7wbycnmUvB7n77EOE0JgQvrqfVpA5DxAGqtMkTHetqtOLbuQz65
qmDjmpwLKtMDbECQotqEROD9AnGVD7K/2+tFBbjNwMBH95EbKLQcnYTamF5n93rxn8Ff0VoQPnw2
Ydpyl964MMDqxxPdHyiaa/Z6E3mYLaKtOhRLZQv5YHnK1itTMXWnWVlezHe1uPRZJMADb/83zAeq
9izhMUQIR2EQFsAQSzbwGepubVCI0GbbVoSuoIcgjoMfmPsTUebYgIUl45iSIvAwB9thnrNHPUKh
tYqq869mF0MhhwfinfrvUswvCWI7Q8qClkaQu4jJKu0sMYh3+bKAhBcITkU4yoQkmhnGWnFHO9wg
KIFCGxLI9EbSZYX92cGg2TmRPO1O4m39y5ozU3b332/exCrarCi4u0nBqh8xc4D9AbSaB/Z4Cqmx
gJaOolXJrWd6lKRag+Uhu6FAmR+Pb9UWI1aIGUMQ9KxwDKAqz57sftobyRmc6/CfsPR3ljMu116W
2JcZBf0iw5S9ORVVVhekzFpEkItBx95jSXRg0j/O6PupXdp89abvA4SWDxK428hAGK6ElK9T9Hku
gE5siX7oUj+mVdhRGiVJI0JxWFUKR5IaxQkgw+7VrToVSJP97WIEdGVXWudvJV6ve4Y8l+DVXgnl
42nuX5fS4RgNN26ymXtqJGCTI0kVdrQpwREXc6CyiluSRdQGWUjvMDRVrCcNAktsXroiCV7Ki/Lg
yOQiPYV494OGoREugSbwCXSUx6YbvOENUb6Vjvx/OfB0o21TMYLzusaKVQFoMIg3DD+4ieFu9Igx
YueF87pQzv14uX5DP4qa7A7C4qyfE3OwsXgXHx9pwBEQli1cf4aJk0ssDr8G6RRUBZcIqr2xWcaY
k6ybyfZrkSpO18vjpxq+U9BSNeDC0vSHMakdwHk7VSptT6xjU5FyOHepAyB8wEXEnt9KTQfx4YiS
/+UrPNCqkeXe3Ln7yyAsfqLHWx4BBcUo8n2KYfVlwhKHuxbxw3/1mMdTGJYnEJeyvq59kEvRci4k
spf+gTY4vWYgTjYCiIgg9ednPd+2lBBHjhZIV5bq3kWC5rZk9+/TQaAsX/K4K3sSthGDULnwaFc1
lidAFYk/lqXVgNIIYB3IYbmYpx8qfyzZEP1elHWNz/5DAId+tCY3sFj+Xjou5Eq0yHka+ZtCoz9a
Ou85pXnWacaTuECo84vI9GhM/Nx2NqD+5a6tGf0rGdPjAqDGPNP0qwkplwyN7wqT3UpcS4PTo9LB
Y0Erc3XfLgR+emXGg344VsMUx7z7ki657F+XtidqpzauZAKogu78TyL3zhW6ZzI9rpGb2Z5Noj9g
Bl5/eldmmUwKWfZIgc6xxHaQBHkYs1VJeql45/msYy94IHbqbSEkn9/Kbgu3buUzPrg/q/N9bGQO
nRPU14m4iYC3vZfR9IldZ28R9XaftcW1Xhp3oSRoZAcbAFYozfEf5xWr6LoKcywvQjXJ1LM035iJ
R3QQ/2xyvB9O0Npp0jYPf0+Ff6M/sA/nB/XFKdfNLRKC8Hl7uP03UnEVWSF+KQwGw3sAW6h0RQLe
DYJKkL7G0Z46xAxb2htVudB5DIMrS/+Gk0ZVOi5xeYEelyoYeF6Gc4Cb2WQvH0o/Sz2vWibgPMva
/prO0YzLP8KJpntcv6Ue1Tb+9fyexDn0sgmqtzzs4X7/bZkUGY823f9veGT7bK2NWg5EzVGQIyRD
0u013ssLRAcv+Cu4PK+9G936n/N02JFow1EyPWjEUbiCff2/ineMDHzAtdh0IJRVfbx5aKJowP0v
7idbFhLq7ypiX8JRZm2JPhufPWSnfERGx3kLMiQ+fWpiL/ulwqWND3faqpMLkMO3MT7qkYpjeWh/
vkJFgEekP4b2ViJYS/VAQ5CizmADujy71l8ieA4gKRmjlMu1yxRMv3wB/RoWbaXn1D4EYgfnBwLU
CuUlvBECKbbtj8v0A568R/FSKWCMT4WAw4a3k1ztcEDtJh8aUNWdkmeO2WuShHHExGtFH9Bvet8e
GbOS6a0L+Mv8hBgWfD+okLjSN8+T2IgXJA/7EwbrzmwNLEN+HoAUWCIaqUk2p0VpMiZG6MS101n+
bcor+wYVAvGTk19aIK7UNPxNhgDOn324Rea4MQrtSwbOVqRQB1Vcfwbm6AzdUuJ76wJzHAfedfPG
5EtnT452sx6G0e/1DwRjcwufUm2zkKH40SQTPX2rvVG78BtvRHzRyKSKREDxaNIhMIvT6NvLD0wv
vC6Kmlhv2OSdcMJctaXEckp3pH9z5H7D0HlrdlOc2J9F0HDCsttMQpM1nz+vmOYIEgaIA999VG1s
M5HVKR9n/+/yWHWc2kMXfwliWLNVrqLrcYA0zlJGAn/E/PGEEbaq/a2f9WkxbR/ytqZyeoyPemOh
d00QNJxdxxbxZFDft71ZTIhsKy+OvIwpRDSdAhTvUj+b/mOcTn7DxFDOM40rvv0BcNlKo67EyRJf
t0ZiMTkndBhOp7fftjkr4BkBmanf2rc3WErQb9MdBmwy2LpX0ZUe1CnMQc6uYDPSTaLyH5ohMd9Z
WGf0f02CxrdpaVzsVUDM5RIJF8Ep1o8pL4Cpq27ziLKza6mPlRGptvKo13PcJpI2tWbZsTQoxQvq
KK/dPpv5JJDS7FVjZiZ1gFY+MwHC+rz4pVym1Tv6gMgeM1LmWPi50jDY6MKYVLr7K4xiI7s3Mwyr
sf9wZIrekspp/FNbEZHWjXS1ap7jHmTdd7DWNEWB9bYn3RmYu5bKiuoNye44VNq0BvH7y2KL3RuA
Ax1oKwWGbhLt3YEcUy3DOYF6bIuUdkGbN6vx212LubPDhSu9B93Nc35RIHu+li8t1v/AGVlyeyeP
gmjrIBD/NZ1q8Wn58QOd2GddpjmQl4QgdsVwcgwcJqp67HmJdS4/kxBkz8fP2xhv5D73DeDSebGv
AraK6HSeLfKbniHetrM5D1JhKcUoyVCvij30E3loABREqCx0Vl0h9UaIx5XX909qvEuO/k/fno9y
95Em5MrY0SBvp+TF3d9D518ODv23B5h/XxeSYqXfbvX7SgegxnKJOJu/iWf+9Lf2AEqEoRM2brgH
6Kmh2QWQ1KVxBX1Np3XiaP1RJjpbKgMFuFkryFucLieO52J8EV/VtAUW5CoDkiRCg9+B5D8RU+Rt
qOr8gqy+ICIphF/LO+RedMhnyfHE5wBuoxTbGgPR3yevbiF3T+pxMo02RbsBzTd8KxtU/+0hFTkZ
9GyIreg0jzmxiC2AlntC0RWTJJ7D3VPm06FSyCE5/abaDWlmn+Kz2Z8qCqaWtDdW8+qPCSmyBaxL
r8cGKgp5Q9YwICSgr7E+n92aSyXMaEJQ6yilnZfl7dy5o0LhaSoNBvvVXwRHvbyrtBfnZuaAi/1q
BYwbE4DuO+4xD2zQIR12tXSMCKvaw+kP+eLGDZhJnpjXzaUdAzbRfCNNLz5T+Zb3j71/0p7/TciM
EI9XveJAOgNt2nnS6ibwX/f0DMBR0RbKTB6AjxuoXlsmWbJt9ZD9Mp69FAs8xXSukRhbBqeFQj2D
Eyy5Yu/Mjc/qfINKQ9JCh5au81VWhALDEuT9Elvg9NFo98M+NVuUQ9fuROrcDojLN64/hD63/V4y
GlI50LupZfP/Uz71oeD8phCKh1/5y8UB1tDOqNhyErhirRVOX8ShlUufQmD2/SahzgFvzATcrqgl
lk+p7/b+euGbW8bdj3wvpd9daLux3ChYvLIXHXYjNSisQXaj10/+XRgvE8Aj6JDhasVI56s4DAYy
6rNgDITijqru9zb0FSGrb8UgFSgaK7/xy12TO3eMZgOWNpQEa3AhqhKuw0gOgvUdCTIz9oOPhCrb
Pte/uqztgn5CLiawPXRoOLGDmIYjRwQHnGMR9PHPzREolTsX4Ooo6UyZuWn1O6SvL3WWaqI39ePG
EqAhVLRs7O2wWW91imFI7BvkTz58PKhLG4NK8iZT+6Ke45XtXpec2dABfMVGjNyn+eGExzbpIkf8
MyvlpGLf46vG9T1Q3CBrFADRiMYH0PQ0My8rna1UweRClKW+nr1oa1iNDGaptOGFRyMcy73RhBsH
OmQIH79djsWnXvFEMl9SMWoVEvkK6mBRV80k877w63ZNIVQc0KdSE/6+UVZRnCqj9prybGmpcnfT
nczX5PryPGb8VZn7GR9UIAr6xNd1BmX+nYwdf9AlCQq5aTO6vJxSR9B3dXzzvXkHUOqbMsJ/uZ7/
H5+g9SuDmYVtGzZU+iLM0sxFZQJurSR2m8E/tV5oaBPk13xw4q+aYDXiLzT/+tOrPKzimeLQxqQ7
qLlVRGmvuPUj/+3NAWe9Sn299yjez/+0ftcaeiLtgpym+5tn/11OgHGzSA+cGeOixliWW+BDzDW2
4y/7qWXz6B8SGj4LsEQCIUeNCw7Z6Oayrb13txQUtTPLu+RtFe/MPJy7YUXHqPp+++sDKXG6JVa3
RSDNZa8IQdeIDkpXSnj/7tI1TxPyMt87lIB8BTYGrh1U5ZDpGu9KdOn4wtDNoUyPhDsBuonIB3pc
9yJwaYV2itkD/PAMnlE7hTpbai9kaYPIUNUHrxoV05PHM+fVnSv0WPM+IFnIs9mqPFXPzSNj4qKK
k2YZpm88YK+hh8scraeNgK55OxClu0rHH3hJEVaofSS5LyDmGfVb5rYACCjmr4Gh9MwQDagMuBFP
03yBGLWZDtb+oNBeEPN3HLrvTLpRnLZD4PB3lXbWSEfVk1tgvl1Zcdt6bgPrlaFgDDdqDxiGJ7+8
j4jhYfF+EVYh5bO5hnJhqk9Rw9ADk7Hp7tEd7ZScoNYYFvH6ePAcRpOnb2aXcKq2qNwpCO0RNTur
s3vznm0KOsCih31oyIvR83xXUz0V9g8DVgyDVCvH/3sHHIbgv12ZHpbowwpMarh+vItrGuR2jylf
nJadd7WGHe2nLV8EXkIoFZfsC0ExtGPq1lVFLYEKQ2sSXLzSVfOB9+4TTCYGG1M4htGObfSStjcr
/Hk9TCZjxsuhxDCCpEM/wGo2oZbPC0pXv1ZQQ95QEzuTve7NUE0i6hT5oEhTyoaHdERqMUyMAVn2
+h7H2Ifqfv9pZrpC4rlA5pd6GUVxg9XZFfNWy7Os+GggwqNWt+h57JitSIqsT8pKXeMBytfN6Zlo
kkycrv0Qz48oaXcSRF+W2AROTYHRc1e/FWi/cRdx22ZwDWDQIgkqWtLtMPtULGGsPS4eNkuXFg2m
T3//0A8jwsMSGTpZNbpuUu/rLj/H7R+jfcyEtUUY8gZqa6GZ54ObpvZ65dHSBbUpPeqmzl0gP0KG
lPjr6+jgwpYl5MnFii1UB/bUlvT5Kw0mTZQxFhepQpbbDCeT5aobohCkwklMa+ZpSioxL5lI1Jj4
5AQzcTqPLI0cktnHoIwmXygxOO85oNlcGnuH/wsmVMt7/xoGe6fEgNVBxJEN5lN3kUuEYpp695py
4wW5YvIpA4b6dfOoSWN/mSqcXfXropTyC14KQ9Ut8kUg2JbzyJBNg5OezlAb7pd64JT1JY0WpLSa
Ea/W/201CZVpyT/I5sXlQziyDHmp4lF+4gI2MyidDUk5fJSbv7JGX7xEfGLjieH+mI+oGcjVkmCf
M0ZalO5VpZZhQR5qa26zME6SNM+4/5kbcjyF//M8f9SA4T9reF051q5QK+Gi+fKAgXBydbUcEtuJ
iYGxNYA4vuqt8JO7xd+tWvwR9YJC3enpTgRcNCHTM2ZAymhCzv+z4iXM8Uq0Bcpu0UkN+i6EZu/J
onGpHbBZNR/l6FFoOnuy864v5EAh3G8ZtMkTQNL70wfmSvRX1jsXLwSKeOT8O6e5BvpmX1/YxtZY
ktZdEcyCfIGLGV4ZWjtSx5LI31RZakW6eoB+ScF3+rXsiwi46WquCPDaMx8eQiX8rrZ/x33rCv7/
gR0MG2QmATMrgBB5MgDkGERwf4hpF0zSPYeArH2qJIqRqmym3Tz3A3jlPd2XMX+g7CGK+HxUMGZZ
TUTwiicZRmz3eFqVKLW3VQfVjjswP/flxahAzzTwoqyAvVXBLxwccAr31vuMG99Hz/sabDaPycH/
1lUa02UEDGTYlnfTYHnCWf25VqMjH5dPSacKf3WA0nwhCXNk9Gde0sb0jV27cMpH374BxaSjjUqz
vdOG85zK78NoU+Ta17lg2JhSM48t1xlmEvji2VeU9B+NCvACHJmQ+L5gr/Mr3INfqCRzEZb1/6RO
azMOUB4FxBIuMhn0m/bkbAsFEgNxTfaTzguGUhkq1BBXHJjNXqfI2+6Ra0DnYBMkBCcTRxX49pKl
wHGPAj+xknIkZy3u+EM8nIXR6Tv2SCsjZDmPnxnPBqADY6HaBhkgmW/nPkpojn5rkBetLmnv84Dv
hmYQVfGnhm3RKZMOKBColtaIpCYzbKS7jJ8Xp0vs1phSREYtE+DXVwhrBnQX4mm9Xyy2hXNPvkiM
PoNGAorVTHzVdQla4iqbGgQUSTbK+6J+DA1dP5u49H1f3asL4dJ6mRwhS/x1waxtMmxUxR9XxgqC
uassYkURIA+g3+cCbvNHQ8sRsWvsCSP0iZDlJj1G13VyTMm7DC51fTH6C+fLUxLWVycKpib62RwD
xUkRKctEJJdqIVgURfUI+aJ61nDAGemghscffGO1H/8DwJWxJUmJy4gw7nU2SSCILba0XGCU+51t
92MrYM+0n5IIJDfOEHGm9VFR3El1eocDqHcVnCniTEzre506McGU/YCHKUTfKXxX3/biwJBdZDU/
HEXqa6EAcwDdpKrb3CxFvv0lxXX5u0On1SaBZ7+wcfHShqIz20MMXWoPbG71pVf1fL5tHcpSr45l
BUZ5SZiuBY+wxflUivSylXi5f9yOiQmi3ca51T01KrGYcKk9BBjPi0FIOQY8SDcViVtIy3bS7dED
ApgzuMApM5mgxwtq220xLCz+o5iijdC49LdsX1NUduMQEyB8VYsRyz1o8jYJ1CANBx8GISwkFhPZ
KZCovIDptGqWRLnN3XI9BppQC+1yIgMUXatQKklOQthiPJeBVefJFUq8r2Cove8MPrug95u0/IZu
BBX5m2XGZRkxmJL716qegl2/OVLgrqpl8qygX1bQRGgWhdWDfDjDLL7/ViR0x2OuT2lEboQ1oecc
Yq7luKduIQTGpbhrmpHKT9yZ+BDm2jN/CdFZe+EliDgMCkQmrdy0cvpctuOS8Z2t2Fj4KXl00Hmk
SLqlXkhAIYYjNBVQ+JzVfdtMiG9L4ONwKCvzOMjIs8DtHM5pLmxEWKGFtEb+R1Jtt+sxWUi5+yrA
iUZhIXfGybY5Ts+9f3oKe7Odf1z4/whcEZdfdtIyvmapP8xXWdFRquLaBKzxHFMMVfsvLhTStw6+
z0XgdLIqnUn+zHyAjv0JLHofYNVB+u4fsgYS14TQjAE9r7srziJQyY3EFuy4QAN6AaJiDjhQRWr5
Z/NCtke3O60ZD5irgje4qtD8nyyIY3aIRxXGX9JXKIxhCZ2J02X73W37qxNdgu+vV3OcfBZ4mC5S
Vbu53AB1Ae3QBkn3l6hImuTGhTrmMO//J9YOkSRcD/3iQTMmvG3yryqeKEZutOY7Rf8ml9+WDOYa
pfdNGnsVJ8KMz5YTA2PEfzY4+TCwcH+UaCW8GJc9ZMLt6EpuVgXoLnLXVyJZQpOxSKYJiOCrWyJh
QcDV7YBXOJzGVPIn3vPFHyvlvSNOlj4RvlZ2ozfTqpk4JFqnTZy6tbAF7zuv72s5uRD0tPUSOsTz
WirpVlA600pOiVIKSBRM1D8GnM3YE660stkA74PbQCHdtgaxdzJkqKQfOrLGpByDAFLz4DdIFFqj
2GxNDOv6wnQ6gbofvUWrbaAGO4Sp2mG1MvYggcIRzz68GRuqD38epJy8dWNDcmNH0jbAuagE1ggF
Y25H1jHZuWdWfzQWhvG8F/PiApIS5+NM12hijCunqFQp2vA3Asn0OvRt5MdE7zMqt1VQWi8W//Yz
xNtyJ2aCBjmsSk8q31d4omeftBscIFzv5RrfZsN24fKBoqq3g33/xpj+4cDPIhXgaM9tKf9v6zwh
bvKTMSyVw5YXfAFFWjB+yX+4npdZQgU/idA800WI301ewx3kFrUD+UP9ndY7YDiFgFd5XYm6BuwH
FovWw+Hk1SG5NENajjVTuRi2VaWTUs2Bf5r+U+X48nli+nQl/CNcjZosDwF9XOk+y4y8oOvY9v/I
m6UmXo94KmWMVJL0TRh6rk27ORXKUXaAGd+PNBnikoRhO4SVzEzJcTKi4A0NvQKeTZniKGJOQVZJ
1A+pX1q3cvC62CClWAzO1RE3AL0KUzf1jJ5uXBnytGrQtCtlPnfF0pylddFreB7HFjBcgA5PciA4
jrF1KhRr2ogXvy+f7nJmmAJ25p5t+PU3Qmi3JDFgFcIIhegk6JLflMQdJZxd/DvTCntFMTAJSvfa
quynpLKlglGjsg2pewkQ3rGx9NA/zRw/HM5Bt+FZ7V7YI5K4vbJrbgA8yvu/y1tn6bgP97FpQAnV
wZ56nq2Xa0OrJt2owBk4vBsbZSv+6SPi68NW7LYqp3sQSpswDkGisW9bEOFYwOgYQYGRvaoIUxad
lX3pduPszVdo3joWBtBOWCJ7k9AWlbdkGvx9giHHk2HddO+o0wbmimuVpQd+rdt+UPnbRcPf+dXA
p4rtQMGZ329O133eDNa9WEzCt/VTCjL1Ouv1PSMZHjJI0NBDjvcm7Dxu4swk0uR/kLn4oJDKRoZ9
scHGoh58AKjgAT22iQkzywgk4H6ImS5ei2o+rYVSvegtRgH0ws6XGJQUXnqZdyJqIZmtoWBW6jEP
mhqr5DLrSgIlO4QI++2O5OeHnXSsDtoDqL0VcSsZJYxjjvjnaK9hs9kXjmC3n+pQFSS1p7RVO1Hk
NYMxVRHY+1ZeiLrHut0k3mii8RRGG2i/X3zuN+GjxyrcYjQu/T4wIsM42xq67nAfJbrtBz6qOSYG
SR+uksqrbW+OJAiSFuM4TET2jiYvuxacLBHhmZZVgdi57M8EE0GMKetjgcJy0Rc/siUtrMRXOgGF
mgLuAyudJVs06tAOwUaewwirCTaeygpYQUKDGLxfBNORLmUbqT+deWMuLxXSWXW4PTBwxwVK15zY
QmQMiijRTgLWRk5vqdz2o4CjEJzA5FHBOFa9xDa4UXGmiupz4Y5QKbS0ywIQBnfTLn+eWetbeDVE
eJwCsHtQXiDy05V4MKflTgNEO/N9DNmsT09579MLY9w6rKQb1HoS4krmPbQzt0kFskulUzs/wq2T
rA3bpeAZYhVkFIjp3ZhvzMj5cOB6ogoVHJU4qIn3LUt03QSO7xHJthB2iY4NybxN9hQo5r5B3IMT
4nY+seTh21LiOOuw4kG98E2nlKnHakmhCB4H+cdMcc5zXR5MzQPp6Pz6v9IpdQZDi8H1NtzY4gli
aI5nGlPS0LvUjjHkOJkXqXgB6MjsLz8on3OzWLIEJ8pj4YOWOm/Yy9hkJqj94wGKU0JeetlCujw8
tD/m6YQK7/A7hx7L4PruZRuBmRMK83D6daqOo05yhM1d/WNKvfKAGUrSwRPSHg4rPjWIDWpbmjLf
u5xTeVCPERSOeHI7M9YuBNP8k5nkm09XbrOwBWmH/pYNoPLTcsu+EfGslDzpBOk39+J8KLncrNVO
af8qmhtEMqcefyVzfnEa+9QoEfzSyAn8DXbPh3hF4p7Ju3PjaQXT2/B5SazcCrbqG0JfE2zzxKCL
I8mCb8XsvQko0LAUInJCOuWne8qEGQ/BBwtbPmYt6SYZqAlAiQUS+dC5WUV6h2Jcl8BjIzmT2kSJ
cDntlUjkW3T/PzlKbCK6YK5ahNBlszCSruJijkHWepe11QHIKWo/siYr+j0rRqFdm4olQqhaDom7
hDgco4Bz7MSVnng9nojOtPp256JkpuGujKWQMLhuOsXFxVmo5gzOwRh8sdeot3HJ/uf2/wesi0d0
Wci4MiYpqt3qRorlcVEoU4FdUfh9bsVpg24rkqYY34SKL4RGpBEdB6pYIPSca/ECXI4Qt/iOEon/
xG2OhxxAU68BrSq0qw3gJcfzalFx/T88CBoGrShcIZp4oQmlvZS8R54u9hwMYLhx6YAgjlLNHXbh
DSBk6rsWl+nVtaSXtVxvXFDuzWrfqg1fSexgH1JxDLUWakiSMo0X/l7GgW1RKzB9Cw8MKPC++vkv
IsCGrd/YD+AsQkuEBoOzYm/VpJeuoJxe5tiBSEkqjJcnJTPFPGgQZ0JUaqI6MWT/fTIRMmsE621H
P6tBtQY2WYShIqW82MXB9dsFq3Er0QBmCKecDhgmipyTh46wsmszqHmzbDuLaOlvxDkbwLJbX3DM
pAqHo32ZAYQfAdR9bTv4TEKcuyWz3HUwzrPqmWoTa5xzCOcEssCOZBKDWiiWvudrnOigaxDdfJis
K2sJsXWYS9jGSbmX6hqcuTvCsqAMAV4VCEWO3dazFeov0k+E7EKqjQ9B7ZuPqIYfN+GA/9SbLQBN
9Y1oyI4vzoMaaF0ALQVnhrNAF1IIvwu1iLwc6bf4iig8JcBKpkluUANhZM9UK0eAZTX5rqZtnLco
TNZjev++Y2Zl7IKig4xy9cJiBmF5M/nNqCx6r52a8NhWe8CYMpX04o1hhvxfIizrLA/G8/+G/NOv
35qXGJReZZzUkWAaXnwEcunpIsCwVb4Vr3Wj11FEpcsV6GaYIQU3hTLjcRUDySpmUte2eV+WhQRJ
7jVNUtCQzWsDn7xYNBMGhszjUj1D4P9wZq5HDGYByN6Sgpp04sNyJnWK+xM7vcdnNUUzgaIVWInc
IfEGgS2prOxy/dzufidzvyt8hG+q+vjLLc69y45oXfWtFBI+qm7BlIlDhWkn4M+eOWAlQD6TbOUp
JC6OyFlJ7yni/fLuM9jiGr31+ufs07VsjgE40pJtuggcdXZYRC0wDMxBJHCvK+1qJtDE8Ws9G64s
jH11A4+CR0gpApDrS+hroiBnto8RI7327ETjODiosHN1EtpVfexcFIOXR6ChV2qXI7wzI17dzx/q
5y2K3/wmNoXsKC/jI93ThEYUnPHCArqOifqjnEH0ETayjrtfiRHflC4Bkhy3ZjLT1IVaHuZcoWBC
jOTzXDysTNMldN4bQXxmIfKo0ZPPMKcQt9xZ0HdAKqnac3h6Pob0WYvW3UYhFiqLjR5RPmhY0GqW
ZBfhuHDa8iFDvuTzbZsfMtN3AOOPTBt62vNMlyHcsf+aX4tVMjJfXjavKY25q4A42EuEhTTxSJ/m
vYduVJXyWJeKzGcoOBJWn62S+yOnMn487kHyoq7LA2dpecHovuNlIoeoclKLyKzy2HZmec3kXytd
Wcub+YBQZ90ET7g+n4+DwOtKqP4Yr2Cg0zbXlf2QKc+PcuSLXUyrMzYpG4xdhOsLe7UXdgVplVTT
5H2rW0TUJxbhra+WVuLtLdn+tqpdB/DTbRtbH+qdzzXHpMNSl84k9KcojA6NLZXLqXzHXpv4RZ5G
FFuRYwE00wXHpsx69jNqV/AQFzpCR3IrnWuOt5K4s1eaT+tenw4afUP2xY8LB9eETn4o5B19i/y2
BhTUzLPketdBnVLzfYVEr4I/myNIWQF7ZMmG+ZKcxqjNv9s3U/XtZOubo1mgEkObGHV/xViKsHm2
9Yjp06YbMQNNmEpmpd/C4Ja1jUP89kyplGTe7Bgk+KGQStnFephT8SdOfz5w1YWf0puLoknnDaHo
aro8OykJ0oyDyppbcVnUCNVBhyDpwUFwpBpRSYP5jdbfcdymzKSoRAyXGAqDAPN1JnWjYMNIxPkk
UAqtPzIa46BDLg9ufTAhKAbfQbPp9XFyIwoGcUZN9NarCYmL2kDQPlBL9uUO7LWap4hwud3h2H+D
1kuWFAoprspcguPmN6VmqT/3G8u79V/Bn780iqk3PjYTMuBBrCWbu4bVWYwrxKn4Mf1x1FedFCwc
GELs7aTVcLVINbEqfLmjO1k6k4GkHp89+X5liFtY/i+BPcFbMPPHpQCFb10eYYmGngvvD4MtRdk7
IUUHyVCGd2myqV6tOyv+W07scADkuZH7ZnyXrM2pNgmnsES4K/dHTlqiGS6hiXt++ncuIzypM521
VVP7LnTpZa/AhkSyPxNi+aObU+C2wLxzAM4DfMmFRVFyuj3rt1QsxDb3lkN5Y5PR7tnq8G7fr8Z2
lPuIFjg7+wWk3gyj6VvE63iARL8giDxnzDtk5A78CXBx+x3puFDkZRGdc70bWA2jGGJLDhhOf4Cu
5vzbxpOoReGOxUW7P4x9p3X7xv37BauPuOwWH+KT5xo0AI968dHoSKcPT2Ce8T92bmRMtvC30HnI
isoKfm4x82er5UzcWJwk+55di3vApd2EC2nmp+Zx5sswKKAOtSrFPHGOQgJL6A9DaDq1tr/ePGPf
0ApRgGf8yVHJ3Sob6S40NuHvkM7rfbDD5Zp3vLg4oxqLE80g32qqM3+CWFdn3NAAolUCw0piNLTR
D7ckkqrszpHVwJTob+yukQC4BMKsrbrkemtlnYZmufH5mvFNh4jl4fFaz/4S+nqKYAMDLVe57w4k
Y+KKV6TuWviEke4SFFftXyFON2h4XD0LkP1q2kxxRx4pXLlTcnBWh/AtimcrtxxMOVYXeEIooSRQ
MC2oPr64cyza5k8Z5KBXOQiAGMkPNM65Iie41VIC5R/DDXqPsXGs7ahF2f9ummQiffsFvadjBIii
6RtH3DEyXmQTvcK0lggb3lWUaYxTw4oEMPx5ssW9dpyHb99yMnbGv9UReWIk8HvKhchh48aa4dZt
6PmHPBz5xlNEmWpZ6aT+zJs+PpePohv+UO9oKJHhcS+Z1h/K1CnCj8tJKlQKtroOf4Cv7w4pn2nI
KhDhQS85WkPkTo0ClCF0qpoBnyPcnTQUhN2l3o8fbdJ4TmZQDX8pnXf13tDq0n4cuOpreZjR9veO
8esIUgB9GwovLHBvECAGYBYtyfn6SVYKk+ga9d8yKM9+C/lmHbehI9+r+736wQQvHAwacHTzxp+V
wixSpgIzV0zNVVpoIRcWE18e+JhKFLM6SaQephAUzo30yomrc4b9IIgJgvBXuQNqV+8E5sIlqgUp
M35ZxjLIGYxpFrZOAhce+6xM175daxXCJps+jrLMPn+/hODQJTIkclFidCzeCMInHB1z+hfde3n8
PsIRffxIo60zh4MM2zm8bwZV19BuoLP4ZSzloUHeszJuXCItzBjj6gdy/3J+UXP8M+4L7brKg3JM
ZiJTeUezX31rMrgBfzUBYfNFYGND5+Y107069O38q/xqdWIChiTd5yI3GqpW4/k9OYj/wC8f3ptW
ujNTlPeceHZ/6IU/kNqY10XuFeJ+AKS7eDbGai4UFYoeTsWfm+KYoYoLEBNAl8s/KF42QMUg0bpO
9Gv1n+1YY0CEhD+nDdG+PKU1LgZy+w++e4Zwm+zeSrYvz52VbwSKbT3eYmJb8c1JAagMgUsEY63Z
B8Pen8uEgy+Vvfxtonc8B6RMiNIN3gIaCQoWZML+3wEEFk8OtfB4e6TKBf+mU+eB5NKlWIIE0ZOR
u+qZ1MzwZKRsxpu3w2fqyrbWdT1GimVqr8KorvVnzqc1NGk1XivQ43HJeg5v2T6Wb4BxlbIRc/Dz
RuWSCQgq+AsxsYjMmgOCc3kwQXGN8ubXAg0dVM5ddK8pjR8PNBCgbNI/3ihRI8H7Zpz71tJxDoVt
yzhoK2BkwptS3lBT9+HeZYLUkTbQtQJejw4+bSHe9CFaQ0ucy7v2e7Zx5ayUP8NGA0rbPDm9RmyJ
ZknDiWcFQuYZrJie4VZigB1qamjHR7YL2wZLIAKiAJf9wrdSNliSPC5pTL4RSyo9Oi0Bibf03zMU
WPpYztD/UXhPsF5WO0fTNhP+g3k4IPzty6uixXvx4xT6vxuYHq/4v2cATk6XtQukVjKlMl9CfPKX
sixRzxTiJGRoQYq33Rafo5ytgLRKShLiK2wUjCUnGDtx1oHzxF8DKFh5ZAZHHLuW14Tfi9Muy/Vn
1xRGSGTrxyHqkssQORt33EF19DaeLMadq384wlozzhGp3IiYTgqAE9Pzdc/WCNKdv49K7iUvkRg8
lqXi5yrBW2lR6h/IqLFMB1eTkKvXZpbZzR9h7w3mVXFhLmDrXb88D2rd37hXUYYRarpAUZlU2fNt
xTaZjm8tCwGzwbend5mCS9kdwU2A64WdhSKwn8p3+n4cGFMWIHDCq5m8vo/eNbkEls5K6OR4oBz+
9UublLFJQszii4kd5K4rYFX3A/oWKyAX477+hVZmKPv8aKr6Snpia5yGxJsuGP6Aln1DLJ4y9Sq6
3vDeGHuo03fIU2qW1tqmukgo0pCOJZd4sWLluw7pWCre0lgJtyiIn3YuQedVdCL+M1CIBiQlvold
khEqzNW1mxmQpvFudPE/8px/hhbAlfBUqsT1zQ1LU5K7ipHF0OlVCamvPDgEFXh19rTaDr3wt6nT
vViDchceWjNqf0dSu7x2ktjtiz2s1jbnCLrQlz1BQUQjpqkCHDA3OMb7DpdH0wdfNYEfB+3Xf86u
kcoEoQHily+AqlUdDThI4CUNPn3WchfO6wj1ZwZ9o+ef9FpHcwUGkV4ZRY2r8i2wmrkWWOiptVM2
hfo7SidYXVjTOeAROBRCiUvnkLLq2ane4TztStoNzQJmeZX9f12OUaTgeG2MiOM3cpSOwbJOJz8t
5Zg/kjFIzWPv2IsagD86iKct/3HHv2stXGV52qjBsd6C3VfX0yBOubmYPwh/bMwtsuSk+sgyDk4G
WX0TRX3EYwkshC41LfV5kdV0NITfXZ3eOfI4XUV4jP9AxfLe7lhL40QxLi2uVesC/ZQ0OAv8RVYI
uc7hVxtnpeFQ5eeA3eVcKw8U9LlRKBxDLJmSxIzA4Qw7cVcujY42KqaWqDZSoM1CdVLX6F4Wt4zH
sGNGD5YuWAqnKzCx49D+TnzJRdENpmYob5ho7GNyZPkuJELYflyTV8TsD4WWaNE55tm6LcxCdzSY
nzFm/LSGs+4Bc/gCoC6la3JHTV7iYX07ZLIiCDeLVFS2r5NT1WDlvtgQvFDDIzXiYoUkTp2wgCYC
vqT7NGGGVKhT8uQHUTZdzv6G37Fm3MWS04766MC8jtbFuDiSXenB5HAWFWOQVkcaIQ0J1j/IuK7+
HX+xl77fsv5AiePkuYMWekhffebAs2d1dUmamT2uEQ+KQ/JfdrdOVMInOvakmxHE4yALo5d0AARh
QqxavP0wqCXUuzLSgP7SK3ONNzfXZEYRg1nYqqoutlzGBLMvMbfx9dgbun9xt+PBsUUTVDWGDL6s
kg1qm3EdOZBqMUgloQn0hVKo770e4iykHKp0v+rOQ7+kKMfjcUXEtWtxxBleUMlmC43jX64KUjlx
nRyMQx8ESNe+e1Z6ZrFkT2NvmhNSI7ATSH0UwVW5Xov1L03tlJShqpf0XOOQeWezCmMY8PtQtCgH
IreTxGA6NadwQlfBGr2zxFSArMgdlEvi4QKenYcBAOTcbSpJFpr8aeFIfustXanQkkYGJErJ2Xna
d8MFy9Qa8/5h0J3KAyF6oJZcS/3C12u0jszXhE/Pd2HhSqjSwgv4QUfquCIZxct4vpYAV9C+qyAa
UilpOiFJ+ySUEme3IRXiNJ0iX/IZTkNAzOubhCH2OnuPI4c8rvf64x5kb31qG+1FGpLC2QOpl/i5
0C3RX3Zx/76CpMCYvZL9UOzxbvnxZLNo/7GgEYIN+pyWDrplMdnjpd/BzYfBXT9i0Xot0N4YZLKe
Jr8bGXLTPKg2QT9jNBnEODuhMDzqUq65osodZB7OFRavkg+SLEGTtyB5Uk/+nnJ5irXrszRfLdK1
ZBbPwK+Chd3m111UHbE3HJ8fSC0BkTsgC/y7NfV8+szyrWq8OQPw35YzuWnr6f9zB9muw5RGct3E
j+uE/bmFOUSWDMfDQcO+UAMM1IYjWCO2RluXE0e0b9S3X6kJkpa+nzjjTItxkAxDHuticB2hG+RL
ZDIesG/sMZ596D6IJBJIGGMgXcLBRfYWj+Tmmg/hEDwVHA9527/hEJcFw9/fgZuTbaoE1g1yAYKx
/c5kr9TG6Z4xuHNauIAsnB/K5vBDJaUClTOsza445oAyHg5Ewz80LR5sX6vC51nnm76c4Nq/Obsz
ZLnlDePmi1xNkhLLUCTOVSKTvmNfTuVmxIuJUz11dh62Deqd9BckKyOQ/3dIwJIGZDR3myPQQm66
MEe2oNSzPQS9bRCUnA/VKrG7YBc5ceqD34jveCeKXFmOEipS3YIZdeTpogpYM1jWAAA86hady/kB
5UXXpHc+5f3A1ajGapP9HPkuEi6i3EgXUH1Fhw0XTNREUky0q1d9nTAK9WzK0zNnJUjoZIKp6rNg
XIa1Cz0gsUcw2KVKH//5RrZdTwOgDH4dKltB+YCXy07LE9CrMxoVAOU+BW6hcX8xMzHZjFcC2t/u
6UYKauvNg+hs3Eu6jUkouxCp1JE7RtXH9dhKxAhkGuOnZLGVf1JbzmdjyOTeRuqAklrRhQov1R2O
XdibjAgFNNxo0GLkfQh8uYy9IJoZ33l2A+p3idQylA8Y12pxVMWnA3Y6zeQWbhivd2xriXnjJ3LR
Wb9CjomwnX2xX6583y2k46mgQ1fMBpmHE5KnZ5zrbFwDJoptbWj828EtSjOxq6iUkP5q5PuMwdbM
z6gh0oMKO46zMt6z95A4uhxIQ0Mzucf/nYj148RCc4DpB2zOwRnGm/dNv8uT65M5ZcZ8PBtHG7o2
tUoD5TkxUFRmVGkZVjahNclHBPjQ77hgiB9AIw5KPWAYdW/twKPHUMS5Mh1bQAmepD4Jo6oojiB+
9lxz5EFm4CEEqUrSZxcYzix04GqYK4Fh1vJ9Y3zoDSn0fphMxtuHu4L58GGIlZ2hbGfFvZN6WMXz
ILjTh3v6M6JAPiKFryfz0UhkXvpvl7k9z0cMx2aRj17fArg1vsnaMDumQlNHWaPRkENNLCDyhR+X
j4Msv+PD3iy9A+YlkGtJmYXUb+nlZLqFnHUcLattUVwtErwIM43YNSLsS6YyKvlPqsXmtY+ht0VE
I0mYOzF5NAGQkns8x6/S7aMbXRpj38ZVs4ZswR0gEHhpwghLsAqJuB5DlR+fwaml+ZrGvb+FyCzi
b4Hz9Jp+Bi3h+ovalDT/JDxs6GP9VDob2oI8DUDRAcQUAEUmf++kk1kdXLUNLkwvR9SMGmeXB1/Z
Nt0ZzjZ6GmVQBOJ1nJ00QFrLChAYfX+pLpHAy9R5AMugtGqoRldMQ2aFeU8WVzxh20w689GBMGbJ
U61eNJ11FQ2RlAZkqy7N3m9mxIBvMs6ZZv3WA82fmKscYHnR6Of9DeNDW7noZr5SoxqqOlZhwGLQ
QfhCeaWxLYv2RZANvNUofVWXxGibs9AsuM1UIhRm/Fv7ERcdvoOaFL0JZCL8IZRCgA/4Ehg+ym6k
Vh/H6ScQx0Dr1WBy6WEB1IKNZMVr+BFcr7BrxHN3Ot/66iG0foxkOrd26WYRpjADC7oE6rBbHXEl
xe1gpscQvts0aPrdkpTmy0+8VOxkOzPiILzUZeyiVmg69DyTsNWUjqvCj84dyGBnkRgNWNclluji
lRUsZepKUT9uvHuePnrCJepFI+f7u5HmjigRT8isk5d68cMK+h1SggwER5O8E8VduhToDOQk43Gb
HBR02knkZzSv4dgvJZG2i5gZs4ii3h559g6SE+fvd4KrALMrL0rq3dqWZGtrnQPFBwmG3YzvvnrD
TnKLZDOq0X1AOSmRNg7xmnt9yIRWI/uTWasId2SGzLy01X0v3iC8W7V/MkKbKLQucdR4AT2QUJ/P
q10rpTgrOTO2JUSzAUMoQ+XpO2uQI6tJmoIpN53yVX0rkrH3SlpZ7/1UBlrWaCzLZdyja/Xlmkcg
ns2KjMp8ZDb8XvDCORWPuaMUS0VcwWOS3D4opqWLRVqdSH3h27bnOGVblwZSNecxptt8cbHOfgJq
z9TU5X+Zv/vHIjA0EaEUThS4+nPWinx3gkgXfLa5vMhyz0aqjmJLbksOystJEe1K3Z7cuwOCEou2
c0y+zg/BdduYPJ33JQC6lsV3YCExSMjc8vGGh+5bsAW+qmt4EbR+fzuO/8hXQJKdrZZmCzqPXkCR
QqUQcsJfsKnH92YB/HuzM1p97wsaKUa0mpKvpePTKaLuZZrWwSSc4UJxXifBa6tKoM6ytFqBnz+U
rS78phAcPXQbzWtmYpj3JZiyydq0LUchX17KLsJmyUZ2vW54Brdr+6l8A4Vw3CayYQ0mmY5wis/c
0vmUuYpQePe9rwrTPFsu55kSAWMEgFswvkkSem4JBI8IDg9OIq5YsgKF+aMdWK/PsXD+Bnee3wWp
VKQlcGkp6W7xf6hzX7HCdfWx7PtCtgF+kucrSjuB2sU/DNQWI2I62rv/B9PEKJZh52Tl+bx4w1Va
hQbNB6I14qEehE51yWCJxedsZoZVluungzzTw5U06ykZ9VHjaXibiq/eqdFKPSa8g5MB0Ez97+ZA
Mbl3lNFJit2yTg+0QechFei1JlRzjXpwSOqCMlaaGG0OVBihXayPcigk9HRQXgj14olIco3i5jZP
ehBuVphSrHUNaLXeUI5TnJtJBSJu0Og5y9yRUss4e5G2rvB/GY7OS6zw6iY3uKj/c7wESGcubImP
fWt0zjQuTVOEmT/vY9IKGhoDyPJwJ+UCWeiS90Un8j/uBu1w7N1a8SjXwCG8J2U5ur3pvKXBJjqN
c39iaQNJB/3Mbeaa+5d5+hLzZ1B/1ZuWFzFRmtVtxi55VRMoyINB1yiKY/uDJ04zB2hn7MkG4kXj
urg0QdbIGyQO+ODzmVmBFkgNt1mRTSW6sjPbDjkLco+X/7SsBcKPPID5b0jJ9fMK/JEoiUCObLs4
EfLudOq6Rdaa/ruh52aQkbZFwUui0oLu3SbCgQzCBbWp/wHXKOTFyiRYRp9aDfOhPoQsJKaTlxfi
MyUV3dWfXtdNzQmerd5SAwcCv/zy1mTBDYaUsz5eysRKDi6Xu5iBagfh5QEuo+sOBTkeK4U8OvnG
Qhzwqa/FkyoIwBqi5tLXKf85R5zPF/FW1JxnuTngkLStq22a9Nkht8wSjEx8VH0ApEO45I0nvu74
QazVdvyQDRWGqE0qCSdB1vMOh1teAH2LjLuwfAhB3Z/X8EYFDdwUlO7V04vkPVduiMAY+nlYazyT
5GeHKbyxXvSGNwpQkgQMwcCB4LxK0ryPcx8cZ9gO5bNXObdAGQquRQWswqA/tZ9f04/a9ievbCCp
YT7+C3VelioCn10GJ9C9IaBzwsePq/FIEZy9LSpGjnrlziFRShO1Lmns7nNhjbE76NboOYjQ7SmK
XIYRQ78STG7U2c4XeCQ6qqYSooPgb8Fv4vME7PMa07I1w3XCeXiHArwo1TKwJrn4n0XT1zxSFqN/
sjmoyQbnVZX8fvGQYq0qsfbbF3QeBOtVQ0Y1cZDRtHRg2ZshELXbEfWxeX6UvCQI21QLDuAyMF/+
HWKC4XLYnJNet0Wyo+H/RlvHbTjC32Ad7d5Ev4fcFuE9RuRK+ZUMHgILk6o/8PIQn+2mn12sob+u
GwMVKchxcXwHf61wXQ0B001B0Ag94m54sKO8QBBH/TLnllmkEZaDhR7evQ54oS0S+vRrnLtHInD+
FxH05hdXrqQjfBZQTyEAaGM3vvxp8y48b98Dzz45e9RclJM9eNIXqzEalFFh0dDi9pRMLqCIdaBS
i2NN5SsQkhvwd9pJsFBCHMxgRD1DefULVEwMWPQK0gafM6Tuxkl2leAl23GNfJwzHk8zkmnmq68r
TfUiz47ifRX0H5IFIh0i4Y2mawXwwQGAQRzqgAeIZShsPc9n+qkm+cHR467TKYko8dnvYaWK/HuT
vORhGUPhlkq5xay6PSIXRO9KxVvtHiM66hX/aR12hH3cypiWmOImImJezXX17+yXvg2p3lpvjS9X
NBYSg58wdtjkCpkmfba8nhS7KqaiDWXEa8jdJV33Yn79PTrhqjMILwkqa0ULCbaUfigIOStMOerV
OPZtGieJ8YOTyODTwU5p0FEOHBUP4izr8u2PAxHuOyfgvUgrswR+9Hwu29IjpWmel003vtGjQmWN
4mDxiG0xav+GFCbH5j3EOFWTynS9cAXADPWNoxNY7zJk6YsVOh74kly3l6wCFeQxSxHxcbcohXOh
y6BSqe7SIu7MsPXOS2teCMnkbepSLuLZPd3wUpUZnIOSXPL/hmdGev7KfdphJishZ61ij7PfF3as
+GM+bN1NB8C4cjcKREhtClqlN6S5oAwJC+aGFzSVSMpqPFyCsFrQxyVbQGLE186oqpB6Ob6z2nH6
RDt31iwqGYhl/U0LkqP8cmB3yhXqSya3GR4NJIFCxtDrjiGduceiHWTNadbZhF2Sr7wjteUDYddU
w0ckRfKbiBzYGQXE77vdMVwoAaJsuCcbHCRBqcB0gB17Co0XvN0s2IteA5zZzkRIXiG6LexfvPIg
hqutIQDzzXE4SP3Vzx6KQwsmGl3w37XFTCl28y8/6WINVWlIH2ND8BlN1EFemRYXJnDFaKZEHUCz
g3hk7o35S5Dly/HgYR48SJBfj1T06px+b7/+YRCh205tbDQ7DG/8EKAu/Soaf4lN9zLII/7OfjLT
51CZOafhkQW5C1ATyuElfZjnksmjywlswk9oq7QyBRQOzsZRqd1y0q/fH8BxDhF46dFjOy4M1/aA
7mp5jxVTkW9LLaZs3KhdeT6S+YoEiKFmIXexGtjFxoM6CRMBfJv1JlEchYH2RUj84Ur2mP9vtI8J
JWVT0qJWB6m3CiklkdR5ZKoOOYgwyIwSUNrXZa7TVYCzOQI6+hCE99dAbZkd2aClcob61i5+3XM+
zrCRs1VwxK/wvrxnaSqos4skBfkF5hNn8tD1K9uBoXdGPZoAcg78Vbpyf929QBDAWArCevYPjzAo
41kF/Y6WLSrqASsw3ObYiSY3kF8cZW5bKd0unXxngdN92fTzLu+YUKp7AzZZXBLD3kpys0sL4+cX
DaKU/Uuc5uv2n4k/qRCGlh+2dQFa9JFLUJzwAtqw2OQqwumZaha6GoSGwG565LnEAsbfI31uoR5T
PNceccK7usVKjt6T1ABTzxHbw4bLAXOZAK2riPRJ0oBQuiuVUMPDC2uutTqtncfMeM52hYQBvyrj
PLRfVvomfVttLnI+ESU1/luFoAj35w8aiOPtBp0uZN4FGSlYqE+VSzVw6ZhT76MUsyDrRX6LYvOF
cyAk1Mqx3vFb5U2dnRh06ucc1tPcnw5KRCTcYOsu/nRAxKX1sij/WjSs/N/3lD5iZ+G8LHNf/1N+
hkSzvzuN5VrFIZcqIsbwpn/EiJQmIe1bEDRN1Mbtc7/GWrPDh7rN6ovaW9fg+ynqlLAzZwBUZi92
urvBxkxeYsNofUrYbzrxcbRmiAifSmwc6P3lTD0DI1KM4KrjJH/FrzR3CWwKP35s5tZEg8U2Vgqe
nwlD1XBkikFI/cw5Zo0SqdUxvRCbT6okKewrIWrt+IxUF/mes3wkZ1RvrjzB8PXk4ZYzxvA2jJf+
Y6QY0jysZwGuk22917f3yKoibiQ8boiNPxfWzdgFi8CpFsYwYxB4v2ThFORcWAnKIC1VwzLmlP8b
MOnWxUKEhFedo5b5KNyH2sXmtspyRKlD8P+90+zFZ2mS/vMuv2OIy+Q7+v+i8IWqXaTwVMVWo6mN
k720MrlNQW/0WuhOAVjLX+Iqkji0gTTp9gwMkFLe4Te/GP1OZ6d7xUh2UW717/rJ0e7ruJ8E0cLr
omU4IxpZUW8eooBJnDyjXwdNel0CjuV+Atda5AmW2amYazDQ811Q26K3Cr4yhVFaQmcBcMR6iEOa
XVrbv8p7pyA/9Q3HMj1rpAGFVFXYCMHBGC43GDH/tj6BdB4sG7hUxcU9vk93J4LLUwYsni3E7SZt
j5o3CL9X7KIxxNOndgQntWaTt6wrPp/6ajxsdEO1GoN5RMT0I2nQgtzoO96m8AqqdKx0yWHCQ5Yy
dZInTMQ5FXTXiUhVJYFc1dnkAu47RQwm13I3eba5/dufpd7yb87+FcUB1C37c9mgkXrOZ//Vqgz7
ipLXxaNsCkpEaJn5Up6qVnYdhgVleerY+ohz8K5y9+v2lCFzrpm7xC3nvcY7tFoIk1l1sKv7gY6a
6aNeLkIIk5nZ6sp7JxXOhvqhNB3hkjgjCA64M8l1YfQCZ7Ii+g6qhkbwrzoBaFUsldtXxmNiieXD
VwdWGKEqw8B9cokXHBU/Ji+4xEtnzrdEWldp4J/Reih32JP3h7Q+il8uqM+EpfUB4ugSOjKKpXnY
q9geAB5bkd32A40giVMk4vGh/grmhXqaEtoCYb5g3w+8v/uF4LXqpIdAaG5GQgiXgVGan7LIFkYA
ypQmtGBaEyLRn6I+tvHfhfyKLXFklNiiC2yFxXXN9WwA0SLv3eMtBEuocZaZLyTMCPXXo2fKLNN2
O5McdFqsfJ3jrVWz0WigoVDw14AJzAZIjgU2edjJv+xliFlFE/lmdrGz3kMoRw241UvgG/m+mlCU
BIZh/wdYeaFQEQCXdr2wahtEABPDXSNMHFdrjKPWT1mo7q4Z3uIBBvfdLytXOjU93QgsMWtkJV+Z
A8YZmRYE93Ef7QkliUpmAJeLPnej10tLK4muQI2QlmZnX2VT4pzuZTpx+6JWN2IKjo9tPlAi2ju6
XET8zu1ViqAnZ+uCOx7IFKQsLTxMWnipaXDB7/jA/HTNyA8PqZNlv/SSlVuYfUWJb6UJD8pMmJrh
qHIfvJIo0iuJ0Lm7jHmzALlfAVqiMIRh0rh/bSsGUkwdfuWHAbNKv7yj5OlneH3KWf9um3fewOxd
4FhXz3uKtN3gkPDhaBbDgmvRTqrL5Mm0xHwOSebQN+B+Uaw1yUeR1MgpYbPUk9G/Ni4vywWQRzOF
gKIrz/lwPA55uZKbA5cK/BvOTGhtRLaeMeXpr1+045p8VShrvrGAEmKkhmjc+QOi7LQEPoNupigi
n3X7gQV8Sr8C7+44iG0S3P3lqiDswpORJhycGueIpGZsIYaq61sBrGm9/R/NKGser70j8WRx+Mm9
emN7KNmQ51ItTTjpr8wmB3jdwY0haw76TvJIdM5FRU3+CF/DVz5XnWJOgKO/VymK9/KZCzawLgCt
Mvwy3lhryidlgTO8WA48MyJ8ScXwbU1rU/nLWaOgv6YqDsmwmMw+LigxC+zKLJzQScbV7TxfbMHb
648Dg2rejLmtRkIQgzHPKJ/JYoi8VqlOFPJrssEugJJF7CphKt1XBd9MgeigVJmOQCoyIh6A7tf7
t73+kHfAvA7n04hVVVgp3STKRJ83CdS3yfW/Q49pvgrfpLenLACmqMIzb99ztsyTn1wZvo5SzChw
eg0RFnFAmWS9tpkcmKvbp/6CWEdQ7EB0z7GgkwOyKnKxrUR8fNlsU5MO5KxdZ4kApwAVGb8pyamG
KbJxgbDW858bYSUmP65Nyr2EZVRF/1EkPnkoA/zk4rVhveEJvj0l5Ee/DHOaMzcDbTTmYjCiCLz7
nryYBFcRxVkUNRLHBADlErd59GZ1nIatUe3zkR8Pybc0s46ondeL2SRjXAu/fyb16Z9owJfBsg5a
CjZxFdmFnlki03WYTdM0GL0XGTqmP6PI0j3IQOavgw7U5QV/o1PiWHeWtd13O4hCBTxcnJmJjIoK
9TNkZzhoJ73uJXU9h9pSHHQC8dzIYf2JdDTbjW2u3IkNTIgwY+0FFp0UKvO6kRr5uMvkYxcD9dy4
kV2mwMwQ5j48w01ufQTI2GN2phTdXb1JxGajLeyI4Rg08KlxsuGrhMBhFdhFQAK0g4jyx9/Prw+D
aVG2s9VMev/9Hmm5ZCxDV8a/hNCzy32vojsekS0qlj+ygx9IskOF+QS/RICkujB/leVklIE/b0DI
xTQuQbq++NDnu1jamwNFlyleYK17vscZKc3jSqCWnJGd6/s+OZcU+RAyIOMkurlvXxUPdWEkt7nI
J+vSvPuvlaEpM/OcfFbCjnKVGM6yqzQ+DRuzzR+G7rEmeP7V8wCTc8XtT1QXE/0j7n27miRBA+wI
/tVGeZJV4WP0vhh9o91p/P7niMSFD1tuwKDTLPYvmevislBU4dkE7H1HRWVSiwwyZeuvbcXuH3uH
540txgDixlavS5V3uBPA0yLvNVdNG3J301HdEUT02BuN71qbwmN/e+vNvpkdGM6fniTRL0q5BOd6
e9GvCR8s3IsDms/jaO8oXa3cYJkJNrSxw88w3WcBH17vDHEl2TtTO2UPRBis17sfSOZV/S6b+hYw
CazZlKmtouLH5F5cI9Td4IHr+kxS6ySQM/BXkBq1PhkPbu7eeNsB8q5u8bm10vuudSrDQ3VT5dP1
D+X7LyVuJkQ9ESc8QV7KX7hINEZRBGQFRC1lHlGhy6yI1aOQ8oXizlvqYt7IVcHMX2xE0sKA8uIp
pPdPhqJ2JdZH82dL92OA5tu6NPWWkk2m/XQgtkxerRIthnMtR7cRb67Smo4l5S7YWXAz7/SiOVEe
yfFA6shO9u55cbue1TlWZ06rijuBxqllIm85DExL4Z8XEwOWzsjsxbHKj01apfsVo3lNhqrqZ8wq
B4gsXmy1Lj6IzQ3Xa0jZBw81h2frM7O62uglznrabdnxB+FoKcP0Nwal1sA8YcncUgCYBzyGLyh0
i0XulAocL9XOdsTszm/YUFDG2f3w7cFCHJdXIL1tF2Y1gYgi5l4QV2ATMoJW2Hy8nBDIzT5uamMq
dyq9QMK+hXLnXiYpff7kTDgahMcEXPVldpSQaxgPYeBbDtUWqyg9QUsaG1f6FzThmoe5iWrP9rT2
mPIdjUydSWAPZL5OHmN4MrcNJyXtEba0MqibOvjVDRjHrHezHdakAmNUVgRmbZrMGIaIT9TiG0qp
zf1tY7F+dAqoCroINx62gposk2eiMqREik8N+j7xbbqZkv0dfjzZ9Mqs5dk/wHMybsjBGY9gtYo7
k332diikcKm0e3tNQOtBgMHdPDdo7IGRfoY3Oq0tFxkURM0/hG+PZzZhEBJuZFD11JIyPdOspwak
OaZGxuaGrWO70FDZHfw/0Sfa077b65Jz/a5FnZAijPlvLqZi6Cu1Qmx+z3Tl79m5/kbaSLl+MShn
Yvu7BnPyvBZFgkpPFacftO62t2Ecyaim+aMkOCJBsdgDniM326Twd61z+eg3A8if1eQYGaNsbQpX
eQes0qvJWGQGOq3KDBYqhun+vNLoXGBWOFc8+KPmDoOH61KMJE4kWj0VMkQ2DRuh4VskZvUJjUuz
OE6Js231+bDRd7GpHG7FY+PwykqpaqAC/3y83TPoE6zRyoxRlEeeKjGmhdCzvfPHAXvCTaJzjMH1
s/FJZX8RBMlLjmddi8ONLn54/fFkeljlLnv+fOwEGXOtK/boeu8xMIJWPg/qHhf6E/7TuD3M9v1m
dc+rh6zbxba6O1rqo3W/w7wlAbnfAYKn+ttHuX6lFgLo6tmoi8n4ZerYKiWmoeEOOCe09utIOyTE
tv7GDYOIo0yJ8YmqgY5il6JK8uf0Q5ezH0ODUt6RRPtXfRzr7wQ7bMsHUuGqnqTj53pfR5/Vib0M
RO4614dI0RxBLdlzDSPKWmEBVL8hfS4m2ulEB+WHqBi1CSxP3bTjZjtfekOvAc+UdD7ng/JhCeBK
QR1G0BksFVAvoe7Y3A5BwxG25kyATKFHcjUAUyBDZ16DBImzW02RXQyNNyjp+DtQlRn5bLmgLQvQ
TNaHr6/6e+miSopI8XnUlNcZnUx/JmEdaoCbzIkLE8iSodifUgN//oGzgWbaxW31BKaFj+rh7Zg/
Iold/cFPu5gjOFB7td/z7DJnvy66KMd8bMkEaVnUhqvuCEkLFIUOqu0zfABGH7BfP3fu8E2lJNm/
4AzSJ7xubh/DjiYaEK5O0mdoVw160ziDNj9HQn1mjT1Z/DCGAeImsmsZquMFjk+bcZCuUye/n19j
YDPO2cISs6AbYhMCZKkSxwanqOUvXWUPWhcWnz8LQGlBU61Q+/4ApFKmBZpBK66NvghsFo/ey/B3
1eJiwxxPZr5X5V35kgK01Cm/KyA/LReRoRuRVEs08ZakmNYu+8+A2toWeWwyBjw1/IP1A0wobaVT
enpLgCMCWEzUT7yN+1XaJS/8BEJcjuERem27kQ2XTdacwbNhNMg9Ai9x/8Ntz4NeT2DYE79z6L4e
zvLRf92yJds/CAQUHVYCpuRnELUuC6rllkXdYXTr5mtn4YoA5HHySr/DWuySbctnKH3MyY3HbVVS
Cu5IXp/GMGei8Qt6w3wUk3OElKfrYdh4UrPhp36g0AMK2sznDLbekLqsFarNW2HJcBoD5WeXaLae
FlSHFioWvNewj/UqK6XjFimgKwD3cBfZ71ManUxQ9pn8qMwyQJh5Uzw6e8X/ZK0ef7WFfJHpo3MX
t3XwM9ogMtnXGntCW5Mr/k5xem9Q+aXq6hFvj1UR9EnUywZ4MD5vkw3yxB+vP71vfLqYFOF8TyQV
TS9teLGcED2jHkk0PcFoRPWmQxinNsIeTXOYdja6ohNO3y4scWQ4GAjmAWDPnwF8iI0gzGUBMRWx
fNgMjIZArc0x9C9o+ooPQN7cz3lNe29bXhFZFig05wFUVlYKfkvPZLtZb0uzsHqvKQRNpNIXtHoK
pGi5DwtdZEMm9KWxLn8g0UTOdQ52uhIyvmzuwy+pwt0GnLW17stf1L+n1b8E/ygOmF72HMHNiB1O
ZPflHX/2erWEn2bez6TJLJ/AAvXjTnGFqm17lPouWMAhYa3BdFQfCGE4Su5/M8V+K7eLEjLFYPPz
sxsBYaHpQtyF8FgKoWuv4arn1scuSpAyXSFLkd6/LkW1sT1W2ldWy5s5iPpOSHEGuRWIRLkPnfx2
MmGsKhdtUda7HcyzRKjMF3Vo11bFW0eiczdmHeVtY29iUhSLbpQsVeQBL+k6Bs7nTrs+LjpJGs7e
hbzhqiqxVeMZt3DlTKSfIRgkWAWMqFJaITmdE26OujQ4ZEqTjhU5FdF4TNQdG5OmMzCDZlmkud1L
8QxM18XtsqYwBobITOyIuQwjbp6OQymWdhCnmAXzO2G0mjUmak9hFt/MpRXSf/pZ1szUld4zJTXr
nyi8Mby0zUqIm8qnBQdnGTitydAKBJucPUhkfUyG5ejTEnjj6tnK/zGtw9U4TVy7hFvkuDYE/M7q
PaYA6Zm2EAf4sALjIdrwoWSFD+t9M/pcbEleQ80ljrnWTJnDG7b4vHV6+WPSeLDVgWh4oxH4Swan
ZldExZ2BsGwjUpZjg3yF0IDFo8qypZH2+ntV4bj98l6hevrG7rUyhu2S+BsIaLya6+G+REVDN8E3
nX284cFH/wlQtWw5145HfhwoJ0S25cWDqQ8jaUlbsJZOhmrRZHkL9neS7eetnJn4fBggUebqE3UR
dYznIvD8v2hoxhlvIS+wSCP5r8+4QhjR83E4nJoxqKqfuwlOnDi7BansGCtpc2xpo8J8H9ZK47hD
JEuXvTBIYUQWxYmw0zix8Vxz6hBqw7yE00PjXk2+pVA2JAAJbjiGh+AO8rcJIliTI3m2q9CPPRSY
hSun/huEGttM/VF9HE4sAVbQYycpt+vfc5sTVtofXBEnf40uj5OmklZGoO7yJICgxaP8xeDtUqb5
t+VwLhx+oPKROQSnegpE7z9l5TDJKvsRHngqJQN5NRTyj0lctO39mEuwt66b+d43Afm9korW0y8M
5f1+g+krM/zlF5FO1WnkutzQh+SjOe75Lq5wXJKEhx7I0Iga6tNIcfxMEKbUbraCU+tzZh0HEuC6
vSrL16aJ/dy7HL7UIG1D3+U1AOxTdDd13znwciqoacgNVV+zu1ECO9kuZ6VeTY5gXXfQZLA8c93V
o4pWYIUTHfmc8WLn45O2Hs79e49Oc2ViKc34uKjGLBFCkEeyt0Lh0QRSRlnrdx7BIto981C7CTUy
UQKLQkEBZ0kX8bwajrFYavxFSrdxZQDs4X2zY9x8E45sDREwBEz56C82yLdPcaWcBBrKX0RnZAQ+
Nd3oRYkxrF/GkYpPAFMJz4g2JKB92xgO1Z0E+VYtL4sk9gnqq9ioPj3dRBFKbtvn7HUEieNxtDTh
EWqt3CGK3b/vvVKZFr55Dk1yw+bhkJO1hcRmxDSc14my2QgGS8cOQnoM6f4sfOnbba2BtdjogNDf
kwea98SxHBLN++vBs4DNmSsS98qMdfI2V4KwjKUfexXYSVm+QnvqFZcTG4q9a9Lpzkt+g53Sxqjo
HLOWhq6Gibsw238zko1hBGbwuE6vQCSGbhgpNy7KmjUOeJKRmEEtgWtHktJnSEitst+u3YYKooiT
AnKifgrZ7vNugFZ26rvfD8rOqNzhANxqz1REl8xhYDnKuIsHA0EdBW+PwN3a54oROab8bD/omL7i
Dgl6HmO2tVEHVPHnItuFtCK5j7ByTaP24ikd24yJSy+qaVzL7Zq80Fnnxa/qhh3I5B/sYIKNscl6
4L6x1KEyYtxAPPI1mTzavf01wQIcyZD1iktSitdMbPqnyQusf0WLimnj24burXYQIsjYz3LOkiWb
+PX4PxgyLxpCAkYEahUIQvlSDYrAj46cs0VdI6jQqw0stci/pbmnFLciyrsGcsEOC3/VuNh6mWto
HgE8GnKGLxB1JAFHHkvwsK9zN/WkFlhuEPOc4Uz10xyo37jEo5cn5x9Pv3QBkQxuMmk7aXXim6mh
xSt9SMdJ6TpGpdK7zo1A2JpC42VfpvOSxUXQplJGt3rsSDu55wkEgIRDXXPX56NK2qHBzgMmWBCm
LLcky7hof2K+A/HaXNAefKOkbUcYOSeS7YiFtrYVDXSm4nqB+pZtlxmKSYRQ/APycLfvWHSDf8vR
arHTXK0hxjgT0s/LsHS6rY8ElmjpoOvArWNbHa8iOrU1PkSZHLDUduY8G+xtzKfZTObEPxE/ijKl
0aZOXIs4cDECDLn1588h/qGpVkjkZYjQyGW2e4NdzhlR84DOiUYBrw+esNIWS4Gnp1T0fjHNHDWe
mC9zUJ5MYyovTzXPhNTBjf6lnwDUlXR/wQwllFiBfR/LSXOe8qLYHKTYKpgt98KZTp4YvdHGvxm7
Dq56nJ2t3AZjltoqUpXaHgt6gbOOSETlLp9OMM9YrJRpbAnlN6tQlW7VILMDJo8HxYlQHzqIbXdw
LoXcnPpuJ23GrAnnjQbeRyv8hcQXWrf1kLujB9+cT0xuHyUhcZdPNEXQGQTlRG6nITV1Qubh5tn+
CsrZZghYXOGWlfWKqB2Yg6ctVDRFE8Uq0in7bb4eWSbrxuMBqVEy2l3pfUlbAFcVxm1d0jNhs4D3
csIw48i0CEsgcRGmaDGG4PEP9ygwHgytghaI2dpYCcwFsKNbPWFi5lTtxtrnAjCbzraN7dcKN2Rx
0MaqM+DaJnufytzdkF7YEHZPOYVY2uSjzmhZncJFbi17qDhXwweSYuTIXInGSQroELqv7y60QS8E
1xBVqkg+xwtTMkQ+dGsAyeUJsB9r0rAsHNeqBGMHP58V+sE6ZN5r+N4qUDSvwKS5fIz2una4PlId
G3bu59jGTQUC4NicT9QFomvJlP+Gd7zWYv9HlFMcRv3Hu7T3fE6FFjdAwyaLjdJW2RFZwqXmMmzd
oUPCjiKKX020uHCmMKx0o52hKlIgh49y6YR9/TvUYwZSfahQfZY9xOI1xocfI0TdBWYSK2UY2NIo
yvSVE/oSAEOU5qxtR2UMObM839b4t8UUonnZzqlAOmbQoi3+qKHsXvD8Vr2iesSrcTv6pRDfjjMG
7Yv8XrTGHnvfjwA2Pe4Fgci+oe4nSfZUhHePZOpcTAUFwFCfFH0SLBWwR6o8OaDupGJvmuUMvGHD
7JsvsUtizfeZkmtHWIkrvl8IAZTdPWBkUXWhMA3CNKPZNIJF+lbpVKmwhAoTkBe+Ju6J4G1P9wco
hfQnXzvyJ35r90mD0kYf6ABp4TOhoM/CajOMaPTC3X2Z3EVN8UovGuqRsdn3ixD8UyMzwc4eXRmt
nHskbf8ZY/XR3pd4l91Je7n/8a+9QrnHFBFQ+5mQyV/z6Pfnw/MRLdtFi/mp15jM9LGNKwsWrS4Y
a5uZbzGnnOeSvBJKseGq0ln/hTsXyqWKU4e4aU53ZWjgMraGWjGf/oRCq4T1XlS/atEvWSVPE+Ey
N6AIBqH67A+q6xpqCsF9YZU5BOttf6hEaO51n71iI3jBG3/CKKgvLA7HIDgXfKltvuYmwkw8ewqt
N08BmkG7x7O/l3+FdwUz5J4NXTKF3F69BOacLvuDLcijGp+CEnYrJ3gDcfjYPGktMLrpMfJcS5yG
nC5y8BoueaoXBh3ZRiSupGvdLM4RmDSCaJ6ce5/TjIhkXb4UsR7B/LCy0hcfBhYM2yT043OxkKXM
fOGAZESJyt9nKzVNbedkUHcnNBlBw5HnIVJZfCl80FJtuTMXewMxaKouP4LoNpa8JJeDg6r3qmIZ
XgtJ0XT76PBgchysTiH5NsUO0ZmEMMB1JrzXaOp4B2vUKfpuu3VQgADsQbaSF8F8tiHGwesF+r4B
aEMkbmCaT0qhaDCS3q2GozlDY836RCMnOis4s9MMH7hspDS3Y2NLgbb/VOsuMu5gqJDeuEnT2VxQ
H6NDLrTF0xy3SdT/BUtcTObH+6ZnzREfSo3qtYkX26I18pEmBIDBI2Z5L9yBELMtlc4MWw2e2Q/P
hKenJSYn8zFj5ccKxDaSBeHNzDBx/oFr6j5mTUs0F/+BEJPfnvXoALyWyORgb7g7aKrProBBnMqs
aqKsoFMwf35Q56bomcNbsY1u6Ba/aecRZ/LE+/x+3nM0oGhjRGGE10Ce7qTuodthdvJPLfoEPJOs
WrSSm9BRyc/ysHA/tMIpppBeclYjFXzhRMiepqjNee5LldPG3xMRRdKJJ4zykfQRWDHc6Zz2fTyf
R9jCRVMS+7Hc5Cql6e7d2hf62XEOq5GeaP2Uw9dLZaWbIlxG5XB9WW3hicvJvy9FFAa2CVqgnIbw
gcAJ/QiXlN8HYnr8Yl3pr8J0/CECoQuL1ZnfxZgt15Nd37WBYwhMYMxXCbZUigbIaNkNIE3IB7UR
SRwIXSlp96QEJBt7N12H+bYs2cihM7UnM5OF1JBXzV8gr9RNZZojsIq15BIJAH6SlqHFH3hODygG
TpClWhL83afsDLNAF4hWiubboNvevKGGdpUOzZ5P2PI0ecMNZrmE9JEewYqRT66DB/46skflcAAc
9sC8HcV09N0MuR+vuR0lzIn0e8h6UUOEnPspsjKOZrOp1fRR4IoGD+fmhauVgSyAuAhf0zT/UiUr
VeueSZL3g3QslLdJGbzDTy5EEkomiL3y7HGgpOI1FranfV+P4u1d2fEeyCUXEQtnlnc13FJ5GJJF
e1HGd7KrncbOkGLVj+8fqHbe2koiBEOW0n381gY+M9zsmVd/NE8k7k5CQYX+yCNdeh0GSh/GF4Rd
P6zEgG5YG42sMZV+m8TAKt20kAX2pdePygd7sh2FyytA1xTiMcahRBSWWqHi9nRhMbGlivuCKuOd
6u2jyJoM/Cx9gZxO4s5CaO4rupAYnmLFyhNOxmd9dLTxj7ALGf1OpC5iDxzkZFW4A51OQLC8II1s
CYFIV8QMhc46BCHtyVcr3vuinMXI/afViU4+7qSO34ItUx0XTjQwm9O1sYhvIuiMpggZ1m1UF5og
iP/vh9fqs6he5/iJ1Vim8TgcNXj5UwPyNPaXQpm984W4AHUV2whKOHVVUUUN91HlepCqAIb6K6mc
wEsXF2W5/qhbjZazmuKNCp51BdxDMKMzBMIIO3ms2Irp9fhzEDX9wurDc5KCpnh2pvnTzC+/HuCJ
nIEeap/e6meI57NaZfCfXRSe6pL2eQRniU9U3asE0Z6LhxU3vckxO9kjEkvSqWu8Je1zdeN1OnWV
e9T65Gehi3ekV/1z0QIp1Cj2e+I12eHG4A7hC+84sXrrWyWlA586aP4p+WsV0SwKcDBTfeUqZu23
wg/egb0OB3i9xYjSJX4gdAt3GR5ITd/59moy7kPoMoYHQVZnPgxCn9/r3bcaAn17kruxM+7SKI5M
UJNCi0M58PnOl9vyGYYtnF4rw67NNNKyLZF+UKm2xIEU/6itNCPmDN2nKFVMKZh48YkKmMXlqfug
zs6yLHX+IKfeVX5D9LJV12mhU0VcyFYM15SXUFmwOIryyihtGJRPTNvr04zRSqIj4hUBRPjzsVAS
kC/x7kkiNwbP+1a4SylWPQUV6qHIt1/U6DDRDz691QR+4QNjGRPiK3uNMWAARIMbzloYQN1ReO6P
R8FolaxWVIgky3SxzA+0APSyMOiN78CwJoC0UWJlo0056SvKjGRqBTLnMPeM/v9miafGcbsh7x5X
14wH3RWnnG82HgB4ZArtjZWan8qUxkulQ43J55zQGsE9bu/rqJuQxPnDHrBPpU+xeOGk82d2U791
AJeSdxzVX9rTN+S0obO+wA0WB9WAsVBZSRZtA1PLaqp/xcGRfaQXSsYOkpOe47Gyq/FSc7l05TF+
hEIFtlhj31w82Smif7dOczVwjxLhAIxu89FzLMBsl4r+hysaqy6uildv15jPt0IkDE+Ca4rGwOic
xdAdIvA62TlBEMsaXu6lpdF/dmJ8ZxOH1u/5wjvYYUSY+uEZSoa1PTe7/VOm0GFMQssvIx8cpAkJ
yaeFA/v0QEg+Ih+ICqlHYUBxgXZLtCHx5DuSH+B598PVbMbPralb3UF1O8B5/8ZkS7lBfu8t3EEt
svRMSDeXp3o8a/SIvCBYQef0Uf99Kp57DS5pkpEPmvkX5vvnHV/Rn3A4FqPq3Sitt1ttwu4Yp6KT
UDyzDs2gWeA/Q26hP4dnmDQlc1dgSsJXmgxPFl8JquVlPAwqOz5Um3bWqq1mQj82KPkSKwAiFP4V
e7Nvk3/JPHpFG3QTV5/A0KcNgrGfg3iQLT3UJV1RaTJ+vAFMuXqqb07aHejT7JbWP85uvm3ohzr+
cvjrp90sYYzytGRLAQ5Dawfpc9Nfvrn7YHjzRKnENtDkEa0dowroAo+EI4ffUb/R3V408DHDVGrS
9kkMFAGR6+arFaqdJu0XIOopYLEHwFgMZY9P2tQL7bEYxrLA3YIPObOyFAN4jRQJ8Bd8C5h3xQ16
Kd1mJB0Lzm6nsX+AoJy8lKrGw+/e+VIZGeX0W9oNRrLtqnWwjMrXS6Aygrhr5jT7m1/gL0DXXPDu
FjamFL5gar0FNsV3ifRrN1a/f4ca1bxUi/0L29C17iO+CdvNcV07X3W/I+fiolbC371T08H6jt7A
5+DxtUY1ulUveS+Hg0sruv8tMPT53Yr3q5iV95H0543SkVxl5hE32c055+zcgVsX2rqBu/PfD3v2
+Z9TuOQdTLdyZ5kkkoHwz0WFDPCci8Myi5piq152ZLXEnRdB9RqpSgJhn6bP7Cc673eYGWK1O925
zuJihAEEiLtedYw3WjbW1BMImM9y+ZexWq2fOMQgnkTQvIf0PgGXP7cGGy9NWRMg6VZGO9l70oWx
CQN+U0hY1FUWQ7O2gbiNn3/v3XjQQg78EKLh9bHsRzwC8uHlj+lTUJgKJZHGg6I0qHlBYisJ2fT+
Sb/ZvaHpFjcmyaUNvW8VGTfsgJpPfkcDBy3ssmv8OvBv9r7gaPbYqyyEyIS2F3q6gDepyEL7R3iA
m6JeWqfRzmx7BjE65dAfSbDmxKUzOBI6frlYDvBWKjO00POWwYUZRbWlVHlJ1t3o7Wma5yJ3vGBf
b9+ZlLV45YXuw8Js1KCFYJj/CxSt6Tea/svJvEh3q/FMzlaGU0uwxIDTbtiah8Fm0KNRjKNLgvb4
y6l73Z9tObxDDagqCpvrntmIdZ/+JDUr21YhcBuRd5b7qZipBeH3ZQFS4k57JstJXvc1zmgyOpQ+
QStH3vkBjG6fC1rENmeqNoNlnJQSi1UWadiVBc9Qh15s08CLR7wQMI2CKF+H8Mn88SdgRRClE5rH
XWj0/dOCNMB097Aeq+3GMEMe4DEQ3DnL0p3ylruvS/J3Uw7ESU815iGHCSJg27+bsjeV23BYbCTr
O2nysjGpdO4AWKOHQTnxRYRKUWv6qHbKLQyBWgGEVfb9TU7whJxzGNLPe+cMCO4aFelSJF82N+OB
R74MoigAt/qEes/JbjUlmCtX0JSRSk/cX42clP4xx9EqpIqGJo5/mVgIan3QjL8rVFdJU15P4wkz
L/k3ey7Cf+Lw5iV5nbIq7H46purgSmKMrN17HqRjoXX3MjrRAJwX88+HNi8eKLCpajPuFiJniNEJ
QsZvgJbif39TP9USMRHBJxfZwjx6VEVshqDkAgKy5RY8O/XPM8vJZnelYVh2cV7nTHGRqwCydrOC
0g89emLcyzoqmjxVuNtrW2uhQtUnOSGSubXEDY9RXjBdw6PAzQ4nbVQIVW0UxWcEyS6I9tPY3V+O
lmyKdw9HNkHtGE983PT4LIog+LNs1qNHRf7/S5uRhMhixMLh3dxApjReresq/9ty4wi46U5DQUkF
fb69R5ZIDT+I1sCVqCaDY/Czcv3cmU+F3m3XwHYqhMZD4h1hziZhK3P/EXNatQ1OZVk9C2kpPJNv
5kzdwCCULg7rvUJApDJ5KT/4CdINEHWoMWsD7DoyJO5SZAfg83n/MrOldi7uknZMDA6fWLSbyHnt
FvQbzJzuTTJ4b/Q4ar55Inxjcabhx//fNYAugeJyu2wxfg+WqBoRAFgascuWsq2tB9WmXZWrRlcy
LxMBFVsyg9xuOkGyE7nSAUTiZnG5sW8GnQ5S1y6nP/6TEf8EGbWk7Y45pqbfvo4wx2Lv4WINcfYo
F4YNNqRZWPTUKp9ZDSOlcG1sqqdKmmi8Yb5T6nK0nl+jpOeIuEqpt1+p5fkIqK0tPaLscRxBNduR
PJYOrFn19FM3TsHlQW4Mkqa+6Y1pOjbU9zcEd4ScgQVB8Fm3WhUSVxVZKbfKj7yQDepoG+yiBoOy
ZSlA/L5rUa1cuajo7VC+hTyRptMFcPkRrQkuGYHWbFWhtbv0dVtQiytkRNb1a5Ueo4CV8GiT6fBI
1lsDgYb92GkKb1PSRnWiqnQx0sctcfdjKffucTk4mlCXAGNTbSL6ldZE0eGJzdWDTZ/K82lEHVvj
iQfCaJzTR7ZuEtBw9bp4Of+gP3ckrE3GJtVVaL/dxna+xh5UB4wsOzzviBNLtMnYbDK5e9llGwLj
wJ2EwdZdv8te8ItTYssAl4NRpNAgiVGQYRqKf20Avstuhae3fDT+Iof1bMvqm21o6ZMYg7a4zE7P
BVwY4OpPX/CgOYar6em1EvuOIOnojl4qz8Ei7L+azVEGvF1UOTw676O9eotesRr/Cda1xAJIgJHr
B+jnWR+QCRrKVWSz4X9D+UYzwoSKEvsyNCFtT3vixxUTfGg77c412nqSgGg3OL+g09Y9KkcLL6Fi
SWDf0dv0IgWtB8rbfMHjHGiNHbheB/MUqxVZH7pxPifM68GM42tWBQvhCjFjiB+gAvSOS+T37KRA
GlEKbmMeAziSQrsFVJwr2f3sM5cbHfLgEqjA4Mjj0VY6Bnhv+8QVOV5rPWRER+40JwfVPzyxunIq
HilySzU/fUZ9VhPdBy7RGr5vPN+4gwNPU2FtyY2A9pbLKT/UsJjUQxux2AikLji28saadA5jMEnz
zkbdVTJZPSrNIkjIiju3K6dzPFmc66sK7Q4N7TIEtYNYRtfDnJsqj9aijbWL4d2+ARpc8baNYXAc
VR6SVN6W5bJ06I30Hrm4W83ai7AJMgOc9hmueOGsqQKlD2QM5EcTCRjjH7Wr6ZyE3QfyVs8k8mcK
MX/KI7P6FYDbafvz/V8xyK3eVzSnXPU0P0Gd9iECz6oRzSibEEb3mlE4AUMu/qgOPQB9zWCybm7u
r7elUD2V12D48rbgBwrjshyWjuVbRSm648r3QFOqyBp5+u2Kpx7CaGSFRhz1cybcdOzt8Et9AcIf
bq5F55a/6SokLFUlUFGBwmN8NCjFonF+fV8FeOFKgna16y6TXU0wyqBktxZheCrTQSdB8rjSDGkG
LT9pzcP3HbCevk5Hoka6HNDmLA3cUVWVaDEF1nqZTpaSJsQfninWT2GvboGAO5R44ItTfXsu+yTJ
ORBbz0syd0L1R2lqy28fPyyo/vXOfE6q1PEvPyOULFFZQ9KlNZxVFhxpLnWMuI1rmXnDPo1lRqjm
pI7UTBQJUNWMQdHBWeO9EF/pcmjlNxaVeefwpWg0VaAS0Uxti6kFt9tf5p2SklDZ6bp8NQk1ukGe
5OAOwmKpUTAo3WxzRZ/728lhJvzD84+CftiMvpQA8IJyQATc1ECNTXZSzT47DGeH7SwV5oZGEruK
iA3zH0V9sP6NzGM+VdeadRrDEsj9v3eykd3kE+66DbrckkeT1htIqKoXWmUUdJPchdc4vjX3j2gc
zA1V4DFOEdO6cFf9psDLg4RUOcKAcH0kQBwSkEA4WnTXHtshiBDgU8H6vn5vGB45C+ojwgyUG9dl
+v11jK3lp0WUFyKvMNNjPaohKFTFcMff72HYMR7WUHKH+lcLNVHxODvVNcsMBhBucxCh869N3yC+
TaNV85ldRjixc1f2qDur+fUBS8VSFaNI7qeFDojpU+mXtRnmsgvnYiMLJV2iH+u1204zgua1Ae4J
NCpyQYyTuQ83K5TPGLrAygaUUDRwDeKjNy8ykv8HzKmQIEGdK7yNNX6tkf7gNfAHKy5W9Xe/Mkje
SW/X+hHpfBPm0UqAZirN9AN9Zx3NYgiSTazOr9cbhrsro2s+GiuWgVIiOUbZ1SuH6RgZp2u1P/Qk
jbKnh0MSc1guoR2lpMgFwqyhE5K39nG67EdR15o89D87yH7Xi/19U3PXKrXbqOrazIuYs82Szr4Z
HrlYDF/GxVTkP6jsFxa/SP3JZpX7DUY7H/pnSvkocdKfbSOMCT+uhd0IzL4yQnWoV7JP1elIVQpB
BaZMBhtnEeBBNB3CtogDClWmCyQ6xLyWQqNOtgWP5gJQB80Wf7+/9wnVzKJR66X7z7jYWbA8gHNK
Dxk6zWj2NKvSRTH4qBYj0nJBzeUYTHXbZrz5lmFReOkmUyIICr0Uod8TodQtZmc1I08pjekC63AF
/KPxlMqbLTyz2C/BJ0oXOUCPrsjpH8vFZBPbu3GXmn41YXJpnmuT2MIzMt2x2ogPKDH6qmolvQXW
YBMYnaFW7XsZtpbwF8xPuzOgBWE7+vxtMfY53xTDq1ludBD39+wo94TkgD4hpkiw4wJNoE8pGsOl
69QBXmQJFPeXGuJinPvDf6Bj7oVhVQvldbKN3HSvNdkMcsBWEPvcifHHzsP6hKa/I9QDHeo/9akm
beH1+yF/T+jU+eNC3Q80hdt2t0+s0KW8Zo5uoNLtXR7UCMtMW6fUNcQGSojAciR5K87rH57gpLiw
vxQd7roIEscuBQlGgeH4TCdCvYsugeYIZDVuwPgorIyhwIelQ7I9lJNXCmE1wMJCd3FP96wLZniP
4S4YlEELFVEclp6Xx8ka46MZG76hnVzQ71xolxjWcXtjzZ4aIa5pN7dvQGHPpO5ZAbUASRQ63xyF
4h/P6RS6A3S4DsuGlmk9VLPnseAac5ZALkb4t02aR3lmRM3iXk+edUGgZPsTq16uIc9klNdT6r+D
4d2AH3jo/J//1phrp02ztbZd7ABZUcPM/e0ZfaNJrY0RH3e+wp6SgWvA5SnsaOweWLgqiAkagI1m
6bwZ+MuGGm+NapmVfuDGELRTIGxHb+F3mXsJ2VOfV4HGt+biBVmLb+MRC6rWp3A7Yr3E9jhJJnRw
GOSuJiC/lqbqKV+74KgcQaBgCCG2PguOm1VYJwjz/3YqqiFg5+qB30ZSAJJq0BgzVEroPVtls1oE
o+oAkU+4SvwO/dQc2fAMqNHIGg4cf/3whwLlUoMH6Api8vs1dzaAaFjyb/zfj2j9tX+mhUWN+RIr
UldZx0p8tegUzBO5IKNA/b0Nhw540Z/mn7G4Yj59RNPsF4JrpY6E7DdzeWRuMAef5d+TsduIaXrr
lNLc9p2PnTAqgGw8kf1uYRpVmZvUQyVJ5LGKCxixsFWs5PUxz7Q4PfyL5PpACm4Vx0ea0taCCtQ9
OlnG5E8m3zwGPaCmkyPcYQJP1m4sDHDya8VQwG9h6FgUsyuiQRCkdy2Ehk16n38QAcLPLWHBeseT
9c7otWhMAfxRdWO+gdFXqgo6Vp00dhhxrwgP1Vt8NVgjGsdRj5YxQRLJo5+c5baxfMLSZNdwVvNw
QcgVphS0qMCIK0RH/7ZICKatGWRs1pVUfna1Nw3Pz6r7z62v1lvYSdKcuF6oorAe4oRypbJPQAmf
2uScAOI5vCYe/wUPTW3cLhUo1eZrAjBAScsPLtkDC52rLKAYhznW4/KyDlzyxltfSWwjIW4oVm/u
QtyKh3Up8O+hBT0ghii26VyrlM1eGMj50UkqrEjWfVACU2GhrGeZl9Ixx8WpSVvKDEKeF1vMbEAn
lyq/V7ZhK/3PoCwXMM7qzsoqe69vZJntOR5WMlUW5t8fzjRf4+5LFg0FTNgRsab7zx8gOo4MqV0T
4o3b+Qzzn+3PrPDydMO9QJ/1KH/7ARaoqSJ1kO82OdWlcjsD9a5xpPGjv7N6o4aywBFMXna9EkgF
IbQutOuREM3sWu+5fUxYS8L5xnIUSZr3KQ2mocxDSYU3Va970FJIeGx7BhYXSzsgnsyazR44hw89
LswImvqNiQr7NuoJoQL3D1Op8IINsjl+ZrjqFOpM4p0Sr3LasSQ99D76OY38vIKbX5LcoO8JOFfU
T5GidkIQSHchJQktMne/0F1zP4u1xcSfVGbS9SRQviEzFGjuivvsNroHGB9+6ikgD6iB3p5rGMb6
lSa55DB7dEl5no9mditk7T/yTkOlZAfJ/YSMJcHuPYRvnX4K5GJ3pKa2gebJtiGbl9oRXBRN7cm4
cYrhUO2Ho5DQjSrRpSJHvCTmPZ1YfxUvn491Wx1FsqnOtC0jHGw7fY6XpAMBpu49dCA5tDHcqo6u
enRrb+bDaWLIYy1nD99n/5Xdbs/Y1xqdoYVBz2wjWmRox8EGG3hr5M+xr9LC6yjNFzMv33y8uM+Q
sp/26Tfgp1lyebsFwo5//pqXn++0A9RfK3yyRKT2cZySXmWslwvyzmdvTW6QJpPe7KwKqix8MrLk
jmLAIx7tJHJG+J+b4nfQd6Be/Pp9nOg4Wxo3OrLhZx4jdX+k1My9gkDlrZffkXvt/owzfRmx7XD/
oqbG5Nb1oBjOS/O4yGBjNn8EB4d8zMB7zgGt7g6DRrucI4O3GN6G6lf9ufjv6hSfjZNwENR4LdsZ
TpvQyJIOPoWvd5odxNYKF4ha6dzWPgU2WsEfWvgJOibN+F3Hg0xJgRFDIoKZg8T0zLfPpVPlbl93
hHidSMUcLTgyDC95d0GSbG4H7HQ69qnULWIDy171htOrFjW/b+Ue4NLOyCvNzRrwP6gqhzvYfljA
mHb42uqHJ148masiIjSEOKKQO5TTsLFwZjeN57IsAZqnLsgy3zjMyTa1WYeLB9hpDbflhfnOkjnB
sOZBF9yzaEbZfNx+Qp9/6PYxBnWxh4lJejzADhWSxY587+KR5ywMRDp8fd77LYxWwexHIwYHKSix
QB32tQUrEpKwKv6ieaEhgmswJ0Df8GxZsRZD0fQ7koqpEfTXjzHLXh//PFavk6vKnnEYZ540QKT6
0rlnqrmgqdAJMjHkxY0ibd7NUuKNtpYUq5JwO2kzxEdJm9udpj68jZi37bD/2ucFxlwVk36Kp2E3
nwlef7B0A1v3jjgnrBjhkY4ezAzSs+Dlu6NY+30dG/uTqQSubjsp/RZw/lgfnyx537aUD2wxaW/W
zjHORky434bOKeNei1z63rQSx6Ba2F+tG7XCSC8E5VhnAcNPRZXhQ4fk4t40/P6HpjI3TTpYvGlx
10aZFEUgfkCcmAxh6pSRgEeui4C5L9Q2MjzrUsskZ1W+shwo3r43zpkOWCoviMOGaso4S9RWF6UT
Ad0ZMnQ77f37hOnK1ZyzSCLSC/6Qb7h1q6nPW0iFhxrYSxJeU2/tSf/JKznyUgQWpp5r/FsjuhHq
YM4Eu4UPsWQBNwqsqCR5cY1FN6yNicW34gkQK2r4oMFAmN6iUhovRjwDPGZVL1g0Olv5GeCEEnaz
BUi8COWIUDJbEKANv+KU6IEUK4Oust/gcbXw3lfZKUHSphGv03weGDMu5glhf/IPP4yfIDsrZkNA
4sn96kxUTzVNgdNNlR6G4bQFACbMw7gRd4UxFp8gqKUibhTZNoHq8uNVdGR8CKoiHoX7iZ0KaojF
cJWSnovtgwr9ckDsa4W/vCUo5Wbhq9xVJ2QT/dUZG6GHUuGzTKBhZnQJ01Mm5ndeqCk8hLQyZD4A
4FfelPtFfPyUOiyylkDS7EhMcyYzeS2hjocG2yaIGtBJy4y+pPRc18VCo05qUFcdYzxFiqWAPAr7
q70D4+IPZVhFnROHpPvKXA5eDmDoYduxNR9ZPUIxycF+ieRhJ6gN8QDAAmSijwqBys7EOsNuDzO9
BZSrwWRY8ESxoGor324FTofsxM0MIeAQmE/P76yZlwzhF/gkwWKwylea1PoXtTZSmXWTsbrtSOvW
zcFE9M0qBpUtXhQaA2oUItQZNNaCmUNm+GV7D4k3o6H9MtOvQfSUm12QTxoKEDFET2PSLCo4mWB3
WGCDUb9lI34QnXg/vBc8+/D8JJq6PQE7VMy22+lRr7HX3fWsDQWJl++3nJHwCY5nn5eXLF+Gotk2
kw2XVgf4saafm78x2p0XiCY46YC2j1cNvKp6DIlJKakE7MCfPshPGBzDaxbjUCPHM0v1ukSt3pMO
fc+57QBgK3EcBRObQEwk5Ki3cbOOYRJIeeeejL/n4GsikTrVK5u7Jf4wZI07Fx7cdNakvckKQQrV
2RjxXCujcpv22YGlfGQXyMAtZxxQPNmJ8kPI25d1bkDUGP7wc+DCMODVbxX925KoGuR9JD9rzquW
DJZ6Nl+U2IiwDBxYyXOoRTlfxsy8d+l3w6tfSzs1Z/vKxumMjxpymuVnkTTnQtl7g0nMoex8JtoM
loqKIpjs0qKWAJ57hYROolKCa2oaSD+drwAcS1xYXAXR4Cba2S3uNqUK0cle98mDGKd4W9EtVohm
LC6mxg9I868HGFOsh9J70deF1H7qNbLrJhiWVAlIZS4BcY2IT1FFnmdPS2xKIoz078GUN6Cf8kV1
OrKkldlH0++pbeZe6mOh0t528Qpcw3JAfY7S9SBE2ET3iQpbNqc4Mr7d0TykRPoqWY7Egl/achW7
yZ3Je4mY4haYkQk0Rh3ANPNrFQmKSXhun2BvQTrGT+FHnmzIfJ4J2msmXCbxtBKbcmFYDwOzh8i9
ADrdRp4fwY5TWF25HPA+tdTg9n1osAkX3G6gqGcdYrqnlKahpbhW1vi/B7ftG+J2rv53p9rWXN7Y
7Gz/PHpB5LTYL1Vd+HEgX5WFpR5t7kmrugiY07+EdDoc4rZRz3qVuHuTDKNj/ZqvYC72hugBxFj8
NgbMSFN31tWsyt172axecIjyDK9vHMD+HqnORNAk/D0FFN1Pxf1d3/JLnLen+rtvWYnMCG5QJfxM
vAzhBNtkWgUpWOwO0u24GgEqGLH/tlTCkx/bHRleD7iFKUbj2IXJIwnDfD3dZ37WUFRkKF3A+TV6
A275sJo0MKN/9lF+FibKoJvv1EayPvveYpz3oobmRSkJlqtNIv/1OL8MAamYvavk7TynXVnW8LMQ
xTY+2VgXk48qS1vQhD4CzTqHtJJp+0uWQ0EnYEcKVGBjGs9wyE4CC54ai1lTW5LvsIJUL2x5RSgg
S+DEw0Pu1xuh/7xrHUAsS6LaFrvZAkz277lUSglazJW/5hso14ErORWneVREWGwYs7JTRD+hO/2t
kGxZAOnljLvpG1JkycSxR88JZsM9LV+JykghtWLqYIFjd6o5AhkwFqZcF6dIr8gTRKHH47D0G17l
JhJR9SB8F9O3DwL1lsTM5gXQli7NUmKMrOOImOrFSEBreYYaADZmzmS4XcKxpHEtnv5RdY7fAFPm
jL+k8+JOX6XoJ+U4qfaxy0VikOUh8hIHrkQlvLJ/1ydvKYyPWb6IzZCGoeC9lUsDuqvonPeOw7DW
NHhm5S5H6z47wFN71+qah3WFLAojyqrDGlcoS5j0/pQuILgup9KmpSUZBtK0ToCTOexRkC2hr0en
Nn1igFiBrp1YUscv8j7uFGz9kfflMOsWL984QdLVPxhUO3NY6+kRhaCEW4R+JR1kaIQ3axSP7lAx
6+sEEorqlEkayNEpd0VMx/+d1XpBZeRMUO4wbLeeC0MxqtjrXemU86YSR/+1X59pNbeOh+YbdzoY
g+eK6U/matuHekDmIkVJhXaE7ArHHfDix1Z7QbW7C6vwEBpKIBXUzD1QUW2zdks68WVkEWiMP2wj
MLsNjIVNtWHDvdZQY0VJ+L24xLZZFh8HHwap20A6nThcTwNzgbsH3vLCuu+sGJ93Lsf10VpzBiZR
jqtJHy1+1tRcPlMdcwDK17A9hA9AFUBMVk1yliFCPTzsHuCSa1dIE/LgQn0GDb3o4KVeEOtAbnp2
sgcHdz91fK0wlJCc5zWk+fCZjmUREokfYHLGlsDnffyGPts9xlYR9GoVcxDbUaSN2BQl6RYiwrp+
h5CHKTHj6Cgd8zDVJG8X6rFzfyfGextAivEGZMvNKcwRMPsSlFHfqlFhPzv8j8uQMOPPbrdVYCeE
S5RvIXbIV011lQ6y1yMhkbwEHRPZ/Oqk0bRxn7D1uDKOhl5waVziM67aizrzMpXlgTOLF+WPRVU1
NoTZY3Dku3kRou6R93GnyWokSKUjc8YR3lQihFCYnMyTprYakNvjIp4cMqqcbZSp87sLV71D7oNN
Bo84gCoeJoJq2vAvFDZQICUaTRy3sQa0h/T1H/qI+ZhcQGAk0OTsbGUwRdOBHBu3DO6hlKwWVvrD
3t7jmzL+IDB/ba3D8Jk749jWU4c3Lq1i2m1M4xDVEICj9rXpsfvFHdGoKnbWVeikhwGnIA3tZZ1c
sb1aupHkdmYbCLNt3xtWSwv3duLuHx2APEzsLURJ+99G6tltvVKzz0O2/XgGue7MK4rdexxykjy9
+Kd6DKpRGxdH/dKwmT1YlKmHvuiOp0gOQrT4JHbREF7bF6cNxMHbjc3jy32NfQiUSWGs5GRsDetz
bzCaQM6llESkdRBbEMXCRMb8+NvMUTECVhIVgd9/DKfbbTIr3j76GTVYrM+4MDzOFRFiVy0jl3KP
UhfTruyOpl1zLuPErumsMLSae4bw+hhnc43UWsONL2z+YnB9X5k4Tq8xJ/zWItSN+BIq9rBCB/23
OBzylcprmFeDJ1sRUJ4hWdFojt52OpfsKsbq3aC94dyU+LQzIEL2fkEUKZ0U+8XUcbrAqOPK9pec
CxGbnrUJFu2GaZ5R6Mu9rwJi7BzJ4r2OfDiagstoV6WtYFlF+XXaTyZIVqyXUwbSAPjpZsEex93+
H/CUxlUBEOau7mPd8VaB5mAImAer7lb10QeABbdJ1tJfGeU+VAoyRTH3NIFokIMb6dOX5WtThhfd
c9TftN8O8s1KLuwf/WoCupdoKMLmIuxFdEdJ2bUg6H0U6Rr5d8O/vl8oKlgIN6xX68kNnpk5Q+m8
uEqUhppN5NUW44PW6o18anXN2CldAUb6jISRFcKRJEX93hjWPOXaZLwcIqvshTFDCYK2QI8/lPjp
z91PFo25DSDN9h1aFugRYuDrV054dSwBpp8VLP2CM8oG9zztFIOZKBR2ZcKR/jXQkQDfU3qZVCMf
BHaS8IlXUQlZnx8+qlEYypJWu8H29+W4SuTr/LwWF6mAsReQP95LsjY8pA/Yu4vvdkQ6EVXyS8j0
qyPyZTU/wz6Wh+qckSpVrIZz6ECQWxVhlssJx674/NKCCZkqCiN/NbfTbKvwBC1CMk8WyYMjlH+n
5EPXFxXFHXeiHGeXm0gKd2FrjvcuqfAq3xHIBWxfLxod0r79Os1G0wN7FlCG8mcqX1e9EVRIe1Sd
ZB1BrABknKyFlFBRUIOhX/LUQhtz/1sZbWl1hmgTF7ChjovfLuhcEc4/MwQdqzizHrK0nzKHmFYM
LBraXb+pVVhf3MB/c1gKmuzkjf2iETgfoKedBr31qEByhXwjyc1m4LStgrBph/cpR3q8C1q0bzox
wHA5hfsNazuIN73i2f1G8xti8icmbpK7hQs3uft8t5HVt5M2+JAZxcvqWT0XD7a96yP5RPASyuNe
MyGVsGeIOaQIYC5CBGK5NAqvz8pPBnWfU+tIB69cbDx6ryz5+ffGVNURMUwB1N71Lb3MracYjUGJ
03O0c3diuQ4NkEMmZPxF5v8mN6CFXuX7ykMY3HnfdA7xQUsQddx8VRFf4tp4lky0AZH79UERMMe/
+/XPBsEIb6cdLmitTiRnf06nAXj7TSldurG+oMrsAYrI1qs9Kx8e7lwzE6SWdnAQ5Ylh+5UbMXX8
BryoDYfft0ACl+2zsAGmWWvqivo6zr91xC0zOGaMHb09SjF7d1asr9p6Fa8Qmnoa11tSa0Bhlq7m
/iWO0XQE2R6nXjfGVqp7AkhNPpPDhOYExWgX5HKCYypnoUHDCkpN0ez84bmi+DAhCn+3MIRNmZLD
byabG0zfZdHHeNgK4hCMNQa1Lr+j9w9dF7owemRXSdhLtR5zDJyEeTfYTSuoN0q4Y3VMG6wuTKIg
vUBcVJUUafUF9rhGq3m+i77F/Qd4QuoR6FvJwJFt92pRzJYIwB4eiIWlyKznDjfZ95K1n4OQXkXd
1FVEO2aIzUi9h/w7W2EO2hkrgqVyGd2ZL1flfvKzpXoENa8U13azWh/uOcz5J8dQV8oJPzRV8m0X
a1KAvy7nJgAYbQ5sccw07YI9uAs9FVPcYieLLxrruLebmKZ8E7hKiqVI1oqTrszC+yXDxnZJr1Z8
MDZAbwV8vn9tQNnZoDj2zil9Y0W8zGrzZfUaLRTPH9urWWPhlV/a1500RQCtO8ghHv9qje0nN9GA
rrjozVTD8i0sNwk4TPsHDxI0WgQTyr9qINRtlHPNL6TbQQvaRDwrIi1EPmJmByy9F4keiGK30vnu
CNDMMC7DQyIeW77XV7xGtCywDZXDaajpDPi3nXH4QO00TuZ25Bdik7lu77mk9gOsHbdg1Eh78GhY
kovWhM1OncYTuPVQUuPZlwK7L7RirB3HgM+Yvl2PB3+X+gxcymrZRK53ezfNmKiNuznxZhQsk3NA
TMSD2mxXvkXs1MR+UHmXB3v86He8y8Bq6kztUTpRVf99Hm1PM1wuqMK2hlm1VCBGIzmma9Wk8yON
aaOLeUHV0kB3VRhcmvbYRDscXz1tXYLHuHR05RZpFepUh+Lqib98x3jiSBIXfzGJKiE3o25R1Bb4
EhYbDUNDbpKKEoyKr1CYFgDqcirTS9sBDtsqwssYrKLEP6qVv7Q5jQKLQk2elKns8ag1Wa6eD9JI
29O63T3RCLHaZC8lc/pTeT/OeIeh385qi/PLXmOGOZjFjbyBSQPAm5VFpJXh+f+fYs8d29Xlzxpz
W7Sips8xVZfV7DvRfsUgoBzgZwD9InpZi3CbvBjYtcwv8sHvAs9BfGzAOKHHZePTUcgpTnkN0TqA
u9AICClbjfcsYPnpIBmHxIhmlGP1pheqOBbq750t6+3dQ0Om1zVQjiHCme5mOcIEM+cJkKTUgEYg
vFSleo3bj+XG0p/rJx3GIHopegVOXxdTG2Tgt/eQthNfX+8SuKKK43KdyKma93w5IyudAPVv2nEB
j7Gj44K62UHpH5p0m8Dp/2Z8+qEa39EBLe8d7afKQ/wIMHlpHFjMfsroR8zb728y9JGIlRnymNuK
YKasEiRDbMMDnBfRm4BohjDWruNL5zjysSg2I/WOUUK7L5iXTfCap0q7REtSKZGLaKpw/+c0lCgA
jXg0qX00BommAPr/s4YkDq1F5zLypZLUHS8625FY2O7DvyKT9ebEBS+WGv4sE75UfTTF77J2F7qN
DPyHNwph7kFD8A2GdyCRweJvCxBFlxI3k3ZAOedi49tYA1qLMjHwuLg1KoaVhtcmWrfULFeqxT0F
ZdJR2nnGKUA93yDS2CrDeEb53IwSzhtqZk9jIgieXRDCeWcy4KUDiGH9kVEfNX8ch26R9owRLYr+
xY52D2J0gpgM/tL9nApH7YPtZDRzfVIdxmgyaH9e3tTFC7ohiAK4wJhkk8Xw+0nYlr2i9r6kyRq7
s9QGgFDJnJmHFWQFRoqtrJehpOP8CUHYVijTNqyLiJ2qWUWA0MK2Sp83a68Vpy6fIg/Y7S645UwI
0uUxR227/yxlrRjynPbne/I4cLXjAYkgo28a+SejS9I5CQekqxRYHPXxiSObXYKMnaPyJo6bu/es
nfNgKRz4WzEWaRLValyb6noI/AEJv1tBVLExq+WCjh2QXxKXhT8ia24YYYdDFOOBeUjmv/3u1kry
jHPufXjxQddSgqgVaJP4OmgdfxRRPJlC37bi/1MGBaxbNNulKoSypYmD9a7PIcr/wmS06b1T+S/l
2uVfybnUvDNzazDq9paUqdJBC0k4EHQxyAYxd2fulDUgEA9v2BFnC2pEB7pCyr0I4r/cwN1rPnzN
AkpLvUg71a/8n2M3AB+0p3JvRHYNiiV8vQwT4/UKv2W3/hvxgaWH1kTBFvyEv6LtnAjnbMrBxBQR
rt750xwLpUrXGjXZk5IUX2QSToMNGs4myEVsgGG6y/YCwW8ShGLHUTm91+t7Ir0vrI6dzpwcEHt2
Gg6nEc8ops8Jnc3afu48UNmugFF7pTorn84cH30SMSy5SAkfDX5zvIzstuOdEwM4ndxmBDJjzA4W
s526JBts22i9WPN4hT0Dju4ZBRjBPyxKIi5ooYQ5Dst8/z1kDamHabRsHmZBfkjdlVW0LqrcJGhB
BANi5fX+tMe5spzj9WwBNausLAuuWu+B62JjpGeb0OeMRIdDJwrN62Qoe/a6gKAJsR/brcpHYIxk
P2HWb1Pq2N6rbo1cg1TJDT+2cOiQwZogttg86ND5v7eybOa83ungrb2CI0RfRQzirZke9jiHUHK1
09585fU0PKMG4uqwosPmQvgwu/64HtQK55KOYAarbarK6AzGT1H+qo97uwO6Jkg3lrH3o5U1+dnf
RZZk84NUdNKQcAqpYEXhxLELz8xsNsF+WaC5ilTpQN5fjGjpEmt5h80ex++Ndt725AdsUwE/TAXI
Tmagu7M3azI0qtyI/KVsvMaFOk9aef3DSuQvWSX1bF7x85fiStIPlI/nq26dGazdPJBy1FbpdyO7
Nc6Kgy2UMfzWa69cQVYOe3MYfkU8BXLDXqUOhPFDla9LAzTdEpMwCzLnfacaAARQvxehghlghxcP
NkcCpa5JHRrCcwEscybe+/PWUnKYPijLCw/+yyr0HVlghjlfrO7Dn7ip+qP1RTOHIkAc/ox91Z2h
t2ipeEharuHYtPF0UV0RYDRI2R1YWMqZBO4VEwvKAC/034PK3clkLlMt5av98ZiykDxGKhm31xYD
fuWFeRVkNjCyWLm0xuHpuF4pcwA7D2D4XO5vQ7a6GzwYT+PkipfsZBYgBmC3+k5eq6w6zSOwzwQJ
vEXCd4pPu9Vs925LjbN+d1GWJKtcf+q6a9khVOXGpU2e384fsayoWHB3j9AQqSAg/6+Ho5JeNYQf
+TM+8hk43l2TDBaNLjdOHE7mAfoXf8UM8N8yWNCSutLx1r+Pob5pJPo3iB/hdDVzl+QBFbbqSQL4
XyoXX2gBDJfd2ABVFg48vkX7k7eTjCOdcX55pCIjZr5lsw4CuHv4k7y3dv1EX7GKuRrcu0rVuwUc
uPwFNUIx5e0WmhKj7K7AG2YT2Fj77OmbavA/Mt5vDbOX96svja+LObA0/fEBD6vSYiZgYWXzjBQe
pVafDLXPBnfaZ27uWSoANIMMlOYFmSAauJvs5ftJfrp2MRsn2eXG6Y+/sSm3PAMc4D3seOJsUlp1
LxomyV5gfwnG/eUJSLp/UVeGSIsiaIHZ0PAeSq1FsZwvAOAoHiDxaNp654tjEn4IcDBoTDzmHU5d
jQqCp2Bh7gC/+p+qerGy4aoh7A7R27Vot67pG31VUnH/wRQk3+wgQEdo8xiuw1xbXDkyYxvr0M1V
aB3N/rW9/h/lNZCB8lMy7UGro93zZX9AI3nRHZNcdnO9xIRzV88zKq5Zm4j+DA74i3hS1GRDLBla
+7UB83L0UIaaqMnSjcitZET3BPVVnk4uDckN1ta73T4An4P2qMm6hdG3HY91TLYFvt9MTh51/POo
Wt86AZ0hi/QS7Z8VUJRh6TXtYz43TGPhZ7s8HktM+dfnCWWIy06gRF+D7f5XRrWGx9ZGeAK6Ua/x
ugbfPJtMVeaZThnz4ZSp8Y8XdoQlyLQzFmICqzm9nvSgRw+faUyaO6HlRMMmXXMHjO/Msdjd5Syd
fI2Iq67hqeV85xYp2CxZ0H6Wfqrc/h+xAxs+ZoQVT6NK/sASoGZSyWI+0xavZr5O30ss9Wt/suWt
EbkX0JVmNGIs6CN6JlCF5/1PEuYZAZD6V3k3TseR+hMqxpEx/OHIHowNTuyWDz2Yu2DLp2KXgKeK
NTZTMQKZqkcgczBkfOt81dz6lsLs93gXSVehC2y6b6Djx4Q+4SAhG7PRWkB0c1mXg5pVOJGu8FuF
KypAc1Owp+1dbV+mbv3LIqIUdaI8X8uGgvREnNklE9d68Usz4vbJgn15S9v34hEALRnHpwoTrUbn
rfYdlNxyCtGMpwY/UXcCJq7CUy580B0yI1Tg6MnEuFG4q7ywwRMUWc2PRna3jeNTbUV2i55qpiyB
lMuMYEJxduRgZ8iXpjvwm1vo2jnt2ZIkL59u8Hn/UeCwwuT9HMk7rigHkA5QGoRTXldGcSqc8KAf
MT0CnPIsMgwYxMgVJeKMo56FGnmuRvFxXZMAiqaJT9o5j8mZLmdcBRZub5agBGm16m3z3pwxSP3j
XuYXCz+QVH/X309nz6jMn8oyHN/9o58W6lht+iCpEMd9kvjH7rTJVW72LHPv+K1OmSSB+O8Jd6wp
lLRLqekdG8hK60O8hl16MvI4K6+aa2uiv97zAjWJPp2NhexIkKsvip9q7Es3AD9RehNqwL8bHwUJ
ZbrqWudad1IoaUZEqJ8mhUtWcKbtWw0QsHFYOubTcLyeu7DUuRUuGr6FddUpbTjW8l/bPuuGsykf
ZNYsRXEeaIP/4L49DrBVc6R/zUFFcWfTXlIrx0S26OVSMicLeyaJyK+ng+vEUZVJL4oBKC1+JkPH
oMb8rVMmCSNecVGdtUwfs4RsOugnn5xqdiqiA3/Uu2pkM4zMwOtgAabPnS7wcbuKE1UTFEP8Vucn
sAJ8VSlhImF5WNKlDvK7V49E01n/6H47M5IaLzPFBbR/dH+bRxaru7EkBPG+y/NzAnFMIz7Tp6Up
P3pg1Cng83IV65bhXkLd05TccbsAcFT8fT6x3LA+tiZVEIJ27SrYIcIqtOzYgys4hzgT6WvVYnVl
Y6+lT7hOulJr3+gQXyIjtlktOoy4oNTLWZ1loQH6DWS9lvONYX0QyBTc7PB/Zzo19wfHrRqOZXjA
WjLpyPlD0f9u3izslOIuEkZJ5Bv7ICAQM5SgX9EcCYliL5TnlHyupw9JIm9x1Vipoca+yXxy9cE+
s27+G0Svk7cbEHcGw19oaLnCPYq4jbNZc1vkeFMag7z1pDMpFcxq1Kr+e58vOFGTKzLDmNeJO3c+
f3pO+3TBLyN0WshNBpke1ySabrrF11pL3ZGGj+R1XD36a5nFKSloPgARwnm5L1obymQduWhg6qY1
Rzp3RhH0r3GDnU2xGpahifmBCOiHJj5mO3uf/mOnvZdbxeFN+o+4j53K+7HBsVVbJJtQOBfOQl3X
4r4nshDxlLFFXEoB5v2WYiCaWCFUl87ZXiGqdkrDlutu3HoXExND0+qdfCIYWfwRsRLAl6cj38re
QdhjqqdFJzARDiGHXvq7KUKj4cmURMbTTCLm2DYAZap2LVlByCq6HDO0JHPC2CnCKeKNee8ToETw
kNN0a2KywPXuOO/TM0EVQMXgzbQeyA2VK/QZAoSsg1WgfGXjKEv2ut3VsKNfYUo9AiDXyQlGoDZ6
V6YHvf4HOA2FcKb0m5P01CG0sOeG+RPovW+noTTtc51r5xB23TaW11Cg2O6UtjOID0HcX1ply0M+
GwErSOwC6v/iWb6O6gZOJZCVZz32LW3UKujDXo8dYlaqA93guK7iQTWdEfvYdZsimD8CBC8Sayq9
ST2mLq9Zb4KF1tKUaGUQDPjXJ9GVvnmFfy/8OesV5hoPBZjSMLfTARPQu+z8IcNNQ7OrtT0YeglK
/N1CqgWprV3M8/la4evjvNYHa59CCEReCplLI+dnQuuzDyAu2/ADVgBraQZfyAfSxQ28pNn/m46G
7tL6J/FH4LrMYpVHeO1G+0AWGZJ1CMw1b7wml9GwtvMuP2qpgzICNFteJ2hzYIZsRutQ7Rp1lBYr
p937UYgV5a3LTwNhR8soY+L7B5YB8NPRC5YyPrtWyGIcp33win4HITNqt0VUGBcu7abLAKdw9LTo
51iWjTdHRoEzki9NKPZqS0Kh8b6kkQDbe/+hCSvDg81E5Z3RybYK7LD/msx8q601BeWwA8Md2a8M
ic3wie0uxZXFE2i6S1KCGyBl338WiSvMwftV3j/pu39UFwhClfjDvfnhUy3R2RtRp+y5pf8IweRS
0lU6Me218rQUpxPGuSdUO7UYtDX9KMG/MsmviHxLm54ak4OVHK/iGFxQRc0zDStESk1bGtyMv//8
zHqLHz1kiDtLq7mscFgkOa9uyWC3DOiEdPz01xZy8F66d3v6XdmbkrV3ffeW6J4KVijoiC+dGRxj
cZeaOOMpWZIgiOcPwcxlu4s/g4OORXdwmdSCpkSxjW59R0c/fk4FfNiBkK41//vNLqhkyxiF4dM9
cJ1hO+b5BGVcNsN1R93IsqRmkDnLWVbMLHjiKB7fRHNdfkhpRbq3NWM8dBLA1UYysOVEaCobNlIz
1NcGbqYahhqy2wh1gVHJC9mr8LU+vrIJtYspydHkBKv+Fu7OJgDQM14uTZ6JD0oVW9JEtcRsnt9r
o/TY62aj461iSkFARz7wQ5pVB/1VYc0YEJCEjhO7+/1RyB7i6hVKNP85fWsOllG5iNXaNHB1I+Q6
8IKIbMmxEBjXjgHFdMyKIna/TEoUzZq1Zd8ZJCS+HBxliAbh76G/fiWsSmzMTb2vtqbIdTaWBHAy
B+8nv1SXioyfvePblxIMDNhVP/sg2MDtoD28OQ/2ZRs9OduLXnRehAxGh1GOjKYIHrJY5/Z31zDp
fUClwYwE786icr+KF2apwRogUSPVqUZS5z9ULXrNsCU3UuA9sxecraZPPxhhDLiZ5tzdz+FSMRhn
VXef9wyYupcnxMMhFuyjLNM7LLKGkgV8NldidwchlnXO/HAR3reRdtLbAJ5nbGqYSE7Xk7CW5Nc1
44C0eDiWzbv19qDa15UxV7qdnhtbeUQTHrstNMFVgPEq+L8uC8pyeKmsZCbaJoxTfcOQqrpyKsqT
hn7NxaGbVHOAi6rStns3GmYKdN/n6pmDEb4ZSITDzoEU5Lxej63g5Lk/fsWXOGR8SaoFgqjmmyTz
rBvpzbAaj87wnzGVPc7Vs750wBpNv4fqFAgaMtURQRUlrQ9hrk8a1Y0rLegWWjLcSXZsWknF7cSU
dOCliyl3YHjR0GcBEZ9Wwhm3Kgfh14kkmHl+zluWfyEuUgN5PCbcgJ8PywgNeXr8u8c8u267Ld48
9L1gPKBEHCJFEefJ5YfV/O6KKLsb/4q5QUqXLCrF8xO3NW/A12ZWTWBbG8LnPtp3G73Yi9HUkIjf
CtUQ0DwI4WPIYnoUnyWZLel8NGpVboRvhvazmH7Gy713mj5ShJxUy071U5Ee5snv4DVATlhI/1QW
CJOtE3E0syTiSzAIjMINt1piMOfpXj6fMPCjMg9HcxklxRHodma4sxvs4Tew0CVHzVjGfSDy6iK2
gp8JHqveGYscG+gHJZmSVoYO7wo/bToCfogbrdk92hawuz78+a85uCLPSzCs1ybYKA3e4FpkULrj
aYxL6GI9dwuI39VNgDLgcjZHUNIilL+dob6qaYbttJvuYgnIdM0NZGS/OuB4gIOhZiIJ2KpEGYvq
Q1/riZOPgO+Sqh9kdLHWVL39+bycOjfJHP4YacSjxhGcaoJCQepdqxOBXooPgEp/RimyfhtgWYPL
7trE2S1d6BZTN/UhQslnRa1R/vIsVDi42kur8p8l/5RP1FdBipyM4PN25KxIeyJfPzfRVL6ERotx
zX7kiWMp8m2PsU7nE/S7S9MUpNoxsm9ocQt3l66uE4DbWuFIm21jzD8DtH+l63t3a4cpgNiW+yte
CdLbxuulhzBsq+HgcTpz9On+TkKUN6Y+O9dvHUpLtKctpKndco5Tps6OjQOKhT8C6yOSziCTQ6YT
O3pZ3cQKaP6rRD4Jh+2y4TYjGwmMDv2sKZNhKxbruYlFkebIOq758WyokP8AVLqwq7u4rzCDmj/i
AL6JtABhfkgswEsskQo23b+uI/ML6Ky74eEmvthRjk+uFvQNJ6KYU/8t4pGob3OWl9o7Htyz9iUJ
v+ITeS5EKXfhu7IiO7qZQ7Sdj/Q/mD0tBpdAAwXseIztnBiUeBNBHWBDtSgqCCZB+wINiU6jEFbq
XIV0erlbr2yj59R0ACjg1wPUsZrit+hp3MjTnORf6MWSCOC5cYx96N5RtAkcCuW/bArOmKHOuHAJ
tvQYZTIx5y5Fz4EOmwEbVexOXq4bz/k/foLUIuCMqysc1EtM7B2XVGuICEOUftDllVo1aR6+u7CS
nSXNY5UTchzPDEOeGcAIl1+DNLExZsBFZAdPNA9n3oL5XQ94716thRf1nHM4F2MWUe2sDFfYboEu
eQI0uIDXurSBbFX9Nevfi8vQ+01sBnjH/ztOv3DrqHqvqkz9EEjb/taaUlG0v+ZlaMbYh6wcRPs+
z6pv6eIweM6rAdlYWwYS3xU9yHDjoUoeq7cTIJGeAGZfYw6o0YHcB9Ic0LzZn6O6jyu66KNIecdV
I+WVegOBf6p4ftTEsN3vk3ISWl5Oh0MHnsoLJN/9dJrUVjCY/XGtpeKIOmjLRlM7eieQZ6BkNwfn
Dwwfei9Z2355zWkXBAxcx7JGpb8Hnh3zQPKb4kUBIRz3SpT2RSRaUAmQRSN9YCCEPuw1ymDrcKID
Op77MO/oTeXej5YAhsZEQelW7f/rqdotObDX9q5+Bf8cvakx9e+e8jz22NXWA6u9AOqD+tinKyYR
T4YeQWWRerrqSISnmX1HfvMku9Vw54GArSSNnT/UzROvVy6mq1dfqjrCtl7Rsp0Eu95h4QMW6gzQ
l4Q3wPGlRCrVXhKe5YDu/jO2QI0HCr2oOdxcvmaeKOFCqWGAZsvvuJQ4lW8rpLPiPhrFL2DJRw3j
jtX2oA7UkM20A+gLwPsy+o1CPbRxHWTZUWOQMvvOrR5vv3SZHsnUD9T91H9lxNs/KheOwtCvJQZ9
Efi7N7eKwe2ZHibr/oDiLlJvhyuFSZQbowD8OG9IMAlRlWn3nZWlM+00KzDf0PrtaeGttumZL7pL
np0v9/xWifubvcRvH43oH7sJTWroA7fcddrmlC2NLcgctD0Fb+PgM/2Z9t6hudQ+ssFVLLbJ6OZw
/2IneXkaVW+qOdRyFIAK0JZc/YZrhXWnvqfMWIY4ncqpL/A7FJ8MoifDq5aN7eJOG3bozP5lYbvS
PSdZcIk3cv0ogH4/jiW2Og1VQpqgHeDS1uj2buQGd2QOhePgJ4vwLo8Ed/7cf6r+ab57Z90OBIsI
vcL3mNVJ60DCPJGEUP86yHBGlQy0v2o7iqYib4PVu67S+jr2nAth1pTX1bNJlwYvgS34UQE2ZGr8
KemsoML8TDfGA1nwf0xmWkEumY0caMpAkXY7fOt68C+fUl+FJDf3KrM89PbXpJzDOVduJZRpJhTv
BOkWSLXnJT4IyvhBZSMUBmrGy/aH3nhuE5H4KQiT7iWPZhRJqxOrViAdJHn9lEPJk2YeE68ZfCXm
TxDC8jgYPInWu7r6iHDfHZAeeaw44SV9hU352anvOU3alXQPFbIFEMCbVyi0h99VqZBVvA8ZZuze
BrspA6ltH7CYjTU1DjuDgwOn0h4GZ1ludCFbgMUSSIhOvXh4lCM6nFcLt/9yK/kM9DFVqFiBqRZw
+13JW3br4nmkrcM5zCxC0NCQugyEQETNB7IVvgEN35ebappU5KY3jYPcAeFacVRUyxu3Atmc0acz
lyDEBcK7EG705Ai6W+iM1VDc1fa6CTL+WiAY6oXt393nUBkSnzaxjSQQENKqHm8nJbL5gtvWGTYe
Q6aYjfoJP5A7DF8NtWbFMJkKwI3TEKlx6dM1WPNJ7CNykZzJTG8oAhwmKB9SONITU5yDL1mnfkAQ
ym5pz/8LQf/RxPSdPFAfARITLRy0ZNCw5Bn2IOfqABfwEeJl3Rb1mzsoaLY92fLLjNMITk6zwCYo
Yc21YKP8jcFlEukOPAok9qmghMmt/eN/9nBxF74km7hfFQi/dGC8/5b3/cSpexkMH37suB7EoyFV
hxYL1o1Rj7G+sXKujOcIXoPBuEmhcMCvNPgKQpYZWFc1jvCEgr/gamMLpIEl/F3pb38B4Ead+4n5
RTH782OsikRylE7UxaehvHdedwfYnVEASxvmRLqTmDLQe2YgWvRWkd73pXSm0GNhDT/1MD3FkeLU
uv5p9YHYIOlXGR7IOkZCRknd7pmvqkHG4VSyX++0q0ERwc5YRpPG/YqvSKzgOT0QUDvehlte7ZwZ
874zQrucWk8bQToe70GSFWfkYXeh+2I5fJetiy4w4hhpDHJ30BLs4AiHFeDtXwJgSTsfAT1OlvuC
GeOqWJu1AH75rhuSvx/8rs3tIEiu2d6PKEsbFcfMqFMbF/hZ95u5D+6pf/o+stDa9mO4j5WI7TJS
Byx7cv8rh/6Hy8gexZpMiTixBqSB5wVbIzbpCT9JQzwYBN5fAUWL6c4lYR8t1YqPVKh7GWD0GrHJ
O1rZQ/D5rtYJOJ3eCDS5bpMC3srgO5Cwe7eRrGWgZpZGJWd8EMyCzOzoDQYuZT9xnkgkmCPSDWXE
MADkHxiXyg0+NsaL5IESHkYla5Fgq6ui+tIFA3xqRaGwZEC19/o41mSscWm3JNPC0N674RNBTEew
B5cfBAI8ZHGIrvDOGkurMBwSkVx3TfLxRqtOv6Z7PFqtq1KNH0mMTiwUOrNvzYAmBbXiA/acidG2
QA8lopOCqGuzN+I24bizanHqdl7tlZNVa4f/Wv524VYVayL8J6oiiL+pKaiQj9dTJNHeQ1GTWXMh
HvjZYF263j8MkU4C0KSFLlAAf2pV5wXA/5/Gtk66KmTVHvsJVgODi1HlomOD0eAwsbC1qYw/tF8y
gz4tLLoS2QMVtvRPZoBOQ2Pbve0M2wy8zx5geue+4LK4JtjxJpTBH4DUVnxQlx1bd6OBbBi0vLC7
LGNGsknNV/7mOz6HGTB3TsuLe9V8o6/IHFB93AKkBxkYY7TkUUoaBO0j00HaI9Obivl1dYMX6pat
2KpgejXxZl3lWtPF7mgwL2OweTfMq6DoKTMl+zwMBl7a2dHGxiuSSC/N08rbCONU0ZvmjfgM1T6t
eJVqiN8bji73JOT4e1+9FW4GM+xvtTKoMBClmeON4TgawIpyAOMUNoM2jtkrhxgk2HXTm638Pqb4
zDRmyqU3y79xukYWIXUoRwP8PCxbwmam10QxMExgwO4QohFocQ7RI9SoCsXgwi+lJas9zsdi0Nkz
6R2u+ldUwveM7GXCJYmuQ8I2CyyFOq+MRm18AY8IsFsnwTzIUoOb7VWqooylZ7sRq8Qhh3ncIgz6
uBGm3HLKn+BdKQ3i2o8JFdUksrTzsaCQCe87tlLMT33Oz7DN0/3RdKYgc+P/XeEBBws6TN2LbfOX
kJf21QzT+Fh1uiu6IztHfJ6V0Zgt2/tCkCq6GuK5xqcO6tZhLKfPZPis+bl2jMgaceuHNTVhzQKN
t6Df62YxZFXr8kt+0WVIl3dqJrmyJfVas1uBQsvQ/qjwdywGTX4YAcoBUnTqnjLWt1f0W2PP8rZ+
lZs7TKBk4yi/2XtqaPjUGJrp+tDDUE9UiNpE59nwIEESlc1VPZlzcCmkFdcVi2zuRGiPJ0DS30ji
LrzqKNKjJzfNOhhmqXd+sciriMRJXR4crLvQOWUWli6JgTPDKuMM6or7MZCnyVk44M2mrs8Y1Mgt
tSO40DHaEXkYCJcMHH0U/DyNB2Ns3cYcexk3Xk/Ww7gZ3/K8nCB+VfsawTSA60FD58DPiTBPOaqZ
CFy11XLqC9S2ZlAEoJcTXhO6WKkZB9ysp/g3OO3J5ZOvRAgi1WDNiANFtd5RaA83JZivVHXhuUft
K/9VISoCx+HY1Ypn7/FI/7aUW6ROGqq2veSoIgrTlw7CSwdS56hBTx43WEct68rwZWH7L8M4/nY4
2TDH+c1Im7Ufzgwu87U9QILFPi7TqcDy/MVckmEddRybQUSpk/SNrZClmIl26N7c3XZbIdGcfosg
tkJlT789mMHtxv0pNtQT2OqO1MfBr5HPJVtgARTjigGN1pJme77Z+Ov7vlsIhT9MIxxoYH3ZT588
zy9QcoMOHR+lJ/HVa3houiVSBcWPzBJOaIIxa6m2ZS8JRk6CnBN3WxdbBpUAjA/Et/otT3ttJ8qR
2nKRV/RiPdTdNYfb8pr0nRqQZJzh/gMGDCZOcXLxshvc78ADzlv8hy4u1hFJSPoFPI3uSL9NWrj+
2PbtJFTc3w0xhVXVlNMZ+aPX3rhVnbr1e9NRUGst7CNfJKZ0WnXdSwscbCTd+2kyeHYDy5puWvQH
oGbKp8hdfw1XACcxroad76epxtdjLf7Ozm+ydG8Ul6HZvUK85nRUguDubQT7aNq7oFWJD+7dwye+
3sT921r4tOOvvvsVWoS59+0BeC4pG2nMHM2HGgV9Hmquzt238Sj+eGuIKSNbyPblBO25W03IXGr5
4gMmuIyDq/xlOBcVZvegeIK1tj7yXvG2JmV7opZOvNk1hQ78z/eNB6OE4SKH9ezqzRFLAE/fMrKt
HxYLPCqJCrWiozjGqSzS7bk+pE6uOeE/sc17L+9Fz5iUnpL/K6gjMeap6tF0/isFkJtmKLy62x0D
X2VGBSjF/d9YmXuMb2dkksRhySJvPB4wamBN6TkHqSToNdZvuXjbPnYOAJi6l0MO+EHpTloZd7PY
fFccwx3nGU2JBQeiPjj/efY4oAwhJWnnP7reKNUjouPPqI/jZoyU3lIjbLXzIW1pYNQeqsM1sVmQ
WP3gzc6mx33jS5n3zxTMhtjkxG8bFFgQqywKxNFbaWWJ4dxXDvZtqGRs7/drEUY/Wo99V5d+X3IZ
pNkL42fgMNwBz8u4hX5LjV6PWfQX3ABxNaz7bEy+zX1ssTKHeCYvQPdy2sI+jSv9gt8PmeT+7i0j
s8YKUyAufBzR7hnF+4+TriGzj7z1TOXUi4dMLB7WddbsxHeIp02YWQUBCvp0zpB0nq6UBbNNbSCx
prZlb8mf+YSoTEgu5e+1sCcu6hanl0I2fGfxXCZILHqgU2z/4BHb6AMMAUYFQuKoWQJS1tMEW9hg
e7aKPNxGIJyde9fgpLZTkRJiA5CdNiERGR/8h/BpXoJWjsEf5/nN8mrQ9AEZmx48zLmZQ7wpF3rF
bKbjfNXvEyc2pP4ob4UJaqooMXi/Ui0zSzOMSE4KQ6okA45BhKio/YfXjAPPLX+p8MBVQlXc2M2b
W20fFE6BiqJZyJaWTYm72kCDEiEEltk1wo1wgEARyuI+0w4Iy7xzRuP6mjINaE4buStLeC0Iv27I
G9tJpfcxmLFuPSo+WZbP5r1rNdMLJNC3GAn8tBQHI3AoerzF9+m/V94lrf7nUr2v+TVJWddy9h8R
tw/SV9goAxJBOO6c8XL/+u3KLUtDUKYe9IktRbqukjAzQlR1ndFyIegqhy+vG39bDCNDN2P3vupf
kl3E2psPaDniIFTkvPotzpR/kDR5wOstuRrJgNuiPjCCy3NRH92kpCyGJ4reG+SVSL8o2zdMwCH8
rCJTyfU7y5qsXEs10P2Hfv5FOPV0LVu+n0Tu6Iq1E6eiBH2By//QnLa9gRl+4SeSZLGYgJiO2pGa
f6UlchDnrRoOLw5Hj/kSex38+VNXKeOdzL5Ajbas2B65G8B8w9q2vuLX7fnnlVQzWFsb+0FBTYQE
PD3C0AbcDzzq+Mc5gt5stA+pGETLr3knY5CbZgLW0fMrwJAemk+/wvQKG3UuuJCm9XMT+T7Osudb
GjuQMQ16hceh70YqE7muWPzxCjQXkiVQwFFbytugZbQV4BhdZkmlrZFCEehgq0z81UNu5dGSIWDz
lwGzd6mc0NNT+kxeytEJeU8OMHSk26cPBmylOj1FF6PhetT8XcoWNRnxSLMfxq+9pEa7adCd7hXt
SCL2HsobhTjzPH6UfT5MvnJEZo592uLi1Uc+zxCcY0/Q0W0QUfSCCM0GQRwmBiAHcpTrMXjMkm5b
mD8URekbzkKO8wDectKQP97YrDPhY2uPMUQ75Ye+uWg58rQE36FJkeNtly7aS3uWbtJdlWklXeTM
DYevDwmvcb7dCcpn7OHfJ0ifvSiXYoQBiYBlsN7bKfDvcLwYpvtjGm5RFR7jjYCmOS5dzRkcHt/O
N546QoXcUz5fMxAKpXgEgxEOisOQeg+rYta+G7lCedepH7SQPXGC4hzEcKeCY4JQhfCLhxObDZ8L
MG0QJ0yqhjX5RktP0hnVmsw4U6hN+X33rHeaWt42sZCIDEbp6i2oW1DOVZRmuxZQ7R3zbkwFI0Lb
mjynStxQDRNYWhmbvTGu+qTekPfy5kOUkSf7mxFajmP+4+luBDBFNEOOfQIf98RryTJ+R+ZkJ0kg
xqORJXIg5jCDp6LfoXYn4iE0+MU68NCisswaSRLvAcK/BrW422arb78qAfpEz20TNVf2s+q+9wKr
2QfajOWYWKQgeAd+EL/UCwCk/pFnGIF9BUSgKwaeHR0QjXV6d6x8TI4xty+jw8RwTTP6Uz3he8j/
0kfD3yxJdyAHIizvMdaA1A9Exes2FR/R6bu8+7VaMD3Kd5exIRopn51Z40vfwsTiY91oVf7RK/UQ
2IKSLELpX5Qob0cZgCnLvvGmwy6fIPDcSGCyP2ZcYNYiRkCKQIilD2JaTk3Y7f9t0GLOm3pfgBfM
CMSlgjBlYk95FWyjojKMI4JsPpqzcXbjiAg14cPh+WnwLF8P/ywtAHjwepsEcEru6uSqGFNpFEAK
K/vtR5gsESpLKGn6W3sxleExp01yPPhk3/caTjiu2r5659d/DAtodZQbWHrM3WrOrQZxPDF0hn8W
2ntagocsgmCTxMum9UJ26a4LQYDwI76lj98SV6EdiP03KhF7zkoXY5h5NuD6bKnCVpl0MTO33bWz
FV9cKdKRU9PedLkG6/Bz2KzsVZxnCRbCuPf6HgCqpnDBD05w0AnrIlF7mL7YyW9WM73u950f4Z87
tr4VbAh6x0BkQGvXnwN3qBSsKNPKavA8r8pBcFGtQ1suxCMVHrr3i+RXyCTTSDaYuairbnpskPN9
x4/IbSuO6ICyjoBLOzhF1/lbbp8MZIEyfY1RrdEInO8PyUDizSmRKulRqh0AD0v/h8JVV4XMPUqU
4XVvLELc/kZIHd0pKvNTs8SiQWA32lzMxs3h1ZlCAAckwF/lZi4g1H5QwPuaoEfBvvj++cJyP6Hu
ALBB85ss9UZo8PLNGkKgR3ypLMNtSBSEc19yijibHp1T1iOkqThSsOLnHih2kz1Pjl5/2uTYe4MN
O6OuuTepM4PjCVSD3hJ2mzdUif5UlgUicwlSc6I5DVwAkqNaXk2nWKFWOznpwDtsS3YQCDDtVDuj
hgeR9CRtl61lLsHAgvfpjTxrnKXy9ECJX9h0VJcNZ8Do7OjdtT5UPHmYh3rBY5dvFoi2ewGo9PaD
lw7+A1GDUsRtV6AviiwlPh4zwKAwb7YtfuI4v03l07jV7UzMoZEc3LLXS1VJ3Ywk5QZAVu8Vwoz7
y2GN4b8Hu/0GMVOrqTJBfcB+PgjzH+riml8n7DUfTHzJUvrRbYWclKb0TcxCWDkwdTcD26lZvOq9
ptuFQV8SlEDoIipjt9lW9zjpyMkmECQK6e0/7eSuvQdrvYPeEFGXOdzu28vQOg0Ow0101y38NNB7
mMlaf3ga7F5kQyPEkWQ4N9aUe9nJwpPzplKTnomS5LtzAXHtsgBkJlcl1GQCJopRTJzN+zWkBkzd
PIFO8HXITJPjRaaSjdyyp1E6AsVX6msl0FGmd70gCfhenoUb4/YrdyRBPxwGOCH6Z6TNFwnxEGWC
GpAbRS4DF556lgNuGg3+9qDIoS1fL1HzvHMZSt/bbpnSBjSYIFF85FKjlnePY4Ku07+npDGwPskS
FL7UaQUrDRYR4v3vsHrdnmPAOlCvUHr7wUCOJg+Mg4EUh9AoCUcl562jipSn3gHPhBXqowpNznOi
39FcvEL887IW8zz/umYcbCQMdwg8VmJFYFtC1pws8vQTL9DyS9tDvPkWqxIxDBC+rf+G29fCuK9a
IJSDeQ3FcFJGYlMKZouBzq06ymXonoRiQ+77NZozU+k5tL/QLNQTbcbQrrTE+YzDGHKNHOyxE1mo
Z+5nxHpNebEvdVKdGAZXu0d9blwdly4Y+dYk6movgGu3/eYzxRdWWF9mH0ASMSU82DCTQJTZyYcY
91SsxlQgMmYqsB0J7DTiAOXBf5/1BXnqUEaLOSbNM+aO+QdTjMcNhPerX4c7VP4JoxOaFKVqarvC
xf3kve4wDn9xT5xf2GgPk/OSIhRDaqRUlkbQoIQ6Tf956IJ9uIvI+yWxuStkpY4ik2dbl396Ydnc
j671I20BkMOVrVHEMRBqq6TeMsI062EPOAAUEnBEklXpes6AVTAzmMFKkxBLIFsbQg3ioY3cvxCH
7tk1yOrmbOjjtjBBbtEtMURECzuyY8KsinXDlvvG6R8ckkj0k2KIO0uRYXezoohm2ZmSKMbSmWo5
J4hgwBPFK7kYtpM+u+RPz+NNyY/ZFSPtltp6lz9MGrLiEAJTuBYypUTyOYK/35BUDvLVLWN2iuiH
9CRbdK3oHyjSciJDSpvIUVv9q1iXUkf/AROV3i/E/Rw4tBep6lQcapQTvMFITwh1X9eZk7JaZNH1
0Ci+9h9/Cd7OhKow9D8qPtZxWZrF99a4o8R+R3lqB+41p4Dm/LLcf2L+NApt9rYIZA5AkiCr2fUt
DkrcgKX3anC+Zv9c5uXxDz521VPgBnD+vX82eqgFJzEQ1zMZQsedFLgUuNyF+MNlTmcWPvDu8/Dc
prcQvN6zle9n6yjuZb62tTT5IKunvzB4zHQ1MEWqy8o+S0XwraRkimsioOaaLwcOi9SO9rfdClcq
mZ3nn22E8XCSAP/6JRMtK2tKQ31wNLs8JPzOZGK+deLt3re7t3kVEyojm0OfLUrns1HWuvPqa/mb
z1c3lPkUKQghNzKUBKgHlNmN1z85LC9c/iPUKpqfRTXQiSj+MhPKJiHg1KQKG5BTl7YoXAgCU3vo
i7qaET0C+Q8RNe6uy7AZOPqQTnEqL/6dEzWE75bcbYH9ziRvJx23d1LHE+h2Z8za9ZAXWSb2+uFl
ibagXn/PRql+9U/5WpJGEMyLzueMDMATHN2uNWfAADblijGs2VPoWpqDzRsvAQM3QMY2rj+yJO+F
S3eqcHWWRXnJKJoZdQPALTkmNigF/IuA/z1yKoG7LDni9EXRtFpd/zOTOver6NAwKl6WvlIksXoi
/+3TiSvcltYy1u8yO4SjPxhn7ZBgMvZ0AYVjh6Oeu1A4FWOgwMHmNV4Q4piOh2c3X+o6wVG38rcH
LsOxPuzFqRzDBTjDY2tFqoaDUTtLR43vX65nv7zEb+tor3Pu6JaZGg/OKKa//7wOQwlfkxTDB6su
fLAqkJbQ2YWGP9gRT8XIyUiSzMyQ1OlU3e0tVQdzd/tOOu66Ll8jfIEvXp5oV4gWYr/hAuPY+E86
/9WSgh/f2abOl9lJKhaZuhLlCq4tMCSuJy2qegVg5Tx8Kqy8nD8caKj5lit/pMgPasIVTzr7G6AO
d/oywzZAErPjIUvxRYO2Hq+gX43N51zbBj/Vgrrlm46UlOq4Ip0oVBUop4IEj9J4s8c2hG6icLKw
IYcwiUWPW+IdxiWBcuM7lji0803YrwgfbH5v9buz7qHx+3SaRF4vau6xjNw4XEP8/ZNQA86TqS6X
0SZ91HCVPTvW5fwkXUKTvyUi3uKLhScz8NG54akP8oQQJfRVBXPz5nBHC90PAC62ke2vtUn+Gcis
Csp1Ndlz5D1nyGvw034fqk2w937JPJlcu8j1SspCsW/5Ue1xBD+XK4VX5NCM9Y/VCpM9VVu6zVKC
hZuITEXpPpZ1c2mwfBLfIItfkIMhPYgemmF9uNk0PTn6hIho7SmOtNaDonabIBhvpn0Or3JI+RLb
0/USaN+YZ3a4rnPXO1BDfbDHP+y9OJjulxyJHhMPwBfQkCuUpqN8hYYHL0iUC9GX5yLBLAyWFLwx
QnQFPADkOseeGqEMjh5PJ9JOablriygOh+Z6CDtR/AVhAz4EcK6oeo3OEnLfg7pQ/b3PYATEd8cc
RIOdeBYFd2UFNKdtf8KDfxBE4ZZxeA5rwJ3ntoVJDsiiOB2lnj1txMyjLBbIMoQ30dPKxwYHhf/Z
V343J9WBsvtE1EbkS4hgKeG9JvV91uVDrvcoLVViOwqcQQXJESolpCPxv+Vx1Et2rRGFebjG7f5D
3aJ+8+T/g1+EuIxy/1ISt3Pg0juIoMXL/BMOSfjouyA/mSstiy23kLyJAPO8mXJ03/UuEzLH1ztf
ou7lrcgYd96wbvoLZafM+gKAKHOPZwp9YDIcHSIpNb+R2oSwUpqQef6MGRpPdmPd7LpNe0d3OmpZ
Yr4P2gT9C2/vmeufJu7GQ9aKUzBW3sdDZ42mDfRp9YrJD7khBPno2hOTmKGwidLZlLUiQjY2Oe/X
9gHYziB9yC5EKkKaIHs0YwcX+o0zP4QvilPx1TZeQrsVPmTmdgzRlatS8m56HGiDtXT/CR3kaNfL
wnWMm15f2lSOBKxfLdDgsePBqQSqnXz8NvOlfhQOAKAmb6pO38gyUVFtWUFd5K53vf1ienJi/r/W
2HMo6f/aUI0sCLa8JTNBk7SQ7zEwbHovvubbpT0lxQLXOXhGuhglWqRNwnE9vd4NE+mI/3I71CST
6BtmZa9KlCmuxZT7EOeXxarkLss/4LxIV94K9uCOZgnEnu+7DMsxU8X9iDGgVUyNVAxpGGuz0VZQ
WECUzymzvXP97VeWlnukIZVAKeEbAS9E9WDrh0EGvqo9pSez6jnfuq6DOJPp7X1zU1piOC5mbAmf
9vyXJo/L2X3505EZMxtpvfKHPeWW5gGohxnj1e8dLf7V/nxJ9kiy8IQhW+R+l0nMrZWjODaSfjsx
jffvkQtZr5XTegTJyIlx+gb/GiYuGmPBbbK04xSh7mpMz/jXDHs8l4JF7aajnBhVKyoTspuLhwT0
iMh3BJDVWmLARQnRoL9Es7PuvekGHJmxKqkL5sGw0O73VkRfpd+/q4mJRo8HmT36WhiP3DgwpMTB
7iQNIGGjMxm5KH7mBejUczsIaBm1RPumXHcYtsGXOUWR5ZJd0hiDSYLr9rArQpL4KbwauOsex2ZI
35biDg5Il0uzDIRmjAOCK4KjZN15eFtyQzbvO1Oq/dY1xcb15gi1ybr/nQBX+XcKRaATodxiSyqm
CAY++shMvelJOi37qtfKyfIoHoN9vPaJ6IfjvXlkF1qBz8zHpeBK3UVnh9GTahSm3baBiyjNXBBX
WRr/8wDQOOqRjeQGB+ObXFwv3X17ZO2u9/hYAcMV7bA26wupTsGhAgx0D8dtKx+faz3/VExmyXyx
Yz8trAbqXI3dwQLNJkfBXOBV5pruLesc4B1Av4kRwBYLYCybe04h8CAxgvr0BUi2c61WADb7GYDE
mG8AsFT7m+VtqEvY+R07AoGCz8XC5L1g1hpnfiskfSsKmhrLdqXlhmbb23RSNrpuY/LuniEzsZOb
I7H+wtQmhOCkS51vCWU+XqFYnZ+DASdAoD3HnqQI1GqADI9XzyNMa6y/dx9lJPNPq9ccT6qTBnlY
kaynIfFYm/n/fRZ4HQjJZ8vGTXssLmBXCKU4P4iEBXqSbPyov9zY5N8xNWUajCkECJNqS3VMJeAK
E5otSgqZwyyRb5xsLPseJUCnZiDdqwiegiaX1ex/G9k+RKy8tUIvHx6s5y4ythd0CCQloVXGqZPQ
FUO2nyAe6kE2dW5h9AIDxkikQSEs8bEVjhYgqeKKl83C3+LOBRd2FT2E5eBtKGHYCUvqcMADXKNH
lJml9q590rQt1M21pKnzmAPGlGA91bP25aKEO5LzSZ9+HQDrX3d/8dG1wDoL8tbbWUnRaPUhdDKO
kbsKU+BDp/70r15Q1kW4CWa0s+aLltWp64wfztpE7RoQAtQ9u1mZ3c5IcJkZN/pUKhloD2LgL2G2
ptxT9ZWY+9UbsrLDUVVmbKZgJGiCm3zmvgd9crwwXPFjO3C6MC/e0NQ1Q+nrQMSFzIB7Wmp1z0KN
msAc+EUaZSnltV+jCMGYrJ2/yiCRygv/HWQtg9JiVM+TJuDicPIDj7NWy8LQnQxEjZwtIikghFNR
rA0ABIRXlLmhDVU1P97TxXNBQYDR/kQubjGYhwjIZ9xoJAAGXVPu1CvEAOa9s9lyzefWRKPE6Rql
YZyC9Y71t2Y14J+3A1SBTiKQMEdhF86TW08WPDWVLdsZESxtRBr13hsKc1oMpNICPQWuNAfLuujk
IHG9lFCbt2bp4bm20/kB+KxkMIXRzMEqDdd00AqGLALOX0S1EV1I8hys4H+oGWmqMWl6RjEGuBmR
z4wf4GawOiWmgP4pBi9+fIixikfRNNiuqu2O+6KhwFXy0iPzTEGC7vnDNI/epDUgj5Uz7cxC+ydE
/AcmY9d6J/H2e8Eie21HCzQBdQV579yd4k8WUYxxMlJhHPohvCuZOJnEgB62q01+R07TBBGMMmI0
GQRcJafq4QQdgYDevvJFg9zrWkMOJ+JqoK7P1GZQ/JlvtamkNfrq5tGkNWvngwJ0OaHyg5MS0Rpg
4qo0B2gGHHTkwvsd/l20nWAkRWf/GpTf2mmzBuxlgucVfNcKdRxR0GGOwLnWnKXZzCnuHDOzVBT8
pQiutvv7ftZEh7FOWe73eH+njkIiFF2IYRNW7QiaB4ZdH8iilN3Y42AD98u86AbeCFH49tdSK6NZ
vxHW9zXtraXgECNCOGuaB4ncLvo6b1z5ftXXXVto5ooiTjnjT+aCLKyAkSy7gbOgP0fmphA1k/yK
+zr6fOOEUqzXlM4GbifHXTQu7Jkf809TJ7CqxuhAuHxgHO8kVxsvgktD3nt90IWmRtan1WhjF/ZD
00UH+xEtjj1A7uyhlc7lyWzo4j8JaHRe2ybGFtMubk7DRpLnMlUe4po/8E8yZJwplXQuR1CzMqsn
7Y7YBkDIsbxE3qhVHtpSRBtwZIMcfpOjJkp2j4l6Z1XNNDfwh91OPBPEsYbudHUn0muRpaIq7/28
l+a11veHLmLAaGNaxW5rM2AVumTCAqdLBfK0o5FMMTXOMAeTpaMpfCf6prHa5RfrRGTonPo0zGJq
hRZom2vuiUtSTjR0kKf1Xys7B2JLF3hlZsqNx4vOtcgaeFnDS+NqCL5bFVyCQMqijohuuPGvxVbt
TN7trc0xvXbvrOeJ9Sh1vTImNLUCoxPrNnJ5GBRg/6tMbBwnjkh40D0gBq38odIdeJHbl4mJk/rz
I4upDoDkW8uMU8WYjISD37cGZnZ192appLZVmY1wRAkHX4gsS5OqRhmu19U3Ifa8PJXd8JltjIRz
DvPZi3d1a5RQXEqV0KwnlsEZn0N7o0TYtgJKZeiPUIFtLtdC2zagTuOTaEJnSo/8wB365aVO17oS
zI2q1hzAh4CJrLs46uQNayeadMAJ/TPEtQ+pzpik0DmzTu04sTlCMBZf76ZS1mMcL3syPVfkDRB7
d6TJrEBHrp9f2Kpg168toIUziatIOVUET9fPm3+xBBbdqgAiE0ON3/O0Zbm+UMgIPxEylpBZEBcS
gUIHUuGg/EwLYL8AXMmgOdW8iTWO5iRm4MZbKXB7/qpvOc7WftO1YEqMrS6L0NibcB6aJ3hgLXzA
+Zl5YoP06Cqludg/IgDWmE77awg1YVlnY6wTwA6GzbSdXnRKJhZjnnj9Tn0Jy27Efpz9hkXc+bHz
9a96AxOWR4mg64HWOt460KQagkd19ngiczUjppFUmFRTaEkewD2wLn8iq8ioMCzrMSlFy+s0vxgj
uOEeBMT2bzCpTT8x6N3jOrSUgrPAbu5yfAsWZd15G+wSeARUnC1EVm7dVP4v/JNKDsWYxo6SZKAd
L5pSaLGMIbw+eKOOkg4t09Z07JC0kiJzOmDzETVAH3INIaGZtX8yw8R9GpuNoH+leXozLuB5RHFJ
c5v5kDwk3WXyzpvgXv75KN5NPANm512bZcEjWMCNXwiwMHc7fjrUM44rCvBO5afJlqbYeiJcFkYa
oC8g40wU6oasNyt2XrlL8fexfgXFjKjgEOTjVXS/A7ZvXE7nTOI3aBUz9QkqRYq0ILKS32J2fHef
VsDIjuG79K/NWp6uv7vjqEr1Pqa1aJ5cUaGcicZDx0kvULHJxjhbpoN5kfchQ/F+O6K0I8b1gynf
JCkkRkTIImw4ivjAtIhbXxp/9mo8fYC7HEaNYqRVotOc+7WQIV5Sut+WSXpd6mwELv4odH6g8yeA
Md5HukGC18DgXcUs6cJKF15jrPlS9f5IgOq4bjufivrAdYeCbneIq3cidyMKqUhEvMoHwA5vbBZD
/u4NzjdCxLa5ITUllh12o/wvaKWTDNITKOP795jr1LY4bWo9cMMHSvasJ/SkafJLHAtgUJgOLE1p
nAHAB7UQMsAhWfVsxQaduK/8zM8mqz13CfUJ2KtDTC3c1q/icO1qIKQ+NMcrgE4VoIUQnThL/gT+
yg0giaOWTMnDcVMXLdtjmI/Otk6v5q91lOhfWpQNJXpw2uPw2TvqND5g2qfUHg05sgqf2TwkFSzh
AqYDkyPvliB3wa9CQDwgj4NJCfXtiUdAweWB8gdnaaYOaBDtqLAJHvc/CP4oP1EEeqzuICm0UOO8
8925z84sL8ldUx8DS/+vYGJRGGBzuqS7/GTZvb77b5e0i5It6EkMk/HJU6u1XXwgdOKhQwuH/JQa
lqsyZmi8SA3jB46krwmqKGxJAdIGGnfaE9mNvsnE7UVBkCclLg1FS+d8EeI/HZfaFlTpVpoW0Cm2
477A+EfuivnuanIaXn1INXhAR1TcyPcw4lSZFxF9Swhx5jCEoeydG124O1Ormug9N2hEXoyK+JL3
i9uCB6n0JVx4cH2KpNS8HThlVkj6n/DAmO9I5XEKWcqLbIH1bE8SgCLRihXQIfEjlkFXz0EjCqi/
f6tQesgjeEQn7b8n3Rbsi0xNGs8g+1ceVGJSJSb8MX0WSxNkA7M89opJ2lSWc2AmOrpnM0NrNbCb
1kTxR0C9cJZPDAQvnEI6ru2e62y3w00l0rk5Jw6WTtpA73NR2mM5IUSh9S/GBgLNpnprv6g5oGQ6
AzgWGSfofkZ2/Mq+yDKumdopQMii1ciTW0M6jzsAfGZq+wjpKo9zsy3r4IoOyb5XZK/htNIcVr/W
uD1+glb/MhCCQ+NgZRDWXxD2Tqh0tzLy721ATeUl+0I60agXhfnvv26hxH9WZ5N82yD++Xc1hIDi
RVvm5MX9c1E51kpY2a0bFDMtXDW29ajRwurDbSEcuynF3sV/IHAdzWhJWfxIWYrAos3lmu/7Es9O
ikuEzBjRb1mW+uZXs+TFCyv8lWd5ytBxb5GqVXMjBZ1SIFETVwtg2+ZYn7+nq47AFX4HdzXRDzYP
RI7ZjBilCLXPz/kkL1r5vym1mveYw5c6CS4F0Lxl0t5+D3l3hmB6v3gBpkwsgWA8gkOgmv21wQFg
p7uTCjLcc+mE5lVroIPOmNwdqDyIeqEJ9Q38wPngDbUoDJ0G6idhk3CjsZSC2/vMjxshJHL5jSuT
kVXllb5S9p3qws005CXWsNHO8inWglu0f/uflawnnKnrrVwEKmV2j6iCsQ+F72ZhQYcZkgeqD8x2
5JuEAwK4lkafmIV/YAilR1XknrjVEhKgGYH+MsvRgTeUeuQFEmw7eXGxVddp6GIzJkkiQGvorJbb
A3fO9aTfZ3BG6GqXOvqB3rw/8oMWndjyR3y3i1Rgh7UWASndkHps4+pxpnVyVUQ7KD1YlMoq2ve4
13Iy8abm9+z0/9rGHba/IczbZ1DLUTqG4NyME+eM1irEpuRCc6Zo+lb/7GQpOXxfAqyH1D1UUrsT
Q03IFWONqMY37w2GHbFYScrp1yZgC4hLJpwqDqw1PtkpKFO6vVJE1b4V7sBkIOApyE99B3BzPpS9
Kkc9lLX/QwDJLRXIPW1beB/kHZzK9yAC/MHkMeNA38oDmKX8OBjOEIU54n0v/NydBJKZ0q29Cp4F
XYc9Rrky8Elsesn3LQp6Ngzefd28Xbd3fU+s+XFOJn60y32B/HqZkYnR0FIPlbbcGbQBc5v3bi/v
aMVkUzC7qquVvUNwr1Hr+3gOobWM1i5+X0gZtQ75zP/XRdKrcljD6toAxuACwJ2XaD7CaeHQ8ceQ
XbKgkEMEehkDu7boYkoNhTni0pY3wb6X4e13KZsG24oIjmt/IqwfboUPYZzL3ybYwBMFeyOmYC+2
sGVFfoEdcN4K8fptuJvN7mOv17hHBCHwTWsOWIQrxvhVD8JvVcOEQ50K1rJSRUvprNq9zAgO5HWf
Q+NB7hMCQt7N9tSy+fN2qncciGNxajGGDCq2ILtxHAh6a/umWi0hHnCCy8t2txaWF4BvD+VcVyQx
haHarcfVFTGfgVb1Dtn7froJHLGU/jcjfKbX60cVkVus5GGfN6i/eaorR2RXFoXEwZzmcrNCFkf9
OKz96qKxhKdkQyLqivL3RVcxodvzu6woZl0y30JNcydMzFc0VT6zw1iXoa443BAmaCkEd826V0w3
eRJQzs5E8mRikMxbvFY+mFo2E1GI7vD9Z9xt7p72u1teTWPpMHhVlInjIaU9TNYP72kkARXS5UC0
0tqWHLTWD+Hif6UdKHfmhDXcimENUmg0QXDfZp/pbGNP7KZzdtNC/zDoUzybbk8Wb5ogZluc1nvO
JmsH9p6GobXCdU2kK4i5qthI5ZohtVRYXIMAdjSPQEpyO4dchKZoov6Ou3/2QMyEjIf4V9en1G6n
XH262X564IEGVQvSOWHq4SwEPNf22evABsVAo43EqRO8TsWJoD6SPzVx/R2VX0FcSFxtDeJi09/i
iLNLxXdgvAbIFDgbn2xQ1zQFCiYzOUslH2qOUZ5xJ3vwbF0LYD7YP7Oo1GSVRSyMlsXqtcwVOpZi
mlYIFYXUpxEar3eVfSLlcBt3jR30TR7dgeNSKvo22yxdBKfvCp47S6EhqZ+V962uEYfLap6q3oO+
GdO/+k3w2Bx6+FM1JAk641SQpUxxdv8UiMBn3MT5gaydaeGQCwLoDmTb0Pyvud36K+6ls73CB9mM
PD3zdjgNJBe9PnMo0sLULT34wAho4UiZPG4aZyw4lrMz7OQ/0Gh37cm1/14QSHJQCnUVQ317cRLf
sia2q4uV+YAALuYlgGJ8GZ+CnwhwK+Bccdw7SuUTQ22wt/SKuNyfN6VNT1k5EelqwLObIhDOfGSn
yYMltZDkyt0MiwKQPsRQa899qYMhtBpE3ahfx8QmgyrxpA/SnnqxdpbpfE9Ug5v3vTXK7LSH2xtT
zpk0fzHvv6xe3hbYbE+oJqFLyvaLKhgXTc9NsPK2hfh97rqrKT/dX/dNvLaglGnH4WoWF6JfRjFh
u7UKSYNAZCfD+W/C5Lgi3ssfyRA2Tz0HhhZ0Npn8TMDJUBZN0hzsqkeV3U3npAY6iwwyjvJOAkOD
em81348SjTadIiu2Xmvp1LYKnXVihn52Xcn0H1tbaaQL4WEVWqT2IEOtUvV3mQsgh3DrMvjqfMus
3V1y4mkHy8LZAEyLNXyEI9kdLosxyW+zoxKmEBlqAAsPi/0xtaTiQth9Sjx/5ekj1DWCuClPFjpr
zhEIxSWsVhfM8ZM50iv5wu6N8y9kG5HLJqQkgBean8B8vUDRdN1Cq5/3zZR3px2d3N+QXTKt7qTO
QJMwu5jDe7qFau5KrV1QZBzXPxNsqDUaRcVlZbL9befdrG3JgpjdMb134i7k7okzpTbYDorBT6U0
+cOvGiHDc3PwlD8x72PQ0m4xsL15Xdj+LEYfB/1sJCRT/etNOJgf8VHyvjS5+jZCs692jo3isd6v
3jo1UgAAbNhijV45buTrxgPdr4HMxIPH1oqsbg5yy2aO8GAbd8zhG/KnD+b2NEzck39jU1Islpy1
YjQuVTUtEARlkH/P0siPir9pf6ywt1OgMD7137aVEPqOf6ADUZ5RLiNP6hhb/bUmTVT4qf9p3lqo
w6ANwsIFc5pWDupCZCmmCnXOXZYZQ2hheA0XCnWHOU1GMUm0DI9i1J2GGWaoEpOmoIn0l7hB7/zr
KFoa1rjF/H2AlQkSRrLiJWMcL6UuwxKAKovyrT3zJ2bnrj2oJBy2UF2Fs0McRyxxooVNZX/4kDwu
ttjyCL5wgiNY8YGQrvqA1i+gFLxz0/ymcrDUNIQF5qk7FQPScf6SjpsicAxS5jWuYkWRg/SzbT5z
+QJ/njFHpE1jL37vk+rfs/UfnT6/Fvm7jCbLECUYNxItjzhsVMAzMkGhETC9A/5MonfrB3yeRT9B
WzppBAWghO0zmOEUeJgJ84FxJR7tEn0ZEG2Z/5TJaSn2SbZuCoTY5w8582bqSsNlNoTr/pl2uO8+
RVP3DeFMk6tikXLEPC/Tu4Cxyf0AUiGSnV1AlTwsEcdWawLFdkLbLGUsgQnW+ZoXoxOSF6nhQv3j
s6Hsvb9egwN/nY8Ka/0E0WrWleWLn17v3LaOIZriLLnV6352Eys3lDuJcesGWh95HlBlQllSUre5
XwC3gJ9HM+Mofm3GfHJXcqWnHal8kMcj+rtFVCn3SweTWpy5H+jnX3A5PSt/ADqUrFTEQoZZeSiX
X5Quyfp1ZsJV+bmOJmBANtbrlc52fZcsYRa+JfRe6XEmxeLfYCkzkAxJDS2CfKbdRRgq0YtHOMgZ
EEuluU8AzbNmp3qZExqEfIsG/mrDHjJnDMcpC5Gc64jdwUBVvt7GiBI+gTzAaEa1V+0BAuLy4HqN
e03NWziJ6Bqm7boBz2ibt6H4Tdf+3iFEA7a1/3Aem5LAj2jvsAuAvT/u3M1VcTG7brwZkyUVUjqd
pK8nCM7IcmzD+FZpOj2F6olwPkBhx3D/70KscK/7x4l8xSI+Ltcwl6P5ptRyjIqRwxyCtvvG4Fzf
BP9KNvuZSAH0jn4QCZkqj6nfEMTrm+z2QERUOY3P6FmgJEc5K7cZFG2LEymN4bHXQ+xQfjJD0zf+
RKbefOda7mwBuTU3R7rSoM4onHl8Ulg5aLkDzpMQcHM4zX61w9092knzFBr2bNP+eHtFO/TgtX27
bsN7c1crPVL/7ctdKnXr1HP2g84QkIGlGqG/cWOT0/vdbSstPiTTTDng/AJJPz4RfvYk4jmvVJKN
iipmxLZilnEPA4uRQyPBEq0Z1+opuE1DRKbwp137SnM6IPlIrs1poxhkSZ5Gq9w0dCEgzUp4J+xI
5GFnxpS/rABR9iAFMwhrGc9LJr/LXBo9v3MMP0HUcEtLjhxbe522aloCI2ZkWuLjbswvkStfUcl8
ZG4LrMOx6oFlco1H45bdA2EexJEIVJbm5sTSHKK5qoDxilqdS8XT3qvUhLybXExfX1EzdPvJB6fy
BGcLuXHpwOFQlm6uanWn3BvGxoInknc8/RSj26j99nJ88b7UGBBKxwmZWuXha3KWs+D1D/tVOXaY
pfEcSbPFhGQaAVp+IKEDOfNv6lrf4wYdcycPu64Lod6IuPPai5ltUiKB1Vf5YO/ElDRwjOpIqV+V
beR1rKXWsUnmccrNq/Zx6F2ww8OOLpPM4rA4LIFNk3HKJg4NnuH64kM93dDiPG9sMY4tcwtU6KNi
XetJ87As743Jwmrw0q7/so+UWSF4fLdcLU7OcRApeyKAEMq0mA2Ocbi00W7v7eF0lFTE9fNbGTXv
TR21P/GEzTM9Y/t729p5cZ8Q+RTgdK4epWxe0+8MOz/P28bGdFtuqc5heqbelWqomXhsuvx1Rt3b
wwmcuS19ZXTNFZ1UVQ6IhTXTAUnhH/qaID0uKVB4JSE9mxh8fhdF3giKDeKHSXxtidmU2X2ONEXP
F8UPFgCSq9LoopT2icaySuE4UfNobgBRNRnBDpPdtbIMmcD7oiy5VNA4NTgk3YXiS9lLWvwBcw8W
N2tfuPAcNDqXqRB3FkVSwFoCT/VdooIKB0ICxdwkmFpEcS/KHOu+XguwcnY4cxoR0YjObBp5a4oz
H7OdnKyjFHzYPrrBYVGqWERWtHv4abMbPr8rd5H+FZZ5+gGgAsXR+P/unKLIty+we3VvIxFJbXnK
kXw7ROjG3Yip75c6DMM5mpV8//Xmn9J1i49TYUfsDTEGl1sBCZUstuH18waSREdhqDo6QTtdcn3s
2FjlgpY+q256F4ndDXz5pGvxKBM1voY2+9d0uY68YAjftVLHhEfNFwt11xjLF4mO1oRy1a/CBist
ZoR6nrujiE16GVEZxmdDbAoWQCLH28oFirCn79lkEu1yPIONfE7vNpoaxAiD+E06Rz4UH7T0ofCG
bk5UvAozSfr18Y6eV2+tcdBpdjs4YNdYOfIVRXJB3BG55TRbE/Z2DW6jAvXZMh+CMotwBZfkjb66
cBAfvp2HuF8ynvdQn/1VRQDc0/3tBT+KKSsQa4yAUkj8R/TGinkXWqg5GyBNGJm2jCEWJ97scZVo
nQkkrdETnnBlsPiXVfATyqc2J4WhRRjlTmP6fATGQ4tTfFV+YYox6F+Swu20T+pHjpIXO6CaVm5p
Rn1WQyfK0Qb3aOCOjZcjhZOIwMN3zDiUeIl4dzvUu7j7v2ek7ZXI6G6B7S77qYd9mxAUa2H6bj2s
65sK+tTn+OGAONWAmxcrR9rdA26MewItqmJFbumJ8uH5v4sR/FSkMbWPzo6HPPlEXz4M1GLPi+1C
Koc+KGcj4UY5rSGdxzu2UHSKel8wWi4RLSQH+1eNFdyjP5y7OwDjBsMBR9Ve42RjXvPt6sfLIBGn
dx7jNNe962wifXyAxmuZ9dMImlh2O8VgcBQytTEwilw0tBGDeu/0wYVdgkHJYt0I3hIXuXi2KkRE
fLThsXVetlO77i0AIDJTYCv+qySroqC51HSztS2lu+im2jeohZ9ofWntRUEwwQ216TLz4pBSHgfA
mmu3QSc7NU6OK/+HXty5O/HEaUFQfJgMfq/vrEvCbNYmJuEliNpM5zp1vWDzWYfjXJ0l/vSpNfUS
yGXzG38ofL0q4+rIUVUFKbVZhuW+8rAExxhsHFlGo7UN3W8WLf3WzAp8YfsckUADWIewGS9IK8ab
y+Yrj6wYwBcGqTsdMhOnBy+CIjMjWLKzWye36NB4bzKJ2RDFdKv34znO9XpfGdMyYzuioBk988Lu
iy+q9a9dnae5kgu+ZD+5mi3f0+DCXVaRM0NiIAtPCA0g0wm0G9B79i4c1C8eithhQo5oAZ6u6HoL
O+Pe/TTd0eNG2fKRDiUnRJUUervvGKfLIfazNupbNix4HkRCkQrkaTBe6sUfGyjsWBxVDzKTlu1h
Dt29J/c/7sCIM0e2nXZ49zOqUlqT0coMwxjI4na5dmMplJswwhBBBy3maiqwGA5Fak51ZUQYoo6u
NIJhwBjpYkP6ekv/hpO3/89qx2mbF2Ao3fQ6msmyIvKzoUCEoHA77/cbo/WLpx9n/9XiaMvNU4jO
eejSfeJ9Bw6tNHufaXHHerMyK2Af3byfIueEPK5BMF1WMh5WNbKMysPZqSS9e/g+MkZoVIYZ4/lH
ZZ+XLP8w1ixqxCOO3BZKWMes2FMHdH48RTcsxgdR5IjEurviMAN+FZeLJb1oG4IflS8kgFEOt6mJ
idgf951xS3OgqMJXJFEdUH+lsS9pSQerFHRHoSSRgNKe6rQAnh6d+ZfMM9W1bKMoHN9xSUV2qiM5
gTIaZRWYL5lgLsnR7dDrqJ71Evpk/VFaV4tmrNhauhBeZfeeQC2YVJy9rHYvRfihd+keDhsaeQHi
luYUjoLsknMHn6YJdF88cQhw3TnJ6OhhQ6sPEv/Q0rI0gkaxtEOldOF/QXm05O19cRrX8iY/t3ZQ
YPtMRYN/MVb64W/wTym1Ueelm+3lhidJFFjM9eFzT2Hwv0bXlvTyQaHztRZbOSF2kXXYcVb7/U7Z
5QxZzV12kjaRNA5v3sYZCoEdc/zr1xszB+EqFnRCE58y9TAxa0XWL2+sTpWaHHhCZvKdgJcrEnc+
mjpn2fCYW/lXnaFv2hUoOugJQg11NVa+E4pWJcsLRIjQ0f77HusvzdvRRh8S6v5tnHSjjDewnq6M
yXpYIISjWLYa7ATyrbHLW1K9/sF7rR0esCat5ar925dErJv6y3Blg+sgTycaY0Rj6069Ew5RN33p
1rcvC9DEsJ9qTbELbyXtmJ5gC3Jf3WLXQpJ/AjpENwcIIIqKMT/b2iiKgdYVvnNyIb2qlPKzkmz3
srODuTPIaIYXaZpLZ8jKBcusqeRhLdUxrq9a8Dp66dDZvD0d+fioY0sBx/154qUSjukaoE+yy1Fh
luyV3eR055fHjXOrRx8gbb3WChlATb0Fzxgmf8+SOmW/d79bahIHzkR+wafHj9lvNtC083z5/8pf
GLZroldzqc8i1U66uodQi92uEK6DI+rwzYOjIgd2xp5Tz+RnW6ZU6mpZJDM+HNbCcxbd69jK10Ae
hCfxR0FObSiwifs9rwZWr5/jRD9JqzJQygWtdh2P447IqTxOW/rtUcqjgRA2MCdso3tTd1Xg2kwa
HoNpNb+Pj1zAJUF0BA3mEu+h2/nuL14w2v9d/85Z8I+P3fxAyuL+g2bofXTyBgi5Et2JSnXfwmWW
Xk/2WpWeDvzFZGWHl6BTFT+wGu6+1H49agwgv8hhkmb3rhU3tjhT45ncZFymgTPaFjZdTLtBSgx6
uN2NF78m32WC0pU+5BJWSNnxLQvYVQJK32ww9KY/xSO2trlIXthB0AL4Ni5D1lCTYh+LD0av66+n
zMeWhnX81J9AhnAlr1CysrFDSJbz9QKFfXI4mavO0i/OqBT9olatjBI/pHW6Miv7llsQj99PJ22r
gH2Gns3qhki7U8QGOhtOjA//Yu6ZuQ6yybcecw4XG+h5A+I6gFnOWJergkZZf6sozfh/3E0JpFtp
EAsOcnqafOB9TyM1ZEFP9K13UCjFjygRTNSSsFKtlYGxAwJWRN9kB3xelkpptRh5OWcASz73u1Ia
ySQDsXJ7CgnaQ24Kyp1+2F5vEQ/YHz8+OvpzW/mQ2h2JzEJARkg2LwwYOHaRLh6Ae6d3V8nRS5Cu
YOZaggILIHwlFiOSPf1KwMeHcB0yusB4Ub8AtWQiSduI32+kPeXzV0AHO3gj8N3j5GAC00/6Tl1i
Pva0CKgZTKQDAZ2d0yRmCtwUp9s1ry7315ngbxhpN/ETTfV+S0yqr8NccNdCM6439MsXE8EFPpEB
2jdodLAhsO8KneMquuuQUh6GRllFI+1uDn3RGTvKex5AZ9r3zf0TUmwB0LjUcw5630l6fk6+wvza
P211gDnUr40N9ksxns6Hh3N7yw2pv+/Gj/RnsjidEUOhGeMspHvfeOiLWdcD+qq4zJ7l6THaLinf
mJlXfngYjTKR80mT3k2UO53ETTCs2/hLUYX6fZUOJWy1xvJrEYyb9bONbUKh1jQLyhjhw1Y5zJHh
KZpZl//KFYjXNe5260NoiLxu+gPt3+dHhZGKLmW5jMrkg8h2qF0ljQR4E0vYDh+GWlUNhyrdv8A0
DpdRs3d5pR6h4SWJ10XGK2xz4otkvHMXDS7A0L0qS2jcrMERuVwjHhuFiYqrTEdz4bWc4eqd7vh3
1FZSX0kqA49jn2jLvMloahDCq9TvB42fsOM04w3L9Eo+RpMsgWTVJOxYHz2aR5wEqXbkiq5lZyga
YMDMomcfgohArUD08ECxW0s6yhJCtJyZjAmi6ZSz4XOFyFQMjPTtqMrBs+H+WZDmTuQPpeKwUFeo
CS6Oin0dHO/BhWfiJVJKautED8iHEX6bzwHAtS4somycWjS2pUmmFsM8X7CAKUdbt38WZK3Ylu9M
XIqirUKiTig+xxOa0T54htAjBc42I3Cam3z/GdrcDZKHVVQbOd0gkr2re+EBtfWQp6hXwQkkHo++
2zPfDunMYcXLKcqV11EHDhF/yPsFfu/nJR9RKow604/J+5jt33d+3vUUywHFluwxIFO0ETN4a3le
sHC2V79yL7ibWMVpx2C+JxTmlFRV7RdCyFUWg+LoDoscSN0buIPgaVJNQfp67Q5izvBuRtYtUV3B
qH6SATROvx61o4v4iLQARPNYhpwpbOw3/XS7FWlX/eEbZNLK+nanX5MpUKdrxy+xeFK8sqHqVuup
xnyTIKn+KA1/V24kELV19UuqhvFWftXLyIfTCJF3jMBwp/cLv/NCpthRNxYCeMIjeYC2gLZocShg
4cbIaQtVlAWH8qNz414tExVOlCRxhwb1p8gzmYOyZf62KuXQAG9AihNK+IhrEbz+RPmdgqqSvYFs
IsecGm0scGZmznuIqQwwshkmNrfPYvkTKEEvhIiZiODunJqPiYMcft31PxDfSmmTdxv3xKN/YYmV
Y2XDeE3o1SWMWY7LFv/tPeptz8BjKNqYqgrlPaal7opUzXStuA/lFIlTXhwdWTwMFAfD+OKEJ6qe
iDiknIYOQs2UpMTzVVJ+FdX9fHkU253RUnukOabcFpl6GuyDJkDMgiovpTrrefyt3BxwOQkort5i
mm3F0Ok7WyZPLEcKlckS17XTUCnrE42OF7QB8/YFu5aLuwAVADy4aO1wedoKHCX3lALC3CHy5tK0
WdHeRZTtbXtXsxl4ZnKBq0+k6tpDSSrvIxPpRvqKd5PDXBFV1pb0cEG6fnDDkCzECdpUhxq3YupJ
WoPDTSeMuSEXrf1XvpHFozGX9s0jX9VviCViwYLyFsR48NXg0b97Lwz8vmXK5dqwliHzTRu0L/1T
tXhNEEISIPSwJKuRftuAxqK6CJvsBPocMADmZXmtBwT1YK5uQI24Ll00NeCuZxyialiA1ux0S0Qz
p8Vz8zuLy8BjnX9vW2QTVbN/Oyj8kYQWhP5PHG4wWao2ALlAvjJhBGc0W7QRz8s9lYnRO49oKG+k
M8BOALtvXBiBb2FG2GQNw5d0D6VZWl9BD+jzlNsBRjHwE7i0mcnMjVXPWttdHGiS8ruW/42QYwPE
r8fbwRMXxpfbNAyKq4b57kblHDrXs5nN4BFTqoyFaCxIWpYuTPqjDGpZWXGPKU/HdEvF5kHHq8ww
X4TPEOrHJqt/5P5nykUQVrUZAygmLbKCmXwKKpwbvxrQU+WRBzMthHkGXfTYflCYM/IKr03eYmSK
2JCr1CLakPMUZm1tv+r2BROoZhtDe+FRVMZTV5CoBsjEljvFy8bXqF34CZkLyfi5AbIcT0vCJ2AX
hMwFs+aYUs2DKlBjrxbbRTvyv8/SgiGTmOFqgj+SRQZXCFOFn9LqreymKM6pa9YaDq3jD6Ww2TqW
TO3fFWS6hfzoKRThaQ6DJSQC4wbPwepWfFgTBe0TobX/gq2CUtdL3A/g3NL2PHkqZNugpAXbR3ZC
naE83xO54n/D+pd05I01w+E4he3jPidqc4kkeudTo9Qs1ok9UUbDhJvavm2a6OYgNSiwW3WyBKE1
odSmhNNTQANtpG233uJ63EriT/GcJefNxmIkXVcU2fDk+bD/LaCzqmH2wAIPAai4IO8qenQ+GWdo
34sIaN0ivgUjrBcFf1cDZMgxwsU5zQR2ZFyvEQzxLOrUkMWmxoRRL7t0ak/nEjFibSb9KR5YFbXx
p+aqtNmfBTbVpQVRjE6bfFTM+8Ojy1m9SwWhEtS6V/1pcNk43ZtbUiGS+0A1gDp/wvsjaiqz6DZd
6Bvp+XMMuISebyfJqrdOFfoQzMKW5VGhAcWHXDgfqJk0aEbx5l0fTd1jhxhyZ1px+yrSBb4rQZaq
upxA7rqKAeC6j26BrzSj8/EkY27MYBonGcRKN0z9Y5D/5cycZvaRZCHXZ3W+Pmzwacy1e9SwYS5G
dmBXHeNzCencragJPsOT/zX0F318uxLAOGWcQ1EFEShhSp4/1RaS0cTl2ZV6jXGaCRHnk5bqD4uN
nkDYKM7J2vuawPinDAS31nILe7q6jIrJlaAq4NUK1Zv34fScNB6mrtKQKH4aQlWZVjfam6E1kL2v
zvVQWozfiScdbakVvgTFzRb6QSiLhUDRkJ31U/u3TlAZkRg1FGXwYQf94Q16XSqsAfBG1l1Nsy19
Xo06hzppSOQJXJx1QTLCujLTX9wozXpdrpixuVObCSDAT5OQn9XlugJ8rJO3DHGpvSy/cGtynTve
bX1NqOuax3zLP1gPEPifzAp1VFZUQuGh0j+l6KU3VNqQAM9AWuwneIZiRXwI95cvqX27X5MHbInR
5FEBnXM/3bYlZxvfEF+c0F9ZnQYKgRKO5vbgwqpOFv7Dyatbubnr6MeSLgfx0O7Hz7B2yA9tnbAM
4efhY4vnxeR6hxm1TQzSMtV1vFQdK8JxVSJOKLdLp8QT+PPMuWnDhjoZmxHlblyxXpQXZBY7DbJK
KfNkyAg64+HWkGgs6DgKLu2NyZEhRxQSv1xnQ+G0KE3k654oiiMpb3qpqfm9Bqf9qaS9QVrQxH5I
TW2iz/gDAhVwcV6THye/82f+tyGhbGumZnguPmm8CeXSfcSduu7l2ACRbB6fBJFrbHJqxSHU++DT
aS/yuEA4CxmRGh7JoNSDxvXpnAwBuf4TUaiMkddQZtFq1RoDcXYHi5JtjOdofYsTltGjV//y9N11
9tzHaFSh3KXNVOankrAj5IklykBlsEfbNcWWK/zIT7fZORLn0lej6GIuNI738mBv4V66tiHgDXU/
c64X9Ox3N0eu+yT0d63KAQzWeJgJlBGTAaDPZY5f/VKHmCTpn3CZHzxaoTRiPkKvw3CxPK5v42PM
QlHVBa6aOsUDAdTSikJnQCU0JN2J1+KXtVx/2BELMACd5MSrK6ySEITLfySWAAJcVFYjtYuNdcfw
AZAzAyplh6I4H8YfbN9GzGHy4qnwLPNzKUGrGkguh7eb1aNe1wHC3vRahn5SXNJE2kEWEq7u3L+E
Q2b8HSBVhoGAFEURtNFMffcdYq6P0QlMqXlZ4Uj/cSX46SWoNHoNsM0vVjzpp2KZPDJb3N0H7OlL
OJ4SZehC4tRh5lkcOc1g4bEb3I4uExyLEsQMCWBI2lvhEm0CyP+4fHL13fEDnz5GzncqqEhsWikG
teFzGX7aLIIPMYlK6esg0indjKexHaTWJOq6q1wldSo7Zm30EE6HZzxg+4wM7OzesbaDQ2CT19F2
BUw66QY2nDEGj70mzVc48uiuLy5Z5cebvB6FW4evjCi1WBXgW7NYujCCNGBZnNbZWlmTkanH3dp8
PYucGKt6QPsvIHDcMdAQXZgFs19RQmeqVMbZnx1FozvyxPTFUMDa51iKTClHzoK77z+wwPF9nNiR
ivqkUWtFfOoY/unpIhw6HNL9wGozirXH74L8M9+BW47eV94VT01zjt30QsCUG+IHaXmWtuhr0cPy
WePShdICdSyedrrNPwUnikw87S4Fvd/FwoEHh0sKlWUDEzdPB5rM8QTsTUeTHY6LTrwCsoIaUVKO
NJQ4/nAxftOax0AbQUDmxde/e3VVuFt4yxvhu7ob0/54eohmjSe9sML2KGIPURNgwiHNaAQZXR2Y
ZFjBQTagXEMlQN554QPFvODTX0Foa9QRlF0B/pyFpXhkmDxTS4mnd1GeqRsJ4lcpLmMZ5BlsBhF+
zAWmnUQbFjnqthGueZ8oAP2g77WYYvfz1RhJrquq3GSf4E053UnNmTZNyFznYl8Du/Dsaeb8hpxD
WsE+JmZo+PgNCWV0XVGv1iBf/UbXB36o7zY8PPoFt1vmCbuxbrXm0MltmiOtS8MLgB23RShsqeIu
ypHJS53BrFa6KyfBUmFrhhvoZDwWg7lAPRqgwUCAo1+G0Cp9mBexjkNNUuHTMw7L7xyzGO16eXm3
FP7oCfzsDmuOPSajVBnB4adImcoAfcwcwSkHjIgTSOKZyy8496jg+w2cULRGYfh16jwChcgu/2uG
IVIIS4Iz14ztqGBeK/Usf1Xdn2Whv1Fquvb1AlKhIxVfwhIwJLiTQv4iCY59Yu+4mjzHg9YuXy8g
zD9J3UYytnpNz2s6CWcSzCdN2B5WsAimFI3+wNK+tJe0ZbQnq93ZCWJ5B9CHThmZ7iOjUlm+LvEB
0TI7dKV7oHZApdi9Y80Pc7uHx79CxAvq2MHXiknCUohyS93bASVUs4osbrhL215ccO9PgDZwkj4y
lPod/tsn9XeX3sUm8UzbB0Y39BNjh3ndy2bfgwALIgIwkMT/autvQ2xYBqL3IDITYqxXdptISXHU
/FG1RZ98yaSX+Qb4SH/i9CJZaUOxUwDFtN1Dj37m7Dk9uAVwL+ZJoSfSFGT3E1v3bw2gusz8I87m
5cUZX9Et8MAG0YUliA41M/psWSmvTNL3c/PWHRU4YaDrH8G74D6R5+ggvwlSxIBT7t9bYEDggLFq
XorY9yf1GaQw7z55j1Fi8n4QnAynteD4dY292u77mz4pl6UZQ4Gx+9qjq0duKx51tYaJMJ/DzDtl
RmzgdQ1kc2etGOOufZQBluFA7QhcDm0nXVRZdBxI5N7zOSvVEMxOk4oM1YaQBiAvvZJmjYYaf7V9
65YSi/8C2BCAklazVu+LZJqCrEX7FOyMy4QFmaFjqr4Rf7sg6aLD0h9f2DsX9XzIS9RUERIaACoG
yoEXDcmvl8jog3SyMpXY8vXPwqTNX0eY+lthumVn1falp6DY1PeaIuyE/6jOJyW9UttOqk1wqTAJ
BMd5VQelEacH7XAYUoBVefrfYuG+b7IVbUM0z5nGVB4OS7yI7/7t4lW6OnCv1Ax0aEwJm9t0Pzx5
k+uXtqnOUlxzHmYQKSRF4r6ltMJln5jQcU67RjPkFGQTDwX39TvptuREJtxHzrP/g5s3PQqMOwgr
FVc5c0SHgfS2R4XIE26GYB0Sew8MT4mCMnYdIdeB9f6FNUmwqVasIeqa9Z4yPwT6M4ze7x6zh+FS
1Lj2ThgCfMDTtvyu0Qu83c1bMXC443i7VntKZghtnlc7/XeI0UQkThi9eG83e0k5B+QcyguF4LiS
SYgFix5gSW+T2jaL7GaAvGbBKgnZWfZaHG1J7mpWKb7SdaP5FQJagRajso2dJHv/3Gwramtw+tTV
m0wy1a1lyCWL7obnqfuk5+0pBmWNDEf8slWDCAMRIDuqRLYwDyBn08Rtu01QD9v8Q4N3gL1fNe12
CwZ73/HALNTMpuYRJtloha+9UGDM+21ZRCdNYhkIBPoYFPQrsmpT7QDl0sdfBAyfsvuwFLrh8jiP
sLCsfgU+46cPAO1Xbo6cj/vy+Ghijnqu1AisEw1uyYBhhjkdY9z0zzqOYKRNTFGs6seHc5BhccKZ
sr48xAJqb16m1gyK9KTsxdFpm8hhx/ATThm2YjvYLgu6eNJB1yXtL9uJfjCb00mJw6zPbUCLDK+s
MOqn7PPmhF/CVJ4UlCnJrtnCWMF2EBpuJKBaV7Akb+D0Tcu1G/lyaaCdmLkExV5jisd4fY9SJfGD
VuCsHwhMw0PhJ1EN33iqnPLCC37fY3xjUPYpSPYMn1d/i7LDmm62bbZ3SCeH6JAwzZKEWiO8MCLZ
B0czzIFyFE4XtG28x1IM6nMYoNgtlxE0mXQ6G4SH9HOK9tlUrCMdk07sL5vIvUfq6qVyKZeWrRVM
dcewDLTkCdcKjxMSzj7895cfDw63WYi1pQaNBDVqkYICNc34uhH1Vk0jgW8tBaJBvJ/Do0IL83q4
4kEWVrtPTEfC1g71UJFeDwhwzC8vMKtbHlMcQbq0p0p8rx09N+aciB1n2/fhD8x/M/8I0d5peOY1
gMX4ckFF2UXkk4bEoHYnN0UiZUwCVS1WEzENTVxm12/TS0+CphyydOrR3Ih+tk+Y69b6wBtPLTSS
cE52hU2ng4hiefaOjng8JJG3JVruTxSqoDbgKMCMQZgrgyuU2eTeT5EhNGfEY++9EUH4lhdM1GBh
z0J91MFCRTUcOsPkcfy8JtTeeNh+aIgKcKxuJ3ScQukYIVI6/eSMKzdc+M+ndb1UFn5eK9T9NaMM
AoE05kGAkfGxVzgDV01TJUeLksSddzjbRVZBAVn+Q3Qv+x4/CLhMKr4yIYv4Qynk9cyGXiwwfv+W
GSZZJJenJiMlre98d42106mGNSTkynOx4AyiwJaVYHuHoEtbxcJWbA6ktaJhTgm4dGP2i/Qzsksx
HuMvkxabzxGagm64i3f0HH2W54f0E98zdixhUqTVvGJ+00813lW3iDVVXACgSipjOUo9wUSAU1X5
NU4rOGmn0iz6su9O7rV8R1Wokk6G3EV5XrTGXdupm6qnbUyLDRt4/0FOBb0BuJ/40H+bF5ViaNVO
ZZ1w1N1N0bJK59Ur1EFo9Tkf6zZt9BnnfVFQwFY7H2b6Wgssvnio/+FdX4cUErYjokJB6Ml1NSci
Zokzoae3WF0lOX7+vyniu/Wf4BY8AY44hiVAU4/NVtPNlQabEEc66imUKsJrQc9c7izcuNpY4b/x
KHDECfiaVq/Yh6Er2xp9mXcZsyyOIHYuslW6/avRZeUlBeccdPbaNc03y3n3r2/dzeAXO4N33HmL
zDjxrUr+Uyek0TAIZPDIxnWDImLXiZmVHdeQg8daup16hmD/7a8apNMvKywwTSYKGzT1iuDxKujY
JnVZ/HVNsDz/FBpX1M0ECOQHNitdeH2Xhpkvo+0hng0yci2uT88+gZh42XNq7Ki+PphsX+cwInTc
Gq+StgoO3QeP18dXh/bUgxySIpCRcyAK1E4EwDaMCjr+8J1ak3KUGPBqq+Da+J9Fhj1NwsRWo8Bn
fuWD6LjGhS0JQ7VZri7CY+zPF77xF/m5f+SHoLBb91G2MLZcCyJ36CKaLHhLWiZTKIvjuJHuSqKR
W/4C4d3koMVKq4Qhp8naqpZDA7ypzVuaZ9myHCQ5zg46R70LwAx4WWWUy6vuNcfQ2WfkOqAP+YmC
vTZeoNQRObRWpr62INGWj7eOsatHABIj/3ikgszMs/9Rj/aW9/oIg69HfzJceAOb+L3J5wVduefT
3JCrzCuMe0vcer4mmEPTHUE9CsGwcVu6bn2Qix+eLPXXhweowjqxZpCa7vIk41aFsOYWbyqQgz/T
3tXH4t7KRszdKaMIb41y8sGz1iavsuA4/2wfG4qjexe2xYhPO/YvujVCbUIkF6YFgUHe7da3Hlmj
ZvtuCRYRnRBGkxREFm4rgqDmUL6n9wPB6+B4PfvIp5UIpNA649m+vDk163ednKAZCmTC6wvtLlMT
wMjYIGHIu2jvkXnYE6dgzMJDUEiUvqIRhpV0lsr0Z5xyZzJ8f96n8o28wfaUtQRohTUL+xG5//OI
6cxxjGOKtlPrNIX7jUkbbqLjYW4vFW8M60qSd7HKnBPEH0deEViO4zpk4gXtSrtyZI9LT1juJqe6
8VnkUAdpQkgBlL2lvY2RnjI3cCZzNnEf/Y+4YJIloMMEWcZd6DtyoXQvYp+fyx43K19dXnQsRnZi
K9hna1OKN+Ib6BdHJ7YDjgkgL5rWOHrzbfv0IjJnI1ec27IaO74iAhyKNAH7gITXG5yarysVguZj
FD7obQz2PrcPJ1CIDOTcLyI3qAgZ4PjiEuOa05/ShXGyIAzGfPKBw5jq51/HTdL5sQ7bA8U+Ecd+
3XRkNP3jLPSV4N7e0eRZY3HOQkOidO/TPuRg8ZrsXqb4vh9pgOUvbNAoyNQu7KFtoH9HKNcxRLoJ
GlgFNQWng3GL3QY+zUuxUshrIC3j76OQ84hcUSjgsBqJZ2XL5wlIY7KRci+rRgdLm3klojG6ewQB
jIzyHEv2Koksxf2ojlpRry4VEYRnArLxyASewb1a0dPdbHAaYo92W16v57T/3qF6HGpF4Pbjnu2O
lesaHgdVnZoFljNSPu4x0TH7w4AL7OSsK7aS5+fl7MA8Bh5mDGy1QKEOHqAAkICMxGmPrzLgV4kB
ZB7oWapUiH2yAet/N7Rdnn6tYIU4pdfAD6SFa+w+AzlyDCc0RbXQiuODaNZl+tScLo5lxeA7lmAq
4e5NBtC5BqI220tQMpmRBS5mXKXLBWz+d7XvO8yUfpJjX0Q4RIKcFyYfWxo6m8XXx0Js8kFAOkkN
bvQMUFUjsQau3S6BipRiIrI+DXdklNzBkLmEc26Grz+WlA0vUAj409BQ8NLX80suxWg4c1Gkibg3
7W97l5CWgCh5PsaQJpxitk35s7nQRPKxaPo1WstrYWYTovxGx40sly4nRADLm4DwBIDaR1Uv8ZfT
Bo25OQB8jP4vofu4/Tmp43d3VYZgv9K3EKALGx9ji6zGJ/8LJFGJtMfOxNxccvU2W/fMCcm0T18l
pKODiK+HT3nJ8gojzlE8OfIPuF5AY4i0jNhThYguT//RniTB9u86/3nu0fE1WU+yxoc30fjitp9/
1zoT/wUbMhA+xJanTvVIyz7Z2aSd7CIKosCJuWg1OLDOOiaNtt2gvkH/RqcK7WGECDabz3zwAe2b
rWLg1rNhUbKCXOWjgOEaumt1gjcLl+wBpKAcr+Tzk8TLy/DNJkJ0borFBwCmi+HTQKUlgOcnpq45
g56uqY3thYe3dr+rvypm9lM1+YmK4fUF0MiqgX1u21zESTx8yarctU63I7RTSz7NClCssAOo6CW4
ueSsR3yPKypuU6b7p4JA7G/waNMedYAG4Zcz7Cov+32fKsJWRvtyOmRRtksG4nFVzcpx0VfdCczA
CDTiwXZCuTrXgzx9PIQAKHw9ERumafGeJgxkiFNHbomz/LAAwh9dL+9TvpeuUm7qKha5Lm5CjWeD
KFsNiBrLoud3U5E5IlsdJef8eK5/Wl6HSbZ+qPGyEwjCuQzgwvB/fv/eK7b+nDKFk1/ahncz0WQv
KPIr+U6+Y0C/mJeBHxlAmewYX9SF79IkDtIu5G8qfp30mTp5X368u6GpYZ5He+wcGjiJwozT4GJ0
JsqQMh9jrNZPeDWT7wUTs5IYWuBgCeO0MvDtdTwEsb6vjnVYNTaQcIbetHYB4S34W2qCoen4pkGv
VKRoEkOLUWYJFg1XNJBRJI9dpbHbAOU80E/6BwytQOG3lLUb1COHqV8PFpNNgfkXJzCZYvAExUhy
GLvpgmLBco/w7YDmwLOlBEcmEDqnZCvdOGrYgluqDc3oASi4CdIYr2tcmLicWmMgRpvA+he7ccoV
ZScxIAMn1EB6E0h5j5OM84UspeBhQJcatda7e1xFfezSO9P93Ctx0QFrc9+ft/+EZO5J2yo5ckfH
jQC3JzJIVE7PcTynmJ9J1cqWr6bl0A+yvfAcJFY/9PtDlrSW7YFCgft28kMFhqUe/mGXnsScj/cT
pCZBHTjGjJ/4tbDzxb7c3jRyPkJC497O2+UwLP4Z83rDVxxzolLNPm3vk+FAEsA7/fw4Bc4Mp9SJ
Nhm3KBO4sXE5wT4lpjVTK9xc0Mf1VwpOP3N6Ji59aiSnDUNe8vCyAvqp56YjfDmO/Va1CELN4xDB
tReh6GiwgrIg4kXTbRTySOSWd9/b7ltG/tfFLaEusezcLwQX+Ar09WS9L62POE00Y7l+EaMJPQX/
ViUA9aBtCVaXmKT12VCp9LCfu17CdQ1iDP0UnNQ/mo66fue8216KQsztKUjLS/j+YsFylaBsEbDx
NtaHpe3+t6BZIcjcwBlbOncA8T0IO9qpQ17OHQYd995YYX7MZ6RD+KBE+ZfGx9cCdNBTS6CHrk1R
Yl/4aXkVNHRgbXtLZv/87R4ZTeLnhf3BPEWEP47kMprdO3DRP6Cr/fr9BokFo0Efv+1g5StomHbI
d0vrHp+q/Vt62Oba7xRGxh4Tx1/WZiT+awTyOcjFkFjeLQpfDiYOlL+cSybWyNKCfP9fEzWfLHRZ
fGLxyeP4ScZZX230f8hGTmZP98JtYxfXSWNbi6HsMOzkdF3GPMbyUU/8Tkz+w2PhEFs/goFANAJ1
x/NcTCyxmFVAKQRfHaEVHIcMnHpbCPUT/7U4aZUHaICRLC7n+JSAruTo9nLQXfWsAyqwpqbq9yGa
C5jameyk/WA//dvnb0TErZeuxRzrXQfffSq44+ocQFJ2AwsZGicuOyPX6qQz8Vnk4Ip11sSgIOOu
WGE6SD2okqTRGKbrrAgWcCQPyxNgoXXoL1+KpVcIIitD/3MgYz+V9Yk9dxVcp/eCxKSphC8+6ppO
7x4khcUioJ/idGZsJ/TzZ+W7QMXEKHQ/QPwSEMHbOWHmKqWirMyRSn7tHnJS+gVFM3cCzj/djDpB
rukGjCRp7EcrD/DcG4/azJ0HIgw9OrXYJGDSQYBl3ueJAKC5WdiaSDZN1V6chHKDc+4wJGfBmr1R
tWaKRb1wriGyxune6WY64On85NjhCIOD0X7sWy6rLmHkpRNUlBwqS+45WDkTsdl9Hj7vx6LgFxPZ
t8kMinNZyaF8JsghniPAeG/Dd1WS+RGcDP5HtbV4OzsBqsKQBb0oUYXA4xSQGF5GwN6wb+wE/x5m
9dx7U1VqA82nIhlYfOmd5hVSg48dWk8nF5CAcJBHFhvDHMF6ctJ4w/uP55iveJJbcQY7DqNyXbPJ
ZxLBp2ikvTYpIHx7h0/ePmflgn5pjsyTaAv0yG0PLfb9lteW6Cfb+XC26Mty9LbPNMSICqtupjhq
lyRH1k9XAfRbbLeLPmPA47Q4BfKQOxYyOZ7LP0iwL3LfIFkhx3ZpuKyAe6lWzp7mleV6fiAXIXKk
aI/bogXfbqJviOLkmhEdtGDg4pOVq2BBU7E8J+TTEzG8S0R1q5ygQIIWbWRmJLa7wt5zX+z6IqiA
CzH7Ilw9Nl98FFFYbUuMke+6vtwH9h15aQ7G04mNu4YHcWS2H4z+q9nujc1dAe9oTIDCYpHT6JEZ
Lbwa9QxVl1DNjFjw7ssjnR7G+BbwWHcbzhA8c9kAXkPIXQKFx4RNQzhAp0f/spvzt9zoPBEJedW2
QJSOBkLjIh+Koksf9tzjc8rOjJB+noYioT2DAyGUiaODY45GzlUQV+wkXtJjo93uuLx9dDnt3MTu
//Jb+X3VdPMbz8KmTyjgJktm9gm+hx9eYGxvmElwIQ/pFf2xLo2GCZzYSLoEmeV/hgLc5fu4TqNg
XevACSmf9kbOCW92Gqek1Rqy4jhQ8Q0GJ6Hy1W9Grafju2InFUS4Ja877Wci3GJty8OsrlcsyqzV
zXCUnPmAwhIFB2kJAiI5aCkpVP8q1m/3vN4pJ9BPsy5dJxSk8UQkjWaW15nRCLWIfJpUe87fAo3P
f7HLE5B/WIAgdFGzzhZKXrsM2yetpQbH2oJpFxe2hirMR4GYDiI3Vre4fnd34Xgra7plFgKdCizv
HqJ2ARuHXMzv2OvyLG34HpptGWFQF0URWVxtwAfL0fu75fyr1044T7Ko1QWlh+tU1hLDoCfcE+Xr
yHLy8cWhJgaDcfpg3Jbvoe52ohUcZeQYoj8cSU7qXnkYH7gt+/HcsGn4fGxsbdD27S/xENKdBY+U
yt61cutCyQC/RJCb9IF+vHbaBidhoLRZszQ3efX75sxXXwbbxmRGYZVBpsXjZlynlDVBHTp5Eq+B
kli4XrN4Y/EBcK7ZqBuqrh7NtTd/e/gHA+/kQwY75h1BNZT9LZGwbQxJxjMzAEM3tzfTqdo5zmhF
3nnmqRuaj/ziVNEY/RFoayZwQY3tMuxHsAcyZRqw9p/g6cIr84dkGDwv3JwqxPeaR6zmrn6oG09B
GcTL6fMnpCtFEpplfvYA1sf4Tz9mJdCEkJb/IgIhvZHH7VQyk6q6c7luXxIX31LcsDS2nGisCn9r
zMzI7LaylvsIws/b2xhZyaVqvXYs7oAf21/Ry8ddIiJ6+hVMtLqpq9PjJ3mL48lKprsTlfJsLnRz
nIs8Akx2XZqkt7L8ugyN3Fc6xCM/EjKIb02H8n6GHCUuIJwbL+1moGsQKJFmKL3QLc+CAlsuErea
qEdkrhF65SAOrvcEWiXiP4rMTvT1maoAkVUSo/DuUH8melJuEydNuXcu9XAYWK5E/F3avAaSeILS
Th0vPp68zlbfuX8gmoFICIJkagmyVapwml0JF/4PN6SfllHYYj2K+pQTTiT+Ge6CsJEIiHNTfRjo
kMJOADoFEtH02dwT+S/JfZxNhXpu1O2+JpQ+l0lTqTweCgbk4dkcZDUy5U/qhvFjOUjexJw+7FBE
/XQoVGD4bGDii28LPILEZrEbF0xg9AKo3Jb18NsuzEWOR8MhIyXjxImva6sfoR+YDTq2jlWYSF91
qYHkksygkXSrGhy0aEPCm+scB+BdhVF9axd3E0gaARfUjvZdeoYWP5eHW/xsqNJ494btOGjMwi1E
XFj1ohQ+ZXTNvKuoy59U1MqD7wQOOjzYrGiII085V4P76qbiX4EDELrXIbk5HTr+X5/en2M7mjnA
+7QeW+sma/puhDV7IZ8d+VWT+oWZVYUxWHixzoakYl1RfolokzNj5zzp/JJhve9A2qRtar+c5to+
Q8JdCtL2cXfkx6TZTFLLoO9c5YyRKvtqTLm9tWL6pSMAPMkgGBRZQkYQNpfaIROzkro6IGelmoad
y2DQsPBiFGeqDv82SNi+eVD4iY/7+IOx75GCnt69oqFsCeyaxT3axrPTVpe1Spx9vsS7vqXTGJlh
kvkgtR/BdSqreJNsAaX5xc5TmEiqotlCA1xQ0DrTCJjRN4NnWpU6TLBafn9R5J84VoGJkGiY21Eg
JsxsMqrzGi617KHH01ihp7c4u2PK7uHDhsqlp1ymvqDKfK8LTyDi6B5NSAAaG3997TSfvhhUPR39
Cn5T2nUbbgEUaax6+DrvSfc5DhCTYN6AAG79gNkKIhnZW4ZFmvrLnamsqNJgbuJ0T1MMHG9BOvSC
cuHboVmU6RDdC2xX/CFt7Ysmet1nAOzGQfZfzwlYR4ik+T2xHWSTGSVxSHO1BxR6Zvq2TSOfsse7
W4hTUxaXKQ4BS4Pfg1pBDdAe/8/eQ+kL8d7mbUAeLwwMQmp5AbObU444s8qMYAyWJo6rjtPlkv1/
C645gQEBwL0C23NIssqKjI0U4/FBkPSnXOS7gWbpGoNg5SzQxOHkcZTIP1GROZxwfxTY0Fvitn7p
c24QAr3dr0uApl9m7icErRpPzP3gS1zZR26s7Um6xXiINY8H9HCMwF94pSb4d0qnnNLWkkhbWBQb
yvKRxiXxalSdum2OIDICOOYA+XjbJqtGcp0AdHhJNGxTVdobjWX6EmV3hUtyZEKFMjV68CYqBjNN
/xhNx04bbArvzhoiXYt2lldBh0gf1QDPfFv0esvAQnUJ/kYjIjUI1m0ZtvzSXENUdg420iST54xR
r4XXMfI8PMESC5yo1VRtrc/breH0mltUJNWN/amZsHPBBzSSLncrKdjin3aYsSkSDKowuySueCOP
7TCaIDQwISV6s+7KpTesga6G/m7wslQjhtB03mtO0Wrwg20/iM/cGsreWDCnfM2xowsphZoB4cx9
ESZV+QvkUxg3MSTpJO1yaf+FwB4vUi6qE+2iWQHnIgEbE0Vca5nRNYrOElp3+tWksjBizwydHDyP
+doILuOXLx9J/8R5JJGOngG/ji/XODgLn2HPxqiFwaYIhVOXJ13pBNwaguw+IAgtzyMwP1B1xkpL
WIRgSXG5B0TTy2dpZbaj9cHdJPpszIrEe6ZZwO0GpoigRPQd+kdV6NALl+0I3AJLMwgSczstoqdQ
JMWDqcVy1ku45h1ZKfJu5wql7ufUiJoKdwSIYY8E+Sluzv0NbpFIeozuOg1S3dCyWNRXU8w3JKVO
FIHR0YlHS23jdUeA4aOob3yJ9FyipbVNTlDbvkCtvRi1vmimIFKGcxIq+v6JDAs/txTII8H6xpN5
ZvTEIO/jhgNzcj3P8bVkQ22aQbsX4S8wuvYg4X6ZGMU6jXhh8UNKBVUev/CyzLAK0xbgUoI3ijsN
YlJrVyaZktB2nVcUs8e2XKIRQFsrQ67ShrBrXx6U0Gav/PCSyA+ZDV03JMmcsTvqKA3dsVjbr7CT
cavivxfFENYYj/iKy/ArHbrKbk/1U8F8NpmCAA0caNjutY1CtJE0fonXpkOSucrdAGhOhd993B5x
soL2hAfZcA3UjcuRq+enMYJX4B2McTQ/c4Zt/WeMI4TcSTpPo+WF8hq1CdrOOUKUNZ7CQRNQcnuW
467XeDpjrJO/CsjEiZH3Zxm4UOWaYaE4sN1W0r/e8t/jgT8QE62nHDtTTPpip3oi54DA3vSzIyPW
qhGoxXfbUwQRRxNKT8TmrXC2KFPfmU5sqSywjx3MHJPMiAUZJHtnlBzfhUOt3roitWIsZ/pxInxK
pFQCREjfmhN2apAeAaLnzp3Bj3ZuZOl90Ts4qw6j4Kwzu8BGYMEkCGOkJ1wHIcHTl47Nr8O0J0xa
js/zWZ0pRVS/OH3SxS8m/rgQsK2Iold9Zoo/TgANSGQT3iA55C9vqE1gLy9xo0hNF37Zn8xM82rr
X/EigrEVq3LwW95t70vX9KacxDQOR58gOMtxwYB5TyxsVW03QTLo53e2gu7QqhnCZ9vEaAVIKaXw
UEVAu4Sy6Rd7dRMX0FRrSp3OYL86JV137W4lfXgJ3A0pOiHuPonK88e+E3+lWczvcq6AzViK4DUL
0RxK/qhgXgCcyZZe7Q9lJr01nyJuhQQBNn8KlY6n7BUJu8H0EzbJ9REzxtkGvE+vWJRKYdS5pNpZ
R/+mk8czr0s4V22vV0tXhkWxwnGQxlRDidh8NM7r3vkTfey1fk/Hc7YjhEf33eH4cyyeBdpb1kDp
2xA860w4QKXoa4qtI4e6XnZqyXxR8tv+ASsLcXMMWmhwcL5JumbVfnAMQCARBO1Ek/vUaHv4RYyi
36NPEvbAhL2C34YK88wcsKu4otvQKXQURl+DFN0PSeLP8/eZVNmgxtpXm0hjoKI09XRXJ1vxmp2f
TjqZ/pus8U0CD+tKeqkb3crfwnZ2dlW7qiTIZczmrRgrv2/g+3OlLRM3FoPsBrOWDsCvL6gQYLMi
wmc9FODJhnf9EzLQ9ST1tc6jYha4YOL7S6RhalMd1v2CIZnDzAvhQUdJXx9RpnRN9PANUDu8Wbw+
w8xWowNCGS/BlccoOjtzrMhXXgfG72uMzkvwOLStcxL9OjSbSRJdpoi1VtEffKauyp8m5p/Ajd1V
7Mhzfbi08NB/XKeYyQhtahmTPWUr+Wv009hmM9viog209bp1GzvBsud0VI94QCUM1PB18Kbc40pV
JG8OoBZC0QhyJnK4RZmFUqeuYcL2Kk5qDgnNc6wTCRa+vW63AAJ5SrZuz7v7+ZxU5xZmKMFf2trw
UKicM2WiRInQyJ7E9RZyizcasOvk20zEMPlU1SeePGdJ3+atq3vE+FtD9ebmg9M+RAF10dZ+j3Md
A5PP752VUG30qGH5wW2KGh7/DL8I5AeoCjbJzk3fmkWD/YCzcEpuTpbuSV6o7Q9wqMq8PW/l93KV
1sj2UlfwvQAo9meRR/8nq/dii8edfqM0t7sRG5/4MZJ5an7szu/igYzW+dViJguV9dbJWhZHIyJX
xeBR1ynNJ0mdqN3m/DgJVQUP+r7RlucVSyr/FjtPOb3n4kUwqfc831rCEPbWZn6RKP8xA7ZhNRit
tjsg7P0q6fUDX5vyTWJqbmZbrXPjadP6MwigsKn3RolfowQelqgP5Q8IfE2fi0N6ibPPBxCr1CRd
PbcZaFDgyMJ5+KbSTZSwqeEWbHk1Iw5BI1PmUmEL47i8nC8gvTrHewoZ62W5vuKliTXy/290q9Ty
DlldXMdbUqoJ20TKXVN3O81LfIulT9RvB9AYti1DHb7XGQiExObktH/rujPAxlQ2DDpHAwWGepam
nij/rf04SU+zU9cBTjLmD5j8sUe3Y2Lw1U9TOSGK1/bIqg6qBr+nnNTxez+LP78CRq8pjEsfzDoX
Az5izcnvD3pfpzpcFfU2Kik57DEavMRp3+tkBChFzdpdlXO+SON9TSqo3gnetLrtg3aHvVyIehQi
BG2kyYzHH9/Q1Som6El6Jo5FkhmaQkAZvIhtItiGkAVFafPUpcS/PSq3pOfXCFCYdyJ3O3unh0fW
RS47Jsx+pcIO+lDLIWwo3g4zAX1aCiwzjHI7Mq9h9do8txWAF9wLrjl7LSEK+xJh/igUaa3898Sg
TKB2bZYENDYYMTG74FwMIWC1t4Yb0KZPMRE/fnVr/YnRMpqFU7DVgh4v29W96C0iZdP3diYkGVMg
46MmswayE4kGHWA8dO/EWhQdilTemzcfjAwo7u+AJPIQ4TUNFF/ja2ETPCDs5IxoIX6jg57U+MP8
eHtPu/6Xpd89CPNlGY7O+Lw3dhHnLb4X8+cNYeFYw15lCFcqCc/U91ivdS7+wId65Jc94oqyJHK7
tVy0lMAh+SfMbAj5F0LmJHI85704K1S48X4emtQalSVeJMo1Gbro1F4TKIGEuwZF/lo23NdR5vU6
FPU3/hgOC5I+BpjpfFfNWNMPEIfuWk1UgqcYpp3fYpBhDvqfK71sOoBjgTLMYFw3t/BiqfHU1Zq4
nxVX5Zw24HMn8Jlf4LsrPLjnKRsqiCHoe9ukLsENDgIi/dva66Fxs+9IFAGDoRvjBbH+IhOQkfGc
/SvbAUHf5xeXAqb6ISwq3cQZGWhmBeIrltHQ13LqQB4xd+4GDaDkmzvadAalD/VhqhbrXHWcyORx
wBWUkA4KqnngvgNQqfARD/hxxggl3i2IoFB5/HU5+y9eze5vNTUH+uZYBI6ue+7s0COGLx8sixIV
LNkbwAQuhhi/bZppqV0lDQZMGFzpiDzWtcyQFhOsnHWrcbyLKCI3CgKM6eIXYpWBwekOZnAtn/Tv
YG6rsUXjquGLGQnQqeEUPDqESSN5LN7zfa17pQrOfI5UYymgdBd1a9ZG6T5LkbVsqhyWATM6niFm
6MbjatePhHvVKyFoHOkMfbMbZn/B5hhm3fose+X7jpVYUNDVc8tK+AxID4melRe5Zp6pERKgNf+h
cU7BdUr+M7lrXIdYr7X2CxQ+xX6hlhPqFeRCJOb07HqlFhUJGFdYlVHniXP5dP/LbcOugqe254YP
zmQMClb8gR+NCz28pUkj3EpUjxi4P+WTNDszV3mPLQZhsn4SOeN8BGZmdN/6IHV5XLnywegDJTja
5FVDiIPGNRvnXXpOrZzzwEL5v5/gm74GBiRBWQU9ElBddS0FPW6v/rBAHaPg3yA3OqDAOg+lqHhW
3sK09Gc3Hq1Z4e8sofQikEqXHTUOMfx/bALy7gF8p3wW4Oo6CYTuBlkctk3l1iGYSi/3Am+8dDK8
r/2n3D9xJ5Tnf1TM2JMx/jOkpHs4uK9QRfFcG8Uimi2zpkSs1OWORsHt4Kfbakq6ODitVXDB+3f/
geqPltxyjo39CNERrWTQnUjqq4v5bz87T/TIZf1TW1GGfC75vE+K75qZcI3214P/6kNpkkRT44tM
kSemeiOOIki3DJwSWajdE8cplhSayYx3fsbq2fg/onY3ZcX8qyyAnCMyjK8UaIGOKZ+tC9Idqaa4
WwFv52NOeObN+NqUTSgqxB3OQicIbI6SsxrFpQ0uhLREzdLoB3mJuGU20pIxdVFAySYl1XqPIbWg
aBI3BVP0Y2s+Sxb1PDyZBUK/nj9hKj1Fmp9gXUCDt/qbAn2JlTXgkogY+d742Q5OI/eiEvQYzUcc
qH2zRROmMOi0zC+JFy1idU1M7WSIYrMdwX6welpfLZYngwwnh7Oo2UxlMcWk5jdvrc8tuMt3x8Aq
Ly0IdpehnXCWAZTPd1SDfPglh5Zm5BKsEvkePcq9dFUTpAlvp6owta9v5exBfMBPhDkolHfunTaM
HvA//4KtkzslxQba4KuZ0TNyeKR+ZdXSbXmnVgCjT/et9nsICFHnPkyL9qhvGLcC0JNUjwKrAKz0
ItJexdJYt4Gf3yS/VdnDgpSFWbUWyoKLmDl8O7pFh3yt+W9axY/2QBM1a+mhgUDsWOajwOans/V9
QqhOKB7Zo5vUWl19X+Knf4P7D3MMNb+iffzFC4YFJB+YlXHsZT4z14/hArrxvA/2Ge0+1oAFIaeV
IfoZWgi49dGZldvWuBSsNIj980AnGvBg21x2Tzzu3YhG2eDBGntCnDI3WaZxmZe09K9QUyyCYvz5
D5yEK0RmXlBqV8BLO5xZFfPH2tG7b0xMoe5nx+Dfv+OyhNtN7Oda0EYy7MN2MxOT0V1I+2c/VdPV
CRlGigJMunedZp3rbCIzdJyToo/6AFWep8FZSEMyQ6S3/Ii0C0aLNgloiVhP2XK2/VoNYqN+hIep
kty9zE+zvoNhhBFeonvj7dyOMyaT9LyeQ+EJmIYHYF1nyVV/ZQZQ8jk+tYLaAl+6/Pip35F/1rMA
9QOUTrzs9cPYpPNgpWJcVqe4uTVH6XzDxYCF3HLpIF/r/5kU+7L9vIIfYc9m8j3bOKsDz7xbDFnm
lXBrbkBBHMH76bjC359xx69Ae7rmbxfiKO56fPj5ifQZ32GO50Clg/o4RhYuRr3q8EsusxsRu3dk
ajdC0kMbCyR/U2WAAygaFyjgt2Do1YTagx8vO0Vdil9+sXzkQ0HYlOnREGjaYHfyHyjApr7qGpP3
hfSe6PHXCHMjsOCnnB6Q6Q9g9kNLJlNsx9KGF25mF9AD+b9VxPUextpGjIcuLFZ9X7+8cxDbHdOr
Yd6mvoT1/SfrIgWjMqjbpHRbmf/ChFXd6dI0Mi8FdJaHoZHboRokfs6PMFJZjBtBGd1b+FnZznC5
PYFaMjGap3+ASFYLGwbBk+iWZB4QUXYqSyO6ONSbW8FFutbJAuOEnijqZshBI+nm4YCJR1hut+Vn
EvfB8MIaMQ0P8ueKblX36AfCPrudGCGVJvOxbEvCUhT3+XrAaoucgpU4BEK1OJbyLsNZf2v5bRtM
haL11J6eb0+M+hIK1k4Uc+EXaxEqV7jBpLL/OZgR8RZaPdj3DfxATeGgOpboxzecy0O7+fMX09q4
ho9HP2CUWC8tFP1QQQ7rw7PemnkPnqbb8bOCIYkz2k0ek8HmTkqXovyWP0UZIpeycBBXtCNziuS3
m6I0QNZbZolpiaAIRyQhERBgpobU7otsaKnlkCBlSIHLjaN9vlBzjMXwcAGvHaauZAZqfZPTD28K
LhLCEz1VLKHqTw7rPNDgT4g4zZVwFom7+y2JL2PdU9DL4Ntb7OTKfCyEdGHEemVWllU/kEt19sRT
KV1ZT/IOR6oYHbZfCeMuDjgd6v1muRp8xhwaEO+1OUaS44A8+Vp+I7GWLTuQzknRlW/fFRGqcZ1P
Y6RuBxO4F3EUBQUoqUfrGDnxo0EurkGq926cyiyq5jnmijsAxGJJ20sx5i4zkJSVqlzRRqfa1fF2
9zrodgaiseodT7sZ1bvUoGeCRZiGBsyO0wUEPcMD9r14MUaogGcafX6Avy2H026KewuZJvZRJOtS
2VB+zXFx/swnXF1pm7ECrX/1fwgrDMpEo7P1uO/btEuOHURSKfVOj/IdSVN85yhFrBKFywpzFIJb
kDfIGFI49tJ5fccOtNDqQg2YfCGWJdbNmscIWAChp2ewGwUSNy8bqESP/om2EkM4BgU1VPYE9x0S
BTHs1r4q1CjRMbEyMmb+miyvO0nCOHkXFk+vR0qeTHakSGa9YMSCPp2hx8BKmUjzsEPL3nfjZw7d
qCsPvJefNzXVXyytHLQqh0PKlqfTVEJ4c/BvHG9Sc1drh/bQ8gNEHZ6z9iYY0YC2gL8hDrjBm+Rr
xPMVLTEfxh/p0X3lWZoRuaHBJzbxn6aZiYgLx6lD/kXe1CcpPJ0pASMr3WGfUIIhog3I1T08DE8z
wsTkRbiYYMW+3yS7DzZgehaXTsAFVqibCPreK9z0zceXPdy0T7KhsWQDpt/KIRiu43BVkf+jH/zH
43WmczrLf1vfWhsiUiulrSyHLDiN8ZGUhgpcwnTiX50TzMw/kW7M3ExatxziYHYYHgfhbuI/4hBK
nhoYek7nGesUYbCVGvwJsOwm/0QS019nqMMxit2aCEdE8eB5FeSePE2Gi/t022iNcxLFWfB6Y4LZ
gsqXtC/+8AoYWtctEXpV+DnYPedVza1qQz8hUD02IZ9DUrRljFKmEuHObur1DKYskPmVgQ7Jdtxc
dm0iahWEMKO2iXag5pvaPJhXjglH/R9JE29d4ZmVdoWkGcq8mQKvpTtT33eRVv3w5qUt4prxRL3y
8zj1dxK50Gi5Y4mht25wJkrMOaSxGo7e0jhbgci3n8zGNTKj5gNFZy4vdLu9Mq3eSfBcgE8XU2Gg
12jWQhLJKq9GZ7XUaQ4J+DXN66PESyR4tMBhBIWN8fVT6B452hi78oNUT7GK6A9XByIJWUXOOrD2
W6EUKQ+VoEHwY7aNs71OVyjyMOzgvItDNgPTLSOFtbLUd2bokuSauYpyk0e8Aw4750Q/WZDyhCN6
lH/OTW8KzDtITT8qMI+L1Z96yTTDpP9OLDnWi54OFh0hvTu/7GHLwSmi3wXWX6h58NUS0/duZxG5
vG2puEXciTlax113RNJ9agvBJqxITKuY/pd5DWYToYb1h3L6ekZmW3RMCqjqWUuHyBiBD55ws139
0jIcePNL09uz+XWbYImnwafBt/lYcdPzEhKb+p5L0qHRjKIlcAy/2ggjtDMMgr7VF5G78HPQp/fu
7fmIIbZ7qPFLbD2KdJkL+1H0myBWKE4S+ceRFNCgXb1G3u2U7tJMYGdU86FdPhTKEcH1ZKWCb3AZ
ms3wuF5CkEB7sfT75dhsNaobpXmmFBHEQZwuIqCJY0V5isJwD6gY6KtQQIuJTZ06RwJ3WxEjQyxd
iligNZxuNDVxKLEj0fuw5cFaUUVyMroE+TyH8S+Mx2Bf1m5lZtcjFAxFIJ44BUQNSdwel67rguSo
75wc2FY9mETlEEmCQJaGKTn37DPj+BMtsPi/BiIkcsRrPapeI2eJBsQuo1GEuzSbvYp4yOTHzoTm
ZmTNwZLbpEYS0hlaTXE+igsveVTej+p8DHvv0FlkuK65Rne0j8O/rsZWVh0x/IfFkzj/+Oq2kinb
5UFlCCPpY2iIoxGi/xYND8eP0BDxMDOkCqPTaWWB9K/zSm4D3WwSlyAcSNdzFSLQNx+MY/5GiCfT
dhnJ6hUTKVKB2vbcEWGLkd2a48WCxPrn9qK9vsCQ9z8xDqAg1ChWJ6TEiDSnZald25FWutepfMoo
D66nPd4iNV1MZEX0I1k1l0NxHFAoFKu8jl0KikJ3YGOXed+x8pm4bPo1yAVyteh3PolmMJAFpwwp
l/F0DIVw2dM0CHwQMjAuQtFhSUkVUQyMZ8eQ7DMQ+ddLo6MqDw7N227QI7XKCq4OXXaHx9KMMY1w
kY5SmmMDjYYJcKzcvp//S1Yw7FrMiAK4v34s/doUygs+dbsiZCMQ+uaBD/bfhioccjbDaEMlTpq/
NT7hH2fSd3nfWVbqeGIuao3UwX2klX6xqbYJG1WRx3lUIlUwcP/lmY5WqE+Q1aXdGB8Qr+kqKG+x
UyRdMkv1CJbt1cjIIiGAxyox1tLZuNUnk3os8/CG/txiYJ6/8XqNKxBT66sXLacd5JjFsYbL6ePh
ojkX0eyU9cOrG4Lze6OvQT4hia5qlbyZ4jQpBh4IO8m/d7ma1wap72NUcNOMzpUbIUP/qfovTqvi
3SRYMviuYtOWI3BUJDv4o4fXIlBSIPN3ZHMoMEYmiFJUhB3fbscyWero51/CF2UaeeGoGgKO0eZ8
uNuKuz3MA4M6nt6F2pJmZP5kk+2s6oAXc34KvwjEVo/wYqP5EOY93yUGdqKfMWZo4VpZ7bCE9QDC
z7D1JBUBA0mPGRZeXTc7BIKAytiv1VvVXuDyPJqyXSeJ6awwBVPdlVTpKD3wsu88o/WE1JqEpcIE
c5Nv7lX2kC3gxIrjzZF2IHWuxXxXUqiDG0S2p6WYF7z39c4nONrM5UlMBG+zZOU7TXbmAlcyEjBQ
pxN9yPcCB/l/8FxCEWQq4sxCeZ/P04G3MKeEYCCxHpN+sJ7zxMLhNmVmPS8257fWYzHquWtCAZmg
jR3II6DlcH6VG+egDTM6OeiZdFGdAkLVvRcaJm57RDb8MBGyMFDQqUUDslns3vTxK9F43X2+CoLr
hIfpwNhjyeNUl8cNZVo96WOK4NvHRaQE5OYgUviIpevucFkfwwusZCsh/s3olDQUG+MFhtzrbcrY
d7Yl56Vd++iBE92Fc7ssISiI97SDWx2ArscsHykTNchM8xbiuDJCvSNcElX+j06B3UUE6BaRktQX
genzgjIKqbxbwVCXJYqOEOBJzsYZko8+hQm/Vl+dlaIgpGK7DmaEr3gK0olFTlfpVgpSkH8zsL2c
x0rp83lUjzwFUksH5qoNXpFKWgB2UTd3z/iqlGB/prSsljzzk18Lg1edMiAEsOHL40Xi33h4NTin
kz6NR7SMIrHn9SUcECJyr2OnA73v1lUgWRhYAQJRkumy9wEFg3C5KduOXhIzO+Ee0mRB56nmNmZX
Q/6Utn/ftFnqzRH7pCgO2B0yOs3CL1tcn2QOfH4tTbCmAvG64thJCr/8QPtvgn3pMrp/R4QR3+gi
kGOh4Kz98Ao0lKmhXYk3cpehH4Ii0jeChqF44PaAwlJ3Ans8gQPfDpcZ5uamOEKPF+nSvtxZYTaz
YVp1ZP4Npwgr6BwvsOPCFcrHeDHYrwjYJlP0C8uYXlw+UTdMVgxI+xHed30+oEAZ4in9J1Da7qf5
zp31tSkTMTsmcJaqjpPnAfmC71oIfclUyQii5rmZBGPPNcQUrsojbabkNKKrH6RxecDVTfYFP2VP
EiOXQjaXNg0uzKdQXzYaIWqAsr8clffbtEaoGJLOuUqxhupa2ioWufALGYn6QD6J8KLRdUIqJbCR
kmc/og9ln9P1aEebM29gvTx+eJb8iVFROt7gWoyExUyCvTMV7YjhuaSel2v1kQ6Fe96XcD3p2QD9
hPVD06QrNjYUy/11cRxxuyJ9O/0vLEISv+C/UxYde+KCKqUaFx4oYqMwy9riwKQku6UOO6TCAzks
c442DbYz2IYpLpM47li7GEFsQ3s1ornZyu7KYxPh8DdxVFoeaGY48eM+iTjClGmtt/zg2Go/FCyi
iXFND1SIqVfcFpVM2fS1fRxsoijfzv1pGctqUJvJZIGOSu21qvA1ooqNlkwvrG+jHDTgEoLVA/5T
lC86rENx+yEjndzvW2htoewHHI7Dl3N+K3hqJYm1lOc5vcWQ7PcpMJSkAthhAGSFW4jcsl4YQ2cX
Rl/pSGF5c9P/zIFBdcJqXyyvVbcB5GcteB/AsQhO0r6zjU7PYdYBvveZ9ncMFCV9llVdsBmKgzc9
ItMoW3yRr2KpO11YjlTPHUxCDud3i9q3N20vG8pTB4FWudxZepbjHe8RcNQ9W5n8ZamEh1b3AcAs
7zLsVFZXcRhu2w1cHOMq0WhBo00j5qmbkKFmBh8AB82Oq/3kmXqL6JGHG/mk0+jdhgTUyp0mgG8n
7QY5CjsRfHh0abIikocj7OiqOMSPtItWL0uT9AH/I9EqbYIbUcFr9Qi1YfqsqlHMk3kq3CSyFz8q
jpTSbszWwdNxyuoCEq7tK7tlFCzvbp9+JtkVaE+Zz5spUWT9mGPxj95osQzZi9LZUn+dAmfjy3Ip
GwHqbet62dRjY8FCIQxZlTzEx3rp1FiAAPUHapKEtXvphVwB/dKx+rngHc0UwmAUtTc7Bl5aVMEa
13wR4BH3uLHTaAyWZ/CysPcQP/Vx2FU1+zbrrru+WRXrIqyOHDinpm8k4+U6+B1MAINRm77+hCUL
2o7YV7IlSPB7Twy52rkiF+H6M668mIqvMCtqqnDnAivzH4W9SA6L+mend2gqISEFC9AbcT1xxQtj
joxDQ6HgS+ovv0JE25n7Pm+cNKA89FFmAiducDu6hL8Vb0Lmsv3wj3RSRvKZwhgzUxreivLuB8/f
1AuUNuapHONMd4lcdqtLgS/jORo9zMA9gQ/20HflMv95CeSBSLXVyjKvG9Qfj3dWghP3BdrEGbLO
Tzli6GtpA8sfRjN+1u3USfPJPJfsw/7ZnPdeHQjnq1V3y4EdrTE1Yb40tMPj1bazUdobHU2Ciwos
Y/KPWdkMXS9/sGBkLSrl0chabyqfOlVIc1f/1TCEwyn0IWeDwhiAKUc3Mtmqac84HKnvWBXEkYFS
aztEdZ6c6ITg7sz7Un6+OTMiifTF17eamc1HX4J7KE3tgOefHA5HBAWM4PjAd0w07EckPEEB4TQn
ToEH1hfA1+mhfiPgePED6QU38t3XgIqelEd8iS79faLh4W+pIZqVXLgT6lqyvpVLtl03bxH0tPH+
mFp1IYbbnACkyemVbMK+dCsO6CGuiaOPicX2K+jJ/e3IUshGuIK43LXbjKuox8HfXa8eSKjpKmi0
lV94PVIslZppwRW/xNl64D/2fXziiWVo5qxvn+ulDVJmu7zJnIKt2mcsGop/+wcIepTbEiRlVXhy
+aWT6Rkgj8Z2hsBb7mkkAdKY3T1E2VNQ5Y9BgFu9/e8ePOSyIzog5UwrcWIT4MEiNMaSitKfkBwn
DFCB6CtmgzrrOe25mF1ZZZ/B7b6t/iYXTr5tfv4vIUS72pzocCUaJ34giuKHIGRYNcWoO6ONHbL9
NlmPlB1vCpkovRxaWIpD8S8ueGyXUiMDYaty6xuidSEO4F7NhTeGzsy6N30dMRwli+Wf+fz9jwb/
lX0y0/73VQY0mRbcv4RrpX0naRBIF2T333TF11j2/DoRfRFG84TnNC6xb8L7dDIvPj3EQPAbIOJY
0Kv2ctIAyD2PvZqr0FM5PWUdjoSBIn1qc4rpCsMHcLr33+Zjcw0i9Fk5H2v5eW0DfggZm7rOfQK5
apjo4mPYZiMO87pYzOUgyiSiSMLJbOQQl+gMUYA4F3pl+ZLGuFy8YFk65boUgmwCxM5id7Klp+mI
PlgqR0Sny51XEZnHVtiSByz8TiShr642hXcBxByqyKUhDr4x2ckUmv2f/MozjkawSS2Q/pF2pb8/
vXpLlJBXP+5E7Z/z1h0wpPHB3KLJtbyPxH0W6j1Wx3nESgflwqVGG+g6pGkpSiLWcyAr5hOC6ANr
h2tqsFvRFY/NBG3l4stOBjiS0qISPVztGbjM9NXlcp7/dl+GplUa/LCd0WfZ1gQcek7pl1+i7qzf
NQwWoBegcolhMULIg9ApSLhfyi6Is4BRZS/qTWfVBjoX/qrpzp4Ucr0RO5+7NDGx5ZqbP1ciZ80I
Rl0Rf5id4aWjBWDULE1grBtQ8fGuW+/14fPEdoCmLs2kr7vKS4FZGGI5iLP1haWW1gHuCqTk2uTj
oNZJpSBzstGEGXNallVyhGcO9idw/x4hPwa1O33MbN+6EfXrM5vRsQQ59cY+tQxQi5KBXW0s+KQ8
gUBvY77KNLWu7CDdmvgsCPM/2tAMN7ruXFAhLBX8qGWFsJFKXliIFJRvXVZWm3o9PKv5pprwPOLE
+NA2vGOfKYyjsZPv6R0Ay2gif8VCTNsHX3qQAevg688/iYQRig1xHTSyMi+9nDIbrlrR651mMmvM
tZLAhhdNbeNDE2ktodyLfo5ii6HLz/XNGfOSfPN6ll7pjpHPUhC8E4aEDGrVN1Fc8uYeFIp610Bh
Mgvl/+E8esWDU44JVg3aGanDInoSnsPRGJQVzJDYsqthiH00cps6sm7KuR/iWK6rskjee55rdxzy
fniwoNnI674IyVSxjupeIc8yCEbdDF/hsI6SB2++T0QmZs1dkyuSVMCk+veZARnBTUuhaK40ZtfH
tDJ/uwaesXlZrPu2iCc0aHxVgsvD6yLeIyJezeM9QWpdIZdm6tdoVIFU4qi94Fm3JOEoEK2j2Eu1
vesh5zTzD7TKJqOg1LV02XkvlGqEJ9Yj/8pK5VnxNarq/nDCZSb2Vpx7STNPVHMYh0QOqZY+IW8y
mPXCjSK/hcnB6DKquvD7CNtM6nG/UYXHao2agUCmNh3wXo3kqit9DBIxsB20Z0Nt7YpiRVPcukTZ
WMEMPMBE71Xn9uow10NsqatUlYfJ5UzoWB+9a9ewM5nDJRt8U0Q7MB0uxKYT0pGDa5hmeWR+DRUf
6hV9jtfyNc14lmPFLPi1fJevphhzs5hMZTlWCoM/HX93KRSMXrO65zkx0hs8jlJAzducbJ5HlhwN
8UhiRhW0IU+SjvU4jkzZVky2MgycGcPva80HXnyJjoppt5tTdDu63SqPgDUHxMkPTRbt+zoIkLtg
+HCawo6JpE5kiUkfyLJhHWTAD1zmJy7oXElyi+cAfSAJNdlwoI1sw7O6UhtnCpORPe0RIvAYyIjd
7ZOnt3InRMMKfai13a4v764N9UfuABfsHuZAau+L1iFRkd409hwcmtHzCEssyJ4PTzb8Eteq7wPG
6YwaNzFrgdiZ3fkcdfGBVGyaRgLyHYm2qePzP9iU+JYMWA9bLVWwSjznAPBnKqTHuqj9g1j9RE3B
t5QSzOLrDEbJ1O37R9Qyi4sY1shB7K23eWJLt7C0QjdnpA8nnSuwX578HYWDkGpGUkKpBTXhc7/g
JxETPKMGvokMWLqvEoTGVbAVgbU65rcAffj/5KfpRB06Hrk8iV2No5UBuyVU2CJNoV4iELFzjIF6
2tTQObMmOrG5OfEwhrN58pYxcubwhHtoi5DK4TFXqAjEwOfk8V5HxXuRHEnrRTcS2h9XWSC4Xw7P
xLBqwaACQYu10lSVNZbcV+dVqWiF8FnHwS9rP+Qn34RkVy0PpZ8DznQfc9juy5YrCEMUN1Q23QXJ
bZbZQpWHMx7DVtJKnDLaV7BU8CB0TbxaC8Dr9P8CfhGOl+qEeJTmOGYec1Fs7Y+jeo4DbKaus6CW
m8IgZCUwfD/YObmKkrThNIf8ZXku1A6JGRP9mXFzH1n3ahbJuMucQvN+rdeOrrgdOHyLiSmJATPe
Sz0BKmjK8oNDHD1UQd772jm8wK32ENKCzqIldH/bviPl+RUEaLviOLhfHHLGcWZ1UXxGGCISnLGB
WL2t4ze7e7tTLrtY6a1y2lOBTECkeYwtLep8QrErWtngEcQCYOeUj3GewWLUh3fnZeMPlTKx1z6n
SL3WxQPsb/SZon5tWa2uWXS6r4wSenb/IzHYfbjK9Tfk4GeP/s4TLDswbPQEM6HWyBqbFw+digGo
0XIFZUyuqauM4KhicA68hwp6SrJurEb0kHZaKBDv++OYaHm/IrhTiOnxi4k2L84nRgAKsZcg9PGM
x4ANqV0alUKlicT8koagKdBaO2W9K8SRfb8lfo5UvfRZ/2c/Wj5fxG65ih0fH/CcD6R7y0jwFpPn
/Zy8nPexuusTd2Bn5SrmI+Jocod4G3uBWUdUKLD6759qinECFrtDcb5Z8LqNQM1U/gzSkT7EESF3
wrh2KK6b25jd7pj2tVQkUqX70voUh1ITvP2DMRdACtqk1beEGnmlyl27utC+u8QlwVKlY6ATAXKQ
Kg5nOKAiItEuzHEY6BJP91cgmaw7qstetwSJ77WMtRtpIX7h64YpLrNz8Q9Os58KOGMZF6acGx2G
cAkBSTCB3ydjoSmFsS5ncjOExzVOcjLpzLpJGPRlfxk/fMWsB3bKNULnAr7pTyoLccO1RJHetx0D
/USGNnPCK7t4RLluiZSqRrBHu+drCvgfyzTbLUW9j0l55NeKhaeNZuXk9Cxyef8Mvv44mH+hxl0r
xr82Rs6muKFmy5GmlBXmfuU9B5pKZl2m4fWZ3eddapy/xmZIikYAIehO7/Bu66oQyf5ODJ7RoqFV
1f5jJd5OxHR9Nz4jh5sOYsOqeGbNreXR0QWSO6pV+BwthXUUbHiTe+nhRm1zrjjDHrELqn7j+2QF
B54GYz1vM3V3losJj8rK4DshbrPmTZEi7nUncUNGgYjgMiaZyvSVxy9Kn85zmAK3Q/5ISFtAIhq7
Ge3qHltQUMXUbdXng63IXt3JJZqoGPG8C4e0cvvEqqHJDv9Xgtfh3qpBpnGx7xMEdV5tyQd/aLq3
qxdDXX+JsN0EA05A24jhGv6g4fNkh5bGKoSevpuwLdem+8mPEqaaJQ+9Q4DUVdhGwdlJq+ojx9Q3
v+Xsg0HrScE3xt83/KkBtTe6AR9EBppdTm694TQArOacytcSQHgDEYVdeIAi1SD/4yQsQw7yhLGU
yk1UhsiTde2vnEKovdLgJpcEmc+YpIrXmDklF5B9lfwAPCk7cIfbflu9yLSDsbHmVTDPASN70F+a
TPqK+bTaC5UfGHUGCbVJk8Z/FtyRYFddytq1SjFSH9OZDXabk7aXx1niYqXQZ1P/ZjhIFK3oib+5
miOkgmfXI5KdOZ5JtE+8fg7RhJiLXkQrMqjkpoOq1mZFvmoxlE1HJ0Hy0u9NDuPLl5MUdxb3meao
z5ezdDIswP5Uhp2jDpnuxERMWVmaELckCgur5Lr5ZEXTgZALUk+OP2UeHj5ietR+mvEYTSXDmI0T
yNiL66vHufte5ICbN16xsDd9ZwZAXHKOX3MNUr8FivWBopYBWi5mWrLqjq72f8uV5VKMRUiSXz+Q
ZHPdqWKifUpPKxkffY2AcIsNKSt2OXnH7Gt2q3+ahFOI+Rvq1Cz1PAuYLa+BRyDYLQy0Xoh+CIuR
QOjloR5Rri+C96xdwhhr7zn5IffCwXuR3WjnUS1/sv5vRK0WkQb05AwtEZobI5efLj/VHndOKiJi
C9pOzsFiFkG2qXXYMkCH964p88mzq6LKPHL2Q+9tTyXytqUum+qClDv0AOmjro/inotZfpGUKHED
hQT+omwh+HyCM0wDc6XXPVTf48D+bo4y59xrk+IZOvlsibpzmL0WQydZUzScBQZoR2IVvEOTGVJP
l3u06FTCo9SmslOejLPmFFRcvnxwH74Ia7wQR/5bf6OgsXU6Lu7cSo8+6ue9Dlf7QUyupUE5rajc
U7x8sozxgFEBtBBBPCYenKrkPFUepdc8eaEKdVvE9f2NNfBw4ahhQWERDM6EokQv7qMt4rzZ7Yz+
P64FhZmYTEYe4B+bd02eiWi379Tz8jWr8pFA6YmcoQakzxdj56bPvwKLxy5c0Wyg2pTPTxBwxiIB
CRlHWDBaP4sRvQF6vMQoPtKSdbAZ3kklpofbdYenBKfxP9nOWsL7xz8okoh7chVWcCqh0R6lFysh
ikio6wrdKDyPKlb0VLDbhoz4zDvXwlp0qqvUVIeiuG46LaW3l0cQOGM3ITOrXHfXuALRmRQoOCe2
2d058jyQo38teU6pM2LSUnFfTV9OmsDv99GUO1sl7gh7JzYj8fZ3aB+nf1jZk84CMgrDK3F+jy3O
/F6iMfPMuNa5WICWADUcL7LvxvVSl10kxI1VQsO+qz5v7h1ch4cLJDxuhRZ4ADfs9HMHzZPrlrVU
WE4hIl0PUqLfDhSS1t1BW9g9tF5syl9pDQ8FOhvkZkWaUU+l4GHJsFnqv1l5H8ldm87UbSbU7kbQ
/a6diw/xflt4s7gzBKkH/VADoCWDjuXly1GQGkAxBupTqSC1c6GZ1yoXg22qRjmp8TSQglaE+vTo
JDjQXk0VNy1kNuyCT993VtL39KNJcGkCFfdF/73I3rUlh0D3dedQ0OP39IT63h0McYhl6v9WIH7p
bz156YxUjImf93xrEpKPWFmzsUw/vShr2YGXtae5XtQL3xPpchLLsdjmOjpcKEdeYYzysVktYjG6
hGylJUpvqI2IBqYIt3ZXru0cGIxP9981qlWR+vnrwMy800nG4F60cfeDoBsldp4/V5GF/LziPjOz
H4b7xSoswC/GwyZ6GCU6mb3J4fm9XPaKrMoe4zcfKpAGvEDEigUmG76BcYcshVEtaORkxiowPD/H
rpEKRjoMLsnadJol7DdtD/YSrCqnvQS4P/K9aR8fwoSCQkah7j8ZKHHnbMcmS42OV7DOcRgBcP0r
XERMAgOU6izq558OZiRrpKxIdg7R0gEUgRzelpgph0LnMU6EGSlOk58WGnXp/UxvxfgJpUiVE/35
VWNenRlY23H0tAeeiFDU/G2MtSbS+U7+Po9VHUFP5dhLz4PDFFSf/y5gDKGQNZCwCTSjOAWqdvup
4IXWTuOpIbxGGSMJYz5bv6zhL/Kpt4AMMv1xiMmFkJhvOt1SZrfMaA24IUpjQuC60RFdd5A8rbBo
iNDdQSv6wqSBkrzOcDyqDa8/yEnWAcIWSWpJ9kC7qfXSAszUAM/zZh8n5AheP32OsVBRRfk3qTLz
+wzqySq8DIS6UPO63tB1Hlxm6ol7pkhWaF7eSUlmNpwymWY7qKDut8mq7ZCu1OrRG5uwiOxAIjZc
Q47U/IrCMFPCHURPyVBRXonkvGkmmAo2he9PcRy5YP4qBIvzJn2N510WWnhUHK2OePH/ln4oCxpd
sp+AdzpszGM4apK5ZKF4Z4HYYwCOSAJwqneprQlH6IsJ4a/PKWuH3NpoWhFQQz4dyVzS4thAfedK
ioOYScH8vTx2nqRAwigYyLaJQQLc3Z/lQlhnZo/v3qjtftoECJBX60voy+yhSK/rFxkvniNZ+1Nu
lzljm1qVz2RUgDSYZrOtkL0VToKbB2WBseQJbLVudDDO5dMpByA2taToTRqxbHl7WOfkmKCPbbfc
Tj0IY/fREJ1w1HbN/JgO1IxqGhBK92GGyMTHDc9VAR3KhDnL5QLpe1O7w5y8S9eiPmkZQtBI2EiC
RpO95MfhnyA8gDojrO/pmFztSGwxNXRRqB+BpDWyd223fYvWzmg9WrQytse7xsWKvCo+R9rYGQlj
ZsSQG7KikT46ZoGqqu9szjZE8BE5eG+ti2onsnzYlSt+5n8KfaDDaCDUgxytX0nbmhiNKqhafvPf
eih3k1uROrajdkbgb0W0M+j6ASQwW+lPErmGPk7c0OdfQZaaYOXB4A8CLw206pEY+cMOPDC6BPDz
QSre8dc5Irw+HTO0WU7XKvZGzGki4aZ6I57idQnIei/yyTh4lWRxZsbcb1HjS+DXhgibQdO0w0OO
A6sVhiQUB+QIsvPkef9ox55LcYN7M72QbwZhE/ardOLmUfNM02gU4c+T1Z1il9cfegACJoU1gbaS
lsBk6+Y2AfY1qQCCpDf76vXPR8V6Ur3JlCk+p//+f29dYQGOADNbcgUD/Gulmhaswj4SVycWymr2
WwiQUxKUX5OZWJi0p9BgbjcidAjWDIJeDQ8nNAXoFR29OlrDV5Zuw9tP8HIL80uczwUGImoloPBC
+ExRAtFze2l4Iq6/QzhUDn/EGLSQ0M14QEyi/SosteIXRihjYsI5UlZ6iDWUdy7k1A8+MIQ0hsUG
Iee4UBkPNhsUwNoqzn20XymCr5dpL8ir6EPBucOvlTt5EFWmxoXvw7yzMrLafAmZEMSUN/F3W6uh
jUByBF3XWU5DNiq+ITuXho2X3nNHk0LhJ/y76cRurUH0wR11OoRhzb/dmMZZVTMzVY6DGOyvJDug
/lDFC12NMYhx6u2oUCNQTZM12mJbn1WhHuTh7NrIjfqMj+ql4CFkZKIjaGkKKSlAG14ttxVs2/hl
Xf7S8XGf+E4m6oDkW6cAH55+3NUWsEKpFt/dzPwsDBrGSGQoej7I6hh+WrqLwkIJiJ2sAA4DTy5X
NCrNOC5qlm6YGO4rirRWu7bOtCnnxhHofaKpFtS6wih4B/RS1B99xuoXdtuf++PIVmPoppst1Kao
4uB0NrbpQkCswFF8IWaw+hPxTohbOW5H8sBKMfGJVq2i4tOfiydJ48DiSgA0rwlhXXxzf7iQQSV5
PcLInluh15fQ9Fkx7/Tv4/b5AG1A4+WrA8yvfGMLFEzT7yJX+Jqq5X2lNimk3Nkvo32QEGbPHtBN
5CwwcswfxuTpiAXTA3yJSNSpmNA82o3fWyt9+m34Hd54AG3dHtihKSYSaBC+tYOY/9PZV1BT69Pc
tUCKHKEG7OPYrC2RHdYeSJswtgQnb8478I1lsWKjKvS+KJFCe8xmBT1hbrNsGV04MWSXmJY94vH2
bunrCDoiIcHQoAV4GCBz4KPkzgYNT9iYY8D4iCWENHG/8nKFkKfkUvUWLwaVbAFS90lDuc8JrgEJ
GOdRJdknZHdSjnzGu8san1EaVUT/mfCoLxeM8RqaImL4LDWoqbHSn10FohJtlf5JKXJNYc2qzUTc
mQQjmi6ig79DqGpQ57eQNbzNS9fPW6+l6TkZJG9Mqp0LsHiHvQXcH3oRsoceYQRQFhMc255Ogz/h
haUKQ2UvfW3NsFEpjTDqvmURzfZJIj2HJ7MX0ak8Ia/bTrmPNN8+DZK5dnBzCvcp6EFwOI4DAxQr
LrsxcvUhrEIt1xZ4VyXmCcuIV2Lf48eQ2Sxr0Lx3q2T3uY4xnQ0i2hD9tbSKOwdIg0GEAIh6aRcv
wLi9VGzMYVBAG8ovHHWKoVOeHOcif604+NmIT3z5zs9gWxHgaAvfd1vou1gvMRCZ5hi3DMRh927a
tv9F604QyMTvZbu2d+auQVrpDeer6WyQ1fTs6UPKwxEQBl2fVnTs2nOGIuV6xAsAti1NyC9iS66+
oLHWtC0V5LxovVy+iRQExOXZxnX5XxZDQryyq0S2cO0XG5q+dz+rdY38+J7pnhN20nwCNgB1JAvI
/UV9KniSrNGs4KPY1j3/lxtXTI64anwW8a0pxoWxxwy9RW3uXe9oYOAUTaQ66GvNArkf4Z91vC9R
Z3SrOsvTJEtIg6gkGu+tYek0HYvk8fnGC5mDVruo3M9I13fVQ9jc+ZIGwh3W/CRSuknJcUvsExQy
eWQSDjvDtBTx23fuoz4eK2Pl6esXqQtzZKLBtBh7enJu6EiQS+LM/kSpL2jZt7Uoj8puh82VkYlx
r61qHP0BUDU2LYcykpSbCT3+rNCcRRH26qluVwHnrpQ4hQE9uc3hDoLHFLgpxOe7gkAR1E3cnfYA
p2NQr9mBRcSvFKQrglW0Ac7prTsutHsn5LtzYiEOwcLiXFsfUs0fVXPflZIaifZFkReRDBxd7oQj
y3gcoksZkm9ds8nOtkgVsWJwVRTVZhmqkj2QfsPtYbCxkcT26TTVIvTPD2SKOzWOQnlRyYZaYbEm
1WKNXX6veNGP28XyWhvTQxXV4oUJaeveX+KCygnec7v6OTjCM9IaGcVNxSkrKBFrzCK26ZMrQYKW
hMoVDDkRn7QuPAUrKs9CnQQxlhnfeBwyw+Q2mX8LNxDnZZAmDjynzhEejIdj7MI2hLkR8GSFCt9v
u+2kKwc8ycvFgOTxN+tV4/q5y2F7wr4ku3LAxGmSVoLg3zCXKLJ4tGt6tB6188/PfiE1nZXJqLxR
5HmN++W+6L5X9QLSlEPr/8eQMxWGqNPMwNUhO8gWa3/w9QtR1TxWjjaHKTzAALuTxzgV7YIJFJkN
hNnJ6/GcJUGlp6+AUfuTwqMKAcTMUyKmrdDIrQyeHwDYDHjcv2lvCcDrXYErr7SGVsrEDsKD5kvM
utaEw4QF9tBYbDGERrFCmdBdR9g50LN9ZLuygczjFyL2vqV2DEBsCqweOjeWpOfj3U0/ACppGixS
I2I39IFOL2g1rChy20qylIHA98uq3cHi7jr2Uk82f2aTOKuzer3phpuH/kKjedOcmFR3CJ8bvj28
MkDBtU8HuARGi1/stR3A+hoRkHqXCrHaOUIW4jKgMn3eqUVJpLOg5QdXNo7Kk9KQ4xDhe4H3eGh7
nuIvycT/XPGMBGIY1Cy8xOHkIOYeFPBWyBbaLhGx1do4dNyZoJLNp/i8QQAtDEWQED2iUTfI3e5b
pe1hmmlkJSsZssJDjokTfw0UWsweNccXSfSfXH5mgfg37MMiYs5Dx40LwElFNgU6NY3bm0iQE5kj
QK4lo/3bF1cWC1RtHHWUFtzC9I3MVQw2yXcDsmIUUBH4fFb79QfYrMtZuZnxmDZIvaZQtrq57m61
v/zkwqWfQj3Cu+W0mBRaIXWz2rSC+MZ955aF3m8Q1R8dqlV5qhqtUAl7/tlt9hSosQxhP6eYmkq/
UhHBaoptEGxm5gVL/i92LCRT2MKpzTDnnRRq9+ZhaYM3YRDhOhEd/kBYdmHFu0tQRMhONOKeI+iL
+3ujGStLQz2zXPnbaL2EyOHwKwkBzJ5N7ZfIGzCY68106Wksmm/dmJsiA3D/lXs+1Yz2eTyT8iq+
EvX8j5vT1ZqPfVbCj/LluC3RM815nR7eADVJwocYCwCjbS/HYcEBBsV+2R9fxfqzdZVdHo/kr4Rv
3KsdjiUvrRzxhy7rOQVnQC/G9z/UnmKil5P+MdaKTFfTavm+x5cmGVetuGQlQk4sQl6jDK3FLRxu
UJ8NTBmz/ooWGmNyr1d5+Sxc6MBz1sBylDJIELic1PHhFjWWP5HXRBsKsgxOCmQOA4hlsjgFYTRO
7MUDIJ4RuvX82h5rwdf7ojrOkNo7WFp4P/vnZxwPRg8kweWp8Q9GSwqUMB4cTDHUAUZWAy1Q8gw0
RJ/bQKLUjRozi33LrtS7gjEXmu5gm+oCs+CuMZ5EnHf0qK1OXxrxrRnq7oHP8gOkTKKTRnbAh8cB
PTk3u8QDQC+mJ0wfj/fhOQ1c3h/a9cZHeFsIxb32GJAMns1IlWWqvayPvWAqfjh6NrsY7OSV5iul
ZbOfZIYMjxVOZ6Ro8IGOQuRyOJgkqE+lHXI9KaynvECKIisU21Uc4wwV4h4etqoXACaVtawng0F/
zL5E2RM8Mu7cQVgxf7QJhtyw91DWZgyI33FRlrUdG4NZtmCF5Gz2VyC9p2nlzYrkY2Y9g2DAUFGD
qiIb5rPHfE23fnPMrQHFs/JhqP6sAk2m8M2BZrlSTRQWmuTQGaXsLAtL5yFRRPjod//SzOxaM0b4
vtP+BkOzy8LpoPGA0BWdEDjSFlvYR5M4aXhngljOKZLKk/M3uM2NA41muXwI6BMLNiE8pVu0F/U1
P8dSP37BAm8vddCsYvljUbr1EI/jIzNQDe8VADexsuWzccLe4km3JnYLygG4wcOW2s3f8ovDUBDF
0GvF7lxaPsyvqqPRRTEGRjQ33oCS+HdKaC+QovPF56kHMPbx+1ZILBrNhsbjiTzUBWhMEsztFrBt
DmNgInsaUE8VvBix4Pw370aQxrwO8XtQHmUjC6g4y8SxUfFv7QcY9q5fJb/pcoymJSfJa1x5W5RB
v23RIdX8BzwRJv2gWX6bY9mAWPxffnXdZXqLykpDbJMQoC96MHOxNhq6a001DONNKOzzlIlR3i7K
xBrcqZS/vrVy1nyIaxho+lJ9yWS0OtTua3ojVqpAO8IzwLdvIQ1tIZ9toL97PfPkol+wgh1dCZ+E
z0wLhGJK5MDwuHROnGdB6nCVM+lSVs+GnlYjtZSj8pCNq+3x1miUpZT6+NtMxpiBFVL1faArX85k
LJXZKdbGTeQn5/PZvXljFs+okp1d549NhxYvFKlFNJ2boUGML1hAUBiVKSvinKaaNxe5EtwyGyKa
YolKR0dQlE4jqFh2F8b/osdJc2B5Tr7lCJCL+OkjtHZGm76pTX1Tk0a3lOtwdAtXg6Tat8gAOpQV
b89nO1HX2LHGqYgrHu6Qr2e7taoFVsWvCB0qLlCS1CWV+QZJ5EysYAYiIPeieJRMX1BlA99epj40
t1YHFCCm0wgmLdWDy6V8XY2XxBD9rDJnekoZh2zYkHOMa8pY7O2jEtqHSQ0LldqMzbxQpbVWezs7
uVMGB5UFex2RkjDTcA43Gqnhv/shHX2xFAApt1AGbxcCCfSGdLjd6NkqQjs+9kJcF1wwkPdP2yR6
CvFaccaD1PCT3BpwcWM5nrcRUvtgDMx48reUsyB5hO9GCX81T8EvtU1XMvLj8mtimQHylxyIs1l+
eGrgzf6tQM+y7hMyz14ol3dYyKyzFpqet8qw/IOOIrMT2kcPeWb8otsuCSI2Ff+ATwKujGFgX8Of
tPkxiffgPFI+J113GtPzXU07wPeIt/YBMCf7xu/QlMSqHYnUzQ95mGBKm1jUY3ZfJb1BP8+x8aYR
oskDXYdYYj0znITGszsL/vQMqmOmFTzlVU8nOkfmOa2CVV3xMxqlORSUl3IG4qFrZoHdxJZfYLMY
oyoZEyB5o9M6/DgzjqXAWTi+lA/x+Df1WiizfeKtho3eGbbA5Par34P8P4z06WwXLV7XdOyBQTln
48B/On2esZwEXo/3XJz6HKg/YQaQOAARxHbww+rZ8iIqrWERQwnMu6hj/2B/Ma40s0+BQGBm1HDN
mprGba9ZDDZpZHZucf5dApe5VJ6BEGKjjWnumz+nuFQf6os+Wkf4xy93TGLSCJMNeuOOF3OLw3DY
ECL8t9ALgGWRVSspVxZ6yzNn49f31oua3EpKJPPAqRJBNA+0f1A+vFqPKb6iRhnj1qHLUq3D5ZHu
uJOYUg5WpucR1e1/tdvR80kzEQkMDs7pEs1/PcE3zVrreEZw9bw7WmpLeR8M/uItKlzTeiS1Vked
fgAObCkp8aaRLTn2d3cP/1ynwsLIRDjCAsXe/iKEN6s/HHndfIa+126ygt2+O1X5e+1pTfezwjXw
ghCfmSk3oTeUoAD80urOAGcRvioc9lRuggPuT/DMjwc92I8Qxs/s5pngZqOeiRCWqDLW7aNth8Xh
bh6ZR9OlOv31p0BRJ6OQdtzaBohbS1I0r17q2tuTxTvqAMy/LAmKLjnFDVZxzitYAEah3Rrn6q2H
Qqs+kPUlHK9ags0089FwlWKBfaMUB43vV0fCRa9aPAbNqZSGj2h+45MK80SFF7Yd5ZQqtSdx7rUu
2DsRevzCesvnOEbjPmX5zd0Wdh7Z4IJPu9LLvUFY7fLwLFA5sreaW0qlNq3h5IlChX4PLhanae7N
76a5FiUmU8ZK9o0uxAM3coFffvZqCNhH3yTiY/fK+xwtnXOBCOxCHe3V7NPonAAFYwkHojKU/S+8
WNcMmmz+rWpkuTLBXwEarrf4Rk4e51VAWnbSBqBk/LNNGZA0qi0YSiwtagmBMWU8hAbMPPnteuqZ
Au/pEfygH4sNRL9l3krZARlG4VtJ5ba2dYx5Q/+nAO0CdKrxCse7cObgu5zb3NEqNILlyx/eS8qy
J5yzGK922YqFSa1Uv12uzJBSQsEKToZ1KlCIHdbAFUj2BEpVipzKQVN1NyzDkpQSxkFO44we750G
rxmpC0vBhMw0WhkgAZy6+jey+VLYjiQCWLl+BNQrSk+VgnuprYD7RM7r4aUHIFGq5ttk1ZqYYOyW
YgptyRSVKgnerOoD3CP5H2HMPJEgs831GmX2ioEfzW0cb6Io1w3u0el7UTp8BnK7DIgRThB+Wnk+
giaMB2F/2RyYq5a71MXbscMeVFRKgQKnHCPA2CBmU17Ww3kD8nxMy1cWXJjBin3PQvMwLg5lL3bI
qNIctykNxk3H1Qu8ILFXm4M8d+RcwmBRB/7FQTnwd88NCwTdUToLNcie/+Vp+e4GNuLXhReoQXwc
zFs5XFaP13mAgWkFS/jyaSxxMwfPa9TT9pwx0bYMoTBTqt1LIticRhKT2necTC+GFEfJGiqDACKh
4LxKG31QTFE55PkAztEL/a7eC83Z3JJsLRX54+zXQBda54lIe/+XX9Frniq7DuGBG6+c7Y6R4PCe
5ITTgVN6A/UwMRKhnP9aDikAij5UVQZpwQ2F32K+wQMtgOIwklNRGEd6JJSD/uCwFGI+xOtKackJ
JDW1wNq8ouOLxHUwyFWETwo8YJTT1x1fzXCsrgmqXVUnsNI3PsaN04NRId0N8A6KdY/HN6zffXZM
mUrXEP5Z6mQ8dSXLbQCVL64Z90rhYWdL5A3TCDWCzTg8IiuLEU1uhKk3NwbwheyNJonai51ISUxw
Wf1Pl8k4Fpe7xmegH748f4/MRn05tU8LjsVQlsIZe1xaUVTRMWs0ndMpRxKD+MxChe6itz1jqkBp
CcxkZwc+uEijX9GcB+VuxAGJFYzT4bTmO8+nKwl5ByCHBdR+yEVcx/PT/WyTfodVHaLVS9kV4+bL
pxPvd+qm/bxAQ5h7Vwd7mJm7rnVJIXCNd5g7iwE4UyOpHS+lziFt++TY3PMEQ7rpPmy+APPpdoXp
FFbimHBwfmZSDwAPubKw4sv95X41MJzz8s/0R+Jtl+0GwZTzLwE/RNrANHdgblgQjlB98lqzMzc/
ddOHUgLEtfFg3jvxdDqPGOZmXvwxP5NditRJvrTcgwnkDR4A2Cksc3c2VO9/jOIdGaWR33Av4cee
J9cq9ryHIesdMEF3RDWEiwihoFR48ter7R4Wxl0HOzHruLi+zMFSY6gp4rrBhtVQBoadSdlATZOh
o9e3UBOqyORVtjkcJYSYkjtAtq1z0Az7oLREj0DxftFH0qrnxE7kD9Y3QkG6QGcyas+Pvx4Xl0C6
14XAPaDwmv7CVJ7rZIvV+K+s4f+iQjHkSNqFIY8Sq58/idoWgUz7LOvGNdDpvQbM52soo6lHaiDm
WgA8ZRhk7GZxg4Xa6gj55eTEF4oIdR3Fs+VCNSm1s8FBOBNRQv0FwjWqHReYDZFsvmuWOXOuBPJi
qhKNpa+P+DvhFzeTcFzwShSXNkARrcXbwR50cnqChExDQxMYyMvv8CuBV52L/hx8b5NSNiGJ7Zfk
1oSd4Lu/NRkmuegaWBMukTcjN7pSiBLPD0buOcpY2KJ7Ka2QMwe5gN2yuxBRNBCdE2FRmQcMExUx
SfkT+/NNbHzoKxWz0P1Fnq/efN1ctCNfd1A6vyZovtMgaJ9IBwNHXiEFIFpO+Ifi4sL1Iyiu6mXg
uKcxB6hcBUwZgATT584Bvh+uzehb8vEfhHctVPoZf/pUHoIa205t72mXbaT3f6tfnZd79ACNSyWb
xsurmftJ3vWw8cwwHSjTOumD5lvccqHZPdvvBAToB5rRP2tN1vRwzQ+LV1O10ss3Brs3w9yLlqQ0
Pzdxzj5LEE5Ats6EvOPqxsVWSRMkRjQxKGoWwM/iR+7ELd0FYhA+QyHiFhLDtlTg7JIj2afHZzOb
hjz/pXViYj5Pcbm8uC5RdItrcgucCaGUSzZu59npMoi+xZXl18P6A1Jtp0Dw5CFdo11pXFIhbxlb
ScFjHSP1DbxI+lz3V70dZUHLuWMm8X4S/ZGda9JvVh5aF5U2sPjfi3rGG8EiqGJ0Ehz9zKsdt3Uf
VKISTYYvWCGsPQdxHkWifgI3/z3leH/3n7UHPLS8ZKgW8iRSQIbcFbTbjMc1P0Zw6wixVHa4v89g
kYUkr4Jw2Rrlmp6FBYwQLilusEVHxo3SeDYoE4HyBONFcR8J4g0azoIgrvj5vcTiTlSfFiIW5Iwp
jc/H9OZXLg4bGDTGqqw3S+20Efh34eNhr4VaI7HkvXf4WSguKtE0FhrJ+fmhwqB1ecn+Km7krCvb
ka2tYqsToru0thHDnRbcCNtpWnJ0SdYpW7kCpWUhItoeHR12wI8d9LofsMSN9CfZIJCwKNwc1oUo
KSUs5cAHEwkSn6YKvmSoT9ol9iFez3nxchxCPX3Q36Cavf+OlMLijMmqUjElNfwPJcKkMbAkLSgv
LTcb6NkkaWOGquUw7YO6GYZ7VYkeXBioqguQnYhTUe5fGjp1thZwrjDzq5XHg53I9rqEwRil+DD+
iZqHmRbYSQaN/x9DYtBjLdPlOkpJWf+km0PewoE88h/iGzWPkIZK3/TtZUEXNKG95h4MInGquBOt
xhKGfgEDN+I8rtpIjxWW9tXds3AwIfRP+AaoLnXnJkWq2OkL34iGOt/x4M6u5lAg0xZw6vVzd3Y/
FBKeSBETBQEw0XW9ycodIvGGD6JSvdG4GM0SmbvaW02Royc2T/S4k04uKu+02aW3XaNfOgXmbvLU
lMuxFwQox5akt9pX5JZHfMv9TedLs+njH2q4w8d1urzYNIFwI1QCh91GUOvX+xYcHC/hVXJnrw8C
tzQw//ewLmIWK+4nZvTZvWWRvMoUvpU+wvkbRovYI3kcOtz0iw8G3S598MXEmIYO1h7CREut3KZP
WHKnQ4yzuSFtrfyd7w2VqvUk5S5y5V+7x28h58ds7jC+0DZ83Ib5cI7g2HRV9so2TAKsRUCEdNCL
px91QIqJvMfeQGkzcdvI4MOMmdiBzHfCHkdY8SxLWD+IT5iOuCpJhuZj4hscXlhsEU0jROr637P9
m9PnTTH9NiqVO9oW71h8CZciOXB+d66OYjys6tagiuawmmrR13lhshdDyx7/cdO9VUqaU8dV/Hdy
QBgHpHR/Gcrh6gbEXDGbZPt6KCuSWy33VFjgk6IDau25TCxjU0JYzsr9fCE/V9hkx7JhVrasy9XK
Zjc0ggCMxon4EmumPQ162/UYZo642i5N9ORNWI8a+vJktKGSo0yi6qspb/DMXIRPftsANq3bS8po
Jm8FZyp3lrC/GevvCxOjJpGyUhjNf0Rkm2VEut2VzqnDXjnVspCfaAceGE7QwUuLa9oGrxtMsRWA
OEWyYl3KHH1MbbZ1MLkdoFUmOJuczb88TzJv5mu6npq1atHAq4urMJWWlbM8aNMfLpR2fq7PFsW4
+pdqesyysY1tBzMWyj7aAdstAMHA8LNwEOKXp++DjuveSCrT+yo3/oelRWkn2b7dscmvaLUIctT5
K05Bh2xq0E0gMTJdSJsHdynhyx7yNh/oSKzDCKKdcRTMFjyQhTmJTX2MtgoTvpWlegt84Z4qrC+Z
Dl0ycl0H/l7Iw03Lq0g7JyCF6Nn1e2yiNReYeu5lI3ds9FjCEMgDEkLlZZ0v7KCvpk63VO4O6ut3
yO/GIGG+5OCrw6TPD6bbPQatQmGOCDF1kyjHcBDUOzFywMVClWLBb90otuf/n8/aBH8Tp7PK06d9
QN0rC11a2m18bJZxV9RImWGG77N/QVvC3yC/nzNQh4zSh/8drafhm4NvkZCivCjvri+8wbCtUbrz
Kk1gHVIwN6Y+yIW7utf4r/JF2fx4RqA+j/uPGArUk0nku2EsSifWmUi0J7l5t+LgEfgxyWTQP5xc
zHEeZ4IYA9AXweW8gv2BDeMgEXjkcrG3D2reSNM27Eh/JRPBN1PtrER0AlKLUgc/sAPqcTdNSqOb
butXaY6331FZv85l5BJOHf4oS86z+E7W/U1v7DNLYeJ3NXPJGt69JUEIXLQi39d5aEOnMUo5wvrg
xZB4xp12kHt9jzOQ6LA4XSHQJ+yuBMKkha+wP5bGgKx3OqLAivBfJFGjgdILHbBDwzivD0vtTs98
5rYwOO3yqG7tUdqIvh1PR5vY4MokI1kPyoopCZNbK1mqgjA4VYu9tAgJr3FjQ8jNkYZlI4IWrydE
/WENoCC4z1Th7IbCYKPgIR0HwXLkNUGf4H89fiw+nkoFbgp8i1TZ830Ts7LMsJagZwOfXXTKJML8
fGNq3JDX+7LN1Gqq1S2V3E41qG1jYswwUsmorHwHOG+MxRP0F/vcRUPQkwowqrUDoq07oLdupFZi
thcgf9ZR+QH/wjXUDVsJmJRa/OCYt/ibH3KJA+PkuUluAhwmyrVvvNBpTahlDQNcnMLnCwkEs4qc
eTWsKpF+J/bLZiu1gNDjq9b/UPlR7ZccM44eMfi2UK4sDtdMQzluZY4KcnFYFfT0IuXLSyC14fIs
OtYegQpCZY2D+rO5UypKWFG39xTkvD0/zEy0gIgXYbqej7deWU49nWX3+1kr3Vf6WrqxsZBvhFnD
xWQ2pxNBCXB2exgTAYrFZqjvAvmbeuskNgjkmp7vipWElYUGnlVBzi6UWaucACCyzb+AX86C/+/I
TnkYlwZsu3jgg9IYlQVHBoD+SRLHJXex3SAHG5zMUNrM6Kbx7YVioiT0kdEl0XzF2GFopVbKaoq5
14mIqulKCQ/Yf7ffPp1K41sYVn/HRx24zFaedNX6Nin0fwVnuzXFxrm8jA1pfgrcj5DEcEdG/jlE
9LD1q79fBpiKksruqyp+hii5ki+lD3YpQXneVhm/XUCAzfPNXyYjDQwkwIsrPATvk8JWScH9eupQ
Xr+ANJ4YcVrN12lXdHtcmj0yt+Q9+8Gxrizi8G7LeVC9o2pY5y6G0djYS6J3jDFyNbh3N9hkiYeo
Mus56t6y5tA9qdxZPtSslAgkdqgc1LJ4BmIeZ+NcEM/1qOLMLkydHosUPmZhIwRtFb22+QXITId3
jEMgZT2OJp6n7o4coVdM/0Ux2u70dceC889hHLpYSg6RYQJT5UDn89XW56QCa2z7Kq0FHtFpu/HH
QSVKilB9S19Kq2fHtAJdcVmAZYc8pM9ATVggGZEQouxoei08plcB/idNKMleug/KfsrEHBuep0t3
FrGGRYltezsKBeig+uVeOX5TprxjYsKTkXOK8XS+TGBnQkGhczmcKFlgVgL0o7NuLTPVUMIjRGF4
/z08oyLYeOU4wY2EHAI9fx9sIcvc3RaY9fArBfZIjbuIuiWe8S6+SqblgLYC33rmZ3XdkI1b1t5H
wmALDoRyZQi3XA50ZhWy/zLswmpl7Uacp5tstT/dKnhgFoBw3VLmOn52hxWSs5+DtN+IU5RAxXkt
iaQbUWyyK0OR/olNxpXeED4GV9d76V1pFQmTgALNYmD/GqOrHQJBsN8ipMidMmgs1nGYYP2ZpYAW
tIMN3CQQMTu/lEOzwWNiE0xJaZo+q/9Cedxj6TP+U+VIX8+UKILExvLzjaP3wJ96suyNqwM7Sf7u
E2A97LFfp0MuAVYG9qc14WKZc6Lf8bjfQ56Tse9j1rGS3YAtjYkYw1wQNsLrlUiHWfvK4Mfl58u+
+cFWrTQb28WcmVBBeyyV/6bzmxsnL+N5sX+zcOoR6vObCUVWJzSpFbigf5WbbvWHXofT5RE0GHeW
gmf+68c0yUlABZu834pYNhc5zXoAJ/zOv81N9oNkxyx30IIGnmG0+RHEiukcYI29RPkao8Pw8T68
SxVRP2j0pCUH2db0cUpqwyqY2mKltkHmFt+38d2Tp81iOqcnv1nw75GNIYota161QKp6toVSnJTw
NAupiNzF9QHI+2goO9Pc7Z31pnHFHanny4LYc2Xl5hYgSRBmNdmNRU9nGOq8uAskD4RzHUkKBBox
sR6Q+k4e9mXq8J9rJs3Y7heVghE1oUbyBJBmtJCgtAJ51Em0sXRcTxR9kkNfTCMw7zI2kDyiQ0bm
aBzIRuJ17PU+iy2/DdcLvDU9UxSzoUxFqnx5NGvSqEcBZNczm3HePmHZ251vnJt4oBcTRDpEkcXY
2GR0qdH059iOi6FxqKsJ1LG8SZ1NV4w2+D2mSQA1bmKkEoqwbdCUGVPnC108aayaNCGuOaTaC/CX
nqOS13k1wQlm3m+MfudLzQhasYYH1PYjpHeWSEqUvOfF9N0Fi12fRVJHp1+fTbD4GonbCsO+WiGE
hCeg2RqFuM2hFHeJRpMU6IptVSVovrx+DvlW4JBuZKQBMNyCkACEH3Hy8XoAxC5arOV3gyQvAVzB
RcELNv/p49NrOinAwns3SBp2824/gWQuGBIDGYLw432i0cILBtJKrzDbiZspTHDQ9YKy1oCbn8s3
DpryvdbrsPWx8hP7dFh/o12mt7kQp7ht1zqJL4ti4tWJROT7E4JxU6TX6OD2R7aL9FbltXPFZj05
oy+rxwMiBV60fm2L66MhMVEixuueYTTqLQONsgr25UlWJWgq/bh8xm1Dfoyajh5mcdV8CMH/9BSV
oWPIwyOPxHLdPbAQREywZoPT+mDwb8/SiU14dSgI27wzmNJZ9t1poz568WF2/G722Lgw3050mg9I
8PjVns26bEz4ySMe0phTHeg2CjlxC1SPc5HxjreSDkV2v+WbF1DmnsVVD+FGa+h8YqVN7trCW5tV
T5VZl96fUQwAAcQZAWJj182+xWhVfrbNdNHa2dMkRfe6a5HHHXOItAZM/arBf0KTqm3DSWV/XmBC
oJh0H8deNGUIAykGyQz3npoz/QFAvz7sb4ndr9AFZ+IrsF7DjgQgxPakUzsvuEHc98eEnK2YkHML
L1/fI84KZijHtlKGWfQUe8Ol19N/+RjKaBNnCjHlhG11MiT05CIoUZlS25wZ0BR/VTw0eEUV9B10
9R+VtWpJFkckTXRwW3EVlZTZ9aOPZlMeMepN85bhDLA94R500/sMgje+/Az5EtZeF5sYHn6mG8/T
02JeLm06FHTnk0iPvWY/RpQYU9oE3I3MLTPA5PhiU8q7JizipNzpIipqhxa2eDb6kXTYvodqARnJ
vzlZnUqcS7V+lDcW5enj3hNepun7k1OngEOE3pQ3ptaL+lx+9zmmt2JL/cLKr4+7N60rwXexwSQa
LxF9jaLCTe1jhLGQ9jaNq2fpvC7nZ+xSoWnQ3mg0/lNeTpu1S9CgaychkTqVLkfWoNSd9pprFvUx
zLkTybB5hpwc4KaesgjzPNQCtFZL0WejUUYtNJVEdHZDuLHyjhQ50KGQlYFAQt8HYFzqZ3L1U5bR
rlFx3mkaNo99SKSvVQ8AumQztG532k/ewn0E7bmFXj2J1kW+w4FPgPemXJbNC8rGmbvErJOeSRk7
fNcMm6ffe2Buy+atO/hqJVNv/LhK02JPEnBhmFspx4WFmeEh9KGQJlSFVKPUVwk+WVJajfzfXfvn
Pw271ADRTsBkLjpXxL6RqPXEDKYl9IqWCztGYVRP8SAYDj2mA4lQKBMAoSmUVOhRLOpXXOhIugtW
0cFJhpCNkkfBJ6Es1hm5ry8ElBQPgGwRPlLaP3dn2damwVIfaLHggRwLQCwZiqL4rikAvbjGEq2c
LkMlvuEAQzlqWJ+nZW6NQR3Csdcpe9WfxlTW2pJStMaVWxYYA1x86h7924A3RLnNd7kLBDF7CgR1
7k0a+Pl64P8SiCQignQ1WMWg4mh+dj+JBskQwtFK3KkWRXeu1cn7zGsGuBLEo9cHqTB99tcgZa0p
CyP34zc1QzuJ3A4DKqa8zXE3svqXMBaYax3px5E/Ft3nS62apxRSXgXoJrFMYhFFPVQfv7rxUChl
J6vdgmxFKG06G5xv8v1ENoDf6Xx8EPWt0Yg7c3DGmcZmFtmP2pXuTq5yaoD6+6WrZj5U5XMKb3UL
rWXrfztIkmO+XCizITfhVLzpDz/LzkjUirpROVr++TceVtZ0WwWKrcwbxXI19y0aQUefYMXY5xEz
Vyxa1WcO8oJpSADRuEsyQoK2081A2MFLFNOzS7G0HQBkm1UFMIEUOwp1RaUAA582S8W+Dm0Oh6Vr
gHv4BpB4ll8JEAkBXptdgb/JX4KNXpdEEcnNkbq6PGXtmLFvzBUOdeEl1QnEuoJyni+W0kHYdAAf
QgbrOF/KwznNjAR5aajSRNDPILWGmm2jwS0KoGVd264gGJprAKT5DsB7zeoXrb9HisiP+xeOIb5V
RkA+47uA5SKGaU7asBLY6oRy6j96hKGGV2eis/Vy9jYBfj4J5PbQErNKqwB5/IkM2WhbGiDgwX7w
VvL6A6Ebtif0j54QSnnvUVdQ1W+bcOIz7YYMs/7nxIuROYR9AmJw5l8TosTPS3mzHbTgI1J4vNWO
D4x7AsaUxlgTHaKfpXfTBHj85x29h67HSQqOdJ6LKK9iymoe82KKAfsYZ73AOPuSS4/J1bQky89f
3yvBP8EgcmPZ6+amTuphlyQ9g5RZfOyNvxdhKOaloZ5uF/pxgYUdnSIZ9F5VuKjwK/OGQTigXZiu
8fByKhbdktDlTRYaxj/KNX3DsdH+DaUGvw8kzW6UAqSqcGkw7+rwZXjb9YFYjUoM7l0iEafM5Z3e
ywzihg3vsai8zrfW0+wUt9OwhAiSxwddJ//Mdbs9T29+7p2+37KPvtW2Z19h6vUcGvAKLEnXMjjU
D3Fmm0TX/9kdweq2crn/MvSkTMx2C8Rny5xlHwS6Pw2QCuq92WDFk4RuGOEowuqeeExZMAYDTjPl
wsISLu3cucWKIiJ6UooZkgxV5iadNh6WOJQaEyd9M+EIteHqm5LKG/LLsqGdncmspxgtrUyMLwv/
6N1+2+iB3G3EHieaXlQGpbDkdTrm2ELpqTJJsvfhGy7BhqxolduYjQXphbkPhqSw6/4rbnb60UBu
ZgzrbvBl/dAKk7aFjDVbhOXwce+uzL7OKPEzj/UUP0lxHkwU2Nlqnc9e5nDQPEXbq/L+crXuxovR
EgbYH8EXylQqWOlFQ/L32KxEkYybTMJ9LKwwHg4IoENV1hFE67nt3CuVW6aFlkmbjlMeT1DL/766
5gwsZYHfv6zgiLxft67LVQ3xzUBlyvRQ8xgYA0rPEXAYF3T3LaV3Q42hW3uunVPrBiR6Akjip9d4
/AYS/SJ0pAXWurUCOhplI6XCcfZL+sy134ISMRZ34jjIGE7jsFXqhHXpaCAhrmnzOTuDeOYOn/hl
xM3imCeW1XIdrItf9vzvlN5uLSKm2hCp5nj5HNb/ll1DKYMV4X+xUXeHx9Av4FLZqgSzey11Mo9W
xtK0XOZ4AdLFjG/W1wET4rZf0EmhYtyalpv+G+q+uzs04bscni0kscpIG62Z+Sht5rNS0DiW9LhN
Yt4s/2GFY7JE+og2xcUIAi86ILBOuL5KwBej8/ZPAVNF+Mr/klGRTBND1/0YA7WfBHG9KmAylAtC
u99MQ+vGnK1SB4EpvMq8Lm11cZfT0HB1eLVGJg1X3TtgEoIx+yXik9kjgL/YOpk+4r4Ykl8Fiesl
JZJw9lT7ODCwadsJ+4LYI+crNyirJgSzHH7MU46+qczTWsTRxrbtbfaq3pNE2Mu6hIYqXZ/c+O3i
d8GDbXPnIBQ8TsWSaS8UyFVtjV5SxsiDRYQTTDRCzVbmV9nkk7eSAlcMHMg03204yHixS8shOdrP
MWUGn1Ne3De5m72m/ide9dR1Pi+raZATA+61+o0bnFn7YEuNu6WHVHS3yFur7TcteFVEWhWsxuAw
P4ncWDD5LhejUKcgXMI5htzoK4oGJcI9otYHLVbSWG3za0mZ1Os3x5N4xeGKz0CM1K5ROUzpI2RH
aD02yGQsYL0GoZVb5L4Oaa94HtupX4RQW9J8iIstdc/HmJ/gVjiohmIeTz2RAysgx+GJw4PSlcmt
dpic8OufbFRlfjwi9BppsCNcvfTPOVadDLspFS55C9xoEmNVb9Rdc4fwglgdZsKfLCkpbb7t9Q6F
oxVGyc2o3p3XhgPPzuc5O9OsdcPZMz9oudARzPIf2rxO3Fu8n43nWvgXVw5kbCtXha05bkD4w3Tt
eMtOKyPgRPyg9M0xSOvuTKAK5aG2wecZ979MRRZjOH1RxIzP03t6ddwO/83q71/IiOQRbcU0zNTR
AN3jwMixTN4Hli+hA/PMWabDVVi6AMZxkehJ+ntDosiZHVwC40MCKcBIak/Q6xLCupFYpExEUTwf
hvlEIrJmtSuNf4Z2kl72elRop2wKmjvzPpZFVRISYMYNGoGZ0Ykr1nyCgEiRhQydGv3oS+HOdIuG
r26YCAcvj0f0ixZA6qLaEIF+LuJuib5P2F3GlkfLFWSRx+s20SvFAOF3hIuzBKoQ57mMljVr9SG7
6XTriioVY8lxBbpPDKZ0CyjdekilGfUBzRMG/G7JjcYYq8g6Ehm+8O2ms0ohwqJndBE/rqtrtuDC
cwoszBZV/skv2pw5JMU1vWD0GvebuG2ATmtmUllBDSB/VcZUaDefpvKEefKHOGMQ7KzV6iEBP1w5
1OPl5YghGRmVk8lrMkNATtbr0EnAo7uQVLqNhY87e2OyggTFB9oIYboAsGWYJyNjiOs/gUV4oYWM
Tr67rtiAUJhGIV/A8L+Ee5B3iBBBeyJSuABULB+QWrmel4SGWtksCZjtzjF1R3oaMJoHvkd0t1xQ
1e5DPka3KXAuwXfNcl0q7LCFHHBNuViix5gh9ImPxiCIFACCtMbbyB7aX/RT0eR91Crj4GBF1OHE
ys8WuRgEwzVduQq7Uqql93JaJkj+e6zq95197n6uAr2OBCOvDYWLo6f8ehwhGwig129Hapko1wok
lz/ocnhegga7AO8qGyB4q8DdkSbUS6dVWpwier0d9BRehn5eTqo5O0QKwuXpbf4WQ7d1qRVE3tDH
QvnNXuTPivWRfvWjZSNuY/gQEXKM+kCgx1BuSA7Uy61OOGMxWaUijTufqWfkLrDkpSyhd+pD6awH
L9ZE7mq/7CtFRY3ZFIKb4DVtg0VEmotTz8w2cQC7y4bUJSPPwobWs+ro2Bnnahz/4KaLEw/klGST
Ju5aHzhHoM2HzsZ/HnfqCxpMXrWyizmBcfg4TEhtFmIhWy4Zl4r6HqpCEF2xo8cT20dnvlfN0oI5
JHi1QeBG16PcNhehLefT5T1rnSJ8Tq099pVvYdefTrn6cGhQ+iLUIKld/cEZ+bTEPUhRUtJxJ/nn
sit8l0YQzU9ChjIVLIxBvbIKePQA99CeUDyWrgECtykprpsI7Ghj8k9DYIRBQbobEnKq7Huo9vEa
oalckK6Mu4OhzEtoQ3ZkUIwfMfprkjUCfYmGF73GpXSe4dKbusqpPWGS1TM/qfrRdlG5x9NS3QdX
7oP+UBwwZLk4fVwM7+RLK/NeppSk31M3ZNu8SlABob3gxE+BYIesaDwn4x01t5A8+UeBUUfxaSJN
HWozEJOsddEoH2tQiijot3DF84OzeYR5hSnk4lSpeqlkn+jye8/nRQrPWp7mLrjKOpFPRIYQwXav
qRoFlyhEmZNsypmQ6BHGLQKYryK0FR0eYWizuNN2t0iIqCgMpdQNZU1VQ7NndUrL3frMpiGyxQoU
OdxCMXVx8HPNrFunBR3BdgBOHOx5NFVFRzrmOzlj8DQteTuJTf32xPf8Jqu4Kw5naSm6zm/uxWPR
cS2evdX6c5rG7EzDnGms5YeAXvvF7cpBrKXR0EvUGAQKkEm9R9LMkYydd/ShS0a5/t7empSgtgru
7sEgKBvyiBCpZn/0bGOY2CSN9VFaeu8A+NSysn3/5f0VzlV0mUK9S6tMjLCQe4zM6l0VpjdHdfoX
0rW+tG48UFO85skQs2WmbzmZ5umZscpye2Pixdpuf3AEdeyW/FRGk9XytK3hCuFNjgB9Tl4nrGhj
HPil+Q/ht28isw6CBc9QQqXVX+Ua0Ig8QHPIh7+FrQ2O59ra5UQkf6AQUoeX9zIAQNB9+ATA7Uh5
XQHz/9PtHUj8qGROKPztYLJxTDIuhRBCLfhowCEqOPeoAUDxIxGaj9a7jZztvdHz0aUaGGO5sWIo
w7m+YmrdQ0usklTx6s4ZswLwblyMvBE0kfFZdHrrlRfirxTKcKjHLS81gEW6xxKNBCus6XS8FFfc
3uhBqmc7onVIFL9////XCiAjLRLxtVqm/ZfFVVAX/6l9EGNJvXx7mPoLudDt9WXevZCQHfXv41UU
G0Ow7siqjCiMwtjbYPXzkA6bRctJD+hhOfzwZaz2drZZMztWfnMVrVSpc9Iuxbj1M+7FOda8uZPj
iD0p5jq2ELS6fJTRl5ZJRbw+acj+uq9puFK/ot6jfA4FeeZ3Spw/Bfzyqki1bbqYOaNv9Xp+eyxE
Qd7aKx/yZ7cxpN7wGlFQR8QXYoyeUK/bHcMWLTtN8wmj1wFnDL4vN6XGJ6bFYdzqQvXmh6Up3U1r
3xLXldda7XVLOzXYSUR7gZiXe4VZNb2HeytpI0gRUXKVWdf6HP78r3tDzOHmv+l0AuhG7X7La1PX
MX01w8TivRUcd6DXm6mAJteH8MfiAajdQKiXJ2hZDfqsDLVHbPJHCarH+6gzd4FkE8qxZAPBcJMn
0Ps/4vNPdjEwSeWNXyKaI7uJcSfe1AcXbmyn+p1hFTIhD+YDtV5Ia1DsGnm2JhT2CA+MR8v6IYty
HsydkkjJndtNFY/9BhXqYQ2F3yM4n7DMizfoMog5QzdjAqnkgJbuU0sHNDVpRSszeIeIpRRdk4rJ
cT1h/LhxsAkovxK8XjFWLp29RLJA2wOUIQDAnUt+4JssxjoPMjw5WvapKckyyEpVtTad6lGpZ5PV
/iK1daNcV7Ff0ARa3Z6UYuJToTSYCroq32UAfUnckNycU292z8EUToVQ4T4i8NCwbvKPYh4ybVYc
WZo+wD6kegNCTmBUZaV4rPVy4S0MVLdj+jpZ4Kz/Tr90Z2oVa0UJqzICGQHhw/8d6qLmZXNin0jb
A6R0uZ5sjHvLFIyTxtNCRJ/YsjH7D95Wwd18K9sJjBeeQCUWbb8rFSTy1xl5XsLlYR7GuJ9fKOK1
DzVAA37Q/88xVrRl26MpKLRfOBLmmAynIFPIsz40bKQiKmVINU1ePHlH6xySURF8jHOzCjCZ7lfR
vAVnHZaYnCh1PpSnZ6JLMhACi9VH8i2zSAkq3YL2m5O9iMW++2m/yEtoAYQqa2IkScDhsC4W/roC
xZ6pL2KzFt03rkLNBhOShhfItzvIcISSTlgAuoENktL5hT2K6ixi/Bw7zLx9Nw+tL60iBVnt1Kam
e9Yjbzs6xu41i/Lm8St3tbdfxmJ0S8N+cRlwbbLbO6mqnrzfmEGocWbWcMhxI1QrmSSJb4jK5j7w
M79D236sGjAWkBfzDy/s+0+9tjwB+jsF/mpFwvl+GNibM29oBR7/J+HdP3FG7Tmt3f+ytIOax56/
qOQzI5jghdinnavePEv7he1JnB9IqgcZZJF85Ce70owCiMIAZNcZ4XK9zgHf2VToUN4Hjqzp3uws
JKafO1p+LAVuTRaWaBTlsj0CbJUl+w3q2HfvuQ/Owl6XYJ6lp0IcbSBfiYFqhBQaMsYCb5y27qhz
sqsCxy8PFxBw2QCFA/mE9fvwiE2/xW61MhVRdPBFIv5wk75iSd0YHFvVdut4UO9v3HQ/a70VMqDp
84SOOrggw77aZwB8OvXI2GoEhCsGPXkRoR4Kr1UegiUZUDoDChlcxyTciCd0MeATNo/N1BSs3CtZ
4/aqdI3Pz9w9ufveO7a9qUbp5mGp1pH9qvFHfspMtSIQiDz0giYcUbCyQQzQ28oVUfEDSYYxuHaf
ANBfu7TjKwywtSL5zVz+Pbz/erGjhmKBYwr3eEEaBe7iNZXmatU69MXG4USg5zBb1QuYV2YKK11x
1ODMfziF8GH7Dug210ePmm14EwGmjokrBSW1vO8BdG2tDq4qMI06JHQX/PmCAZ/vCF3BWaZIjS+G
7jSKu/MamvbyctMhikFeUqwWkBGi2nIJF5AU0ut2zt3MAnjWlf/M1eKVMxCSEu7Fuo1lo3SkCKDt
K6VrfHfeRS4gyRaDCnU8X8aT6kJiWS9bkgv/pJny7volok24ROcF5OK+uMYzLvwhkJB9lnBbqh0x
I+WV4gPPRKnS5mzMYNXWwCoUlI5CADkkIYRYlwPQMQonlJrU9/nSVKHtXaisJz0FNK9slwheYIq6
Zhn1i+t4kinA29jYjRx8Yc2/GaD42taDGcdOn2UVoH4kRC/vJH09OO0OrcsnHprN4bVrrV9a9ULa
icPe3enQvXSDTrtEPVzT4faTleNd8Dx4+JxwDVuiTvpB5xtblRJm9/JxMdOqQlxon+f7J01i0D3o
A4/UBTDqCZ6wa2xzBMwe1j3VE3wf3T0Eg2vvBgNyt3Co1DCX97PYusDkUyPgN55Uo930Chv9gZ0P
QN4oGH0ugkcLCqTzpgNk+mEsuT8hua96nXsXXktxlsyGBgg231edh6u2tkwDdwbDZ7D2vOtTN+SL
GxBb1onIEBVFza5GJK8w2o4nKGCrwX/WG1/6W1g62Xzom2GR80oLO812ahcBn0RJAMmQOCBiDJtm
GhSQVOCXj6tI6ZB5ggIqVCPkUcuV9oy+ngaSG2Uo2VCAwCG2hUF6/EzfUNg2RIY72mvvc6sE0Cil
m/qKnLMa/eLO5KNoTuHw+CaoHa8cJ9aXpYH0glRXCKG0ze7PpzXkqV6+yPtmG1aJVartQc5Xbwcm
cBk0aSuTciPXhXxcjkfYpw6HFDtThX7PSjGDgeQfPMSDsiC+JscAeFgtMOKl7IPc8cqPykUowZYw
FgkZPFFKp5i3NIqI6zWdEa+0gUnBXYv+/fa/hhJPAZ0HbwUt1VqeaVeyvpc4rickSyptHve/P2yG
kdORRX5jzt99nwbxLYtINwn8H2s6clE9ue94JugiSEPWxfC1QyPTDqIxJjD/5L1oeSqcG+0Opuzf
UajArOrHrGYlRzATdXgHbkUwaiv7+2mFr7Z2Eqq30x4inDnOCGBFICSkwfEBmzmcpUgG8q4VbN4R
CC6laTPpKeSFDkZdhBNTC+qc1G+0cbPWrcZ0dwphJwqS6nbMyhKhHyEteQrQvNfyJVSYNTIYvXYv
yjHfeiXUJqrHGocy7zppx4ZcdZNo6kR82uVqpLjzbS9YLsynht0OHwwhQ7TghuHxWi0t90fvtrpi
qiZMqlXlz2RFDJ5BICS4kThZ/FPPe6xsJL+Y4M2k2bZTxJJP5t8rhMH+o6rhwu5h2wDEIFIPRlfY
KHQXq4kQUwnD7ElZKlAZe9XsgbVNcnbjr2Suazm3t1Grlz7yGOW/us+LDOo62jqVNuLhtHdrvqT5
kYYkOGcCERWYQa8zmPd5kvzp88PJD99RY4h+Mp0iMQt/twb1yvsNUy6GWVeBd/YnM2rK7YZnPYOp
xiQIZqK98swbnb466xQqw9AKhlwJqtcazpnGWLmSgbJa/2Ds3rDVuXTz3tqnBP3FYr/V15k6qC5j
rG8aBDA36akCy73mzcf+XDJJFMPi2JplikeqLhXGcMwm0LUaaSgJaak4keV6PMjD/xce+U8lG0lr
z6mn4asgYmBift+tzffqjT++HCWhC0scUzJJqLBLLomdHEltl6DRcyfhe86/wPMiAMt9u8vAtXqZ
CXJtHc7D64a91upQMTCl+BiwgmwsjM9/MQZhYH8khsYgRnBt1WQEE5AOM1fhDQWaG8w1sdbAX4r8
M1aLcVLHAdWLhSLs7qU9WqsxZhE4hp81bGCE7oLO1r/2VUWrazJOwdW16TQ6T7GWQls/0PxXtE7D
QNqFGA2E8RoiBPg0I1DsFyXkI97paWxgmyBUWMoaDIWU7TtTgjDY2bXbUBJFuR2V5vLh8M7tAz34
0TPK02sCh+vGSzT4jb7Ok2VFbrt5aAEkeHXwMgqSwxauHSYO/8NLCmz4w9ybDyLMvIIGQLKiEKEB
/trOUpKt10EH33MskwGym5VD5T9JNF8+MQ/D9RM5YYpFzUqJYXQ/aUJS68LEPfw+sfBcqSg+EY1q
X5G/wFZp2uqOpSJtJfe3JWvKxWHaQ9dItlCR11Ebc1dwqiRctb7RnqN1iWli1fgP50rsPrF712aF
R2M/CPuJxhW/r0ragYmYgu/FdHIZO0OqTxd8vH/B0FRHcO35+ho1uY9qr+gnAnHl5U2fdNTWmKE2
aMtC+hXNP9TqETlthBjxnt+013oHqJnqk0i9tq+yETfSHkO18/fjad/SfkAccAOH8+/2xv6tqJbt
P0AlZP4kTjxvZKEEZVb+rMi6x78PVIRDKvgywmAcx1eUYQpLtkSqGO31AkS5E8MPjt03yj1n4L+u
cuFzVI+r0bqobdiAK/DWDoRwGvuRWvGeqJ36oxUhFlHAMFB30CI9fPbmLb9utZkgGMmpy2OUCwLU
AZYBysZORxi7+HM2m9ukcXzble4HC7EC42ll1h1QW40Mw8Vzf0yUFO9tn4PHfZ2+7Cq/qFVe2asC
NPCuDJ8eF38Cl5d+9c7nFb7FGmi4fJuBgFOD4KDxLo/ZSenR2rD+aJKV5iko7ZIpzSV8NKtV43Lb
OLhVVIT1mrG+OyPEuHbtgJ2ACIXe93r3/us0Hn9/Hg+RmVHgfolh1PGNA9vekaqoEgm+G+EREblP
hDf1SZp7zkvDr0KgaqrJOxXNwf5T3F4891PyH1ooiwrqnF36y8A2eO7a+9dK2iX9wpICIUZvBGJV
NkeUBGNH/N2eGFbSQcdVhLxJpz5He1zXwVD7ByO8MjqMZGf2nFjfKBKnZvTfd5RY55IetiWvVHuq
QSIHhRgrwO2S8rwSCNKBwqVBgVgTGZ2vaeDTGCdBJcT1WQXRT6vzY5GvA05zCpSK3uu9sVRYWsTo
SUN/KO2EuEzKH0TI9oGZ0sLxNsKRRIuZKI894UoHAyNDuOYn6lXItq6vzUGcnx/LcwZo1siyUehX
wdPU3owhjtb+Ycm0Jai8J2OJysBOJuilMyK465WpRxhii+/YYX33i7uhUTlHAEEhdErcVkg6Sga8
Lr1y1AxwTYKJxvPo5lKXqbofvYskXAWfI/9f4XYXC7e/DsySqzb7SYqTYwoGxTwqqGKgkimmMXzI
ThHa9r9PezUAjeRoz0R/0j85WTWWTrygmu5O8kkDq+cCBgCfIZ1bnQH414COpvpigQbgZ0x3wxF1
RHF07Nbii4HdtLDvc66zsysBdd2xpsWzxDAVTBJOQSyzVxShkZLqUAITObUtlD0sIgrn3RiFdCeQ
HkdPI3Jgf2Xd1iIpOBnlI0U1FWo+shT43kIcF630L/VondydGitGOLUJ93+THNcsSJY/NOopbFav
n1lIuzuWJLiK7UaS61fX+3/TGHR3T+L7FAUv2Sq79LTUtJdXjwXkL44Hz9KaODTO4+Eb85Cz8gTZ
Wp5mvCnBY7XH7i24hJXZFQJ3q8Cg/tW2CmYhyZk1PLb7xePdRJcKme+Q8wGYrkWTPLks+FI6uykI
1Mgh3XhsT849URnmLrAmsDgrS4g+xUIzeTNiY+QYSI0gfTzn4aLP8XRuzDE75RBG0jiztl/rqMwk
5k/jU2D6n69cbVmXQ29rLnbH9REE1ON4eLXgKHwv/+VinQGsDZBfEd9arK2qZpfsHOOVYNn8f5Lo
lJNhOn7cGyh2fKZ3mi/HyIFr2PC4pcMXrFxMrW2OhVNk0CFWY4KCYszsxUkgfphDJEdeX9yqVXay
Esan16bHCTGkOw24VtAyYhiCDpdjisooJXk/VO5nc/V8UX/BdIWBOrPJhK2I99bTLGS8nJWMTaoH
xIucDDIJZt/zCQjW0VckmEetmkm20L/NQZk9dX+chIyOvHUyilLgNgWT6edv6C0Xpgw+wnfq6JbK
M4oTpIDCfUHCTjjRvBOescu+kLa/N+XvfnDyt94GTtMegZWWVRjIooSP3K9yuvVgwL+GJxRC3RIH
C9hAiz32X3fcppGjupuhObo/t4vxr031nd0Mwy/0cobwHgcXcbY/rGvd8JI2rKRHrfVojj0BuaK3
nkVYAQmccla1y3Gs7jzCE4PRsS4iDSsxxHm/L306iTk+aKZe4T8tkFi7vjUzMwvCgDj9gq6W2vHK
57bbV7oexLqOUbqWMn727AETxXJFrznMeLjUjjm5Keh0d10VqwoisLb1IhPLjouffeEEvwkCK8ZE
ramlsYJGGiq1jjuMPjt62ltILVft3EEUYeihrZoau5Z8Z1BV+owJKgtoWlGiKJp9pL1aq26Ba6Xi
g7ptQMFo0Dzs8pf9KFSo93qMFj39pd+5Ib+so+/JTBDZTxNCE/h1eqGp058EMu/TUQXIqNyBIHDi
gebspzO9J6CtN51Ba6161t8k5BIluvULXoOYR6TnGGnr2xsK0O/pUu3oSGqsKEIfFcHlosRftkox
XgG78K6FLQ/umJZthvG5I8Gkck2lBmO6BmgF3nor1RYVDDIsivxj0oY1pdrVwjxErvJo3NnqQVZn
QFAbJQeY9GLj5G/FuuB4RoQtydA5NREEHd+jc/JtuP7Dee0UXdczi17yLoqdX4AugtyDhInc/6FW
OiQrMUap04KVmPb0riuU3NrfGf5yV2Q6OpYq3jE71zcZWQ1dttG/nNsTZY1VgOpdwSezHsc4BtN8
RrwYcVLUW90Gd4VUn9rOMZncq0U4LfPF+Vi8/G3sj+o/HGQGI7pFPypefJzpuCmJEaCj3gP0S8wK
LUUuC3bl3n36+juTxpDO7f6Gd6yN0sqWyNbXlWm6kIQfbV0KzwORAz3APQarQTVpLpH/kTf/KrEt
udhRrDGpRINLXSbboDqNgkZGfP2HGUgnvULLU/DnkEQEd2aEsZ7TT26vwn5N3BCBYyVJAA5Gi9Gd
MdUOQjLWfPnTMqEgyEpGFfAu/p5JhWXUB9yKjQra+T2Hlv/41Rz26wTbiYDICku04fXAIL5m8S3R
4unXt6iC85LD9HgqC3Djy2x+VpoxVGpHQMsb6rUNONRfDo0rLwnLc+nEx+6bDMJ7E3R/9uswFhUq
PMlZpNLkzO98L0rJFKPi/gKGMnPvTpHM4ad9TYnLEXETjy2tjGNzbyYAqE0/3TQ871OCK7d3e3xE
cA0wKUoUrG/7qXRTj+x3TpGRw19rwPnO3A4EWK9mUTjaiATP+e42HNyJzOpommd06/wOM60ta3o7
znX8QdDBoaGkgK0e5DbUdv65pPBM9JRmCGH8OnIHf+uYQfY6WdeRzsM4Rd842Sv5sR/tOjplXULO
zP3VLR4rZeMDp6akZvFcL7GmGDOFoIfYRjXgAIwwPrWMUNLb22EdwL7Lf9aIzdpK2cOLBtvzaqSO
zu0t0OKeXLtUMpJtQP9zeU2rZ/z6cEy/E/ULn1POr2qV3pKwsu9di0+nnSl+ZtyCbNhwxgS1limy
dkIVLME8BNsoLV26Eus2M9DXO6NtGsHmPZUSwtN4riPzebq8IXEMRBzdrP9zeHWkEk8Kj/qBfwXl
tvtkL7ICo+j+ZCeW+mVbCSY0Z+R3i23MqTDy5FfsjHfM0kG06x/m74dXwjeXl1zOp7K6HD71p0BM
RTyRsZ4WEXitRwTL782wrZuJEsuZIbK/SPI9PGYd5y/NAZ5eAvuMfaxo3fyHUE3C1JbvU/88DcXU
DRg/2rMy/D6p6Lp4V0/tJOdnByt4PaRNkp3Ryog2gmri/nd5GcYXu0i7gPwyybb/zYBNkQ75xQJb
Qhey1N2GZnu0SnI2BVdHtK8uqj2fNEzQwI1xs2wye8hSTmlYkTAEv/I0LTijC8+4eXolep7l1ZoR
N1weGxkyc2UQJ9UJjpsdKJ2BU9/mCcn4LDzGvZmkncKidwFBh0acjRwvgKx6LmRoj7W0RsdXxf5G
KfYrFec8DTLhxcuRDe+g8BLkmEL2553kkVt0WyeadkbZSAc+IyCtQJB1I0+qU1J+KsRBDpoIjoBd
zwTkMqy2lQEvqh8MLrfVM9NS4eVnerIJQjPSR5OWL/IkOax6RG51dxIeDAIhZSEIHn55NF3sf5Il
Dq7h/MDiKYVp2cDvBH0BedNtutMFyWlAF7JZBj6xSG5aSQulF7ThOVXp+PGclYV18lCYnYf1ODDZ
4DI0q7DMWaVDynBePaEjkQoAEhWJ6prGNyteU/2tXAOlv5vpbbZAb7LNgf9MI+kFJX27xsJmXNwK
mjontiRkhSbmnMtJ/YDa3iLSRpAwQDYhgtuQC6X5knmtjYmFR/FSg8KC9VdBxk1WwLnpFoAHxKpt
r9RSrL3Q89okmOrOh3zDCuPlxTzK4v80w3cKZsmtJdIvJXC8cVDE7MPULyr3ODpuFkoKF3ufJzDM
iuOO3K42cUzOKsyzfwAXE2gQl7U99hl2xXCJFRqA9mc4/P1LNBPjWsJa5U7LIXcP+L8o7OrduMq6
B4J9HudXPlioCMMDuvkTk9PS4GFVx5PtVkY3INZnrFAUnM7pYCBvxHRKY12Vd/5sBV2zjtXAT34d
T6XKOKnofhmCMqvsE7yAt+aIJ+mLCkumxvwYYmoYdMyyuRR/BBacyZElW5bFUiIskbJA6qpc9zOv
y39ROjikmEZD7cxqJgd0NRysCU1UzIezm7ahRjgXR1u1/w5DkyubPesAdRO6cusbBpWvslZKMfzP
HHbxDlSiCZn/GKS1fhKp8/M/BZz+2Vh0GLDhQLgAn0PzOZ2zHp3pNO38FNYmzA5Tjg6QstgrgZOq
TaQr1BRM4fQWI3k/tBmzjqykPvjJnfYKwUNlII8h1Lo8DLNFkwuMwal9mFlB+gI5GoRv0JvsipZy
5M6npArKW3A1ZR/0Kb9VDdks4pKUpvqUsn5qcuGz6LpLXZ2bkgBzwToAaWxMrc+iBJU+ItqggO4f
YI9643ytEMAp/2iglEMPkJ9In780H6xaDsRCRpR/BLBk5kXwwQevTQtUzikJAZaP+auuYZgS2tJG
OWqUnugZUdlTXGs0+wU9vG7LW5LLGI1A67AgeFLRWucqnrgXeV3OwZD/N0XCl2CMKFMb1YrI9BHZ
zg04URHnyT3fslxf8CimdbXpg9C34sRbQA824Syk/B/8PWbSBeLfxsvGcpjcjfhwZH8qUpLGcSuc
Px2tjnA2t4vEpEGk8b3Mh4nvtu/ESuYzwEKln5V/+hc073urWpb3ZqVTjjIjnWF+0TlHAAui4PJk
e1pso3XnbQP+fs4EFV2jakYCIMsbDqNH/ejW+LLME8hVAeP3mtanlKlwZOuX6ssx+IiFWEGwYz9u
x/TmF1qjWvp7PyHPEtTDUm3HqWs8M37x044gguVCW3PGjVdAoLXcCscUzt1MU457h00mgDNp0mJm
qatKLvIFbSTfJfD+QZd+wQGlh161ZAlzEqUW3UD1bbWA3GiZptM/cF10Paih/R+wNtAE3NVJh6uj
GG+XZiVtrUt8/R2qbHlJAG2gOWavqxE/9oC1FeB4ntvxqIudeb37iP3lWU/dUavhn5P4V81nZZbx
Uxf54dDUe2/EzV77XcsKnAup/krs/z1IYkIN3TV/o9AfF1y/OSKRpQkUfHfO2LNTvbiGULNniQtO
47H6irWC6Z6EEk9p7GCUtsSLG0WImh3NqmPpncf2zBS2J8TmWhhvfVYZUF5y7V6rMPba84juaTIa
aMppu1Cxp+g2Q+E60FcexRObVKZTlRhqHjG1d1qhlDbIF+BJwziNJTzw7JRjxSOmMSojI0lWbPY7
jLOUX+tEUtstoVUDcFfjSXUW41olOtPFXvsTZHCo72BQ0Ekp00W7VTS407r24oKICLOvsS1sgJnT
+8nDZQSWSrDivLvgqXjO60VPzjw/CtIzCGKiMAku3wnPOGzbAMOLcP4QNoS+5SNM/UPM9QACaK7T
rGJlMh4k++9zXbv4zoXVpP3X1WdhMy7pHgYa6JSEfXcbutrcJIYXLxPKoY8QCWfWeNZ4fghiqBRT
WNGDbXlPFMzUkfzjJiIMd/JnmyFearGUPOYepfo7hziqm590p5FRqbAp7FZKeYHVOo8XIRvLlHyn
4Vpifv3/Fa0rnsicZxUKY7KDK3pRTJdh5yLMcTF1FI44QvJ/sQ7DybQICyNmGG8jUshLTqSxKXov
ki0ip0fLrP0sBmSRQpxv73jnUa2+rYuona1MRLvBQU6kPpqTbT/MRpSf10Hd5sgz18ZX7xGjisZO
wZJ4enyLnCCmRstvbrSYKRbkztGu6n9dm7oGZIYnEHZGo9khHLyNIjQRu5L0qG3Oo+25bKdCVoSO
RuCXF9+GLJUUWIulyqGWUiLiYIA655CC0aXcRWxwURMZJ8vzegPyzODmBuqVQuRhrqVFd85DxmTk
aNxZnj/SSsh9kIAYQd+nCrDggEQwZTvML9IjnC5E39wKt1D014iZxbDYi+Etspv4l06b6idKLwbz
1pWbF4feUlZk2tt77uCz0ec6k1cSjxEYKElSwNXag7XL6Ja6za+anasbzkkBWu/cRNP4zkberjHw
lZo7am2OUJbeyv72we6TDkypW5YBMGTs02s0p9ppGgQL1/CJKVIdQpto9t9tEjPoVRP8blGz7nR0
7HLPiYDEyztV3wZkDll2SREK+Q5lyFeppIUvPQwcoyQTEkkz7BC94zDRrgtIWE6y8jWktIdyLddb
uqMmQyd5d/CoFGtr9V7plpTY15grirE5ScXWwJr1iKqiFrpDSEFnE9Q4TRuH9uvro4PIsBjNM7ZJ
oMyYoCc8qxIoHAeY8z6hIIcsIJfi/C6rk3xrCZ6fV5oMiTJjVVvJPBaBanb47Kf24ZERv1+tW1f1
5tJHS9JmKdMcNz/3C/+RNg8seAac8vSDYJlcTD4ODLVHU6G3mrl/lTE6yr8XjAuk9x/x5+9lrwkr
xvQJoFGScUQ6ig4rLZ7IvjDQlB5lCJmeQ/6k1TCSPw2inopfQGvWzzBM72dOa34Fy7f7egwr+40A
BRcRuGaP58yVZT9UpXqolDxx7JM8E8D11PvSnQn+Lspbh4XXGgPktqfJxBX55NhAv0QMq0OrmRYJ
v+mUD2Ql+ntq18f2Lw9OSZGIoem9cwepaVG1jW46z1P1zgM+E3d2q1wHhWRtRor5o+pj9GNB+hrr
GwwNej9pCXVXGvH56oB8jMZaNiQQRemeoOl+syoGgjpTDnatRGf0OnAnDSKXJ/ygalg0QtypSiNT
0MMUFnWwNo90/bx/lsyFp7RqywtlJNGELu1zIJXHBRoXBAye9n4A/Bp7Ks7hRszieO2Zf7J4YmXo
XloFSDz7paTBhp5XypvlfNT37Wwq6e2Q1WTx2jIMoFSX5gr3t7wt21fd9DjkNEt6NegxgUg/LNzQ
yq/5PJEjC0CHtHN4JdWcgG2GU75KpzpqNQnIitVv7RcuNnOSDiGmeQzwJMz9rkG2TsrEcLEFalVk
96k1AJrKzH8tPp5QsDSCOTJSum/1Drc29otlbO8nvYjcSRhQG5btp9GmGA+kmFGI61JP8vhnm+FA
t19xGY/bIV8XYV6+IpSjjc88u1J/kxDZrqt9ssO0S40RtIG7Y2/ANzC6QmUR4VkQTzbvm62DcTT+
+BfP+sE6R55o7apsYVFwVtfhhbMV70NQndWS4AM8byK41y3JIDd/GeZhx8naWEkMFvNpmISqiyVC
tECufI3jagneY8L2vGi74QYYoAJMz1VfM9Oqb0TAsCoXwtJDyEv17SUrBjGF+AjaKc2cFtMdedDy
9Zm2qaa0Qg43SAcekr5FK61KWoKqzXKLSWCyhRX8ss/sEZeKpZtoNH4hG+vLasKPi/qP3Ttsrc8j
TB9VbqXiRrEd+iGk6x5hkLDqEDl2okPRy6qw68RVf0clS3dwPHVYOPmmB7wxlXaqOdJBWVAY0nVQ
ll78fR5ZITkJyx+1gNynex5Y6mZOazZ48GIMXgh48x1Y9BVcVWGIpKMwjlexTQEm8WwwgGN/0i4H
DcuWkedOZtaV5GTk2BRH9EzoHjN+sHAkFvUC4r5sU72RsXa8Thiw+u49GIATmJU2c7fZCavNazkC
m7lR0YsLJG/u6RdjwEEeiv8n5JgvpObyUi0NBUk2wZJSlWBehyPGfRHtZGIGJFMLymb5CEFuAiFf
ds/Ow9jNhmtb1YVZMfh/HyPXONunPPNE/WiX+IvOa8/4kTfDtQ7NGpVCUC5DGHU1P2uSQF349CIR
kFveL27tjDZL+aOpmE8wugeODkVD/jAeneRCkScvFWJbh2jVJrphJe2wXUbqGVoR7AxOOEakf766
Ud7kUZ90EP0uxg/P3fffgmqjDT7vN1K4945jRZ/4pW2YzV7eVy9ZU+f0uvG5xsuDfzlzLOa8e7CT
y6Dayy78eBWSof6XL/QK1sKsEzhzZPTWkqnhCRHcuXxHbb7DW8Y5ogqSLN/p6Yy0mo3cXdlde+vf
PZw9Gv1vQNUEEU/sx1+AWEX4fASLn9K4xyW5uOrmy2HJebPCg9jWYPajLxSgogX8GCjAkF9OQlc6
RMeahDfRAbmKszKbZc2D1LFBJDQ9tzftqEEtbRaJnCoVRWePknmlzUB2ngqzwhaEgmTVJwFcYh+D
PJUQTRT0uZeJsYPZQX9M2eZtxNb96Y3ZrP4ktL7wW4TP32V8vik1Gu+0z5Fx/VfqKAEDW+7fY3mk
O1jWp29+OgcJwx2IPXvSNv1Xz6dHdtqKTMynHW/B3vgw19fGRjyzgDlm9ukQ8bEHib99r/gsm/HE
H0B1F1M3cjbAiJzmOYRVPooMqgDk0ZT/EhUZw2iwQOKZfioEQjPeIR8ir+6numrlz/TgZjZ8PIia
Wja+Yo4bg00rEKBkBE94WBPuLJJyQXtq8pISSC1TmT4LSm+Vh6X9otNh/UoLb7a8vV0OQtiKkVoz
VtcrhubNxFvDIM/kXbGglTu+JskLahKb7/bmBSsHHU6iWSNQGR7MVOWkAMHehNKP7bJyJj1lN258
bxXI/7DFPY11xfYTSfsXLLTF3TlRZQM80/FnTSl75FeBAvVLRCAfL2Ab2GMxGwtyNygNhZbKVPYa
3ogxnW7sZrgbiY6ztm7+c1lgr8sOUanWCIQNH3lavnQO9JyQRahRKidHepT80jRQtsQGNr9Kq1I1
xO0FVlnDIxpmioeKSXdFjVLEzxwe/8Yvb/X1b2tWWjrVbu0m1FRY9GfsHoF011tSFhHSRHHe3sNe
wxRVdydSlYCpAlZwI6PaihZMQgLtNeZCsmMJRpBdxEMzMmruJcUynrxgzZl9J4wpr1+uFie/OEbA
TW4mb3mFRU+qsIn7wvAlH/B5fr6OcYQaDl2Xqw5hdBuh+PdeN7A2//kbb8TbQRNFhG4XKhIgeBAt
GXD7b0ZPBdhgpA2G9TrVb/iCrowJqJTolg65+TnQ+gcI5xukPjMsuiWgU7iI84JKc9nXkqSYYOzW
ybOOiPPhN2A9rYOAUZDDRdV8Bb2bHXoVea3oZ32gGImMOAftxq/GeCPuxcH1T8wYbtsLGsvWL/e5
jRQKcraqyRUNSEo1Vn0LqurxQoG33kINU4VQ9tEygn+aoTTGXVJcfoD6dJSuu4UvxPWAerVwjQxG
ughDXzvwuZAomgdivCcRVi/JntF1wCWpfaBp9C63Xtzhr84yYPiEKAROt78RtI9bG2HJ+lSax6FX
/o8b3Ml808Cv/yevix2kELiC+GWysAjHl50YpXzGVmMbMzK32dFhQodq3WxCJ9PqCA5PQPauU6lc
ytroLB9CQE3Woo9XXPukchKSTzzraW+d2TXrbSPKPtXZe/PfDL+fzUHBrqeWmGB+dPtSBVEj/2kA
/aiz9KB86ojtPPsXeATdKXbPSkSeB7fnAI0PGo9I6DdZZZVI4QBuH5lIbknoLQj1VLLH4zoXFbZc
qafmeePs6ppVqPFS5KR5G7mpD6uutdZy81lyYdOeE0YfXLnYMPZXcr0CEPLhyT2L11g1EPleF8iB
6YIpmXY297YEtlPo5rJVzLVSpZqZDlpbRmWbcVY2i3GsNrVecLZC30gx9zazjKxrwZCExm7PDz6W
bJ7ejKBe3BoYi7412e93nnuxGVBvpR32VHsXaDHp4di3ot3PpGi+8P+E7iWznDX2WE+veoPAAneF
uFEsX3S1bZvtIjc3Gd4nZf9SARTh109l4I1hm+6Csfk8OGyb7jNCwWMScY9hfoUgDgGuMgWN4YoS
Vb5vw5Jaykr1NifcmiTznEnZk7FedbzB9FUwHJRFM5fLO5IlGrMNf8H/BK/q+/L6hSTJPlZ2XlaI
f9TpA+sSgFEC5BKDu2q9DYKBFGdP8uVVwdtijAg0XJCjetJl6imPNe9mLSM5iAtOOPbHxuF7NSBu
CvJBbnhnX63pRLqakB0fOv3el7gupIU02khmqGwqHF4szU3xeHxpcclqc5RIznDPs1OEy/yjNP0z
u7RY1tgrF28nE2v8DBvsVbXd/StwZHDrEZw0KBhVQf0X8Wm8sUDuuix7ILqMhp9nPghBy0Tgwul6
LcgXlu6ZletvbtBfSsPiHCxJBBm0Aro7j9cJTy+qyjYtMk0zS1o7LuagzA/70kY4muU4dc/OgiuV
Lcnj28fIeqBu1VyQlO1zIsmObKKSJ1ODmDIDOTav/aZqQtYVF7eRgznp2/nH2y9RH3C5K+TlT8LW
l8v77em2p56k3vCEqdd4/EH4z+9CIL6ijRNysR6oMbLMtxjKNT0RIjlEGEkNSYbPH6TVu12ffXs/
YSbqXPsf6tEkAcE9h3C5Sh5I+VLPoRz4tTEcIyEa+Ux4yIfXFZxU+uRKW4vGubhOX/PYfB1/HTu/
POyPavoU/wvNwpHFrriqlgJikt0avXmSRQwDtkOLtCZpkAi2BCGiKzD+0I3kv8vP0tzDtz5Ozlti
zZBv7o4jOVzj2Yd+bZ4Rf9jDMjiBjpFYwXoD5FunxYTjGBOP7nIcNEHdqL1JwjEJvEpNhZmskUEO
BOJJdaT7gbqRT/EWkmsHfAEuFJDHoJJM9e/OflMlPEmI22k7EqX40knJKqZpsnhJO6RxDGnYYKlA
7TKvMK+5jC2ANYa45X/LjO7ZwTSmmzF1mG1ynmk7S5ez35sW7J/nTT38DQy1A9vq/HwFXsE3kMOb
j878ZjwZQ52iZHaJFVvV9wpfsCo5f8/I+xvWnvxeWvx8aZBy/VIAgPrJRN7eITIdAZMHzpUIi3Ty
4J7MSA7GePZWj1LXSQZOjlfquWCYEFNRV1j5Wzf29owP8WOwtoagUO11Jo47yQezeJGS4gh63R1o
lKeyYfHje1rc/qMqJpYv68lQseNT65I5tov5QIWTCILQevA9DkdySkOw4mjfhyQ7ji5kbKYpvHBp
U4m/PsVJhTriewaKmnJX2jTaipkFtZbMbcG4R16UpWcufaXrn1hhAyJ46uYiD7OBb0g//GxiT/ia
Fhb1k1BrnLcWRNXpy//J7QtqQU3gvnkVnISy+JDGbH09inbxi72WRZSHWKSekA6gRCKd6m/DNWmp
PDxibh1/R9wMizy6PRad5F8gAO4uiAQIiYDFlehZGkhfQnxfNrWiWsh1UH+oPnGyQX2UO5XEqCUn
sgTZmWzKa8YE7+C4WVby92o7K/sedaTEvQ+W9Hd9WQIvPOKfoeFqqwhC6jR1LQYnhAQAdTgm3zNY
hXNs8dX9IqO784Vl7ln03X4qJmeV2dlNFE+QR5E2MPDD8mJzyMsdmVs1ujqnOqHUwrOoL3nvFRPt
CXElHoGFUZreBDzuieMrLgrotrYmLzFqWE3jkebBFuigFKVjdTC+cAXEnuV1sazDJvXMBPxbIAXB
Le0IhCGG+kb0P0vZ6CODwjSgLkIlyf45ekyx5DqePSHMiA1rFXD10OqS7NupY+ZGxAGpMr2t+2oj
swGf34oQLzZ9WMPEZtU2Tt7ehu4TZACGp9eh6sCmhECDgqfZbsSBAbQ9TPhrow0DtMFTuQIQXHpl
Ag3ihryq7Vb6DJ5d4/sPyubHFInjHgu9BawkjU5qWMyFMZbxVqGtgAsKuvGfoyq4oTIy8PtiIZPb
qLp6bjG/E51gNgeCUB/j3kp4t/Yb8upPavsgKAxcj+odTIcNVWgG6ynkePwB2qZNTAgrChG1lTRp
PKgK47I6l3gGy7XIMAclm2xFb1qgd1vRXovOQpKKnDiTbEvK/BT2lfS0NQ4Fdhel0XqDbCannFXt
kTBkcpR4O4yHSwYXktz3ZB7M0xKX0ufnzhcr00qhUPQ1p/YKA0KfFhOo6S48v2XcOi1h6bz64FcX
BLq4EmeoKju1v+AcJHQ7HkqtEkS0vpVmRudS+unvH1zZ7jsDzsKWD+ea3UDoJIFjX+hWV+XotZDO
omb/1jZkO4/j6+RSsxbsd2O5GElU+RYv7cAnBuJtFWaBHv8td6bmSjjr+nV1hcVU+LJyeht+D8GQ
kW84li59bJL4ZJO/+SNUI2oy0DUsQ9EeBlIw/1nhjVq4xDzWPhpKs5LsYpNxODXCcSQ7MQ3/hGAi
2GJ3Qxg+iiPx5rFsx4WWTbmEz7yRLJCh/3stxcKwAi4oTDRdG5xz0pD+GnqjqSpHwhV/r8QJ9SDY
4AALYQ0/Z+HKKt1Vigc9kd9+CjmQJYCciNuRb/y0YVCUTGq0KGtHy9DVQsHvkz24pzMK4uIvFloe
dsf8u2r4b/RsKpbr4Yk6YX07cYBgUVbtJQVOu5hptwbxAHdSvoZwmkNWi7cBsO5ahWuH1fsKbK8Y
/uQDkxeHutyuURq631hy8xV/TdkHqWqIe3SU/PujoueRUnIg012tnKw5WyJ7cxrz4djZLZaskihq
wDaLFpxuikblEVpt62LBwT01+CHM7O5F9710l6GXFsl34hjBBtI4Aq8Z/Xy9X/Rw397Maym/9vLy
0XPmI5zvgq1se3fWBQd8mo+RapOKWvViHl8YatRsGgUDX4KWZ+OjJ4v2SS+V+rQ2GTVOoMjMHUKB
tILnmJ/TNxQflyGHfNL0+gCATLhesllBw9Srfp1N24Xpu9Os1oFMM22Jv3LCzEqMPJ9ybRkfKwGg
DtgrH9XvepQWomm1Cyj59D0OExqmvV1GMsgzOjqGH15b13NyZ1QhTwxY1j/YSno9hc+JmaSpptV9
uAoRDjjEUA3uOx4cmY/LX+WeXNxl89YDbhkcJNgItn+yaJNWFQWPSenQ/cJ1R78LuoDS6iqMrnix
mFKWgRblCSCUnppqmZd5SLcB0vIXTmfI9NuV8VfYTv26STM/PVTcmaD4XfWrri4CnynQrIJ3YIXK
PeGnmKlXJajIugNN5guiMrr2gE/Qe1rnIyzsnYeiPff+jOWPAaQfZ/YbA6ovOdvjLK0o6hiYluzo
8+onyeb8Cu/eUi658F9zy5SJEfurHHj+45cWJ8+7N7xy8d/DgUU4SmcvNigmvxJ6k5Cqu9CRIEEM
FehXabUqIGEmBTq0tbekp0FiYq7pEMRTKIIOWJhTfhrt8n7nd2nb0JICZ85rXermZtMdGJ/uSIRU
KJRPNGqzPhAZHWI9+Mb1aKZ8R+d0WhcVekz5KxJqZzWiQck20oGPi+T2eOFBTb9J/IVB618sfn0m
SI2GZ4OfenuQSKEhEam/aiT934mSx5D1XHXAzWD1odtIbdIDhEx1LvZuyBr4OgGaPt7QGvDyO1R5
sG+z8xoGc7aEk65e+qQY8lyOsdfhk3JnCyJLoiKhnhWckq4GLsGeLVuG/k/aBeBpfUr07uNWvE+v
qC28CAExVYzbLwt5lpE57Zryx4V0hnIojpsAVyW2G0ft5DzQI2+f2BIjnwaE05opCA7aIyP1jveH
jB8E/r7nGTINXQReDYEh2yA9xvDF4+S7cdMkY3uaKO/fooxMTaFRdPnbMNBPDycknzuMAIAZl1+E
BJIHuX0oI3dInQC6SCB6k9qDRA6F/UYbQq8b4ZOClaVXgPdY+j6zD9opWSXXkq4LKKAtkFoNEQJ9
lM+aG3A/kdDs91hRjzLWAqmtpHwIF0qb/IXjB3HDnOLQ2vL0y6wc5bIiDHH59Yb3kgmSjGtfRij6
072vs8tZ+cATqQVwz6nRLO0HcJTJgqd3bfKmBCUmD2JBpsVUH7jmit2/v33fKRIqrq2uVuW/DqIU
OtxS2eTBJPGAEy33DVGiJCO+iGPqaT/BO7bEP5mEz27oK96kyTFT1xOwNXgYzc6EWQEqa1hxpjMB
8Zia3WRLHMgqdM5koYN5iLGwZTPb9UVnbxCKjKlz2cuc8ujnYBif1AHUFoywY+NKfvLfNfgEeXft
8eDRCPB2FwUYRKlrCMYUWv5MN80F5nnRMY8buEostsRf9lRnfCSCpPqT2Yaa2oewdzfJCP7/yNlg
ePfYe/chhAwQwBAFi8cB59tQA1n9RN0DlbawWjXrDgmHz0VTBT9ZyJlL7j7KAgj8kuY6Fm0KMw2T
al0BqBk+GKBMhPrVGV/dFHbTFCPf+uacnltzbgMV3qIe6xzI4zkXeEeBz7VEDuYcNP+QbZW9eO81
pL9gyLi0zP0UDNR3gx8kSMJmALSD0ZmNHxyBEcLI+6ROnQXf+mgFr1cOyqBO2zgqdddBh0MHBZhl
5I/KOHnb/86Jx1+Doun45N4L8Epoq85A36mvnLCWDdRt+UJkspAXe4ofnMSB7DEZrtkZnEi30Y9v
KRV0NlhG6ag0o09d0lhot5Y5NcDD89uGc2g4QIpViNnPdghsvIuJKVZTsEWdWbUtr+zeDeeAbQSY
QUkPJZVkIgkCrNDW/p/hneSvM4NKfWLEEQ4C4uvf5BqF06EDq3qle6Na22mF3EXpx7S3VFo0cK+k
UjwAuNkf0i4e6341OC06sGIDeOuzQgUINUz7PdmPiLJCMDZqhTJSwS6fninMThhLr4dI3MVWvXEB
VL3pmb1/e9YH/x73UaYxiNhn0uRhwU2nG36bPAvfsOE1Zo5Hvbc2d7TLDegoCje0SnQLnAYenJCK
+9VCB+KVybY0fug4jHIjeR7sbIWt4agQzHXR0TR2mdCZEkCXB7R+/JWaJ4sZm8D6Yd6vC/2l+38Z
7NN+xwx0YxAN3DQ2MSlpT37QXOVTC/KX6llYfAbBi2IO9Bddn4Pfx7veoiiHuRLXD6lzTx1w+fRI
3GwE/+15bjoKny3PlKW4SnVlYEsqfOpd9xbYjbLgy0XfWZk9rwJ5xnrzFLY45wxhU0aGQcqQSGH9
xyk3V5x70QknPoih/yjefWttKIJM1yFvg34GKuYn9qyNYalJ2/O5VRuwRFONDHRzMlDA/yy2J8HV
4Dri10A8qMfpmnoPAFKzUwQC2P/W/XFhrqoKQ0ceGHyEQC+rp78YiQtFNa23rewAdaxi6GZ9KOjo
/xi9jOmezpwmnPdz7rpq3IiNsahsnLOBqonLd9oHCGZKYlIN9kJIW2yFxlNZJere8DHr6ltuWB9b
9VTzqRuWB6Ko3Q1PdXyQ/VCmUycs/3HT0LV87MjCdFDvXMEp9Ctu19u/d1RSBnkJh8wPcs1xOTBF
GMwCS7UheBC/q1ZtbruN+v6mqku48c7Io2crHhsMTKmfpk5IU1Wwxgk2VSvgmuKTtuyt+Ma6R+Rs
B7r2Gazq3s2vywJ6GnnrTdvL/JUUOAOHA4nkbBffBS8vGX8m3iR4wrfRU82+ejayc5JT+yGNewBT
iVuCG60P+6383uskcDZC6BGKdRrEYrvnl0EebkMfl7y5+TtjE3OhQnwrsx8rWLwfDBX7QwbIBSB7
RexP/229JOX2Uk1zkYbMlSYrzzanzCUaT1n7SeCVj5yCgIXQ7/41sm6oqgTOQxAPxhVhk3ob2ltI
vuPehRo5QQ+mtWF9GzRvsLByZxJQkyGplFMIJ2FQhXtXeNDQ6HbX/6bBCjvt1B1KfQYxVli1s9Jf
mNEADc0+5p69HdRE1TJ96GzpWTRCh3Oyr9dHu451vOqaP4Eh5TOMBwXY5lkTia1pQByejyJz27sM
18lxmbon1a58Ww2Fxdwrci9By4KZ5AbWug3JCGIjG9uWIlW1n5D3Rm/rqSZoHRoF4cnidBattQSH
wZFnbmHrtkGdtnHPW5Gy0n/+d8zqqlGMUxsP224cG3ADHCUaze9WFpJCK/1Gokak0oQEL6JW/GLO
iJ5ErRdTK/vNrge2SEuOw+kDQGqdz40BMU9oVJJzo1OtxLdWR3EMsa6Ii1ikNwrQQ0wjLgg7UNsi
L2ZEoehsI0J741uGgwGw9XSr2rzaMfV8SJGF5ouJeXV18bFjitLcaA1X/6gufYa2puEAb3u8Jep0
37EEkPCebPgApuhoN+yDrttu7nF23bAqu2FhS8pqiQOOjzpQcMM7DyECH9X8PsiePczzWOIUX3bF
2JFs6DGcCAbIkC2qAr85mSvNgLpQXplra6vr0L2JbmMj0Uut2DSYal9cMqqEbju8Ygfug8FNPiOg
RZRDmcSY8nrxsP/P/T97niO0V8/65T6kEtrLvxRXZ1H4NrWWehGWbBir0+g1wlfk8MgGw3aY99iU
HmUqKB1RCMG0BlowoV6tNMg5Pw7s6aqXoQZHifOhtRDPWGhNH2SObN+uFajXJgTQRZHszAQ0ujmz
6gMldeI3uyRaW/PpoK8bcGrDynnrxm+pQtoitNbKmIxrlqr8JJfd0xAM22uc1mxinFV4e0qhLsnn
dQBgvqdKDun6T/z4hkmVkF88ZwC/SFPsJCBX1OwjGIf5tZskm68J2mfi8P4PrulWLOi3oalFIAHh
nssxn/JQE0+w/6/rHvIMZaWAxpgXRU8DQkWwre1UY0acQer17YZolRmdxxrblKF26FehE2jtQFJ9
ZCYPEWLIpLGpQME0fRM/0CxY2FyR4B3UWZxf2zpKWVTmA7MkIAfuwgistwQQtzvsUx0Uh1WLSgjr
UhKmRLQB2oQCxw6UFy2Aza0nb91MgLG60oN4eUF8VF5YLia6+z+0U60oIiMmn3fmlPk0TXPSKsFi
4B0VvXyDStBVV2hdhxLOqWmzjjZz01GnAUqazF5AKuqKFc0TlyLmmykPAxNBl6gKLWaOh5WyXSi/
Tblvz2mlCVMAITNWA4li+Gyz/bel5tZi9nU3gs5CtYVKMSBGSOaULmp5KyIswI/up0gA/aOYw8Ai
e1MaSKiXzi9e8OkDSROXl9QMjlsKcE3i+gMqPryQUKlM7kFnyMgsOBfT5N7toj2cvbnDopEBRyaA
5B9fr5eerRKHo1YXyDyRUVo+67t3DDSNPamEz+Pf8pKkRUnOd44k8mGWW1SpmnNxifwAOeGg7isL
V0ajLKJaLTfU2TWhEPIx3yjj+tQxuj/ogXRASWf6N4pYVVs+bpGdIzuhQgb3n4sejg+Rcenoo/A9
YjBNhFoOSg2cnYg4vZLcl/6FJipIFQpNGFtrfTsn3WFw8xrIQaJ4fTybkYHsBxjMLdh10a1AHZYV
HZMuUpHFCkZhXFtxUxWFiSfkwRIsOOLywkN9XhhdG0DbCTDlRuOSq51NaIE2EU9DtqvMp5ez0Ed9
CoYqQmYcIo3BT4WGoAOizTbRgbZX/HcoTIUOb51zAL1B/AtiKtkZHJeLMGwfze0m/IoS9lzc1DIX
TCDjberkM27yj7znIQQCgjPyCnDbD939CHis9sSRhcoeuKlghKFTyh2khjnQvsuENd2/gY2VodPj
JX3Dh6USAkDw85rdTiHjHTwXW9acbajqOWCIoEZwGEG99NTy85L1giTIOUZPl3tgX85iCC8ceQbi
9a3x6v07ibAoCTVoa7BX9m0ZHVsZwWosY+GAHj4kWm7iYuXMlWEdOEcy8R7TfTn3A42A9R7o8Uzu
LwIgU5objw5spULiH8qdFXSru6yTfH2oydYaRz/byMMR3PS5cbhgUez29HUV0gArcrh9mkWD2bsi
EfvjL8f+INDbDhAwW+EsMFdhPLH86D0umyHTjYnQoK7ogsYFo5E8vv7ByaodklmxjJJsZPbHXZuS
bjVw/3wehFNHLai+a0e0aH1QXBIEz/AhgvVJS+bXkH8Ab61KiNB8UrI/zxGbRGAoX4TI4Pno4oV1
q1t5Th58v/ivwo2vOcGuqo86oFrRt1bRirhfEtQgJ5IQ0g7MwgLEVqU8vNym44qhmAf6pvyewwCJ
kP0AJrBeT4oWnuLpzaBObHcYoXd0n3kz+sQNxYlsrIX2qlhftlsqq56AF5plTe371Llz7JPb8lDx
GT+wMaJuNZYK0qv8ZZ19pnkNueqVoXnivcUO2GLUuH6PU0+UBqqV4xSpByWOi4jWfJQ7GQztGAXu
Frs59eiRwnYtz9DUOlg5PVcwppFsap1WkELeW9FrOuX6DaftNUbvy21G20YwG/Hc/0TMAgTVWesy
DPzmNTp8ewxpn61i8D3IVuSXbhBGJHN5ab8toDLZhONVa4pOKdOjWoxRQgKVRk91zTFWWjxY4Q7E
hIFV15VrUi0IT+lVZm18WG8k4mwbVZgufXdFAUvCvcJKXsmqnXemcF0i4+MsaCvjDJ5nw98sfB1/
z0oj1DValLMRaESi/wiKL3xqQTQDcuPs8njPmPsVeeDVkwVmSQPvE989A4VN7lqfjEwsanML8JY5
BIkJd1Zk7RpXkq+8F6i2DyzGhApMLdykwiE24fHJz8bBPwF9Mg7BHHFUAQvbRmW6h7sY2sEOmLak
xVR4S/UbHEZgaczyon8RnPemqh7QnEsww5PgVQ4GZ/t2tTswFCysLcCicB8iP6q9bDcR2/pBjgme
i5lYChH7qYZaUKXKv8DRm4ZvlykylomU6rUC1Lz18WAkeR/h63qSniYMjTBPWn6RTD/jVHaLxpUa
x6du1YsRjUWDHoj/9NkMNLG67IiJ1uS2SghND00jN9qRXE2Wd3GOm1vSjXkB0ria0eYPt8WYH6mh
jMFK9h5v1CCoxVlWAD50svipA3WDST5jxZDL+kVtmoRNL3ukHGrXk/UQ5l15GSF0o4D+Rxj1BKOQ
jWxaN1oSK6ZrpgEUGKO82BEZgCtpXI1xLap8JxiK+Nim3MGLrLP8YuLRZFfGfH1+rGgzJAx7YHR6
nzOorQpkP8Ao77BiHSk0/g8LyHY57V8paPM3AF4PhC6nGg4nLWJwehQcrurSAo5qrW0LCJEyFpQO
XIyNHUanUs2TtTLC2EFWMv3cH1vDW1A/MYi4oYe/WLKfXqX+55QlKabIO9zKCKiIFXM4cGL5D/Kg
GJU3gwcgli7VY0En0Emi6zl7sUhBaBDNxAYKCIAXSrUYEAni/gsmNlum1dtzJowfhFgUiaQN+29b
rHdwuy/i3S0xEkLhfGLjGM+5c2rR43iJ3+EVqpFdd/+R72YGiX6dVSQPSVLPZ175kI+CSc1eC9jV
11thBb3Sgt567cbvuBQgGc4ZS1s+Vx9H6rnUrd/xNfdCv3vWlwBvuBYJvLroZTrdgdYn97qSmnEY
1GX7XXPW+c4iLO7Ji2u9/Wbs3SLI9BSo5rVu8L2GubIsiyGC1mJUPYiGVdekqBAaV9G5gLmL/ZQD
gc5BlVrNhwiv4fQ7rDvVdL4hHWhZJApo+YHOkmJUOfzZBW5ACKaPqHzABFJBiIIjd4mSk0lctZDV
WPJNWgJOU9uQV2XeBBFNT0sQviloIchkr3sie+V/1LSqsrfSkpRf7RWDoUjmYE5M8ui+Jfg7ceOh
8hHPFIGfS+Hb381iqpVIuVv9givkyytDweiRXgMzMFwHdiXq+ERZwK9CrrFBNWM26+GJqSgttKfu
M3oUsR5p+s0PM0+hsa/K+Oqw6NufOPBI3olBjK2VXsUedaxsZt64opIW4kBZcz+9IPTHEK4OBWe0
vUwLdT8iBVPlUHs7F4XkCkaSVImJmZy88eRbH/58NGVoEr9VxMJyyKr2RG8xr360+sctITekTypv
+YDluV6G1YvJ23HbgfsNMLYsN/6uUs4EWB4ZQwLXQDcQTcPZJ9XktgxfeTkxJmfB3zEulwcz1cW1
FXsGjxk4lYsqnBsa996c6rk/uu9Y3wMPLuNB3+hx/dFs2bouQaw6ZKzVtZsPfrhrCOPWa2b5Mn9u
Rzld8/26J7L3bHpDzVeHOYs1wBk8GdK2b8KjWPFsskQEIkphgPOUNyQvBGTRkO2PyyEygdbTIYMB
oSot7+OoDh3puH7jmdAkga5NIHdQ8ttkj+wW1tMQ+GVw2z57qb8qQpkPjRb1J5t6BN7wHZ9lcIqN
mtMo67E4VVoFgY+Jo1gZeLg8F8R/oWB0NyvdZ3+Drcwrl/BluaQBdo2M9Ik6IQTl6uGcGBUFV3Tv
AELw5dEdyzzGmeZxBLazcO8ZzYsvalR+lVSAaA36i1cCpZOwEu26yakn4ReWXIA8t9GwgB1K6PcK
eW4w0H808lgKIkn58SjpttFCbywIQbD7RlNkWu0jDypGK8w9pLmb1YpBSE/vcSBneF2ciEHURuM9
VZFYcFQgibgH5EEqJ9rioVdEFU9G+k1kTNIgnotraYstQ1jIzvsjKIhDZ+gxJBFNpGH6AUKHLvHW
chtCBmkyHLJ3Iy+SBE8xTXfi1wal2NsuK09gqdktWVdwUoRYuf4YPyvhsj1q8U24/30AbK2J+k9y
iMgoggI0gmbbee28GQBnMniu7N/qao3vWOOZB+2P39rueFTQUSU1YBfTWb7kDonP5Fx/Yp24Ll6w
prj7FsuFYxKVCmiD6rM5vW8gSFhEv6PnZS+7oFiRtA1nd/onKPJ85ejJjOpNdXFLdXDEpo/VFCOK
00fqZG4d8Cqu9s/TnG3TgQAujJJn0aTu0n4WST65AffdbroQUKfkTO3PO2gGLEwHfUJotYxWbVCO
nwKGy86QBv892HiQ8pVwTJfOSzrZnOUM1a5e3Y7S3yFSnlyLbekHtAEO2hpfcenzAzf/4+lLXpaV
3Y9wVU2oGGKRvEg3bNng1EVxxBAYylbZF6WyE5u1Jjvp+jl4ZOnt2AeIUZ2+7ACd+ms/hfxSMvFu
7LnRkplxI9Q8fiITD1uAtai5Bb5nwh5BN2t3H3kIr4iLc4rYJak7vO3UGE8twa4En4qI5x2fPg2u
5JRBu2LEbBTVWv1cxU4Z+rLM8sST8kaWdFbQ1IS4SCS/bRvasW4yJDOargwY2wRliMlXVLlSMKAL
S7pUdOhllQRYGVkRqSD4sZKpjHVHGEXp+xjOjGJgXk+aFp7ajx8zsZ/DJfKByAdMM/FJsUZi35uh
djZmz6A6FDV3S8ohqgzAa/1Kbectd+8AaRyXkHMpqo19MFwsmZXFGeDuEzGueY1hmU80O1RNzYES
DZbxOdKho6rMO+6GHjB4Ny1ZKIaRRH1Fg5Jjr4KF3MgrDxXNcskaj811Hz4yoA0K9USfd3Nx/EIx
uCew4XCyn3bJnh7I6Z4XeF2MbM6cAmfvHfhcGL2nIk/5Gn+N4X9noB8RomBMAWWGclzeiYn/SmyC
p2opfBH+FfyuK+5VR65qX2e0QTKrJhooXavbZBuo+nAqoZpDePxOP3g4ty9MDMFiU0FqhjaE+aSa
3Mn/y9qVKq+CXverViDPb+FjGZ57l8DzS2h0O9DlziMm+wAe+jq1dlMXOlU6Mno4pIL/hxHJT2Of
+9wDDaWxF7km+/6Sy87B70cUssL+iUODOahF2FqSwLCwwxfjO1/xlMx7RkGnVz3Eno5/F+NgYmjf
cgY9NyMyaZrzG+VcTSik/uP0gbNKgRZCfdQa5JeTvp4v3ouL9liTlzaVVQHuUnQN10XQqODmtlbI
OuJ3ThhfUDw5x+IzjbCML5DKUMxNWHjOKwO/fFhQYzz7sSPIYmlV5WXCy2TFLmnEfn0acq4lG/GX
9rJd6oGWdBrwnk0T4sxZEt9iVokQLbzq0QrrZruXsN+XsaA9HNIJMBhvmwQfgVqiN5N9pHevNtBv
8P442OCtSN2GhO5xDvJPgujEAK71zxumueBfNl0EWJes8h3PP3A3xLv+XyF35Kj3lKyxmfK4Y7yN
rOyrruhjAt3A+geetOKNFLHMrxbEYSYK2fLzpuLegaiZNuctSFi63WacvEjRRcqCrp81eaMqDexs
kkcur16FM6VM3G50uAldQtM8727PWRuxrwIzadGeVTHMgFaJ1xzpXJK1uCKSIuVYv+35mGR61hu/
Ayxl/WGY4y5MmAMDeVKgV01BaaPDLdnR0PuHSGjWJG01DCvcEGVfogW/qy+p6OZSCzNYz9nG2bSL
rV+UxsDpEXqfrh0dcE4kLWqprpBkKFTmk+9Kw8RgNEzVaPaAkpzjw0Q9FtyMVG9nqgTgv2HSBegD
hPM2FxXwngVjKNRCIQxjs0OprKwcE2iobWqocbQ3JPk5Erg4OWFnZbueWHQyfuA+CeGg/eH+F1D8
H1VUjO2xVZ3uf8Av+caoF6tBKUdEv3PQsLjJrYbT+L5+DWeSSf8xdAnPlpTishnzMmlScuElLDG7
qaAmSqg25EJ9xBcfhk7gN6k12qyvnSCBOaNttRb869CMwnbxRM3PwCLZ6phIuiJqKPj2Y8vPty7s
Vg5RKB7EoW3NucGttNrE0Ndxfk2CsXnqFzIHY3Hg95Ip9kZ23tGYVxXTn/Hok3qCZ3SFPvbBaYGL
kftvJT851hO1VDekuMq5YoiavJ50uPRyib8noJCvl1eULoXEHI7PGuhB/pxmmn2waF2SX0ZN6O2M
It2p/iNeuZB6PMYbH8bOle20DFKv2JTRHnowR7auvmXbOpmeFbB6q7g+/mgC/TZL2Eaa6Wi9ylyP
wSGkA6ZBiZTDgQwYcYs5fcbiOxxj50A7dszaIKngSdZpusPeVAtl1FbFxz3AXU1W3ijZqlmFalAd
BgmQnSEHqYweJNoarRq0ChCiIOytXRpvcn6bglsuRcecpU0HpOS3DjB9P10+a13LHpWGxFrxoq3w
HoQjtG5H2gbTi6yU+T/JBZudnYbuJKghlwF2PDv6Q3C3pgOq3LKOQQDG+u1epTKUWJn2fEKvcjNy
9qBfS11Q8Bkm9Gdk63FFioQyDafUSQbH97LggTZgf4L5jVqMw3MEqhtjQpvcMqz4eu4Djqn8Iuoq
x9tsnKys1Rj3ysGqp5ZYxaHvpnBxv73sQhPl3wx/aOdYihJxB88NCkygFaf+aQciNGcUc4biqRiI
/qDz1JQ0fjuqU7P/lnnc8vd5praZtBvLCjfuBEuNAywmetITHyALJaDuSbYY2KJ1sZjeruPX1oiQ
x7DQqlnYQVsqnFZ8W/n9K5h+cfH8IntxJBL0JR23bhRHDnPpSkO5PGSM1XqR8tN7hEjMCT8+fcDK
GyfD8RRgeSwxTtG7pdSozFi2dAZqJaAYlQrhcaCh4ahglzFlMuKalc3xDHuI/J4XU2DGpd9KqWbF
7dOdhcEMAhe8HiCFtP35JS37i3bAyFH4H/N8LlD7DOGutt7mHG5IlsFJ2jd7NXs8w8z9BLA2Gukm
hYaQ3PNiSAnwVBbWF/X7ns1Xd0xsz6LJ1V17/EDW2rPRTluQf6ROJAnwXBP4b/1KAi91OV1/jcTM
kvxC+ArlhTA57NqvGpokVgKaB0btk6JDT4LTsFEzuGnxJHXJohApN8fT/iuAw7p7J75JbYphy+8t
J26Ri991Xwz7JSEOps05rttvg1M+MQDWZGnuYAFwLCRbm6A7GmNEM1X2cPxOkovkYuI5FMUNK/cR
CKSBG0+EQbhUQYvR1PInj4bDKs+xUA1VLolUE356NaKtseZVO+svsPaw+FKvvgBzppGvtRdIm6+t
KknWvJMXnugOzbpnQDUy3yBCDZJoTdLprkGyBrErsYmc+mwx61mKuVzBW3SbJczsMzJDsgp8htgW
AsV2qEZfKjW2ErQvU2sxHv8QF/M109Dx579ppnRAaItU9yOzYS3xE7su4rJlUbKGW3Nv9hqiQNjN
OLBinoSBsLH4siiHTCT1Q43GjXhQ2xD70vw1A04eA3UfQ4o1QHPNxj3oo5fVA8OaQ/5oulv3+Gj+
DXL5RQCT1+jO5HiT8TeWmvERMHztdma7AkHyU9oylHSpHp9m+BbK2JJBbw462WfkieVvl6JyL9lV
7TFgHklIYcWjdkRdRrN/6ck+dAZYfT08gLtZZ0xSRU8C/WOpOVETDYIoVEIjE/vOFPktaI63jMZn
FEVc3u0dfl0EVFPK3CHSvknvwx4Gd5QDjy359fDHbI4eXYMu5RWCCrpnECt8p8dXngAxdqPKF9K2
QhuQk83A5Xo2rci9xaMhRRqwUZrFTtdA+cQvJgUz8VxJVX/rBaNzu2/HDMfYMmd7Tq6wxM2NVCTR
ondfGShXRUH1j+7J+Pf2943gVFYwgqcUcuJMGiSwt6d9vnRu5arCROdYFnJWBEvIx+JMw1QiXlE+
P3n2pq4yZzOoIoRupE6z7VrcZwkQfF7BasO54qpVqBPQFpXsU5sK6HFe0OvxOe3xqeoEjwJJcfEL
7UWQglEaoaeXkJnxyzLS0Gia+OYW84N0Sit9fyueheRw8v/bESPbV0EBBaXqupEnLbfU2JYy+GRk
8K079JsyAwPVW0O6WKg5rXEy7KdG7JzwXk5pygVmHvwYU9idBK/9fKFEaLxRJJtTl9xtSBnVYw4L
4s2yLsMBaScKaVjbCf3iR7NSXIoH69NhsXVEIzFfPy/zFmUQkTo68dEU04mOdhMTjfcDGIimVRDm
ZbOucR1mICvp/p6Mu7e9rztLPUDO+tG0jwrmvUMokj6FobhE8Paqltr3dc2mkD6mNH31zA2BDyuj
VogLRkiCduGQGU58u2pMKNE8oZq0IzKGICbmvXBFOU4ACh5JbmRXF3LAmGvp/kEkJxW43YwqoEXo
Jly0SYh9cTm9iYCiiD55tkH0pBpUCrdqxSStsPrD1zl3bmWdnzfi58rMnZvaEF4C/fjywrUOX5s8
cjS9zA9jokn2F7BbHfIo+v5KsgBtihprak1bx/LS/hg7ciT/E4ajcgBQttVsDheZbOPSAn1+IUPk
oUzb5CZld2Awlp/2uBqszejY01l0/SuK/cNc70zeGmnyMia3X19Jnbitqg1NyojVDCTrhzcFwBBQ
+Dg0b9VJ0YoO0ukH5wFITLC87+HIqICdAeF72rVrW66mRibyLsjUa6xLNBosJRdCAvxmEUg5nL8p
jIRinw6DHnqBQl0ap5iwfJf/NvUuwgUsjMuBrplAsqQPANKmMlQfz+9v2wQc4NVYziYOxDbsqejX
eeDghHJ3RqcoIkKnXJXeTLSJ69L5aAzCbjGdfXSznDdHVCr4rMm1mquFuYppXvFRF7EjVWuFFcX8
WHuZChMsglsqBOpIzqUNDUUxUkqaRpIt+0fcQLrn7F2bcjDDXQiXPnEacbVmp4btz65uJZy8Srn7
yneQwkBSdbtVSgjf20U9j3HVWQDn8ltv0EmUsXgFKkLLMOTTcxNQ/VSfpmLVWXq1QSlLmgskQdki
CGS+Cxqi+gzFFLvzO+c6ZmSnYq/EIuDOW7wGnNfdeuPBEvnujPleWVanEJSmTzgGU9yYDVyKEiyc
/i2kXUN1ZZlziuGBTvYce9DLWvYrhAuj2QRD71A9zFwO4cHyv4D89fDdfT5bZ5s9ujcqBeIcvCQ3
/8BON66LuTWXG/jVJC0qJbdASm/zsz+Tl9zA/BVXySNFydFYYfQ+BuwzSN1p1kbbyEPRjJjQCLoo
BJSqiE+Wm1gnYaRWC7/09qq3TgcCID5/SXHWpZb2Mk/BO1Arr7tkVcaPmMmqWN/DuZHwE10nOjun
GcL04H6s6OTL+68RhtjqwlukTg5tD+N/tKzX3X9sdpFxUlR/rq/zj7mXTrOXy3GR7J0bBlaaT5vy
a8nVM5t+sVm0ilAIuxk/YG07WipkY0z/oz0fltTW920o3Xy/OfKQXeyRikfeXoQ9pH9sR73qTGlY
zk329afPhxcNcFXXbzOM8e9qV7nbpommZtLQ0Wdi/DzCB1mINWO2iQ2EGsg1sTz7y1mEiSmHrb5t
wlnKpyC+l5Oilmmbk/UyO7wWvSViuMtqtQnwFhYpXaic1bjcLf7onb81acid7LdOYEhnuLmz09RJ
5CUDI1qTOmRU9mnVcEwVJS4/Y28tzUgZnaW5guc+NBXmnALPuMJ261d8MEpnPSaKUigdwqkSXRhm
du1e3bf/+ZF3TtrLaypU/fAfRVjZ3Nw8NRodPiXrtsLprt6rirPAIdE3v6LjETeP1UZhKiwOrRDG
2TyML+G8tbuKyZjXzDCQeDxv/X9g61tN3fqtDfAxrVGOSJl+6AfpNaqITLuKYn/a8TT8BxoVmA2a
A9XowNBsBjNUzWx5Rz5yFp7oxVTTH0b+L+l7piZeFTqshtw/mwdiyG1Qah1bGuy88sY8KCR2VCIW
jxdgIWVxOINcx8BNEvISrm5g+TBrt4yP3ebV9RZvySEG0XsYY7qhAfizSKlQ5mLD02UcdbNFY5v5
oNGH/Yj/rrkuH2OTFDwY9yhum8NsbysqqLK3j2Z9se/g2sRaYa4xX7eANlNYXby3QsE65k/QTGiN
Cu3+DG9AC/t/eYFWOYBxDH54AtVBKMlJV2SHc21VZab2GzDK1YjnpCa+XOOaJvp45aAyYR/SgSTk
rR7MpgmlMhePX97rz4AR/W7jALeZm8KCjioEvZB+USG9OStglyR7SpRshXeQCmeGdOgzlpkuOu6B
j77qjRuue0eVe+0ICqQiT/bPHN3ioNb/Nd+JGIegAYE1X+B5M1qdjz581KIcdmXuA440qvpfO/7f
Cxz1Qf68qk1BRyV24BAzZBaXAc1ig7/efWftL3gwbOip96slkydJ5/4Sr/7bpC/f8anXcfuNf0xk
ZXXpgbVPWkWCHgG/nUoIl4+vvhSWAU9NckUFX3Yro3P6H/nVVf6zMEwJgn8UCwaW7lO3FxHfIM3G
cna8vkLBFX75Xt+bejxWTVXTJh34RbiBsS10x2HzosK7qmzmfqu0N+NMmznDe0i63728akDrB0Ou
DvKSmb8Zu6zs0GhY0TlCanrT5HcwcS0TI91YKA2U3kjEAazAaHW2BeQllWslxcMVGlB/8HCTcqjQ
45RErQDOxpqoGX33p99wxEyRHLCAGD4P46QlQqHovCc+5cOd70pis3F7wMLuTMZcFw0LeXbGnqFA
RFjSw1G/PymLTAYOlXqegRX0/nJkDGrkQLTZJV6wRQbZiYjoHU41hn+OGVgzL6uxm2x8Xpq1V1dP
1h9phCoiC/9Qxr8de5ca/W7oGWJsjxgPcKyGSVUDpmazqxInnTvAqevta4XKg1uh+dlmJ1pccc4i
xtjoSZ44HZpd3sjVpQPHEBsCUSA2wg4/7m4J+z37Q77o0qNsKWdW/vsgoLv0JJPpG+YaKVOro1lY
mQqIaK14SZ3HoHL1l4h0s8qVTOHqDlGPyP2PKokL9pi09a7VA/8dV06dqhtXQV0TzTN1KfGLvH6z
5v5NT9aTtRN82X57qnR79eAeW8NkAtPfjjRCUreINkz6ewPRBKsRccIJv8b+kHmvCeyp3PtXg8qx
qZ9sval5E1WuWaxbmOwmGHj03DJ7cyEMtNKKs9hn5r4DDdxp4wqmKF9sL27M8iv2+YOcjZTo/07D
kPF+GBnDi6fbepQmTlNSbf8ikvjfbjIkRU0Lun+RJaFONBXedORAFNOTnS07TFJbEuxqsMDKT7KP
eHO++Dcbzwq7Gh0K02FjWdf2anjvaSZUAB5RKlVN1SS0ycMHdy0Hl7xmWq8nSarL0M3tUjE16Wlw
iWZmbATQJYWzHrNaInle6cvGJvUdCWPB+SD6vd7zZLS/a/W5uLqgspRlBXxiaGEQTIPE52fSDDQS
nyGm+T+R1je8IC9Y9nU9qqLi/c6QWd18BMATb4Po/25vDm0sjH9M7nTR9/Fg+SDSdcQmO+yNB/vb
FGPP43+MvNNjCKveYeVVaiZh3e6Yw7q7V/si7W0GfOGdt0a9epLTQJ84ed/0qD1h+U8zcj7qlhOa
N37CviRGwjmUtjCtVgoZfYKeo+bnCjIkorTaaQ9l34PIGkcKf8nupV+K8qay7fM1ujrGc91Nr6bZ
iMcxmKTJmZKf0zNLifwt6cXA+bTEbFs1f54Xx6dshWWmJeNOMZms23wmBOHQbSlbt9IWc79Fpbil
EgFHR++X9xjB1u5+8E9OtvUG+wUHvnLUPPt3dDBeJPxDiCD4aVFAJekwgJl6d1Bl9mCyAcJGUfTC
MdWxJhEx3oiiK/1AFGDPUmmT1XHSN7N2U6gSIdkO4XanfD05f8MOxU41FcZAFumLzfYSouX7Nmm/
h+QrfjwEFLuRMk57maoM7XTs+LRQcvzswaK2mYtWqDya9gl010/K+wUfZLKDfQ3tL8GAQP1ymXD5
mlnmTdq6hFcSNDKkl37K/RJXUf13WBCEL8tafOJedi7Lp+eq3E+DWshCCsyHE8VuJ3zKIWayTd40
dYM+3C0i2VcMKSfxlPfDPj8QMAbBnlD6lkDCRrnkoyBkdj4nX+RydVAZmNS1H7RRA2E5Y2woPJEO
Rodq3MUMewLLOy9T0kwhGJe5dslFSERHespKPmChbhlMnqd5kSCeiA1wV46qfk1T8Pcgr+puFFS+
/46Kw8AxrPWNGyRpOXhiObvVPLNfu6UX3vUYCVFQmlm+U3rxkg/DAMO92yRRzI8McQlWNv/pCpFC
8HNpBIWb7my4t+4DVyW9ubYa5M7B3cyTwipjpVjwG9GNBKpNy+59sJu8bgVndZo3sB39Q7aX/YNq
J0/NyOKHBm0bi0qDRmrjmlwc7NHZ9A1jkN6bWGGmpKc6iitApJcDkXIJxvTrsExcf6kzKS/0SiwZ
y8s4qVmn1YUyFrmcaLN7DuMhwCReIDYV/IWjerFYGvTLrvr4ZtjVWcyRZ/yEz+8Sftm++EKzb2qW
UNLlTOtBPMd5n52IMvCUywJXQB2fhY2ubu1XlJH1sZE952W2OyUavcAFEUcJCLm5P6TK9sB+JANs
rXf+Pkz0696k+UT3sYTTEYJGKGUDcy1ChdOy+Gn3SllRc17k1OuCDZbqu8XfV5vouxIFp5nIk5y+
yJ4JA55i8mZw1s2YmidNHL4fiLG2/O9dIv2b3VA0UsYk8wHluHJgSYUx9NuFnUeVwpbHkLl/ZqhF
OM9tMNzbbzqm/sX1b9Jngmj7p+LH0lLiKKuTsazF2Ra6tZiRjUUqXh2VqS6Hlil7iMzGtxXTVRoH
dUZuI/iwsvQx1Cvae6bUYJoOsL0JICh3ruYfIAQosBdXzZ0i7BuPVO64KuDJ5s9Rxq30AswaHb+q
kQVvV8LBFzwcS4XbB1NSRYSDFvqhw1puguFHeKFvcT4mMNeTyKPMlvIHFqzJBIfllOiRfgVeuKe9
U8MuK/z1pYxiHlHNkhTsFoBcqB91xbvMwcTFlCNZ8oXUsqZxoqkaOVyMRJOrK+Fj75SnCg/8XwOX
na+R8wtkl2SzHsnJVvC42kWw8w4+Rdh2uGrWPx/cRzkJoDNAEVEpImZ6wLc/b+PfvDAKdptKMhd+
QrxSTWWPfYpsAIXYWqEQqvty0Zz025HZnRm7L5Q9+nW2gvKrDgYLyUIV923BPJJJ3TugNuSHaq0J
ga0izAi5DwQ9KH9msAS2z+WokbXU0wrDx5ggw058UYJfNoUhN6tFuxJTfqrWuujrO35vAXA8avZ1
GYgtnc1MgnFwhSC1h06PnyYONh/im2Jm79AB6pL4vEE5HnDfJs7Xj8Rd0E/Ek+ALlatSaCXGjEgB
u8tQARDswVbzCO6SEkxtLNLNIhoNaHY5UbEmtcz1+wPTjZtUCbMUW2om8nt+sFXy2Kq56eTKBWPu
a9XQ21qre6ElrH3yrfYvJbhZ2xLduyeyXTR3SQzVViESwJTs9gWHkNfIZPT0su99RiPUOGDRAxuW
WX37q4AqbHT2JLieoWBVU5by7q4IAMNe/B53qSAj3n0R0Aw+8Ri1JoYAmQcf+KrP/8GCr1iTo91S
toKQLbBF++zcdlbQThHfVvAVGgh1QcI2s+mYmkQaB7tGrtThbGXzd/sSp3cpveJexpt1fQjwC8fr
bZ4jfiy4b/W3hk9qzuI4vGh2xksVjzNignP0BxrW5dkji6m71JyPad81rgjg9izgzFAckSzI75TK
TZj4TI+U3M2zjVIBbwqXxzCZWEB+XB7XiUuWeEDvbjvaF/jzygH+R81iizIoJI1d41C3LqzEBgoz
LhHfldzqgAnblYE5cNwz9JrfdRAhFysrSmJqqPB2RvVcVd0DFNDmeQ517ZgQbYsZN3YYcd/f/ckH
+9M3F53FhBXFn1Kk6slwbWBpFJznjlAcR2gs86F7abBpqp7SkrtTP8VhhBZCBRS7LrVUW7giBpUC
AobXW2fgx4pBcRODW2mUmvlSEGh5aixx6YaSe32+ke5/+QTjV2Mt0nIc7Tu2BFdjOLpNZKbwhSvL
wZXco3OEivcCp8FLvYQrXQkvWhRzZvI18qHrOTRQ3C5qKYXShTcO9NJ5w8EmeqSkiqgqG+2217UD
lz/kApxzlBSPwSoMJ4quTpGQwCEDGzrlwEOJT4k3HNY0MF1ALqR9yecoynF3iSaz+OqOM/I3ti5M
H+NKt6hDIZaTP1r4SvcdzUSaCafpBe0B5/1Sqymlyq1iJ5bv6BHG+jwRoJk9YGf2DOoY4GWT0gX8
DxJI+pKNUPV+HKO0tHn5Uc1JPlSl8w3elcgb86Qa94x+2wyiIqdoexBg94F6KOYsjCuua1NR+2EH
KFxOYEVX2S9MiY+KnAyGzBl6hVRPirTybEGA3sotT86GK4KqrP+FbTwDEehqS1GKEBjhhHp3KM2i
lZy7GJbFIbyFoYsqKWxqha6gn4iOG+O4ixOn3uSPonOvyFBnh7cbQNXPgaLt7gQAlLht+Je3XcPy
BQ3GMHpSjqmr2e79aOhrCWeeWkY/iiMWx/GPtmJVxOahNEC0OShw3Xr6SaT7iYLjwXZfJ1NUd7fn
gUwX0zC1oHGeTFXzi357ZA5A/MV806UcTe2SIw1IBnErlU5CF+kjYaFeQ32lKO3neoXZ11B0dahW
hQKcXtuNYKBftBPT7iji1l441GUptKJ+4UyFgeqs+y2IidKrjuSSZQNvpXV+c2x+rcqv6IssEVeo
+ycD3CzdTcNBWKnLTdJKu+ABnV6oZKneUtsmM0rQytgWUN1dycMW52ny9QEA6WDvhotrTYBr9IF4
H6KuwUJcU19wdMYzSAhIhsg6b2seDM+YTbISrc4qx23wTMS7d6Lbg/Wkweb8ooe0FS6I9iLHWffR
KLD+spWvBZosmbe4YI77TtnCNJtyPlTpvF+PiS9yCz5OVH48znha9V7pm20gSvZhO0EQR/HPPsiM
zLH8Eh4bBEtUp1j6NtKcCCCJso6c8g9FA4pEI+t0dxdAZHwAsXbADCeTbD5YNGCkzHZ/EvvZpnZu
Y89wBUzsaEDVUQly4hkmqwmNvWui6aDkdueruGbKIAOFEn5mlMMnkAp/to/oo91HH7OIP6G4L1am
CQ2PaaCcD3HMd6gqxQqCsnTvcVK63kbLOtLAmYTMB5rD7FwkWMiilH1zgnp67Tm9TWnJea4DWlLU
FwqUwvo6uvDZ++MQLrB/e1FQHncTT1A4tirPhfx3mLx21ZIvqObID6fKYP1M4SzTaMW6TENwVBu3
5/3dbDpnAPQNUkYkczC0e/dhmrv6yOJIam+MI22+gwnviEzwgP04wUQ3tUfw/zDp7lXkO1l7qbZr
2A28uL1j6zdNJmOgsSXKRewacKzHK84m/KDdmaEKFrUdpYeR0E8tnGpMe09G3A4Cs7o/b1rKAwCp
ME86767hI7Fo5FVo+z/hu2uEPJLez1uJUQSJTVHXNiXQ2NhxL2QY7PQgrwwvCBwVwhUKIBEvEAS3
dNsNzMJ845BF2/NzPfz1DmpK+jjzyxZ6Y3YROdc0PM503+RbXaIiz9k+01jW2OXf+Nd/BSE+Yzh0
7VroAO690zQwJhlSy+1oV/zHQMFsFbpBncjVxQ21lUIkSmfvxTMv4SjN9prHEQ26cAlPpQttykbm
1YK4KjMAbuPy10tIjjR2efHeJAJ5vFReQ+jKY7tXnQ+ct9/x0gwFAiz2r4yQZwFzCcOGKPDGGgvK
VSvG3+gwVuSosxYMDZiJAijx+Xi672x5b/cP09IaNYjl488uAJnC3fAllZYaANzJZBw1EIGFKuzJ
1CWS+PodaIuk4/qU36s8kAJDtq2nJ+vC9DdVIj52eeleCwoJhNxHz6hK21thMoqivGydGpcr0JME
p3f7m0D8jB5QVw4O4LuDSLGHo6ecW80XQwTgoxlb3QQopOEX8uHO3nL5JDqHyzk6O7hSmVGi03qM
N7kZwK8hpS4ectDZ2hixpRJP69VvGdDB6xJcC9iB6H0yPaY+xnkmDyOhu7dZ5q7vflmuqIzNw2W7
Ju/pRse4LEYVUEfImH8uanb9J+NNvQSm/onYZvO14YIEXpYhbVlwO1qwqXkkNKxFidZya8yC3E6c
2Mmhn5IaXddNc3qwptPlgcjnZjmfMyc04uxNwXssoBckGtWgGo3Ln44TZZsaaqpkSEE8Q1o9iQfi
5nGcTuPlC0UxgAe9AjhRfN62dLcda2Zw1FJwtMtAfaEvjdni0AKuktABvUB18ev7UtIoYNFMj6Cu
Qx+eBpbVbne+1lP2HbD0L78YHaAqIBMAxEiWHNBvEM1oIMouHMJZiM8+a8RL70bRk6EG0vladJv7
leo5GkOHMyn44eS49ZSwjExkF9n2HnM44lgEUf4k8itg2GXFGENdGiW3oFn3iCIaSW9D9o9QNO8j
xODj3wNLwusOOhnvUNHM4n9Nbui+pOubE0/VMSkvSy8zE/l3X4mAz6sAzBKV3lKN0ama1WnPqYkY
jpl8F2uOzvz8aisC0qUZG1p8/ZwGuU8+JgzUxVhnbd/6ZUzUrlb16TBWCLzQ9/tPYwTm2Rbl/lxc
eIfRg1tc6jppxWXOcA/x1ORqaytcH86vHpI0DobHwGYYOT2TCl0ju6yrnAjp6M214+8vfMMc/hnN
11SHM9gxTeMocd/RXU19iRJILpZiJthoLRzGy5r5gN6cI1uVFxWJJNABV40Xfm/JEJRDSt5swtLT
qt3kHAqBTbDiced5qshhTrzmVHwOZT+fo5u/HSQAAuV0YgiU7FNH0RMCmOaZOhXYYSP/q265lqAa
+VNkK+jFXGxFW0GJ7rzIklaAcQP2QtnFRCkVadm5JUwlfHqHxLgXN7q/DqvBsYqCcaVm14JkpWUf
wRaFPI5B8dEI1MLTHSVFw6U3FTBzeliEjvXr0qxq/zGtmRAWYA6T725ci/Z4nuba2133QFpCoJoI
F72d7YgyWZpc0sFoyeC6kmKW1ToMgU5/N0uxXmrFGMdhUOxG/YzeJJ7WH+AjMshyTpv/AOw/XxG+
9XKYh/i+a/egBFPAmXZ+rqPhI+uJek70VWOsgKFd1PCPBPwoJh0liofBthxVELkYfBRmphT/LHpU
6YvfUrmL80Iqt30nDAMYiPExPCbiVEEsY//Xjq7orRPG8pTgxKz9H5yjW9XNflHmiRGFJs041x9J
de8Z75E8Lo0Y2Pd8evUugf2oQ01SlIeY4ohH6dvEaM0EQbfkeLUe0M8PYtK2At9gg/ojfM7z3Kex
Ei/a/IsD4YyT61Hs3ghn7nc05K8qRbBEnLb4yvpa9SenhO7ENOIP5rERyU0QFu4eTsB2IENaNeuy
Yj2Od1XhEES7ajDE7fAOSGdO2CaMMRrOg9V5DdhHsOutD29xI4t3/DL1Qfqt/Ksi1H7lH4iIvMIb
CN3iD+6UUcEk3LSww8RQ2Zy6ylj08rJG6tuQeVZFgJo3LY8OTESfuNRt/lOkOKeMYN2SiSWqknZE
yWtCD4hp0/TTvOA2TLe6oMtm7R40xfTISww+zwUzqJtfAlPD190yVB0riJPTIq6S+mlHZsNvo/xI
CLy1ckuYJJowgNShX5WgkzuG6lPQdRAcb7Z41DOSBLSmNK9jimwQL98/DDV2SeRwXYiZdXHZ3b8k
kVlpWkC7Fb9QpwQywVBdPixErekHM3JH/YKlZid2PMvF53SvN51/Or7+abtrVW/kA7/oOWDftNpZ
TCVZ717Z4sGlT+agDnZ+aEG5NPex7bwz7GQ0Uhp9zwMf95nDPabwmKY1Km7PUL/w/FqRwF4sRtaW
30RZCmadg2uGSjY6s2KQgal7DOQDP5X5BVc/MG6Hi2i5gP4IcRmCjjs6adGvwSdv0OoornHTJeUw
6AucfUpxbxtklIjp6CDmGPSsUjgcKRDKulR4jdTQhvMfLeL9VSFZSU4PP/NersfRt7vMC3mHhumP
rl/Zg1vxid0TXMHlddSSBLxr3LObBSqM8g5AtIg5CukV+L8LlAF/6IVs/Z1eqGTwu49g/+8QzD05
DelFAztUbsh0KUaqcwzODoAUt8l1TBwJsFPyEaQchNYwscw5mg+d+K2lPbkJ+oLbTYd98fE+k2qa
B9W0AI1uFCmenMUqNJZgqyqI3sB2JxA+oJOW0/j4kkqlyvHZYI7Wqcjyj/eAGeG7uHL4rXWSJl+i
ySQElTGVyw/9Ydca9UWRFfT4ZmcbjEpRxzZ+/XEBYyFTKmrFHEkqvb/rpDaioaNX8Qk9fWrpWi4s
k4SvDm1xvj859ZVej017nqsdPda8YIclmkcL+YgiBLKhDMQnghjrywqM7olBCXOmajW/8XvXK+yQ
F+5hl20wpTfyUhG/8rsDlbMcG49ntFd+g/8qu/zzLR5IOPF8cgUL+vZOEfNnCO/4HFlRXeujtd3Q
c2JNUQrBxm+OJijDN2zEnpIs4GJWDV0yVys9o/sX7Tcv0qcpYUgSoHS9onFWbh/hG757ei//lfIE
Er4PiNVvQ6ykhKMBpulEeOyywwhiiKSCopozy9mzfZMvuK8TGggkbBX7yzUH12dhl4vpjk3wG5X2
3l90TsRjWFzZI7a30E8HCKbFRL6uxblBzsxFawx0x7DferdPQRJATgrZ0KpWu6WWFSdUawzgsnoa
EW3BzKbsV+J3wVQKRzFzparTQlHv1sd2IohgpCKFyRGFJg8pNK2x9Y4pcvKbE59+eJhBGRG5D2CF
7hG4MxRJ+Mr1zwE+QCYtI6XIr9gGMs4C3Jnp8sDefjpKB17qyyzH1uh0QxbGCOoVA1vjlQlPgFBM
FpbTyIGxsiaMU8/Ot6dh4d2/G+B0KoU8MW4Rxx3jPzMPeyQ7+JuM1cgTjtFfRSpj3LUOjKgKyOR7
A0sq1FRcqGq1cAvDTgeIfoOlF01VNGDla+9CxSgjwOZJhnXrst7LNlwm3EyvCsAP/Y1eC9OAd8+b
H9HVw54BKZKg+ncwpvvYV+hTSCbdmSo9AYjhiWyaY2N9mjqjRc3zCr7+xj/1ZQRnWnA8RfNzaCte
JMSx1Lt87rVhlc0pxgFA76I/QvzvZCct8tTWQsTgSL0zezjzN94TgIFJm2BnITtz0SZj8kVZHWf1
/4QblPP0g0dNKkqgJIRURx8cN31C4TajPm64PmnL9hHgFYzladuko2qAPsOQr8NsEF2ffwy5KMkN
9f0JSWNq4glj3jdkBcpf4EaRzIUEnqQc3uRuZ1DSEGFu3ud1cHSS5dcCrOe+S/puy0YkW5im+7aU
k+IgtfJxxBgVK8khPxsaMT2/lNOhv8fCA9Cpo4JxJPz8loWWFre1jeZOnVstQ9ERdu0SKmXId3/8
M/6gNxv4HnROLHe1VFjT4mqDFrb3Vtrt4O/lEdEh4LIvgICG072mmS4rqnjizP6V7jEPdxOYiSQr
tFxEiMwentYy+aKATRfqYWwMj96uO5+53czaeJQSvpOEQG2AfrkI7Sf0uVy86iXSfglnRB3GmZ4w
ZhxnkOk9MeNn3LhoaU9D7oBXNQY4Gnf0CZlfjravDx2niaaGvjNm6cP4I+rF8h6utUrX3Y56Q4fK
L5qhkKXt3c4p1UYNuzrMoLDnPURtg3y7nSpjZpkJY5yAIO9hTiZx0geR9y37FBHVvZR2jAtCUkuA
wxc5rJTjx6EGAHN8dzVLzkfydTS32xTzdwEI7zFNLpv7B9iGAl+BVK86c3oCM1ZXwjPJAi+Vb+aK
Uayoe/q//BnaieCT85QAiaEYXZKxMhMufhKcFtyPpF3bo8r9DLSx4zxV+TU7o7lra9+iz2/Bgnhw
W7JstEK60GHz/shUz+h3MjeTLiP/I4iejqmQr7nADdx4i8v6BL8lOm9OF8bjMK9Yg4lnrAgxgKqq
n4GdTwbnxexNgGo56jHrsUUZj4wpxrLQTGP2LOWwzoD+/LmEGDQSOwaN1pE9zm8QncXu+c6GvSKv
IDrnSQH2ifTEdhKEThUHlJozOBrGpjMZtsHzu7ZEVopE9upWgr0PcclG36EzC/ZkCdm2cDvtOt3K
nloAyLSjPQNXoS0Oi3NEwzPGxRvxE8TZ2njlLZNeyhRmT25Pmy9hBa2flZ41+2GAnzu+kdMU51Xf
yB+7FboJnhlY2oRZhqeMa8R8pKQw6fcv1aCgmf4/5JXOK6sREeBiKqgJ4p50tofyZDWrByiusx2Q
WzQfoz9klVn31twfLjQAhF1NmVvvhJrc4VRk1TGtaono+Y5LN7Xrd5Ctsm3wMj5I1izCyiPP/0vs
y6NX8jwDGuUTojl16WEOCKpIsKNYm+QwGTJeWrmzEnWVJ0KRdFlFrYwAc4FYR0FLTAjTHXNIbR31
L1t8VTy1Z48cJCRsCvwVRz1iFI2QGoauBYXYiiOh6GMmyf/uJRuy/u2awAW+zL5yYq6cOla+9Lwe
ZLYZTXNiKfeN2cupzS+KIeIOkTK6uN5QpDlLgr4v3te4DPiiDXfAUNaXd2ZsQVKkmaXukgwXgWQk
FOYbBd2G2MHamMRJNYqt5JUISPE0gtwOKOeQhAMS7YKgYYlvluK1co5AcjV3yiE1StVbB87C5g+I
ZcvBMgxMqBQj4g3hU6S+ApWN8BvN3wAtNA1kIcL/WPzWK+mMQaZiq7XQSP66ztJ5ucrldh1XrOcG
35LiiMUNy3U5MQoYP0W+XQGb0gx0Dn2uqgpsYd3hxUu+OisziVA3itkK6cyreb5Hd6uGZvZWem4M
6PGDUTqekLj6sslv2L8nE6UzPzecVBO/4qzHzinEHIMKvxyCEavUvd7IruN4e5gmLFjgGhuiq/gn
3Zb5zsiKBzVWDjA9M31HiIOBN+4+UkVL/Aq8W6v4Vc7yabOeOx5IrDl4c8IP/KSzPllO+o2YhURZ
w0sTUVWIsJ14yavi2TvncGNAp09W7cTwh0QvR+lf5rxfRZTsSe8JinzRYNnr9+3zXcyxtNCy9MJW
VYXDr4q+Geulm5Q2S1LQhFia4tf4SViCEom0tLRTySiNFbGfq95uSPmd7xWY8ZX0MJvDVrxs/z14
wHR8HFvhU4zOFchnaNjOtPPVlmK+YJoJDdZj2uJvz+056A4B0NzegQrr2sDPP/x6YRvXY1KJ8lTf
qSBVP0XdK44BWsph6c7TJ+2olbC9xWypXFomREzpbadWo/t5v8Hlk+gMN60JVEp+4BsZ5d4mXZUi
k4DfVx3OpnkUi3JpanhyBUUC4MWTpZrfcAoRwRNlRQ8zzxJ3GlerdpYv2Nh6d2+K8DBmb7zeE5bR
ulxtT9TZVl8cG5OVnjOLNC3pENiOvYOgMNgnfZ/3zHkU+VE+FY5PIMLAXwe0ULINaUPq2XI3kprD
uZOxGhpotxhWKioN+fm9/APw3YTJEY3QVZQzbi/kTdZNG61RFXMz5RvJuqQly57we8NRiCDRn1Ui
HAqgGgXLmrOSl6IpimhCO//rEE0zN9d2M96iRxg7A6cewizdXdOcKa08aeZyHHLhjVohRHAxmQYT
KFD/ngWgBVcaTgeErUtXFcUfAIGkaGB0YJVYnRSeDa9SktF1YBL9CQt3AcdY517DqQD7sdqBbGNq
lBC5voqrW2MYPd0JKjduH1j16Fkx5ck8UIw0YBoJGwIMauVteAIn0Rplzyj7RYHChwTCOcp9owpI
r6vVOdD3pHftTpxq+SpGaMkNGhZAMAYFVQP2CMWDO8WlJjITiFRkk9aovaAdGAx9uYlPdjg5utTU
gAj7rLHiM4qGSAq1p3i/2AJOjUhzI+nY8OwfSgBg0iXN/pIT1fqT+I9vhICkBZqWBeBrbcWVyuLt
XWzDywWuRhYfDYhkGAX8o9bS5ykNPUYLZ6QNTAgIhox2lk5tItMwf6DjS1UrsbPmUHDh1gw5SkLK
1WBQTMb5ZC/P08l2gxlPx8ihi6nXjGhdWRUZTuO7jw/l5Wi6RjJCaltCgzgCcwgDm9ELPyRE5xHw
kU1chqLEQkw8SbnlkKdiAIr+3ZVfIPnPz4xEy4zf0JAoqfD/8sl1gxKry+8MeMk88JK0jHW3sVkG
NOnFmhFD/xnIsntHMEPhb2CSWVjIZgFWRVm4tJYP8Pr2WR07GEQ/uLxwLpcgzynhiXdL40kQfd+w
a1dHVyC2rNEPG/u4eCTBwpDZ1FFJQlMESq33ltV8uDamZw2z+SIJEqk4XdJ85hj0BVaI4XuS5cX5
pP0u+BDa3nB7N/apI20ChDeShgsLcgDNwOSAVRSp4HHOBqHggfRidCM/7G7XIDhHbqRemf+rqXtu
sumJpiUy62Caoa0j5HpLZzF5BJRIjJiBYhtTxxusFU1sdTqjIEgvaTmcxU90rwXUGj72TpGtNA4F
oD+mWD6ZL2grZlKHTeDlzkamh+w3YjZe20kz+cNERZ1cUbj1/XHG9n8A9Kn4xZCasEyg+uaFGGyj
SwEi8Xf+nZmWu3QCGK7K38pq6MN2AI3fBEYJx2NZOX6YPZZ4Dh8cu5lWqT4SGw9IE+AWaCaDFn3n
eTq4+3I+/6Pz/B6gCQjT7dNSBRcy3+0EFM1ADJADzS10IIiwDFX2k7ho1sXQCWsWPeIbDb4Kd3jW
/RPBiU1/uGT+EUxKBskSD9+qHcmF2gezxWAx8/omyYlAgql3C/sbRZlUIAPwdEBM5ZXD2A4qOIxR
jK0QtfqX3Lh59N+P2XOYjf9pzdvJP9ZwLD5TQlCmCailPo0fbvNxEyT8spmhmNR6tvpDjPLOGQ/w
XmFu6cXtJVS0BOPK89lmNOdfY5krPP6IBEFjmeo9UcEdyK3e9HPdhNm04hGHjyFmwc/UhPvwKIUQ
LUR5Ebey0I3TFbkHo+2amQsjFXeevLouuLTbtXcBhXvvnITvyemcyTYc6Mq3k/i5HpmpLrrCp87u
ugMpWr+t1ey5NQKNkq4i7S2pAjvDOIjJITSEWQi4I9cN7eQ2yGhWkaCEvHEfv7n/uFMD/6FjylYw
FCcY7MYcyDpXG+EkHEWMLxJubUw9wrGBnCAcI7kpPOJOdomVrO72hqPSQC81GS93TKm2Z6lCb7o1
P4PvEHY8bo1GEPB5J0roRz5tjOhhxK63QN88UbIYxUq3c7AgDH+arK2XpvygLxndIaU5zeY+2QKs
jVu65BQ4M+0VC2IbR0W50YVz7nflpIcxOqxVPyHNZ9jmykkMpGUqpoBlkkVqaeIs+5wsOXb37WS9
67YtHvWkZ+9Slfvx5PkG86Lq+JpDIpI2i1S8crzBvWEAFrVn98OUCvk/85p+Urdt4GuY68oM7Li+
AmV4AIgugu7QEPahYuyGWh6Al9aOYJlkfz2MVwKs+bV6Er8cO7RwBkMXwFpm+XJCRGcY17PiGKge
d1DZxsBDyCcIspgYhxoeWXLHAOXUkXnAbmhoaMKN6TpIkH6nAzwJUxm8QzINfGbNKD4RjhMUY3qZ
PTZNZ17egpgJSQ0zl0gR78dH5NjSIcN8CmlEfK87lte8T3dnmSbyfoqcGf/irKHDqm2hfoalw6wk
c11KNCwqSbW8ozY/4V0kj0g7wrr8uZgSDYTJkbBnz07FxMm7qscXze1wA++WJ8xW9EqCCLf2HTDI
+a9ogTQCf8j772fJY24Rgly1kUv638WMyOZk9yMomYGVZGxQ0IS3PXAXClVi3RUs8LH+6iwysKWD
78p/WiKAWwE370ESX6qBeaIdQPREGkmPLzct78FjGeYVrsQ34NMLSY3Z0HxAzwdsT/rfJKScV6yI
YGQl+P5YQ6F6VdPFDMLu/EXtm/HA1g3gtGOJj8o4/MpAwb8H7EhfGBwwwSMJJ7rSpJYuHvkjF4hW
BzjyYDqERd//kn4Iie/Ci4wSs9Rms+nnWHC25CDn6sj9/xgCtLNmViA5EJDloPIh28+cY1ZYofmn
cGYPZ8X7HYaMOlHges6Bl9ObfDtwg8gvWmx6a2AWyfmz0Etr/7yfs1r68coSnvgq5PuaPTV/EU5v
qSD3sZrckBI4hJ+J9mPu7Q5/kSkkmn1Kw+klJNbkCmklQJKXKJUsvnxY2d6WpDtykGqW2g96JMa7
Doxt8aPIvqiNgaGxkHCfQizFQEC6YiR+7pwmeKC9/skokll2wA0uqoPJbtg/pL60oPIwLZUKv2sX
YbvI14LvmFHticm7h/fYH17mFbOdODBIyLmlrILIi+4Zj6+606LjbWPd6dlpWe8rzymeHk67hgOO
PGuzJsw1+ZV8O/hNgZ1TUXxeyyN4kq0n0+TIhZ6IggXIHMf9aNUGI7riGpyzFVtJuR2gNPoUxZE3
DnCvRGbSSCmkNcYWkb9HkHOI9n3B3E0vtyK0fr5CCVogXIdLWKaL2n+YDDpHsw0Qj5PA2m9l0GiV
oSMJGD8Xpo7h90//qFgSTP4xH20Tfn8OBRMPdHOkXTeGClWG0j/Beafs+NMYSQ2QsSvvf96SgIra
b0oKKwJwAvU1TlGsp7XIdIJhkSRjzDXzXm45xBpNeK2zUJ4CaWiJTJeX2+maFYzrZtl08TW2NTt8
xtNq2HJAq6DOTiTQbeQyD1sRXk/sHe1gUlNAwdbI8UZGd3IdnMblEe5DvNy3VNQCGq+nsqwDwckF
iZ6RG1okyja2wkRvOkhIYC6+YdnPZRFSUV0vcGnEFRGkhGCLjmLDWRm0r4bdTv1I6tHdMzQ2yFef
6ziIO/u3/Rpp9TvW8KLL4GAaB7a027CUdkvgNHq9ZugrVqJoZVQKVTwEnBor/B1rOO5giT2Wxo/p
32FEpC0OEBb8ws4Iw1ewc6VEqywwRbaBmB+3gB2goYBT6JxxhoZZuFb74MjQjJMrRDOgEgyUHtSI
1a7zTe6q5dcXVFOOO7K2B7RrF3oNlVvk0R3FdQvbxrZlR3WKbbYvUPpYFQFBW/wYIEL1+4wHlX0L
uZd8BNhnjB4epFSlOJ9orcriFNux0PZP1IXw+1OJDWyXgpXKIi6kpGgcQ4XPbs8Q0cBfiXg4+XQz
gUfxdSsSB8j1sb6QOb6CVafwwIy21QGd2gl7WHhSC7gHxxZ4Z4KLzNsddFDo2XSPc0oS2hWRfRxh
hBWrjP1e2NpLrjfJHafi/vwZDndSq7qxxJKImuBud8ATZTuRqmj41nHtz133+zaj8tQl0zejImml
Sz4PT42OoT9K7M9fFVtG/odvGmsMQR4aF/RpZncLTWOhwdcpahq8xOPeBXj4mov8S+mw0cau7wve
unWzdJpjwrbf6euVSg4BZ5LuFpKIrAVHlqFLhFAc6DIlit3FiS2NWQ/51citiP4hldP659Pj3yfq
PX358taZJWvX34v33qhMZPl4qfAW9losGa/MbPYuQx5oKmCw89iTcRqkNEYqMUOlAt/mi33I0GB3
yAWfZ1jmHU03WqJZBqtOyOcAA6ZgjpyZqJYlUpbGL0s2BBzoRB9uE9naheQw8vGBqay2oVw9NLiL
A43BUQ0h4oYS53hUhhywe6yrl5OPyK8XBZq4CjkXM6dQg8/SJb2011xeJOMZFAFY1KSRGhyuDz1e
1rRWhWJQKo2rXhDeCRKiYKnHu1lm0PNG8hb990+Z6p8zOvSifh0GOwJihrImvhQerMk4ITr/nde5
4DgE2UPwkWaUmnzD9Gd532tbieABFe/XSsLCtkHxfP6NijoLoZs5yfLJEyUXuB7ifxTKrVfOKQ02
po4AOMQQ0Ra8Idgle+9pocs+uSHmVIwsmsJgtmax6T7tpmj/0F6ThXsPUcbJrBU1PHmSO3BtjM2O
NdO/YFf4fq02Gv/pDbHzWfuc0b9cExyTFqWssB0uc+e9r6xe/OLyG5f4CcudnoNFWQUjBN0wWRPy
xM0NYrSeR4/JJEb3X4tYFIU+mO1TQGp1ZmJuWpUgT+b0OK9mjSCuh2LxjTLuaVH0yy7RPQgLAPoI
sSV0/y01ZKyedM6ILx1yKMc02RTQxbgMuqCnNkfuz+lefxt55fBj7SbBOFVrnzzgqWM36NugJgnH
66aEuiSIVTM7sHQuPL580tUpMuRrU3DYkXr5uJTk2OpodAWmFI3TQ06Qe6oc0bdTF+KBJQh4NngQ
4MJXUD5AIY+QuoG0HHXTf1U7yq44JaEWASYnl79D1ruLNuicqy5XchkIM8AAyUrJA0hnSNxqX7dj
78CO8Ll8cy79YHh9hgNUVce00v5HOrHigamGYkCHaIXgiEe4AyhDMiJQCOZX31PWWHRlK59NpOsB
CfxcZb2dRbZVIPOeVs2meuERU1gi+lMJTUZfyByr4zyvj/XsOKkzOl8kNDh44yyg4SQN8f0e3n1c
s1hlclyu+xUhcA8giX85N11x0y0eKpetCkjD9K7rDTPWq7SvqnPD+nrxGJgtmLyKwic/V7iSNjmZ
1NPkQtsRozDOu/Vk9rsckkr+AFNojfdJIwON34dUtVoGgdpw99lP/YlB2BFcy4Z9GcONg4SuAt/g
UfucCN1A1hlq7EOad9UBj8ZwBaj7Sy9Ylnob6bYojlvShB5GVITlIGvr8RGqRhc8/MQkTJtNSrkM
VMmilibbr6US1R5rnBfhcSIj3mTdtX2+zdaR0mWHdXods90Ds4z6Sr/Dzm4pWy2/mMFAwZkyHZQ5
G+UHDA9e+lxafC75l4JVPA0KCNXq1rOT/uaiKb52ccELYCyN4w7TUzxU+5CTNFX1RrNj/BMBFIGL
9zq9FoFsTAZJ9BpZGxsBb6NklaSGwFMxAaw08wJHkkps2TSbDKdNNGbM2ZQbT/H4JW3L+pDbNJw/
0lz5NwwmJe58WaKXoBy8v/oK2NUmBtUuNvcE6vk0hzOUgCJSQUBqv6XMpI1n9HFvpl8FtCTflQWI
WOsBslvs1/zjogHMCqe9iiy3rAqtuk3ZA0i0fbLpyRYs1K91j5bNYb5P241DvNeZEZPjmsokgqwi
bm4ssK9k+Ph7GREPsOJgyBxGHOCTLcM9lM64Nj6qgW/oPxbYOFnJi6KXN0y7U7QFWpjVypFjLxln
RDmHbaoDVaQH7SMCkG7MjPmzNw88wVtBKtQM5lk4AwhOiOXf+UAQD9cjoYBtdLscl1ac09QsZHRT
NhPXVhxkzgzmBO0lg0e3ql99bEaNWBbyzEU7ymhKUxMW3AEyElNIgxQHdl6BPGJkBqEcpQCoR6xa
en5UdoiwBkKyhsr1MVnO6BJV/CJfd4ONTNGoKiMygVsz020ByJA53Q1CkE51lukMQbv0r6Gdh2Fx
2UzhIsKR+F4UtZ51yfwZB8K8I3yQH94lzworZzjGrJu/KSMZYPpNsfY9zIDqWb63z9cr1vRgV8yU
D9ajaKT4p1T1LyTMtmV2qlD0wtYNDzksSwpdRF1XDn4uiuGPKl4Arvl9NFUzfNbbLzfOG9APt4na
46QEMB0DmLZVJQ+2/CBH4VU9a5BPMs95OD6EpVkjoj+sMvb9S2zdS20WQsr9vD1pnvWHIy6u4BpB
lcVw4P2pPWw6a8TUgEVtAjFG294kTJHrBNTqleNB9OPAmTEyX3v1HHKspMxu1q8XdXHcmP4e0hKk
80Ejf9F/p5FPLruGBm05f+HYzuoqvI37N/vNWzloMx+N6A8pk7A9XD4gdoh/K/LnP2PvtWxK1LyQ
8MtBUsYswwjLCWsNAzuaDPfSRdFPW195Unqju6HbyRdxklSRDiL/dg52B4DcL09au7lNc9hh99g+
8a3NjxO8omtVx1s1CB/OiXrrPgWkwNZQuAroYqLrM91JzYVv2eHUmSgQ+8sF9rF2pL3xfmYpIKL/
D5sOygLjr0N/2r5b0xizWR2v1OyqryY3JUbKyBIGd7lX5G+szQvO/DLc90P0IhPNhkhGmRtL6mpo
0ISGD9oPa2RPKCcUkeSEppRoUpmC6WOJemYAUz4Xumgt+Sbw0sfSZDFORl/xp/xZlcFaW/23w6eu
G4Hr+QN7Zn/OmThXLaM+IG6DnFqzOGWYJRiGDmXSjq3qPKf99W1YG0v7cssu/ODwtTz26LqvaGMZ
lG2cOWZV8fQgfLVeRi0FrPZdM68Zb9N9OZi7XB8gglPFf66jPAZBFMHjuKvWVlFLHGw6w5jnBnvf
a8UUmPu0FW8MqLvZIbVtLJMuZdREhbrernUFF0XpmVJgnJkhbtdl9rqoDgXGRxbMlDAbSnQzfxf/
6tIBTkBh5MLW6trpdVV/72mCa/ckoQXRYKXjN0S41pK4EjVZ9MqwPbNuuYKzySwsM2LgaGaANsv5
nZLfRMLTq5PEEUyzOlB4Jd3BtJ9lUEx///T0dr9hJg2jQjus4U7Kzud+j/wmm1g25taMKh/jskBW
5ftTcsjGbrjpJWqC2q5n7IP64aKzU8VAO2IrWyJudojBwqJaqfFPdM5qdfJeAPNhQhVJDC/sW42c
ywiwWDl8+oE5RryfQQB6xRgWINbu2QWBgDZVv7Ymb/wuwNqsaoZipI2DV+Bmwlqsc1DzPqhvaxla
WpVMYmG0HpF6qL+vSH4fiQa/Hl+cH5UfS+cbNmSy7ASmRydqS5ceKCMrzFFnEu1iQ30BP97Ydmzv
gD7s7EnQkRmBmRvNtbDJVggm+eayzCvsEYy8OPFRdp8V7xvFRDiPbasVmX4YQ6ONJQ5qWFns3jd5
6df5xj9xRix/h3SzIKlgu4PGKT5g3X9Ow8/bRPa7CCCcQ5GpuZB4+FZpd1Db1lt+mI4bg4Gmsvga
LaNSk/Zm73E0oatp2UNhK3/DW7vpAJTRfn1tvae/WNlWiHgk7ELfTKCeBqLxXOq065DqxuNr7x8S
78sDx1BKonWerFgHivYJ34L4J/uYP47iI/nh5Qo6UkBwh+jdPkC7aPRMKkfzjubz14O7MwwbXNDP
kDurQBQmlHilDiQATyju0PcsAS/IMfqKSzTSDBpuEar83FpwSMD5IFffTka5B+qNk0U/eHO3ptUZ
AS2syKFwu14wMIYSNYjCVJvSIL4H2g/s600mqL8T+c11BT53SBZvK1nraKUnU9mXvVyzNWQGfWWN
vurf5uz+WwwTz5MPcvivzzQgY5YAS0Yz4wI6fQVA7Hdqi9uzyeZpJgUeFXEfUN2yfnsxK7iLR19j
wqSrOPLHCPlconz73L/Ht3GsCb1DdCtMNyRuvKaGDGs/QFCabnHEi2pluoBt5dAYu4RpSlVNQUYv
yc/RqPvaMzFA0o2aPzbmyParQYXwoweS1XuKOiDf4d8IP6kRykMRUBqtDRLC2Npsb8lk/PjuyMDf
R3PvJBXd8oFjIHvTAfDEqWIfKB4srLFIvpoMW1Uh3zlJcqGbQkoCaI1N0yISsVfv+YdEv3FdaFZI
Ny2Z17tHyNHWdgEOdSHUYTkRPIJXfkCSHVnyRqByr9AEXZDExgJMR3RVmA7XlmlutKAyZcgKOXyI
Z1zjZOliHic6ofXcEb/oc6vbqqsowYud+p6reMCoJ2D+s6pAgeoqOKlWbsWBXw4A1/hdVlMf8LcR
rbpCqZcXOi49ILDk72VMidU0y4Yu+ca+iO1fLWjKXekwU8tJiOhaXLFAhrOMeAXoSyvIyYzhUdlq
Ug7EZFZCsFDt8jxiF+c3EVAqHTtfnnUM/68kHZ7ztED7woAagepN6VC6m2qc7ZK9kW1U1IW31a54
2ZZEr5VAbMRxaoGiePSBlZKbKay3Up2GwN+YLI3b1+AHoSgeTuZp0mQeb0tVYkgZXy7CzgaoGfie
+UglKIXk4w4gnuBlKZwwN8htMKer3+NVOFTJETSHx7qsQtapRccMHgB7iZOBM9PJmIo//9B/bPOo
FMTeCNUuZtGpDHVvZ5fgZDXP8tIqCMtUOJ14cz4WNtkKXo3L4UaetpHLAsScS4WzMa+YWOkMNZNV
PVT3fcAN6qj/x14li80afiiHB2yRYmskCDr1tTdNrRT/lwfIRNcKszU04dEKBJSzqTPkgwYSdqTz
8Mw0IEc6088XTDQ0iFNTRTlIpJ8U78pN+nB8Po5vt80NdEN6eEsXBrEPbbQJ7Rn4qyBzcHdXUmtp
3fupSM8TSD74t3yTLqUTLLu+a88C3hO0yDhoZVp8/it6bKSypm98RWv1nUBTwo9qRm1hjFEUp0gA
pJDEP/3r+Yn3X51cefvIx+WYS/7Pq6zIB0vIbW88B8qY2zvgf/qRrF5HD38/RniBm3OTYLjzAAwQ
CZOrHOieJXUre4LhZt9rYgAJB9I+15Jp2lu9vOwRSFAGS6vUUlD3UT1XGKYnDfNrcRbZuiVcmy73
HUJnOoGdqbjlKmHEB6VgT8I1wtnxOLwiX2UFiEW1QDMDpLXeyIbNQTK6i23chs4kQVt4HjSQZeto
eonDl1Nenl1GNrdWx3sUl3uQtmXle94/3YICYiAduqxq3YFVIQiuF7vV9khIodHA7A6mPDPz1qC1
x6uqr9/ZLyiLlD+rKRhUaSt6NgAoTGdcB6OLvM6OTuTQhue2R/wUZwtjzrQK33K9ttk1dg6iz1FU
AL29QmXQlJISJRvFvV9a/0q39FgQdrPb+JyvhFG5GdjmteUXCCDVrPNak3SlD8jcsb4RX2kRWD9U
9uGU2hdcRYVIzgzpemH3Ku4keTSDIEGwkj+YjUikT3mTqmqh5YpZEvbMJ0ccicn385IgZNi5LtOF
RAJHEQtdutHoOUtSCQDWhtAv0UWfj8S1Aq2/40QnWZ5AWyH2Oo4AHUbwQ7i5E8KN2RTcpTu0Mc1P
PYu5HI7Q8QJoA3Pz/+84z/jHz3bq5WYmBt2lLYp6k0f9J9p2HNdJM7lIfvGgRianx23JkcvcPF0Z
8YadQWo1aFQSzXe43cwa9Lfi1DguHuBsmCOEGSRq6o0SP92dbWLjcFfPghcpLgmH/BiOOGnGbojH
DLC+Xp80av1s3oUzjje4xKA6O+dMJTRsnb+4oNRliDqvVfr5FJKYFD5eX7zXD8ioBJjnmBk7CRZc
IgXFscmsLn/qfE9SvohhiB74VZkn4hnAnAaNjdDLySL8wTI1+ZyoJmekAs5rF8wKa7T9N7Zj/Wxf
xj0DzM+bFp/2zqtXnIwPkX+eZf13S5DiMSrryMzlSlM467+jhjsKNxK015p+p4Gp+/l8P29bBOQT
X28w+Q+5VNzWT8DS/mhz8fVggJfOuTHE/QLWYXV/96j30ydMDTbSrNdJm2iksijWxUgJDH3l07ZW
0u8T3YT4tRBmCdRpoXaHpeR/Au9+u5Muz9iwtxgd0xUX3m1F5kpE9TglG0/UULAHKa/tAUUfgLP6
s3nvdmxJ8q7t5BlLKGxmYj05KKVChEkvrvMFAO9xdbUNvvknRbofPlnLQ0VrLqPIbT6qG4W7CBZz
elnCqGsUj5U8pB7BhxTARJ7vH/nqsi7UuzyKzAYBf8jx7p4bqNJeMqN0lpvSSe/5NkXZVmdYMRNM
dZ7aQLojGregbwwh2fyJpvocAhvShyAPhmC3O5WqEapOZobky0pCSQADB5azJWRr2eJs+b86PeLb
YQt6eYxUevtUnw1iQEYaGp9snU2EZB3GQo+4lQvQkIFQMLkjI2mgkAEEDYgci/HSHxMjIEkddJvv
ZMPsAuhwL4tVz05NdApspHQuSOv64DsCI7GDKmpm5yTeNfbOKMDqgGRTDZv8o5ruUQtLLVRqlpPI
kW5N1zf/4tCpbYgn2xOsMLwmCiqArlyMwnKIGjIiKn3Ra85XtxDhASLsIMEzx7ott2Lv3/nxGADi
/ybFVBFgQbI09PgbcNyf8WAPR+5TssnByC1i9Qbxlxr/inaM9yv4jhtOBm7CsfJ+1RInkEmGQyDU
gYaC5/7vv0ogPjlEmN2xXMharzOnxSr6Lwt7WNj1CLeWcvcD3zHNk1Q4FLhVyJEdWfpldrXA2Swq
ySUpysDpl6Xk18b6D4DEmi/cegG7HASHDUHaEsfuJ0GyTiNPtqhEk91dqNRVlRIOz02PasTgcIoG
o8uAFjCOveq472icE2c+hEYzw/3SSbs4Xn2Q787iUWlJZdNCap4ictPGklEfWi70l0GUXttEKlbi
2gSI/XIFQBEQy1OmRJpk9sG1y7qpnm4Do6RzLwZXlRxRQYiXVpSJtlT8LNq5t1dUtW5PyujpUgqv
mlBbQomprarm9ZED35NFEMm1mWfcuG+UhkNgAdzh7d53sk3BRHtAzu/KsKU4mPCLRNK+m1NRvxbl
/4THqP/c2i/eOvibrBpOzqBqduYwazO13rRMqnd5tDbTEFUyrO+OYC1HmUuTzIN6NXorNfC0oP4d
O/IvJ+9FOp778vuQfZmM24bh6vHD+rNOaD1UNktv/1FGmIgKGFz2S6hRPRitUxqwcEACbGdin1ST
QBM82TKt/gEBWx50BgKnIsOqRzqvyP5+dvroFbBBnIxE6NfC0rviQ1DrCiVWG3IPm1U636JxprMs
h7cFgEb7ovtGuWazWcg2u4WUuTmrw2u1l3O6zP2sr7dUo4hfzp8+ccTO41vCbcw6rQ+fTikfvmYV
Jkhfee6cMcAyzaYswVG6uMIXevWEwcnuxUHuBIBHKfaNDI2vg1+sJcfEfdDoY0gZ8hqUJhew9XrL
2CK5DKzgDyesk7kARXXc4qsNxttrcCS5mQDkvGmwQyPmAcrj0fugZGOltJy9yeEsS31Eaj7WWuYf
xvLLiZ7/VL0zM+9MXqi7VrAH4vqEjBMu3+Zmt/X9IfsDe7imGX5h6fVBtkYb33uDzXu9u9lUudsb
EG0fjySn7NPF3DWDlrXGi1cchgMDttvfnOhGmfZYDwN+vpLWTwWLmYYTaDqGKDiW1Sgyc8ufXrVN
DI2pJuQl6SiexHjMN41aa82nxXXHMyEVoD1Ft16+p/62X31xv6WOdXtT6sOylS2HkZH50ucliME4
yEN90oeXmkz4JfB7r10TBQJFvkC1nmlwH6pZPkL97Lto2UdA787Fa3/XFipV+x6SLY4ironkf5mJ
dS+OJ1kZ0hBDaDINVFcHzxBOpE2Vn0ZWkR/422BswNzkedpovPBZrcR5M/FifrLq0LS/7zqXn6sy
plkEYfRGNclEFgyn8QZEy4dsX19IUVx3qfkIyflv0ZQPXEL7SsqjkKKuOUWhXdeqfLbMi9jQAYLP
mHYJtCGsHhoh6N3BcBsKz0PAccOrTC1daivF3+qeRdTWt+w8t/Z6ub6fvfUCzs2e5xJdQqzZ/Vld
kWv4IrOXYEVCxZA560oCdtaJfuRncFnaXRBh6rHgic1HSwPUYC+0bpvzS6sQrxAv20qRUlsf6aEo
1CMIr/EZFzlrkMFhODi9eDhzUJouw67dQMAuCLI9l+Hld+vhER0xh1lZSrGxzrTIXDqFqnP8Yo5L
Q9Y4ONM/LBwBW0Ee+gh3utTJLeeWzE5Zua4fB/NG1+nyD0vXd3vZQC6dwtzrVHd5D5nxF0UQ6ucx
MVNcXzvNUWcERaqxRxuPxgwNfP0J3qzguuq+O8yp2XB7wxOyN0EHQdZH/c117hdAc9LfWJd725b7
1dGW6+9odq1CL90wzodNUExsY1w1fnYqxe1LNvA+QABO13Yc83L9Mn5Wf4w0L/ygnRnaDndfvxAw
SVCmkx+hfC6m7bbn8t2DdJ1iLubPMHbDV6OF1RjDXmDY9hIvYLBpMPQ+gPE0UEfCbseML19Y/ew9
RKi14CIVN3cFH0fvPjvkCdpp/lmUWYMIVbixpjf3kdjCaBpkOEqFGZS1z0HGaBLW61Vy9rX7stJf
IqudyAbissV2JeL5MBaXLgZE6eq1PSHC1/j0HtwoXMM4w9yHu9PaNkle9xyKi/MAu9c+45TNIadZ
zF/baXb0oBMazeihRSQRhzo2N/4Yho7rBQ9vNulMtiQXxNJ8JYQB2X1BmICGDfZR0I2jT/ogVX1m
zT2j+HhCrwgYaBM59cEVAE8C/nLrYyviN6U2eB7xlwRRzal36vViZ3Qu4XxRLF/Hj5f4kQg3Hq2p
45q1GSpe5ZZOXDTrq2kca1If7oPcO/jSZnT0jH0+wO78CXitZgxZ6yu6QEOaaocAcH59p6f6j6fd
ehH5/dL8deliy+9KbfAeK1+EOFQ9exFW6E9RJoywKUCRA6mX9uUZ0CdO+ObFfTIuFQtXGTUCHJzm
sJ7WmVOXHPKk2svFa4ihdCOHl4Mwmtzx1dyDmLKMKgYLXNojG+kxTgY5ol958P5KzIs/U1fTGWfU
99RkP/fdb+MRXxiTN8cKf43TOVrm0zHSTlW9CvrAG2KfquJBnuXvt7DceMuH9pK+ix+MX4vgDxKY
JRHkbDkwd0SHo4t18OmvN8USSBpd80laPyfLHoFITsK47mRqBp00UP7URaFPKRp2F8k0OAhZdEbl
WwJJpUXE6peg/fAB671xe76YXVZgk5l5kN0LcowXbEdpfxeDqX3zyHAV1IwQyu3Iai44x9TC3kFv
FmM83Z0QhoTEQINoo7GuaCTqGzXCmjADbWS3p2bnAAyzRKf8ydrChgespY1jGSk/gGKN8kaf0NDE
lJ3uO5u1P/tgj+McMoooSV/P1qBq5NfCj7GA7tPD7h0gSP6JBGUsSRrke7n5bzUY0dJUyDJhmM9u
lQ9xAs3KdNCPWs+CzuzdryslXYB8abX+lBLlhZ6QuBNcm1YI9KWOk4s40Hce2TErZFzVln3E6Qrn
iSa1QnwCUxnArndGsPs7ldy/81vTYJrVYGp+FfvjyMiZhE+1AJM0gnvvg6MwWqkhDBzdcFpg1t3V
q1T1W5KhXXOW2Nw1zojLyK9BhTnMqB+LlQBz4qc6eu2vIKbIZlodD1tV1Krb1n8Gcz7nYyyAcHe5
v39RQPnWwY0nTThE5Qd/KlEQCN/zXYBQE++VLKljGPCKnTx9jb/rYQLFwFyahpxu8n6o1tPZzZ9v
tsoy0wckeUEZfJgVDwvwZPlnCWXnYVuPT+mN4NkeSUmS93vs8U9gSRM4iWiMveN2gagZg6Nmrr9F
jl11Ph+1P7bHJ/mKk7CpvNPN80nw9lyGfpbPiAmmztFqRcCImUEwiqxeP9xEWh/jlyuj6kARJDQf
kFUOqJR0s3Dwod/NrzQQ+f3eEgtD7ddI6WBmJ0j2h6nioPCaPgiqK9L/isg3d+Pa5jIMNtWJRDLs
MPcw8/WiSM02XCSirT4a/gvX1jC7ibuD0AwGNlJKDtERUGxWES1+BY9drL6CrzdoERSr4bLac2u9
YISMfRK1WU06weOOVyXD9xh2B/bVBcJ7rkQDr52wvkRU6LhnVKRbHAQOSSVLitmhfoOuWXozpObM
GE2PIY9W1nPjWzCajKChKkLBWSv40gwVQGSDrgcrUGaok49I+nCjGi+ZSYjeyqPAY/P5fxeeNZmf
8jSsVdiK7A1AOpl9xqdUkjugRV0TmeEzX5BvweoQvdTipYJWkOJVtbZZ+8XKabHBV7BIhb2LfM9j
zcURLaKq5jMP/QtARIFP43BAALe7A1xhlYhjaiZDyM34prYdLssm51TB1d9gv+43dKCgq8qWSU+c
f3WUe00VrApPfg6N3dZz6IdDXfnIx+n7NU7QY0lR54lClVrZoRckouwRf4j+NNRfxaLp8Ra36hkW
clpXfMvZL5WUkUBAPkpM/9eHZBrXLCZakyzmZKQaape1P/cyirxxCQE5bqep8SFuvaAXfWqjX0KI
wNRr8ZA1GF7UsTEmQECchEQXOZgukbcmLeEtmaantItPJ/sEPh2QTs7XbGQzX8fuxKiCSB+0ugJZ
aLAJXOcMAbwspQKR9Gymuv6+hMb2IAm3pyvHnYzNdTTC6gINZxtfLJzK7atOOnBxsy4H4tCFuB5h
p4PVbIDlbo6pLGXeK3tShYqBYRFtGjm7ZV5nHsUhSkfIJ5h3tx1YrTQHSN0IKqZpA5kOt2kS+tjV
NwDJRDWdlwO48CJWFM6GRoXxQ/g8ot54Bp7Petjm99mRrTuXi+6qokjDZsk7X8Pn7FFMK3yzq0RF
sk5cxj1mrK2y8PZIjHs0qmzI3AO1ntuLvIPJET1zr5CIEX16sJl6CVxCpQFsh5hHKpAqGATrplNa
UBNq6KYSemtGuZMyXt6nFvjSHECEk8ZDJRFDm6/62j/rG5z/inRoxAkC8ORzzkIZo2Y2EWr6LnuR
QQj3WcbQqFvYZWFUKyw8yJGIJ3gXkhCmOu1nyJ3DhJ7YcI0dM3RQo50oNd2M1g/Nqi0jXfA2lmQd
FGfjQBb8tcizZv1lDi7iPSmeMRSamz0tAh894pLLMMG8Hcavq7c4vx57vzhgiWvmX4tz0m18T3t7
eF36o4V+03YxTL/4i4mRhYMu1lzieM2EJ3a8ovkA8iIKkhqShf8G0P1V7j+TAG8b+Z4cqtkHFtwM
sVLyVcH4LYgBnlquxXVpAjUHvdj4WhFoGPxGcaa1djsiM1yTYe/OPwbw/CDGgTSDVsyoZUP94vNC
2deB7LYWjjnynMXsN/jaLHtFCTsh41kZhjOBoGC2LhNqFs8vGYksgGDjOyHYxMt0YyeQo+5/EZZi
EPW0bn5noz7xo/65zVZd0yBLA9eLUmaRAZ4OPMTAxDNk6GKIitZFeOC/YbgGIEgPpeaYHkjSlKMH
zLjJfz/Ibp4kqeBEdohvcfz9fqb+y72QEiQ8P3DxjZRoWSdSDrG/t5xqpk8e5+tAJ3bWQHTwyu95
QeOXIjG1i2unmeAlHZRpU0h+bzHPcBPuvLXj+k1J5NAZHIjiPbzJt+za8RERA7W4g4H23scsDk7w
ZP4pCVEdlUsDGNFtBi0BXHlQtLkYFwSqU2Ht9j8yHDu9B4EqAu0xDnoDY/sWbZoO4uWIh9SqpvcV
3cq8j7D2YchaXujPUJUAkYXCf3qWox2Mjp/tZYUZ8I5KAcjnImH/Hef4Pj9d8lLdNmHdDw5E0Wl7
kR78LyT0wdDAmmilntiKfHlWzTDLgoo9P+BeEWzw54X4bnO22lI+q7P8eTPd7mYQMZYgoDFY9yQU
CM2PosZfD0hA1wZNO0pZZWiHsiV1cFnn8nHYU18lFBJDe/F2HkJK0JO8gFcUHLnsqrNrj9JxWhzI
wG3Ha+uPYQ8k6JFo/kXmbbqGIyAtE9ALPUe3U2IiFlsmuOpNM+dGpvWhWCdio+bLVb+1KdOGMCz6
4alUUr86mcPg2t5iXLciRjY2htPmjQoR0+7OhWS6qb14VpshGLGF9EOWb94Pib9GuC8HNJWgo7p2
H5lxUP/h4vNneATs/9ulkEtdOrD+UMsrklpKY7+nEDEC+lfwqOmulEJkODL+8sVe7mwZ6VrOAsAj
RwpCutAzPjvopGfj0VVweJBRlEpEB4yCxeBvziDRcMzpU6dCiMqGxR9UTEFIJAfrzjGfYZyV3eeJ
6zBT1QL9vT5oNa4kF3SSal8utihWHrv/SZ6x4YzQMf/HOCo+wlqBArNYaURHwojLn0KwTKfU7Hqf
GdvEjE7spu9KIK1tdkSMlLfgIf3lxUy0NIy0G7X4MdTh2ipbO24cJq0EdfpiQM1rR7Jpxw+OKcRS
JxYYJeuHGVWBU6EpBeJSSAso9qxVBEkn0Puf3oHIeiSHzipGr/EHDiUFOdXKh8mX0CklePYXRBim
+hdXnpvPkfVGUbemC9grdUeGAuWk7DnNwZivYspzS1+5lOvXRgFs+K/C0tNXOBqnzq9YiK2x8eLa
PMzbgUM9iRPkTXqmepcyAdGE/qOVTVe073gLVg+IDCeYsOL9s7FLacAs0wtJJAl58VBqNJWo7mFr
1TEgSOGCLGmKoi7S2y4yPB7dOk+aIWclmPJo1FlrD6Fuue/Gf1KV71rOslm5f4OUJ66B1dAibMl4
JFkmBglpYHda1hZ9eLEEPV4cGC7nie7HVRxWjvXtj1MIIjC2UBxJZfhr6wylwltalcrXp2zHLA02
Z4lEWhfhYDaqw1RBJMQI4ma5P8zoCW2/b9m72xVauYHafRGUcSXtC9CzsfqLvT5KPCmAqI/eqkT3
4SFfSbqwAxGX9FzN9UZ3QRur44Cxy3lDw3WrvGRIcElVHlpbWghqWg3p+D7xBWbtkEOaG/leMnur
fLsmJcvfht5rGSnRr4KC0lW+RhZOs85x1oD7ig2fPyqOmWe5aIWbJTqF/pSHVzNeq2GTRBGxY0vE
gVV3e4be+2mj6ZuTRbh/P0n3/LBcOGlyDRRKQe4peGw8GvialecWoz9StzR8wf+sspBoo9fjFeCH
j/p9z5AN4gxhEfo+FChkTOWxo/glhpn6puglqFD5vVSZIuYLtJ25vFGQdsRDa9Vry9U9wJBQsJDt
WK2fzh3WZbTXytHBpqpzpVskk5VA2IOZPfnG6vkofwM1H2PLMLmuPTVE3TXParwPw55s6vmA+L0d
awtAMsM83wz5SCBabLkYcXNA95CEHYQVidRMxB3pvD7ja+rwJC5TkLWk120M7TCK+O4JeY2mKKyU
YyOsr9cF1HCjJDvXB3qPfOTJXp2FbztlT0LjWUA+hAgjlhig4Xu2gNsmPXDtB8B5Zxnc16RShamp
JgVQ4yBFfQ3xuFJ0VvMGtEKIXK+/giYPO7AbGNLUL7kyCesTdi7Bdy5coE70qzEfjtLwNGIeErBN
WRKXKA8FE1tWpLm37sST0fXwZDSixWfH0euEEom6iBmGVl63/IXLIYKp/WQKEc1uZh9KXR9PaD5B
su/y/WH9eca/m5KymYaConzj1TjstUXgNrFkLIvBczxLpxL5QQSg/MtSjPSTX2y+FL/u600Bnc3l
yOU7IEK4Yf2eDlKmqLpH1keZd3G1/pQMXrZWikBqrzf/nN/CP7QESrOD5FpjSD2vJsvdPWkOC8hi
nHX2tVW4+syoM+E/5Qw8nF8Q1iwdpTwBoB/KaY2yhJuReqj13Nk1LpJyAG+0q59rtqV9OAHSL8Bg
EQGl/+qynLmlsdJ5pEF9Ur8nnzrfFY5qVdPveHw1nTtx6V6KsUTfuClvvNgc0ag7E4BDWde7c+uL
fjkGBjmyiNf1NGvRCPoAxWs424ubDDnM4ds40c6jOGdsMQHXwJ+Ee8qf3Ihc/cpi88YO628LVydh
Zme/kkEn+myJXGE+BOMc3HilMky1Y8QobbhAUxDQp1K/YhZMxE3mq4+D3QRm7kmC4cuQSgfQJbjT
oBAXFeKJAHYSoaIXVNtGSzW0qBknSo7MJUU3f4G+OlGGb8BoK1ExuPCUvwQ9KMrf1iMi9fwnK3Ks
kj0VQr6tElIfF6t1liF0BVslDGhCk18/zKpx8JGvYlKRkAlMsAVmZe++b+OjRBbr1KHKCN9BBhP1
MQWf5adtkeqb6bFdBo5/WgGW+60SMHQ3KBRRPYuNvvV8uW0CDVHG3DsRO15MlIXZyb1JWUlHWo2G
ROmGJUw2eR9JNgyH265fHmUkQm7cVcH8bL2SyVm1pOai5d+fjBg6ZjQ8eO3OcWnZ03iUzQvZC4ci
6dnzo42tuK48eaTSZnvGnJQDmCga2OkU44cIP/+KrhFtRvyXBkUuRr+1kwnaiZjRXUKcEX2xBxLZ
hsKtzb+llAJuQdsB+poSaRBMvc/QVoUyM6b/pF19OCkNeN+2rRrM1apQQmdbD/ASgL0Ocqyo+QpA
vC1I89gI6fsPWiIY1tjrshBuOyY4fmjcBErbxLAlx/swqwGgJShvSd1I9/4F8LxlDWjTMOSEjNsn
W9ovdElL7OBOThAboRCmSZ+G/Yv+O18B2U/P5FZNLOHB4t+hKkgDpwwPVZBmjHIX6HHCBvmDynW0
E7ljipWrAs2Dde//a/5Z9tjNg/tTCNmbIMwbZI5a4VqlEXI5Uo0NPd6iCbx4vGzCP5l4MGVyAYax
L1LbkLznzArQkZd2KEZFV+RNe/9a/KiJ7At1cNXJ2Oa9vThhx2rspSm6ys4CaZgsdSGXrFuddKdq
JSa7XLYNlC9sTWBPuRUrRhszf+wWROANqz/N5C18OdWedZ7Cbo+wCjG3m6VPi7/5Lox+NJ5jC137
wWgD/pABMID1gkdYwTyliIrT6mWLGLyyHdSQzV12+g3ndZv2i3Rxzc/RSQzjLYB4W8Vo4lEo1Pda
i1xAjpnbGbJk3WfwkK/bSGKVNSaBnLWMSAtKf6iOjp36OY6SuVGysJRioWrH47H75HkC84ZbGNHD
5AL56kT0493Df4SoAmyFzb571GhZqd38UqBC+4yTJFdwPniXBteCvscwQ1g7H4XK0tEEX3UFL5YY
teAmq1vS/HKoD3HJpakFTJ6YatRpKULuWy9vQNp7z/4o5DflrLyycn7p74gLjIIYzrYn+K85rJ+v
4zNWS6+GgRCmMjMUainGQlUStDdh5Vw5cO6K6NXv4aP8gKQF5O8uLQxuJYJ9Fadk7PFJqC13s6f3
28nYwcli3S95V23sM+wxC0TXZbxY2BAHX+B5FXzBkFdLKfa2aNpyb8V1vYc+z+VLTj3VTz2tCawA
qSniAKb5Kpxor6KicLVK/uP/mjJQZIdoSaEeIDm/LhLG8/I/+rSv5En1VmuEMnBnD3wj/hw88FeJ
/9GsqGXmfo7v4+CgFIlbtUZvz/LOS6RnDqTrPi4PAtgCcrXTHN7dA5WzMcXtGXKHMJWngSkKPLaa
3VPsaJ12tyarQrTgscKSrDpNtugZRbEqCMqBLb3ZmManJ0bjnxCL3XXpGk4FQXY3v6RbDJ9T/Wqh
Z4z2e1n122Im67FwxkgPpqtmCXmBPAvFi9KiTFleRlEMQJZeRVQSdqFZwj3bonu8pg3ykhuM1mts
APMg/tpaubgPYD/qYrk6b8jw5UeKo/2l4tw1ncraPPm1g+k+CFFhAJXF2h8bKIOI4UQIqi0Nam5h
GjNmvr89qQLm3sFGdddEbxRz4lIJTkw+bDYblHGOgciU4Sk/REdbtEbxqEnGJHZYAGZeV1ncPlnV
xi5fx+eeuLl25ejwFS2oW+Bq2iymYu6UgAF2HxMyjj3lhwEk50CFRfI4Rad2LlVf0VvR2RG4i0Ak
Raxv44CQoKJz2BYzOxmkjM4XIXVP8I/o1M/CQUf6JnwSzR0fskPdBUUDNqYt8zFJqpVnIr82ptQu
y8fZqc1zUkD3nfi9DqggQz2U3wtnxJhXw3ivG47aQItkRYB86+vtBqXBtaeTYWorEvsfzz7NoAo2
EVcvR1LaDcvOb45/Bpe9hIluI2mQ2Y9KT1T7jDA9xnfgdCUVwW7QAOusPKCEzHipaGDiwYQOMxxq
2HUIC939Is4pJVUZ7SOwz1xy146q15GM15EichrlLoZhZurrZwTq8zh/eBm24XAEVLmvY+KPPT2A
F9Ca4FU5rl/F8Zg3j9hukqq2LF99NGdWKxjV9VSn4NWxCOBdc3X0SO3MD7WMmTztdDStr0ebOgwk
WJlExtro+AxiqQdSXw7Y5alt/yhxxbkflm7j3DmPmXBrs3aomFoRC23j+IzNqj2eT9F1LUMXvqif
GP6IipbWelAUStwjSooSuw60xx08EJJLQ9hlHE585pbiyu+6LBdW7IUYmeM+iAQtHGAbP4vn/tmR
rR1F8M0uIk3zGJuhawMOVX8DXlHvyBta7E81vFJ04Dr2ssCzHH+c7EXvpxZayvlmKqRGgK5vH7As
bbyTonIqNKzrNjfvb2fXEv7lESDF8i6BIyb7TuDgZ7aNe0LA3K/aVDjmWh2R3wH/lbrztmS4CYRd
i6aetUI2tt/Ju13g6azb05MPVPWiVtmg6Zw0k4U6cuNHlNihIvDoh17qfpwspvxlIE/k97cba/iG
s2iTP4Rv7jLEcgHtbXYH527i1J6MkTbZEpX0DF+wG7bBUZWJcZ6Q2SoWKje01CSOUcdYMWaQa196
V6eSKStfjcbMZUe5JutA09u8zAcsUWDWZoUtQkTuiqUnvXlUp3gAmUKfgFY1MiFzKVQVlTcK5uBv
/a3i4AchnTQrKpQQM9zUwjFdo0J0Zw6UO8xQKayT2Vl4B+cg6MZSX6OvhW5cvtmGGoLl8caLOQ1w
c3RjGVTexDL2CQ1D4gCWqxCIjg9kYWTjfvG087wVk+Wt3QceWciqa4/hfTel04kWPUosZmNaK7gt
pErwae4C3sQj7UiCNgiWMbGNmRsUqtA5XMePFlZ2ZV3lnADOCjmOMcsf+/YmoRvbjFBRoONf5XI4
jzY2QCQI7JJp9ae8HWzXlddzmobGf61PvH7eeBO0j+PjTqVlp42et+SiTeyjfauO5iqLY0xojkiF
UA47qPFJM0Uujvyt7lmujwFacR5z4qEfn+aYW6X5u8umsKSf7AzwPskiPWhlce6MVzqtrnFmQ6x/
Gb+KDmu7+UidKFk+1q+8rSgh8jG4cn8ctMavKpRkaH1JG80J9ZIqeAXMKsVfyuwJTMN1ZhLrQtFJ
uDz2MhrgFiddkz/MfVvlL2rgCGIz54PUCWr8ITQiZ5ufxKi3VUi2qeytkPS7aNVXDB2ho/pPnBBl
C3RS36MRtCaStvQDRScqwZf4AMqIrbXScESHHYWmEVELPGlJgSHMMhIERJSc4xcv3VxoBabpxkPx
D2ENu15r+xvMusVD/ix6M3xeGRRpn39ATPLmN01NkO4EIvSQY3CpAoSo3sYW2dLr/szV4orjLlGA
ADEvBYKNqK5v3uUk6DSW+UHHzvgTnU7lYIAZCArUJtnRPxHI50coCeC3ipEB4PyaajvMB8XrEPrD
WAUnu23SPFJZSnwOMkREKPwOHS2Yk/LF1/Ql1239fTnfS7X+DpapKcSU4RgRf6I/b3c6dnwFbNAK
8nBlTn2OAR9MeYrLgNWrRb3KqA/71ZF/UfMZOXV5eYzB9XR0pFA98mHxkjCBF1kXc1FnWZP3nzz9
ZCFBzrix6W2m3avv9H1G/gFbXQLwKIK7ELTaVKSlPJmMW9rbHZhFRsX1ypaPQWoErd5EWWUykgiT
VBPSLNWa9rnHwF7Vig07YpsqCVyGqsa6u3MaKDV/89nG/5nPqstEktpC4sKGenZpPXldi4UZAhtx
Ee5Sp5Vn2T7m2BJkfKpymkVoaS9bH+RwXPvU9ECs795XG0fN6JGRLZErQP63rRO0FbVAPqmLfQmg
nkSm82HZND6Fhq70v4FvpFMCg0ZA6hcq1a/EXAg4idObCty67W6x9qvzpNVPBUGgxZWbUgqz3nsz
kbaDfpYd9y8Z0lvAzXgLP4cFj98kuWl/j727YLK58EO7IZKjpJ95OvPICajuPybjTPD1n1Fydd0o
TXYBKvpAMCHWTNc/1BJeVMLZPRT7dMQ2WOtVUQs+apHN38Z2SkI9HWAiumnCC42K30HmkVqqJdTw
KYZo0duC87/fnWJhdkzPlgTO4sndQ+3wFuXQSVjwCykRxP2xRzQopRCRL81HPzesQkjQTe1F8tsH
3yuKp1ZvjjzbRZN38dAFcGAYNzNShNLOWD9A1cgyKK7GGTV46+O8zdT/qaRrBnAHO4ZeMzAP/n3I
SqgWPuOKQgOYQj6oDF4a0Lkzbn4gQznXWpRIz07sp2kEkfQ6lN1jhCB9vMP1ufHOyxGvCeWK6Ugx
Vaf5WRUN2a71oPjrlfsKbdG6gRUr4JNYif//10jfyDEgRtEG2qleEZ5hrrWbh8UcmIktSjSFqAr7
6rOM3O3PUl9sB/G8TzS1CO5BSEhW6nOXLMVzYs7l72kp5kQlmJoJZUEfwfvOj6W5aNtsG13I+tM9
DNlNn5rPeTjPiA3GnNTjs5fkDzCbFJ0j6dA5Qqf6DSo9QvSOCgpNP9VKPS/yrOd8odMZE6+YTpCY
EzluoEUqCQASMA5UWaY/TPI/hg8s8Kabhip57zbcJU4GHduPr9m3TAhK0V46FYPa+2Entj5xthIm
wSxXPIK/rAodY8yX5S11pWJNywQd4kDyj/TQ/n6kkqRaaLn2Agb0VNq6p+aJ0g88uE3m5jPDn1N4
u3MVOILq7RafLWrD5ANihdVrwR5+9jfAYUit8Sutlthb2uHjzB7mhMP+cZk0eHGgumJwYzBstp0K
GxowzL2qjKJSQjvFUFqzmyDCH270BVeLYb2FiodBdF9Y/zNQHj6jHCsmYHwpygsiB0RpuezqYQB5
bDxynwZAxOGWGnRYg9V1UdnYwMWoMa26juMQg05m2qhMH8TfkWKB09RGX+h8X8BL4bGcFr90auki
C9AA/704mJ5ZgRE638mpTqL/MHAgchMXSBZ/QP3yYcEnMJwTUevDPS3TkhjMhZgkO30lfmvRCK9E
AdktMBpDaXq3MYeNkhwQgRryY8lU9X4QfVOGqqZcqwU/GlerYELjx2g2P0xdTPs04dhPgkx7hzx8
wU4u1AVwgb7cZT9ZuGqRmt3SFfqQ3ZJ1c0/riCfyh4KRRZwob6P5HsHvrR0M8fmVO9gK/fsBiuOg
qweBQQGV2VrPuZYDOZT/draiLx73CztZ0JiITTsdR3u4053W0Rcy29iAfhdxvle+V+1QYtJeH5a8
nRc1VdLr4aY4Rblg/gdOcB/8DDZLH0tb1wE/xuBc/HYIMnq8T/H/fIvmFaE3PZoqHHSxhSqjXOaR
jb9de7PXJ1SEY0aSb5GFZrWqt93EWABB4dBzWt+UmeG7PQchSiZrUlzA8KX4uTwAaAuxqn4op+DV
C4dor2JrL+cfokUB1fDkbOSJUDRiRp7Mpn0oH8yDfNLNnKzVlYXUa0dhk+TLt7WjMUWQVhGyyrPU
pE2dYeYtFp05L7+OCYkove6NkpCfZPX7Cmj5zzL1RaJJMtxjlcFDJoBByKl02vu92gJ0oHGsWh/J
FAgv3yUodsIuqRCwFhPDmzvXJzST8VFjUgxZtuOx0gqUa9gG/IPZW15Wa5vqNAnrtM9hn27cBJTL
jh4KvHpZOf3QPMHm1YuKR1jbKp2XVK33Hzf8IO8ZhO8Fb0Fl5Bk8CKZrqYiD6TC6QeVeXPHjRxay
FJRYB8qkUm/n9nXzL/dpF6OyJ75jT3s1ba/toSNVmEbksgowf1gIfvysgKgTg2eb2c/u0xetbl1a
SnzEvg0N8wsCgYFLqR1mkwPwlxlJlpcRcP6zZT+fBcV8uyJizZujMC5K6Odkl6B3UTVo14OIbUFp
/ekBwR2czRpobnYV3a1xUVykurIxrWM+5UGwssU8ybWem9gu1N2et8nEvS9rjSVulWLI9hsQ5H8F
qt2rEOn2GfnGAQjZlHk9TZaURpwx51waKs8UW/ZFj0Hmjnhv1kLLR6zSIXfF8bOGdEAcWhAfl5PE
Wez7RaO3axvOwX8samE3prjQf7UlX5rtglpBN57+fe8HqywZW9Vp/bFMqEr5uHw5z8gdyK0DYwT1
OrCjLNkBS01/dfDez84tkXkKYxS1v37ZEfIE3cuBAyJSTxa+9HdfK8Ydxu1d9UfVU5DUtkAlK5fh
Ucpz0UDu6XY9uZN/2ICb6de7QmdlXVIGrDAlETotK3JpJCmYtULGjwz7r7LNbQcPpwyHU2N+U4L3
AGnS/bwjdwxxX2ovDo+rJE/m5k3e1IK2vsSFRM0LJyehs3rE/xzI7aRs2Od1K4AlcwJ2SA2Qv9UC
lTtBL/AU934pnkZMFNgPHXnDcnIbcySRxWXIeLxUsAdssh3Ky4vgxzvOA1Of/QYTQ9LrsEyJpXmt
GxEKY3aqHb2l/TftoGV8hgvGAVTznbdB+VJhBZI2hBMOkGU8x/CR3nbPs1u15f6bAm140JL7k9kR
G6PDLZRmq6DXUTLFezxoNSimzemw9HcqVUNZkc2A/k3qqN49SvUHE8Zx/JlCLAtRoPajkFxZ5Fm/
mPDVyY7sJxA9CNelxHytsuCSUs/EL89OMA/4IpCXifQSYJmbwnmvEe/BH0WTpr7bHIlrptqCA8eL
O/os+VezOqRUGAWD/VNuEurztO0T8/GiviFhQOfKWSArnBrET8Oobwugkp7AqmunFE1l+3lztgdO
ofyHM0Y9TewWFtXrhp1hfM+EHXU7Vbb9VbTz8Fmg/tamMEYRVVQaBc+SRH4PIxG5CWs7fS3DXnYG
9OFk+SK/7Pz+CppNxIGRl/Xh5sqh9WETT00RH3bJu6eo6ckKQ1uKEKIX5pMTIPx86haikkvmP3Qg
ke9PGu2G6crkvSU+V+Bmr5aa3645QXcIx9EYfbj0sfFNU5Yuuw1DW1WvVGExl5+RNTohQj67HGuy
NIR5g6JzVtvHgc3cp8YxyStwmw1mtk2BI9kluqiRhHOd75KCyGRdLGtYtamxcDVCrqKZ99VOeTsh
Bx/9QFkPDlpf86ZECwoP9TdnC+gdcUPZViUMQ9v/9ptPZg73ZKIZqlDD4xjxABqMvlw+ky02nfah
PtlCAuNUG2PDsReiaTb/rnbl3LNpI4YQgS0MFTUYdbN9HDf/kmG4jlxzCwjpMScNMjB5p/rFiuzm
hv3i30psyJ1gP4zlRl9cz+abRoqVAYE4LFJgsA2PiIgLZPCKATUX2VkXds0nd+4sggwZvmhh6vaX
J/mx+ZRa4Dr8cPifAJNIFIdNKrS1z454T9djjk7yq8yxhVtB3KTxIWDWAfqDv4ADSultmoGGxyu/
45VUlktytpXbM5amFvImC5cjOhlTr1klt1vxM0xA1UmMG4Kc3h5Y9NQS51fg17k3BUo6cNe9p6Yq
KgzYrj730G0PtdsUOtFuEIqFpzNEQZ7ShXPj1bFExYF1cLv7jjXwfwF01OoSEDHfFlrKloCl58tT
wJ8lavFGyS2/7ZD2uVBSy6TcLQjVqa369MlgXvf+wAudEWsbiaXk102P486o9BpQBrSzejuYPhym
euRTNYULCyAtcgKzfKbr6sNsVMT6m9nbXi528fN+TGb59h8DZruBHqr5yASk+z1v9PlmPIcJcNYI
YD+Ex8DnlfXIpDHUoMfFI70FzTVJqMztq/U9fr2tPWXLsMph6gE/GgOAfaAv6oEhNzhwP6rZBbJE
HeJr/Td2yGduP6rf18/epGDXvBa8wx/hxI+FuBhmMnKAq6MIX0VMzJXm3/lhAbb9d8NfhBLY4d6u
rPaBgDHPHHgaFXt80ugZbY/bHrR//9LeiBr0Dc/yJCiXcjQ+fzAfa3H2SamHbUSWVxAVBR1mOO8Z
o1aFOoi2Rx/VKp+ZNn8bwpVInNvN5tCxtb8Ka0ZaWLthVUmrUjXPCLCOyL/8gpem5p/GRmuSXTHM
z08X/4uVaBM7di/3SI5tHkrbyraO+SqD7eM4Q6D6tXn/EJV3FjiDVYc+BRZ5BnT7fKWk6xz+djJB
kE3tPYZ3rmLNQSEUoqn9c3eE7CyTqUo49VoZ8O8NYPKY5vUpxJtnPxeWOC4y3zbxJ2oGUma12tx+
/ybYEEM6SDQRmBELNAiSS6eAoC9aRbKZTgXqJ5KMwGpGVzUmK2FDuKecAIvGa18zFbjv77J1Yuow
tOHUSJ//CW+4i2XIYwiQ03AHEFLO0JvMGFaHgK96fM3Ongz/dw3TUgzRQq+LqWWdNe4Cy0XymSNT
Xu4vNXmiHOSfaZnaaa88Ccmr2CPKBBKCpKMQAZ56Ri+BOJyr5njG/G5w23br6OmhTkUdHvlQECzk
l5meaNPCwK8FlViRlrouN3GDrVzBXriMrm7KU7wDY3qtWY6gMidfxqtzEo2xP3cdgY5cZGnYtHim
XZ5MSYTPBgpC4sIDiQuapvCO8KavtCB4MHkwvGC78rPcnAVRL06bETIALMkTcE6h7Rl/uIIUOIql
5nKzR9GRFfiRuN3AyB40JiLm2Q8eY9UcIsfabd5tRHunaV9uPtI80VfwyqNs1UD/m0c4QYeuH5z3
siIpLA2pM0px5TUnDtWSX0cBOZdKkm3WMYLBNWST87fTQkkhSvmyJz1mllu3ipFg7pvwxFB4B3qF
Unxh8PifgO9YDAJSq5+tKOozJjfaVqlUuyid7f/LnmnT7a0l8qkvmZ511tQoc6NBbEQt860qopPv
40SdMwg9YKHNVwQDmJYbDkE/rsaIccwv8eemJuKWcx+xXewVttTQpks0vkCy538w5pOgt03AsUqj
X6vcZ0U1Ot51bBfsWhc/rkqlYyNsupwcCGtNCI906uF9yf+1Bxr2rMTH4XuLaXEcpIhQ0kdi7BZc
oTWxOX7fN38WkuhWExxKtbIM4qNvZlKTqsfC1IMVa5dKmsfUgKqdAjKwlDiyfK0qb3SZkdCEzgR2
gKUqldpPbH2YHULBdkE0rL6H6xKYecRsRw5SfkkBlcSpeqLleXSH2r7LKtC9tXzgBI0//7PbZjYw
7SPzGhkMOMVSBQJri3qnvJ15U9oTBA+PpVsk1TaDdzk8vBCKnRZanJFvgq0uoBgnyzdGYcGetcS9
6dwqCRcWrC4pqwEEpSEXRh2mxjMjtF8NKt4Iy7wHzhyr9jFa/6epbFGq6+NqUIpYpBC0c5Sxphgt
WuSkOHQ1FkLyUu4JSDr8lKhVDDX+irpt30JlrBZrxfUlVSIrtNMCFgS00OnQQGPP1+Uz3A+q/hDT
SpprzZqPUPGpaU6t0tjxd8B7h1HPQPoeRIUkfHzZtL0MB7EchTUefu6BD8qMmdr9NSSfGchk9M9J
oFVqASH24O0vsbGlnfFvbrVjbFFONPQjt43VvivBMmqMmZbWkYsrtTtlQIObjSGZif4THOEGvoFF
dk+JX1izrFW8j4sw/PJTlmySdQquhtN01Fqo2HMJ7ihGj8soo3B9gALflBBTLVFmRfWbl7QcVgiy
88uegFMxeybIahl3VzhlWk3bHoPoetFZ3TJhpMwp3GYlgh9dZxjmSnxz50Q/ZTZ6R9unh3nugPVw
m014BZHhZ4U+4zBqD1g3FKpOaDq3fwClu9BQS98iFaeUGh5Btjl7O82bi9dcmWTXzRsV7u+bNqKX
v/2+5H7PUMlS7kBhuFGntNLgjyOG3cPllFz25kYqUsOAlcvcV0tgm9Fu2+WUeJN7iU8zAlkJ/Mzv
g8LGL8QN4gWRgizw60EZjlO324DP8230wk531QM2f+281JHLmsUt+zT8Kv0XjQYmW3kZYEzoGpvg
1K20WAiExt4KgZnkx3RJMlHJt0wCER4KeivQMUVnDh5Q4bTQZ6kpWLkhRdaz5t61FDRBApfC/nFr
hoClAslPyTYTjhufWg0H9xmUyidEIVpIGTqwfzqGBdCbJ74lhSisBymtqbBU1Z24MA/w9i9uDhTa
02qA5GXvGOG6ITs/aOCSvinNax+EZSr31IGmXvXegu5Xim7lxvugOI094ecnnCEj8cdyx58foz4e
nEG356UMGh+vwGs044SXWRODrSC6sfJqe7/30mVw4X2XfBhkAClS+mKtzwM8ovpDoea362aQfSAW
kwYVLWksPNjv5Nuw4vB+JGWGMgneVTeD3LptaZmg//8in+ZzWHk15tZ/zJJCuWpsew1Gz0RuYiaa
oojIkdubS+LqLqgFA5HItCNAAKmwSfsnGoTfAqNvpd0rtj30ih/yqfS9qkkabqmhqn3R2/bS8FCC
0KGkgjT2sx+YyHm13dk0cbWKMDl3AZJvNmZYWUsYo0QnhmbeKa7W9rH/C/QMHDG/YmZtgKiDihZC
+XKFJzM4/SMMYICWOXEgN1bttr/EWGHRsxvYzVeDelAz3Ng4thpIMb6qsDzNbsb1CLcrZDyrLiY9
nlpSeD/PtqaNNu+YjfEauSvyXrWM5rlO7TxzSXJ5bGkTHuleewEBSghxMNGKUmLrUnPy4fyM/eqF
8JuGV0g3rew3hzDSRHx1NBvdn1GicVNi+WmiWvnB4uIiXUkOrsPd48atiegh5oFJ2QTuc5KUJ/Ny
BgOVR7j2qdEHWYSyEABn1ccwG4SQAXJnznXONMzXHH9+p9mhGzIbb3mKbfreUcnZ5jXZT4qimjfz
FLca2Q9+APcm4ZC7bRSypPXiMAh/dhRBnQDa3yzWB3lMCmXkWPwyWVy2A43//rOqrignJJs0/SSG
m4BfnqSbFHTqqmPU7Afpkuv+JkLUN1NTkN/X9Ankr0jSSzxXqFCVHMuE//BurYvXMCX4lKdxAfbK
ou5aymYKmnPy+WNhK3yAE7MrpB8TqgIp8J7x+TuUYlf2v5ctC7Rj1kT7p589mmFRyqOGNvN56fVT
xVnj0ZFhRPXTTQYozU6QNJwPZ/WdVOPAc8HbLGrVQHX2Ll21q4klxuZCwCuqzPMhaJlzZvr8QpHO
nlxC4lcdOKNCpIKaY2rIHQiR4VnhbO66jqM7umb1TgmrtJCA/7AZGENoQqkHYECpfu6Gyl1SWHik
oUuxREVjvny5STyZuW/nOM5UHIMCKvd1ZyKoDv8uG3s1fluMe105lq9Ehat19wXqGbgaFB0fikij
C9sXyIiKDDSnt3pPVezakUe1PGb2t0QdLiDSD54FkzaAenW93R2d3GApUfEaxG3w1JRflKRMe+rR
B2pTowyo5Gbg4U75QeuF2Gsi6y1qOBEoI5iB7TH4iKkILEWw9Xsr7VAmcYIyGcxNkkqvUylMW7nb
Zo+1xIsOznQ6DtjMdQ19aHm1UypQYno4s8VMM2qlqY8kzizM6fXkREQNMWxC1KaRnEdbhA4dbMrH
KNhA8E4Vd06asTCjla0MFjUg/2OnBXYD6slckRqcBFwjo9ad2mmdw3dP3qxX+4jagOKfuXYmO4Lb
wOvxv7NbB7DAdpCsq2tXbPz8RlWiD0zsphc6c+XgI7U5L7rx0wVG/LvJQXJVQZs8xGN1S4rOj1+K
aWzOqJerc8Fuptm6Inh+xq5i7lo1hEfQQbAMpQJaK9lIyqFJG1NV94/lF/+iUbNtoDHZVNNCLImz
Xxlbh+I6QVpqfcfPGLdM7Yi/YRDOrMkDzpYTdv/mjaXApqp/n7c3nZlvdkx7ftKCr5vQwHAL1GDZ
Wr+bfcdmNfPKY/JZK41fJoDr/YJuDwKKonCc/ouaQFueRLMW+S7fwYvHxf4O06fCTtC/ElBxINpy
86ut2DZsuGC4KaAc5zlwZF1pMP1EZ7uMJdda+cF5clISDXysydhDFByALECu+hNjpV+KeoB0KHzs
kBLYeLVvscml8G+Bw36Lhk1ahEKQiP2BOmuLLFkeHaX0FIc/xmF104wcYKCuoAc1OkPTPkSfjVKv
/tb6kKuwRjAwnhkJHAB5Ij0RD9qPi5ZyGhrcN1FIKXYDlzieh7bMHp+pR9/gMfD4vcaaf8g65cya
9JrY/cqmogcC86/lMK+ugeYkHv+kO7vK0LHEJ3jIEhQjZBxQK6TcZ0srXBRQ64RwTmasMDd1NY8a
zkBFKI2N1i+5HJ4sJe3ZxmUDFbaSDBzRR2mJrnEQRUTqo6kwAgcWUXlKZ46//pcEgGSFhMRNxQM+
JtQicT+XbW+pPE2ACs1W1mB0EQ8Lnnpqdgu86qVrj9TuEBCm3e+1rRoS+o8cRuwnehDxRHyHkgYC
5Rw2NYpzPNiBK8i4w9by9f1cCF1YuQNFQxo9UVY4aQ/qA4ac8DvOIPROfM5ExzqvLgXW8qT9tTzS
zeGbQTyf0Vbt80Cu8mcYzjtNoTTGEcOw+VNVQGERa3fu6rb1dBHNAYQze3mMYX99wVaGUw41DQfX
8M5T0z4/PEhRZRHP3e/21p4RPTMGiud+tEaXZO+q9loTTmzxuDVrihAFoCU97XFUHuLm0cjtrHCc
EAjarpg+YUG+23OxJjnx5EMf6HTT0R7JQLL+SiAwIzeltDahT8XuCcIHNMho95hsOIAWcUs9nj2j
uPk6F+gVx+N9+eE71ZhfYPMYhybuzR70UmXcFWTDUXJNp62xoq5FEQu9y2dSoPJVcOROJScptQrs
7PU6cogjhdheKI095Aawx7g6KPtb1ypGi7q/cKeLv9PjVtk9M9rP0LF1p3gUmACKLa2FIAxlcuJ+
sEemAHCNvCYHoTZzB3OHlYdyzloi1Q1IRb+xw7qVHSH5fZyGrx/iush/BsVlmJramEGnRKTzCTjY
+i42ly/A9T2+wAot1KKu44I5MqDKbuJN0dOQ9AWdtYHJeXJpPkop0PGlLLSB+ekJZF3Ef5EeJsNI
4wrn6tTazAdUA3V3zBTTgwawfJ+0Cx0dWbIvjhG1AKHtA3bNyyGA8Sf5x2c292wCYtwYd71dYbPu
KqSROqR50bnpldKDnjfkiC662K7fZeq+g8sDYg1sN1NIB0DIh8X8X5zvd0tnO/Gl5YC3b8vyZLj6
58AnYuX4nxtXUKSu8+wcWYHJ6hQ6osRbVX2WxJFeC/lTWRfNpVV84pNXpkSEcpgx/NUetmBIvg75
hiA9KeinjLZm5s+D/4alACULF6EjSJPzlasp29ptzXoGVsd+J81LTqUptx91aVtvGS4a+VoYmjSl
SucuMB8OjZqgclBGx07d10mefQ74eVgMZDcOr0JClYKZToeCLuQcWihHu3mvGcxbV59l7W7A1KXh
9Vvf/svN1qfTOw4tOOLMBiMDQQUB6tOOG245HOoqZxs0V4l2P1N9LYDryPyyMKc3liMw1CJF+9GT
Baf3Kd2zNW1bkF4VZT4S88YK03h+DagyMzKmy7bvE50QFobmyRpOrOjv+pCTDOqf7UW4KK2UvwWV
86r0kICtVNTgjuL8w5c8neqvspgjFgrYhO6K45Geg2+/M2inrMwCvDRBGLviN6POWl0t+JPpTQQH
GcP4h+niWyVbw4rOy/nz9OoIJu6FudLQ/yO/l1Lld8eQHDGCQI2NliYXYFaqmXPsMs0t7KseURJw
nyxUujjvLsnAJpw6505FM/56nUZqIK5e4d95eqoRWrdvMl5jw0TVYzpwuSnDgO3iCJ3pgihBspGV
mfY4a7cEZuZdQFGbkKutoWUVk1QxN+j6AjFYCK4/ODMOWiBvKTHWk1qZ3Y1tQHf3Ri78m8vW5lGr
n72gOxhpS0frZk2l7K8qpi7V6Uij9pET9DCjbcB9P+rsATrQ+VkRnHEfe9ZtZrDfZ6kLyc64NYhR
oJ4D7G5pD979QzODtpMuLPC7orMrQ/NPT4sqPa9ZsKf+O7dW9qVYYiaHQpoAFqLe1OzcQ5e3NvzI
boyTvYbI0LSeRTE/+im4RnziVhiUvZyNxwzXIJSS3K6it27B98xHlZhBFAYHLA9JBWICDGE8MU1s
q1JTZdOchIz/XovNKWigBbJYxaGP5Vq16I2lJnY1e0ks9TYVaBmOHYUqqCFmjpO2NmHNX+W5WmHN
lOg344Tip0q32+14k+vzp3+QVOH2TjQl2P5YhSDW9MpqrTAsYEtzquay5kMCfFHkWdKPePe3JaOA
3TydeB7chU9+NCWWpZLKBzWFkZkk82VezCX6g6SHbUvLr1IQZBecfFTrSsnR5OfDxffZKzQQ/G77
VRs1OwjPYJMWRBWY2XSGSjZGC5YW2uwqFgvqgI7S9Jw1Cy9YrbKLcpu87Gmr+ILJNDH5RBtV+1fx
ZgaH6ZQ0yhiEZwZWA/EyHXHRQZaml96Qhv6vNdqqePvc+TqqsTGw/6RgBfJfR0JarPDp4c4peCrr
Uaf9B3SFhBxyn8JChsn0RWwlT/cHnN3J6hznbgF7G9jPestBpweS5L3iNELO6GxK3Pmaf9dOEPLa
u8S+zB2pI/WZBzejS0x789O9TQWRmdDdZ8rFsFS+DkHyWL3NZf1MIHfFUL7Q49CTzhaWDigj/qb+
Z4DHjKlzESXIpUMtNLa3mWC4yavuVsOMe3++Gek6QN4OJpLNEf4ZBAIg1HpQriFRUY8IiinGiCNY
p1i5y+0p6ea5mmCOdXaQulXJMbEA6SNvivxC4Y8Yt3kTAs6LBo2X8VDpkpObSwGrlygS7zUpuxxj
HZBF5VnYmOaLNrxS9uisADBscZrxb5gTawb3+9eccvlOcKu1Q5MwoOPN9hzfkrPtCgIn/PSnCuDX
K85dKnZujSVlHIHKH3v1aqb8Ggf8fyMGs+KK8VEWePZp16MJWCylwSly056giiZjxn8zKXT0Fe4z
gNR9wP0PglwFswywoFY0qJ36GUiL4h6XYwQAR1fLvYgPPbvqCJLXlcP5jKsWP8SIk+zxA1wu+GH/
+C4Omy5BHgQq0ZgjVgrPea48GLcNQqNVTbDmTeTyiwTnuZEZ/jV8EwsVFoahMroRatzCSx23//Yd
qY480EFARVhQEZy4zLacUQ64lzhOizV62Jx3Duw87+tSog20hxU7UO2b+W4OUTjwvgwRFUoezDf1
6ILoV8Yns7fE5P8HvPQ5WI4XcaeXAL9zfDAcTqpVQ2NyaApac4lcgfxFDA8klU/aPIVjBdETCvVG
9KrH6IjEqDTqOxj/Q4Epc2Ezvq5m87q3V0uSwRqVIkhjElzRRuIZJj94gznHfsUa6BFU9juXfHUN
Z2HtlRCwlul4KKUyLraGYJWqKkrYSL3up8oLjul+BuZm4qDrgYB/qdRJe3OcRPg0IXr9XNJaS7iK
+cEhoYMu+fHpp6qqCeJoL4z0ih9y1SEGxd0RZ+QdnbDGokJZU0wAUm7D5qi4nYM1Fa7ZnWOrITWN
KNEe77I5jtNFpUgdYm8vevDOhiVEdodzLHCH26dn1va0CqporlfAUMRJrJu02qajaRJiskGEkmnb
Y3UKSXbbLuRfpcQ6AGQPLEv/tmHuDqbVsK2gJER8+7sc5Svv46deTpdgSL21NWUHoOEy/227R3qi
IwiirEqix8Cw51SlbruZZGCLHo3v8ehtGdpj5JHUKWTfEpRVrHCV/ZWCckU73pL1vYx6agyLB4UJ
WLmrofXpklOBCQ4d6J1PmKoSi3zkeDVOEZiFt37jDOFoBGP38Er4ssXMYztY6i4FHFw9990RVYaK
qziyhFY7Qy1hHkVe/w1Z3GlyJlmryyF+68R5787S5eR3DimWEOY51aEDymuJpV1ctDgM0revDxH0
libh6AlQGM4BymT8jOp+qUWgXfxQPdvherXeG3S0EpNSiugC0IMHMX1nbECoKiDObXD9dvyJkV6i
+JHlJlHpjhrVhX889etxkjujty356DRpp2XPJyfiXrqYBHsO+GfVfWXPul1YUp/FIYWF//BtDs4R
eRJ5blxyjbj7wjm5FDT9/1bi7OYo4iViuZ8f2S9/2g87RhnQTE+mA7gHoxDigRvMJh24YS07lA3R
n2HXJgU9Eme1Iyh/nNAGsFUwV56QGngGGXKev0CNTRdturPFhSwyJlm6HfRGodDBNWjA5EnThpyw
EsuawueLd+q28+DD+/7dwThnjLzRAxPPQTdvglJe9DSUwVYuvH5qhcrG6qvSFUd8Yn1w9FiWo2Hk
86+XXc0ecwIw8vFST8IAS3L2/KsWa11H8tcXps++xOSopZo5r4kOk0G5pTT3EZZU6GEP9ns/3QRS
zOQQlhw6pEOB8CEIzDNCVEfjfeB6Co/I8mWp5jsi/1ePvJdIGLktf8x4B766tBnhLOBre+R/6wiD
OsQp6V8R2RKv9/jhBBE2CDnJ1oZqKixOgaPGPgnNMvdyXFSFH5Y4J6/KWDfnndOAPfzULVlHvHPN
6qB9xukIS0psTWXrVnIxLg9P4RsTqVfAYtYklf8LZlvGo6Hk7sWuN5+qBV11pjaEBtq7hiL7uEFe
X2EQ6b8EOJXUBhI5ii67SxdvIsrT3UTjkRIH3vd4LlpQEaIvcfKSqUCaZnJpchYBr46FXpJ70+Rp
YkXrlVLCGZtmqYdTrmNX13yuBMRJHLGleqBRWgU38Ix/R64wvLSgrj11CEs3K63UAoVpYKxfL6x3
CLBGYXQu4IPJAyBrJYTxf4+FvO9GPkiM+ag9RaipLVMXwiZpcf+RO53QHXg7rGplkYyxWVODqUFG
2AzLmSTEcn4OgPT76WGg3fI4FBE3IuIOi128S4Cdaf99JtZcaEu+pT3i9m/b7L6BNTTRTDqnzVQd
usZJ0HzhKprW0xV/0QwdgOuxbW8jf0VhSwf65Qzjcp8UwwWmPGxcp/HBJ3Gf8h5GhUo3qCRxHF8s
c5HxxmCeP4kOMpj4IFkb96T/OVctwwgCtEYVKwqHqhh/toHLAOk1qmJPXYZ24L9FP+1YSZmqc3yI
76wEZ25jdzMLC+WRMtaL/nIGEuyDcdBgCNPbZKNZEUsC2J6XJ9noJOPcG6A6AcSjapb7Iu7sPWnf
lcJgZh8NWlcbU3RM2tkAAO4Hg7qeXbtOaBNCPTwAmiwTKpjW/CLd2V2/5xLGn28zA6P1Qdso6MlS
T/ePep+wqOE11lSnWWjG3ASEILnhqZmXzz9x0kWOz2qpGEpRyFR4TZRpUAAa78npcqTGbjYD5T2m
p4L1soU/lKPHUUc9QVpGtiiXAMXQb/VI2WOv09tTN25W512h9K+YL+6rCxP6VwMvbOef8Efi+1vA
5i1nc3LcicqQUFH9JWX9C72PBeAAPPLpWSYWWXR6Nieueemd1px2IiTRXok1F1OZ3dMzv8OpbB3M
XMgkQIae5KWizXVceNx2J63K3fYW7OVFwNnf7vraFH2jUxQ9nQu2aKgDFe15ZSRoODlbK9W5Kb/C
5k8iBcHq0PehHzMa9FYzrRi49LQhVlQwRL1eSpNQoEOPaEDo/0I3rAYFzJLV1l3+nbT3EbiJwywH
sriVvVVaXtFWbP5qN7LMhySbttWC3f/bElLrE3Qjlu7D8xsTlxerf54WR/zuthQfiU5l85+vBfBL
ybdKX3aG6Ttdtal5W1zZPTwZZ0WTCBrWA3qMoMTjZzoRL4PkdpfEXf4PfTxBfG+9yHFlNq3ZmlgG
IY2NM3f4Qiw91Rt3lHS0j6SvwFS7o/KTS1f+qUh+prkeTOGe8kKRffJV7ktqEuX6q6ZoRLR3Uhb4
4o1zzzUhmzUu05ZfbWvfGmczt5ha03W68oGRhE5qSZ+fA1veVn1jEqrMZ3kBXFdqZMiplHOHoE+7
jZHs3Momzb5Bm/5OY/e9doUymkFnKy7pOvTugJg4Ut151TR6v9ya6j9+Iw+CBbwuVNIQgKhQ5mCn
EdBaxDPAUrj1BWA4nzsVIHdfJbA89hXM3N//cvrCRCSe56T11hopBeqBDPUuCSnpLD3rFz7SDbXv
PsYYh9gXPR7SMeWwnPCSz/RrflA+0ZLEQEIsm4F1Ywo+i3wndwElVlcSOHP1OKzr9NbM6BpQ2RP4
luAMT+dWtXmbXT2rRKh2JT9yDL9a3tQu8IHz8bs0eH0ViaHSRz12AWeT/3QpmbqB5rhq6wvpDuA7
rVynzbpyG3dcCGe8nyXMoFlJeSpg4dm9ZyoS9M6cgEafo92w15/+5HFTSjBhSVixcBChvpxMx7/T
n0/g7xCJkxGjQJBVbKlXmMJNVKGsSE6BXKQfpHtCWlulJXD+ULx/HzbWSJPejIRIsMM2TAreX8fT
cwsSLTyIRth3tXrvrTN7Zg4q0+jP2+Yc+V0Fl1adrnhO/a8GmyOsAL+jKU3pFwZfq5+L1Hj+Y8+V
aX3ESVQQqnuRn1iLTasjK0WNtvmJijmkReEMEy/fHsX4lEGjakMSAt618z9Crb5W8F32RaBIuFgx
+pVK4Ugur0aYPe5W/KEZEgZ4pPXSmE0z2cSmbzLg5GHMa8az09Yewoz5g080UpMQI6GoVeQLa9s9
4oB44veF/aUBTIj6hEkSTw/W4UFINLX+CMnRU05XTv61UT83NvcgyovO6/UfJbPfKWbMGPNDd64H
0piAAS9CKQiNSRe4NvbQbIxf3rnlXaW3kVYkIEpmAKc43Sd/HEpNJj1WPfPYQcf9ctabvmYhhWXm
xOILRPGM4I9krrObDKOSEDfWqMoYLb0g66bXjy2XjmSis13A5vkQGadSYcU24vC39esag5B7Omx9
iBDqwmmqNAodFxMQOMc+ZBT1gnZN+wWHf10mPankveMVig+IHQAUQ9/l6v9KvxgjOB5IxDWZszQY
Rl3g9LCB0o5iqvaxzbW0NFK/gRAX4iJSQSPizwe+fBHEmNiwiHKuwuIGsa3GpM0bAhM/dyq57WiJ
zFVbVbEIClH2fYeHY3R6lWPN3l037vppdsEkmQQHNoXY4NOoqq5Tqcd2dD8yS5urmF4Il2xWrNuM
dEWTDgXrWPHWzv2cHj2kQBJD5YXUN4XxLncNLEkWtCtfp6TaUXt5TR0ULZMdRYS9FZo93kgsSmvo
CFq8vV8CwTVc8sL8Y9r6WS1crNvxdtBoUqkVnT/1nB0i4WMsj25kTEzCMHPnVRQ/xV6aXXYqGWfV
PNUwWsmftKY4dEp2d3q612kIvVVfBYclu85+PSp8cyovQFCE9Ga2lCEpIvvSO2qBxfS0qpON4Uh+
lIW3ujib9d1Na3pJjC7dzi2kWmV0oEO2b6ImRh7NysMefqgAdH5r9UJudOKIiE9Gj3EKDsbdOpq4
hWVLgi8BA1y8uGlfMLCwg+H4Gj323vlbq/xFPkUpKUWD1poPrrfUYLaQmPnaACNIMIERDrxeObzc
QCjnPZ0bMInjE9q+8FA+qRsSEV23p6wsaTI3aYdyAwOBS+lv0s17XThUTCpDHOaU1FfQOssgP2de
sQRV/m0xBMPXOAo/s+yOwHYkBhA71DFI04Dsp1ZimRKkTo7yTEqqqjQKnZ9pwCXEWgC/lmrmcbFb
AR/RqrKqmQEp96PIyeaDWzudq+evvVS3KvjIfr/sTnDol7rr389fTooAmHD88Xiup255dXm2jT4t
YnIv7A5ottx7vltBe32EZwBEMI2X09iXq9hl8faLz0cJs0n6HY9iAfVF31xq4UmC9bfHw7vTgIG5
FxlEFv+1FN8HkLvAyYifnS12oyvrZsob2zusMD8+cVyu/cDENGpgRmgFOqOPf5ZRPnBPs2ytwNlU
NEWrNXt741h5VmEXiWOibTVQspG9BuFpuoJINZg7KNYO/+Kso+ZIwm+B1CsLwWNENJ2wdBip4bxV
mM2TI/eh0MGfPqGgFIdXQ9PukoWtSY0dOqEcz09yoS2aUhX37FwISp5XhFey77lyIQq0IeoBmXBK
epGmRN3Fl5OSvkLHTpO1ll1+6mUy5eu/ci35uyER6fYUAo6iht/Bct5HCIPRhAQ0hOjesVYe3W0Q
OEbmMyTwl1UCC8Z97zczrzTI7Z28KjLuhecb3GE0yiazUnqFdWb/tTJW/2JzOejQXfjvMubjFzN9
0MdKnLg7z18N6UJ0i1DjgK2K0+NniCI2gBvFjXsO/pL8HLPp1TXqmhj2+czimBZxdfpNreV6rrL8
PNL9OU5ZDVGxBFikEpaC5w7SOkhp8rlVN8LSEzbuvHrRFmRyhM/bYXTZWQjmIBUK+THOgSlmHDSE
n3zYk0l3WvNCVj3OFsaqb6Slm6YS7MoYk120tv5dxnvQjMH7rvKyWOnBgeXE3BwWb2l6oAC2okMd
Vm6ZVQqo+PXH+kpVqXlVKplF78kBfE8L6XoMiYFBEeXIAN2lviO2UvzA3IFjf3o4o1vevpOKqihf
DFicZzeoTRrTLa5rH2De9v4cAWe0Nmc/Pj+YHM8QzLZKalQr+FWeBgH6aAxLJ+CPt5mwa/75vsUa
l/GZb7PgiNqXe/up+pqPkQ4DKlZu3kLFjKgnRMwb4Y/B+X9VQXMNlCirSUh8BUsEqMIalJ29s+S+
rWo6DWTDfJUwXeTfOfQFwauKvERbLaQvZci8Yc7wcv+Hj4x823BqLRxvFYdA6c5UTN9RiFMwvWTy
VRyJfeVzYvmRwngiB8JGBSzpGDQuAS8GhFnaJwR/GwFDr+v1HqDXQyYSLS/o2Gxp6NPB3pfZQLNM
m6CiBDWHzNKBJNP8ijNrz8474yrFkFaVukwZ6P5Qqa4nQPlWqLZPBExIM5EhvMP24KzL52SAuJjf
anmV1sFW+Axj+XtcATwjCk6oa3qjway8D4tzrgnS66X2wM1r4beUakLC6eX+DpCU5ipJTT9P1bH+
k5O7gfdC6DOJQD5n08h5cCAWanXn7AGyeq6YvpxGbOw7GvZgu4rUthwXxqgCoJgs3XlvS1rOYmWD
UgnWyiF1O4gQ5s2kqAeqpZx85RcQlWwKDAgzkJVWzUGQCbhhA+/v4kAmdqy5aCvFCvvhUJ1eLJ4G
U/OU9edOaiE5GV8TGpLzJI1ig7wcH1Fw8Rwj1Y/UmrZuol0d6TLFvEFtJF5y3i+pgebkQa3WW8lp
wCvZTzsO1dB1GZqUyCQx/pTDMbQN8Fp+1Hmlr2fq3wVVtSAyhDlB3j8TuwHEouFwrrYhm9z6gAgs
GVVlu1iDT8gcp7FjGXEz4ifLrxbNop2i2aAooOpWwzBjAbTYXtsZ+MuA6/DgeXVRrAmTcGEtPHri
90Az32CvKs5K4o3cKumSacfjeYkl6zFrvvj6YsnQGQXiruHW/bqNHL65hQT1rIR3VxsgcPtlqbAn
tNziPSvSTi9BPlp8r7UBo/pZWsLqNWXXpV4/0O5O/dCOeN57IVAB4lILL9SmBLVtV3/rUynQ6x57
yBpK6vkYsEXgXI4nm5OtHile7k+jRtPwJTVhvU+b+FsxMiVQtI+NaC6mGcYbXewR5ufgy9FgXG1u
u3SjMwrm0IC14O0DbgZfjuLfaIq5kS690vMSjd9jkS+I0d5VxmypIf//It/cBKgrJ+l+sf1ROrlz
m0f42mMy+IeR7YyI34+40SbTb1nrIBIaKxr+Z725Ujor/5wLT/OdVi0pEv3zZrJBDGc+iEHlZmhR
FMYyhbz7ewQywMz5/WJ3JYNenjiMAme6IozTiUXXug5w4eQGYKyTcrzvm2RT824SBGmb5gXHSPM3
YvcNiEuQN0N3QjqTLr0Qb8lu+0Ao3dilw5ngcDF8YXU7+Y9CxWjgDjuFRLH+6j1Scz1pSZ5poKxR
mENWs3jrHUDp3/nje/2zH3fTPijfSi0CIXhB+XIRNI+E9Pz3DJtr9AdSeflEM0wmUXS4odVxzWqQ
Ve/ghxvrdLTpwFOkC1uYUCZmgu99rQ5Uu5BtJHyK5CG9vC/AohzsDZzrCQRvx6hNI+qkbdwHJNBx
2J7wQ7YkhK0/BAi+su5hifNT/CeyY5r+KasYNnLHkBZpdE1/R5EeMn3U5iJqRgJJt7I5YUcxMBxV
6VwS0q3R2ygqmzYV2thGuchLwLAvp4OQbPxDwOTr6715J6tgTXBE+Zk+hmG51LhC2jk9TzYMJ/mO
mehbf3RqgLEUrtUIF/g6qHrLTDkzkQDAcid12EiAzrDTHHPDGAtzz08oY6iDQA5M86hcTg6xnWi7
tGBlPAshve67ocqAPbV3Kst/P9f6Zhj+a2x34FOfBCMTkmKfOKpBcAhkHoZy8F41iw6Ee7ce6Jge
BEPmafYHsRZI3oiKBmUUiTpFjjVgEIOvfCt+7J7Jv9B3lSQyDapM661YrB9DnfxZmuEHuv5wMzrF
6Ksrl90H7OkCP+Q4Mx9FMj7ceko16hN1EbfmAmGg6dAQh7URQq3XyMVfTfZd+rliNIPBIkZn6C4d
8P+aThWc9Ycdo4iD2vor0hDQ0H6QdaoME386gGSygStDV7T4p4svw9ZR1UikpCeKkHx0Uw2+vvA9
dilcvis1mjuCP1aAx/K3vp5P7WeLhY3uVxtY28kAYWYmGyfqLFu0YPYLjkiMOaREi5Cv+Vrf4cYF
VjfmL3pb9nkrrCkNzqEN5UEQy0IB8UIKshxQc5cOzS9aQMEKWtXAC+4cB8oNUc0EvT/Zi6O5Fjih
Aq0de9BvACfzBEeaNDOuGxYi6J5Zp1211Ruh67j6/Gnxpt2R+TSGjd/IkfEqo2J75lG21WHrvQW3
17TvKD9f6o+g+mlc7hOqUrOZmmzvWXIlCdlB/6OEEgLcwbO6+72Ejtb74VFc7EjkL1LuKDzGjdLU
ftGMhphBmrNBbo7FVYJgow/yZr6nl4IIHQZDqRf9b3yFxojcKGlzvMieFXdtQGWFWQPG5kj0QEPS
olIg/++PU2tTw5Sa7XKvk/N9UAmB9CdbaZxAPtEH1KZGGZCfov82SYRkGaAdhogqtSKV09c4MAAW
LduxW258dJr/fvJL07VkCZfea8mi8MzgieeaIPCgI2fDqMVQzDv50TpfTPma7h7+k0WcTjebqOq5
YVqRjZ3gFgFrsDt8jraGL+D2QTPU4G5uy9DpQ7WkViBCfYjABQw2vMZfLXoW4v7CMWmL+q4cwLa9
AHKeN5FjoQGZvOXfn6wEsh62PelFHBCNkBVuQRDvIWagpUxdV7eNuzthrKFVabTFDzynT1vm9Nmq
FxgYXD+3z+GExJFYzQqorVtHHVbpo+HF2Qx2MhyXIsQQvJTopQhse9Pq/NLOQyk2eq9BhdC3HHbb
Z1VMRPO3WWANxGR6Ow6JT2BfxNDpTS6UCCCo2aKPxAWQ6VWzAQT8oV3p3P0afyOJ+hQkagDQvIhf
SSPepoBM336Zik82KRHbbBGaoCt59sICS3yY9C9W/I8exchv2z4G8M6RABcrPDZH9zXNdN4RIQ5U
DzA4XSPbXv/bu9athPARnPXZqb+tMoYRKSUIIWUOTK0wxK9NX91pUoeL9acNRGjzJbydNkXK4VmC
JQn1cUQ80P7y8kLjsDWv/wQ36QB/lBpRzy/gnuRQhL3EaHUlrDMHwFBPk50uU2Qnop7MvZHNKdFT
DIuspaE2k44CzeuyVAIAbsh4R9Rned4iWUYjYcUt44nrNH4rxTtp2OdQd3O1huWZnYEDLy0LTSf3
FbVUZYchRGVsA49tmTO428xFMJt1fexqe24SkjrA30+qQgjU6N4mtechGt/o5njBloZrNsLJYyFn
S0MH2nRBaPQv7R7e+VsPIZdSDa63fMojgvu72zBFO+uT0zWMqSFd+HMPUrN4JjfD4zgEp/yNkKKS
w4Wb3MeB5G2wrmGHBefDPa1BS7QR60mDZHViJF0U85LoO2A7m1v0Nv11Kt2Q5sG2YinNb6UQKmJH
r370Fnu/5ztQHM+X6QLxcYEzgvs1C2AtWmsN6xm/vMiZZxAv4Lr6tHxgLMIK57GMmvQD6HGJoosd
rwayT6rwJtIA/l1JJQ+W4DUcASeqPVbjyilW28/QZmnu8q2sDm0+jKsyzFj0Gyt0LLPEwGlI7Nxn
QyHeKE3DSDZstl46RLBLEsGCDJNpZlRVMIjSTuvj2YQrZ97bL/upcfs7ZvOvUaQWRFrkKDN+YhDl
sX3D2DV0UACN79jXjawRj3HdaqLBOGjpYJHgv2xJMfmfRnjvsk3PH5sOV/pXiTiHPewY0pYbfBNU
RMnQcGYrwzdp9pb3LNblk6s6/nUj7bIvN+99z3+o067gnTnCvhrKmmTywxWWnI9tRSA3iuC6Uy5A
YqKYbSNeXAyKeWEtnAUbHvkQJ1q6g/y6ZQoWGzmoJPjQiYf5nP9j4EXcT/9WhLtitHYwfaucKY1a
PJv5lcG0OE5P02vmvLCOl0uC4ITt2zLTYcHKxEWEVVbeWUv1JJt8dVZDgYhg55RDIoT528AE8Yx2
cjbenx21Y7IbJuoSnY6e9NM5TX3PtC0XDN1XIhJWElE3WG+v1tfW7WWeDwa7jPsfvQOgbekkyj6b
EDERnmb7qXlEhuEVGcJzKdO5FzAVyHBePEALwHWd15r/IdLzdpEHjAuZ6u/YoQtOtQ2R9NzXCisW
GFPaohbJbGNRLQYOOLQdb2Y5lJGyH40Oeqt6osVWvzPfLFwi6NMQ+MmZgGcsIp03ln+WmgMUk8/+
uDAUC+FTt09gEWpfL9QRfajN2ntAPiM85B8Y1JwYFboldYy5Yw2zGqBDi0rhCxq2PKxpVwzHkpuP
c43o63ahckCDUFrOkMOYI/CJ5se0jcPAgog3ldZgeoia07LAbXoSOXFBFLmdg2nZM3/ITvfe32SC
fkIcGW+SlX3XjFE3rVaETJKHxudvMfvDl+oBLiexD+byHA0reWIMoTJEYjR9kADhHrjp6jZTnKli
LJgHKJi3z/MxsUerr1QPH7SgMgd0IgAtXN3Q8UFQw46YqPwnViUCKHYrfkpj9kQGXxT0rX9oHstt
UhCxnleyWlgVJPupk4CtDLEsKMfZ8z1oumFUSlblVkFlR247AMT7I309QIET72ERCvVX4j5YGCfC
i0KO0HPKYz16cw1ymlgSVTbEeR8PeGi2x6WrSdJjRtveJt/BJ3mwC6EXih52N6Nxf1SMjp3bsG/L
36X+b5mnZw/axHQlkOSjFw1ksm8I9VjFibr7SOGZsqpVCneJi/bYH4b/RmRoTTUVoJBhCDK7aae5
OhY0lwi8PbDzmJ66ewgUmET9NTqlFYpIrG3BUt77glW5jgiDRkTmD9t2ONhYEomM01+n2bKZLf8b
+HSYKLRe3B1P2lhT94eAj7Zrivx1DRnhq9442YXLkeXoFJORCalDgKxyWnX1jp+f2MY87vlgOIb1
v+VTkjv0W3k6jIeSxNZ+QCJZpNkpUY/TouToHfXOfnlwP+bNUEAw/v98OlOEbrCZ2poL0Ad3NBLt
VIBNVP13U7eJmXFKMAaKuT+iXKjtbXrc/vOFyu3cEGV/nI+/S/OAkT0DzFlFChJeh8zTy45lX3A8
h6V6+C3N5+bhuQqERvgpYzXyB0kv+GQCi4pmKt32X0w8qHpL/LwMtgtOCsxUKOdZfEUvSs/jBaws
VQYjnNBDCRmG/V4Oe/GI39TU8EqjYjA04y5cUYmtRtNi4Rd9VWMseU0gvHjbWRlm7YCTWj/y0gmY
zQyX7P0vq5ORJtsIe+8+tWK3urXEOqZRd7PGZMTApjuLrpLxGXanzjRQVkJamzjx9XA6HcZDTEFI
ggYd3FSCWCVbJmFf3O1Dj3Pjo580zqj91pvMbYyxLzuSLvxIhop0Pjvh1NHXBQS4XijMp9ibdsw+
5mm/LydaHLs6yHuGE2vG9XK67yVKxIDgPFhg0mjlqiXVKiLvxH83/1B7gBSjJlcFdlR4GVMcR3AO
bfIuNqmOZ8vss4vhSU7eELOy5TLGRMRqcHK/RMLnMy0chBuf/HbIfKsyTY2rU5YBUvKlUg3o9D5s
dxW/6LC+Pl8jZ8jgb3phX+zCIHGqaHmqQAtGNE8ow8e6ScjPfALQCpCFjZJ68XweVSFu7yJiJ2bP
J4tzgWwxOIbkYeGStL/1gZMjJwctAD1hAy0iGX7r+LpDciCWEPg8FB5n9aK7ld9P+jMILvnmZb8O
hKVoVUbHb2KUNyiAy1mZZ7OnGezpouRSwWu48yqv5wFsu71pDuTsC48KdJf3gslbwcpVkcU19yN2
hy+peHqFH8TVOyWXrWc2hThLjP7PP/mvYPbcS19TEjy+g2kpqC4qaLnF3WxU4WSVsVekp8qS8YKQ
xG6gv/SaWCbYEu4lFbopfpMPcwgXYHsHI7PSZNjleTObuMh0txieGqZ0vHiau204GIIPerG95Xpo
78CoIkGYocZi5g+AH9MK2RQSqe4jLibv2FKcx+SuvHNJiFGRQCphEbW+yrc8Ud32oO+4lKjDFMGp
YxQAlum7+3BsJrK1gRv53ChrHLPxlHwzO00e5q+24SB8z3w0Ch8TGOU0wmNYVAflgfP/AKsy+Hzj
ZBpxOdcDU1wncxqDGuR8nbD8j+ugN1hu3/tvry8zfd6p1m3aWeQUW/wpkXYyBznX5COLwQ6IFiPc
8nUkwY4cWwCMPWhpNso98vasGMKkYdlo4fxBLZtLo5lq+v4gQAVrpJugJ7Ird6xw9d7tO9Ivrld3
Gka9JgaCMnlgOKufJtcMdyjCmWYg3CcT/WzXILIXlaEvFr5D3W9S6Fg6GxPE1Mdw+2sy/ynIUnN8
HZcmphTE6kXMJeJNppyH+5WBL7mrNITC4+PbjdThcmz9PdJMDmr4JmhJZCIubMWZjQfP+SUN27dd
7tTAAjuYQ3qtnZ3rlOrq/SAwBzR27hiSIjXPZNk5PXri7tXPpnu+EJyqr8N24BYvR+LBRceIVaeC
6shv3L14LD6RKF0+FpodLqY815UssW/i8STm2UvUqGybJ7y1dQuOwOYx9jCUOqy6M6+JoK4tn9iC
E6JJt0UmhU7YjJvJ0GJt6WSvkNjBmjZGI6xmbsdSAWMapcpcfYtYzMbQTmx8eYVgnN3ySv2pWLZs
Bb3vbWvGydREoHpXZYvgCcGNVm36/ZOdtTG7kegQZTcQSASck/wbPwG9nI96Cn0c4CbjH8jiDAWb
XmX2eDAZX0UCaR/YsDT1IGf811V1EdRF9fFeZ9dKJaQJO9+NO411WWxksKfa1a4IGPMOiiyYZlWe
cDz4W2fFRoO27HVk0O62v+LPGoq6S0OU0eXEU6WLYHduEl4S5PkW9kzV2lRV6vboyxUfqMrjNYXZ
jESmaNSW36fpQ0ZLkxyroq0rnxbY9jKGz2ZRP5cb8Q6Mr0Gif63kUYKekjKiUKVBy5BzQTKYEgY1
jngS3SpZ5r471n6ZjxMkr80SE40hZvihbRNtglvidI2UsVO3FHDirZNXc2ZCajwKbe0sZCFREZAJ
inCIb4Fr2qEyhYdXvI7XbS/gwwu2j0KoGHe4KjHtIaopUpOcdkccnWd7bhYBrjt7FQqYnImxYNh+
lkMyM99ZNiI3XrqvwcU9erQ1CZ+xW1SBDNhqTQ9hbcWIX1/FsiTPQj04e+hbo2e81pBy40izfPG8
wLgag2TH6cxQ2nEcMPqKZugx/v0PWadtPeSS0uvt52nY9Kfikv3BrlgUB1IOi44Pf+9x697bio+U
SVGTB3JnBFP+tFpOFWpyw8ToHCWOENNdctFs5jzh3MTGERTFgn4A8l5+bEctl27a9IFFWikpT5vV
J967+vFLEiMY5Lb0V9fOXK565ypA+IdWMgi0TcAEjV82W91dtrZcDr2dFLaq85oZGrAJ5gzVQzOt
iRsUpyCGxhxVK/0vNLKN/Z1rFcbREA+JISOzyjIv7mm/+ZIEYDVota7e7LE9F1mxI9cp9FnAdrFV
Ate6W/c4lHBPeGfy+JgmkTnYK+CGukRJDkzcmP9Bj1JoitZmpOoffc+RvsEW/uksQDZiOPBIho4S
WlW6xCnR2AiXFAN3PNURzmTXpbx9QZ9IC4BJ4Ai5bUofXdl9ymMM3OVT6+mU+f+jHGpkeiRazECM
ineZVJpcZnxqp+vZaHyiv2egoPV4MIDM6B9yck+3nMhw7ykBA+AUgVhWxh9V1u1JhH0weHJ0SP3p
gQqAmXV8wgxFH9M7rebTUwXagjTHMs4zWbTib/7kTyxldeMe3frMAv0nzrIrKxCErldgT+aOM+lf
XG7ygarqktZE3r6N+P6hCnRnFZ6gu7dKwmXNT1IqS0ngKh3KKkGVkQOYaaSVLMmSF5VIIS2nzeDd
2wprprD3Zb+PXmjRxQ0DBBr15TZALfxTBHVP54Jwox6fskpsUuUETDgDQNoqv7GYws5mezDGFYRJ
BBTHsWtwNxkrcdztxS4gxVoZDctz6ARPxO3faAnRjlXu8TYvhP5qmZhTHvNqutfb3ik4Vudmrt9L
GOcrcu1PbEAoMdRHwpaFuj/19V4JzDLKyygUHEZsjAbszAdYJZvxIMjwVhwXakO/Uxoig+UchxiA
KUiycf6C4b4qpqt0pEZBO8SInkiDzLWVDv9Ugw+M+1GvfOHgUrEr3pKL1k3q6QbyqZanSnSMyVwe
a8l5BJcOSIgVetwivvovm7S9oz5UF8AFhDDZOk/UheF0moZl6eFibsMK1wBaCWHranW87Kw97REH
mFwf8y+GLImv0j6lzuculY9FkLx5DZ4rFD8EolSEhrdx108yO07tIKXcRXY0MQVTMzSHD93ZS3yt
nmOj1zJClcdTxvme1W86eAOU7IXfkcYsdoUH203WXYz34ksbuxIWdlXCfJqZRgXEgwV3M/R6UqMH
e8wNAmlG2UcM9QfP4BBQLlyMe/hjSW3vH4K1GQdkGI7GHrI588yjTToQQaqxmAMR56Uns0+h35Vc
0BODh0QRN9nk0WNAL7ZQPyHUPfwiCHpcTtDVcrKD2FuDV6+qVSmP0a1Y7H0uwYbpzSGkG2IaawVQ
YkLjzDNBZK/5x47mPUVtlmzE78Lyi2t3it5YyTGNJSZF6haBMBK0KQFbwVAZYcMdrZ4y9LOVVceX
Kp+uuPJ3B+eDdbolV1E9uPygSxygvlTR3PvPWGu4v3bWzxv/liY34aEH8QciSaPcB5uGYBKtcamF
j7UkxxaiixAzKSYt4VQGDcaLoxqOHcxspuPLY+MkOw7OJ2dfCNSzTRcH0jraFRz4O6FWQKyB7VMs
OIAndgLNxPjt9X5aAtpFt9k8dhCfUEB4TKUOOMk3pMf2tCAm6ZueDGMlA0KCFEMtUMf3rDWQv0eG
eQ2gv3Jso5WVgvOHJOZfRcNISPRBrL0MpB56DM03DhR6txJza0ueOpBGt1za0hg7NdOYwMsjh/0S
ZNGOT/Jh3gatEXNOwbllV9zfcubyHJsF4FStg7j3gNeUFvWmAX14qvAIXo/cLN/N4EoFRfxWwz60
+frLNz+erWPyeBNFAw21TvnxreF9Z6I3VN6v1FRbPEggnJmu8jnA4I0jjOts5cLChhTLeEwQnOh7
8dpJWWYCB8tBtPBrOTLYJxJzrHYI/Mjo+hYj6AB6w2Jjt2bJMDN00yq83b0QYaYNNl9IXFNV7g4J
IS/sn9ZuM1Zk+9Tgn8TeALJuDXZJ0wgB9ImeHpJLiYc7thrHlYwc+8pxzetyXFiIPY2RSetNVYgG
0306oEg1MxWLcjuOqECefrjMVp1d5BD1uRPCS8tSIU5l1nGTb5ItHKMR0Dfn5AO69z+MBrpIu/Ua
WirlP2i95ZEE37ioTNYS46TXQ2D3wySJjZgdiHVnmR1h4zyCkPr8Ec7UMo6DzSPb1mgDhI35o1Wt
5PzT6iwNFTfrdr2BjaHV7cpST1GY0dIbAwVayi0QNS37WQ2aHRbYSzDdLS5mqliq3CHWJSrCbxC5
IWRVzXINwi+NqfxBLHD1loxpr11oWOlQhu2dxRpW7OLk4sjI7wylIIOQXPYGUOw5Asz2FiKMapD4
v3nUJJZGWT97xzYBsdlWVZAze8HdJy03wePIgbnTg//yL4YBFeTcPO7nwaYiGg6urrjuL/eMzUGr
dh4Sm3OHRfiRLDKCeV+Iv+OFt+QwXXasLQVs6OYSJVKYBObyDtH1rNEhDI43CKJNkYb6UgePoXp9
0jfRelkl0l74L9n0KNpuo/S0DQJYHkCF3FxG1M3WKTpbPiJw3pkCQDMbLdlfhGI7KVHtEv5hgp++
vbuWOYgWDeGbH8CXIv+Eh7txnNfzsbYRqtJMbcqPjZxHa8saUNGzzX+AZ4e9vImFkfjUAWoYuKg4
uyeTLk6UbOXQX6dMme7A7LxOlug0RJ2BBaKBGtxHRqiKz2aCkrW4VTGb36e9GW8pFGWBEP4x1dq0
rRt+ZD6IUNKasP8uRKoOsXcekR6DWTqqfALewfKoD8M1ShN0gP5ZNoETKq4G2gBIT3DJk0YJOcFa
uTxNdBJny4/XZO4SmWZGxj8o13jnRfXRy0VmqPocc9KVU3MA3z49NMiDmko84ZOGVBVJGht4ckCh
OL8aWAespFGgFvKnWTwimYRuWh729rGzRpq0HiBb07f2KTJ37nUZH1EN4GHkfaNGWd1O4vKs3EDJ
6PorygI9G3bb5o5p7GNwvsBCW2WzooxZHSa83HCpvZJMy/15YTPw4lcup7WApSJBMIQie6V13jli
QJHt1TARrRnaBfS2+FWmQbkRnhQS/POWSrRwxC0xljOoIey0dFc4dGmBliWFaRyMJFFv1pVw01db
EeFG4PpXBcL/irv+9KEM3xf7FJagUm583mQRdvQ3pEd5d9Dnleushz5EJWioJXAiTEJrwrvJijA3
EWI5rfwA6LJD4tVCcE6WtsHMyU5tTr7yBtOoKpg41NpSRtaEszxqaw0f7mqOoxW259jPQFSP0m7e
gNinKvE5Vx6HFDuG7Cy17XkjvQlDSZZGFvbDDQRpfEhnbFOU0WGCZO4r3EQHqdsPAAS0N5rcYcVI
TlsG8UlfiTo372fRsbwn81V8jJq/I8zCLMAZxNGUUqu25Lzsc7Uy+Gin0Dzjgnfh+HcnphF/qypQ
RQvb/sIIijyGlRyJcqEeXa5dHBUnWGWmFIbsGEfWVCULUiSSjKqmgr0RY2ijvXvCW4AtoNncOmto
p3aCZ9k3cJMEWPTYv7Z7FbDO2+PW4oY7JuE9UEDmnrE0qJyPIibVVAqd4QWOZ8au1x/pCGWsrNdu
zMjtEUGJPP/EshQmdfSCZnbPRLczHxhoVNIp/o4UuHlz0Ne2VHJnzEC8aOUBiZlaass85X96ijQ2
PzlJqDvVmq3WqAHQSGJ7vXcIIOLDfHIQ+Ew++UcYBuy3bW0ZdCXmJ2XFepvK640n/mfEBv3mgact
iSymZmpz0Njbqa/0lnIbbJHnyvE+zvUQkqLrDsTlQJL4QNz9eg4H46aDJ2Y+jsJLPSOoZQRoEFEo
EIkTmRHVT5KUvwWNZVGGh9FXdv3UWpf+xKeWPDfcY4kteK5CSaSJEpQWyfYaWiEJgzlyEzaNSRJI
DVTQQnt99CVUPQId/v2dO5aR+yBvES3DFfBhHHO1U7NknFyIetoo2mxC8WKOU86wrWRKdk6/arU5
t7q8rrIdQZCos/GB2QNKmsP8Srk9AaePrQ8m8v+xtCN18SCAmeV99X2gW1EMVED10ura2fGYofA0
76GIZFiZ7HgPInOtA3iCY1WqJdxPxbnQp4wOfgFIDC2H06JT2NeE2qNN+eCsXFog1esWUeL/Mzu5
nrlustMKTkjNc6jV456kgsA9rfq1oX9aUnoiNIrr/76Atzy0fruiTuhJxh6HxtMolTFRj6YbS5yJ
kt69KG2udZYdUSxbL8tfiwgDoYdJHTtGg06Shj/7c7+5K0QDyVZ79BkZnjAxteQbZ83f8KC9/cEM
Y5ere1FVEjspcPJgD96knFrIHjK9XzfPfWgpQ+jBU2d62MUXBrKgD59ckCx4yi9Pdl9vos1N3GAB
rZMpILg55G7XfYAhL6QYsLL7sa1P7uwZMH3+DZ70ckkj5sE8RbG+7+ua9j8IhfcXvO5+TFxMOMpb
zBIJFgJhdINTk/DQRwdQSC0zwnRKHzv2LodSo3C3pOtXtqy/d3f7Do1hX2Lpygx6hSEs8bs/yeKy
nR4nAhZI5/vhwG7E9u+qz1sik3pyJZS0I5wf3aDKDkDpknblseyLZQ6Y/XB47AoZdXaSSS4nfx+q
5vRXgiZkYXNhObtMKnWVsEwSfIsHjKSkYG9wodOIP9XDUUCJIcmS6P0FLTfshfu41JNR6kEWKcYm
WmECph3NwaxEi0WvRSsllvsyhhHsfxQmQKj6Fpi6tg/QHCi9cam+bCiGakFPOem+uATLIzEIqiOI
DIgf1B29t9aNEeJxwAHYYLwzJpY1lSdM7LQf1+xeQMaY7yKtqBgceWrCN/pEYe0THvn0rdBTdbnE
/EYkjidCDNE4addwYo0m4/HnXt5p4vHCtTS9Vjeuawl0034rf0RxAD/SYcFlSaZ9NUixFWdYamhM
7ndwRT3XPfCliW8Bkk3hjGyU+EMtBEOXOWgoCjUVQO6/o2mo82+IeNHM9CcZ/tdQJHBlueuv8NlX
LcDWaVblINA2qh58jOWQDYzeW+FG6vafWkkqMe05zdcq1n5mS0Qn4RpAYLH+nN1Rj6Ibb0YWTbY8
f7boZsTjC+bdomvz38DG2v7sPEFDOPPIdZjk904zRDwSQLRl9rRW7JC5dOKF15JNWbZMARcEGFLm
DPxF4RmLHn+Feyd/UTjtf0O4k7BGb7D7kJO9jdO7hHA2pHUfkb8xEcfjdcwcJE64IjyYPwPvoonv
Q72sQLM7J3AMo76D+H4LfJLVmCqo84atP4t7//kSbQHOJP1xc1EUFIvJuAGZtma1q2s4yC1BaScJ
ZHNmsMiO2gzirJE8VX0IwG9hvM4iuSbf26/aiobQvDJyekxpsb7WHXefEx7A+QqpZbNkVdhdPSrm
XzT2GtrQPhZC8NwqVCj7Nzy7kddfFrD+n++QP/zUHsin3iJKJisvXEClfpndWYBaV47N0ah/ZrIw
0QV2sj3sQHbEsYwK6Stemhceq0WsPcRp8sOEdN0NRlbtS8RpIrqy32gxeGgRL9s4g2dFOL056Ws8
fQdhKYNI0CLWv/KaqHasR1jqRk9HYyMgapU16WcKjQEFfSeQ9grUPZrtN8xh6DqNx3U/RiTREMb1
cEg0yJAWKYqWoqfPAL69keZDgxaTmST5uV61hqkCQ1DVG1UcOGzk5MhX/66YHUjLmXsFhS+RDwRo
ImK93L+etoV9meitpEcoObxKYTfaw4JtA+geduhxPs9U4UnXEPxRy9L68CECcB3aOU0LkEF0aZ57
RlpbVTx9H+4GBxQ9zFe2cA9BC/q6/tE1s2rY8t68zZhZ1JLZPKEcEu4vKmE3A4+JLzSS0MYZlz2H
leNmYtpwQz8yvpYygyqPvHhTOQu+y1410PcA+xfKNNN3MPtBHlW3udHbGd8JedPHiEtRtZQgcqpa
RcBLJm6zDrqFBUds53ODGvMQiX12ALv1ghU0W2f92QXFV0T1nXBS2KDCt1AIs99BvELy5zOtOF/l
iONH62fHw5xNSnGgXmERgJ8fS1Y3m3LN3yQPQyntrB5XUZFuR/U7eADRPgbQk6h8cEyGC0t2ioY/
omlvnvpk6MrCQTPWCHAf7qclhd7jAXaFKfwh8nn8lDnBRSRPZK7DexqrkOj150GnFDx8DLttt6yG
BBvecrbqOpOzJtPMYDt4979uxCQREsgqszv2S8IoF7By/n02Vy4jVTiitG+oiBfix6xDnsjQcJ5J
BKXBju7uaw9fVSde4wZgGMrrhNno4jRZWB/ggqQi6zQWCjGx+gcxrigJbF+vg5HkzB6RZSAqIK4d
VlM+50AwOnobj8wQp8yZ2wd+ohdcRSDVcANFDdHZdHI6L1k/f7+oI+XcCtqDyvZFQYndxWfxeI/y
t8C3FifmIdfUtNyFZ8VQHE9YXt9jDorwwKhFSp3MOgi4ft4Q0l/9jJfu7LjHlRSf5QA+AmzLT0ZR
9z8Ipvxt8bkJLLg2Hk8EPy9oM6JcVG5/ELpC78CsF47kQ0cyT+C0mpotbcIu3dGFUaVqWqVFijr6
WCdibH01DFoJKj2SxZR4MVUiRZvXLZFcCEwRADYCsa2YfneUAwhWIe4Bl/6lmxHT8/p5SbUfqAgI
S/w3V5DVXPf2ptMMMGE3MGAoZmwfgIEZBeAFNfM3WliKe6YKBwDa7zxJzYbtxGn1Ygt7Bc9NBvz+
fFG6dXAfiTBZ3ta0nWhrUvMif8AORggrIF4H1ht9SNhIRzeYVPKjs2JdpDVJ7Gr3JgEnb+qVcDEw
TtmzFTT7mZse/5O2FJher4XrfBLA83PIk0v7PnBu4fPXbCec7KrGtTJMRcxlvJt0TGLfQl/W8ClK
p38ibFf+2kMi304jDjyzcNGIfZPFQN2+BRzM/GvOVDpiVmBFJJ1PLk0NBAsnwivDS2WIK6Hj1Isr
6NIH9t0gP1TJBN1bAqm3bPEiq7OciBASHwCatjTiCFbLt1FmoVu1eXfaBDlbtPwfSb/VJw1m9Hdj
GmCYMRXGh3+1928jVY8qXd2MmLZ2vtTtBrsz4IHNXGRnEEwZM/PaFyQDJw4HMboFhG7td200Rxlh
PmSuYp1fMCxjuugWrl3vSKMUMjZj6elZ3zQXw1HrWaRqXjGbv1fmnojlPjk0e8mZvDk2eZIFmu08
S97AdRcxdcsd8OKtHgFuOFeqGPs9xU90+HZImXfx2lHvxEQUbBVqUn9B94my1LVHEEoLawuv467T
orBjBPaK6CLf/kpvsKpQLQc7eQKOmyMxuyKPX0146ucCNhz68janm918frqVGBgkxJItdr3c4QH4
YG8Wxqvfh9E4KlTDwSiCzYdUXqC/wksa9VCGalcatO8ZO8ZTQjZoljqrmnzpl23prdOkUp2ddyBW
cQ8BKWxR3+yxJ2qG8YsCXz2uitUgmMG191py/zOqQ1Id636+HUhKQKwNcr1VLsASUkymhlsRzbrU
7a78WHXG9K5Pw3J4I3PolNgmT+s1AizMZS63rBAD4lJDmqlbswO2iXsI8qtkYaWKZxUuRhY2Sv0r
m+IeWZKOrjQMiNFp+kd6Y/mJ2ql9BJns/OpwDYMZQ8nkOOwKmBozG/8XLBcR/d7kO788gQ7NNchG
i28/shI7BoEbNSVvygp0zFe/Y3Rj3+/xjhIeACXlzs/uUqDMkrABC1WOKHPuVGnd3uyuSBfx4zjt
iL3i4jBOG0wveC1D0cw3eeQsR5kOCGH5JVVDCm5a68RLwBFBfmwFPR6u7+LsOTYVz+iLz7CEmnk9
9/SEEe9fqQwoc951RMreEwn4Jd43qa6d/jwoe0/1II+VHHPiOyFF6J+PJaqhVON9kNIFPb/SldTV
XBVyWZEebQLdOx3kIHjBlbRxOBt6M+71vOAio435goqDf7QhfyDGufWCKY0FFCtlysZERLPjiQTi
Smbo/j1r6zmIzYWoosySTwSj1UyHR9UhXaGWlQwUp3pesr6DpKBgk8gaKPweAclV7mUMgoDzdxpb
F/+eTGUvRXZzqjKFvFjvId5h4zBPaBWB5nDJSbn6+zvY+IVKt+CEGUH6Hfw2G5gnCyz2YDZOoATy
1xfHwEL5AMHsUiijpcPuMO+ryrey4ZGVgc+tZwHvC+eH+oey3cQHwqWHu/zXZikoKoRM6JbC2aYC
5xQd24ouHYDjMOX+Cd6Eh3U1Trt2NtLHMh58QRMBjDCcT/WKBRb6ovxp7ReKKiDohwpI4r6QFOfx
4VOrObG+HS7ZV7RrfRjr566K3fIfZI0TPqXUwaKmBCiK4euyj8aPww6skEc1GUYaibrsg5vi+MDT
MqQryovmDWQaBWTKGexsKmjzRsTHr4yjuO7agBVFs7GVZmmou+lT1csT1FTKhLBDJ5AiomWdYyYE
0u/KGTrxBulQ+4JB7OBJf7uhVvojzuESbSuVmzDNnbC5zhh2LeoKqgI4nDFJiNZAC6QFjIaN0Cow
qikjHKk4ZqlMMPMJpZxFKnSYdOzMh2P5mY7AWndrr4KmGTDhedRS5pbGy2w/3FXPvnT8DYJ60Rjk
XVOscqFTnhZKQh5Zm8RDfLhkqJQYBoQph/K1lvklKGbaa6ZH5ryreVCEILKrTmgidUwCQfPgDFgx
LkLrUfVxrmcI1VND0DcdjxD8Zde3jmxIbDPEajqqR3eSu9IuLFntITjZhqnb9gl/pKcfJXV+jT3s
1j1jA+1wQbRU7OArbb7OzWNbDIOxHF9nl2K6dPlngtcjnfux4j06mIo4HM72wmKCiEMO877OkUd1
o3hhF5V9ZYe922b97SfIJWTXIkofEFtS/R6Q7dCyaz+3ycI9Hmr66a4tcR299RoLj6kBU6iLtibi
AeqXS6qlugOx5ilZe2aVM9NRRXZH2AYDtwv8NZ/N7I/y6y7VY4idWfZeNku+tVW+eM1IjDBK7gBA
llVMyUsXbS35rXnaXlpEIj+mT3Ar9Bq2lnP9I/Rz616lRWkBPF3rJDjyh0Hiq5hQlLh0/T9IXuMT
BM+jVib3pPnWXXo280wJV1GvfRZ5WR46TOIp5R7hZ1GKdnLF5iIkIH34POKMqkeAUKGGdEFBRpym
QCg9FiFm/HHQnR6Hh9KWIhjsJ17O7NCi7pR4TPUA6eK3gp5ysx1Pt03jsHbbsK2e8rDRIwZJ2z9w
vUlsxPWEwooMef9sqpYCN3iJiCpbZInAEx/xceE+2nOk81/lL8kQROEvJhlwIn99SXoCRNhxlVpf
cFCLDE8nZf4UhQhK8NlTcfUHHKignj1SwdXnsbzNCgpp+sR4u3KNrm6/0x0lXhMrLVm46uCewtLN
3gdMc6Djx5l/lfjfuZ+n5RKxIGD1V31ezLJx1FJ36SQZGSNH4ToT6p6Dj2z5QDZ6Azjwe/q73MVa
RnshK+zAFJFXKmgaF4PHb3tamPb6WMRj9wquVU9YYw9tcFlkmJQlX1EDfe8y+47DJnIT6OkWpKbz
HCuPV+4ds+NehIJ2i0e6IpvTMDYfJhmPKDVKIozvpoAQvwxeYjUDjvr6pq7avQUd9g6UIHIxMxbX
odn/wyNMTO1voL+Bsy3UlAr2rOCMm6B+WytvvGFcNeQX1Rh02x0/QEQihc95Vr4w6IYVzCyemzee
F402+icfKVpdBTLZQSWdCx7U+JL8PudQEW+qhAQMMGnylt4LgDuydnlMeyIh3I72EknawlkEBxhG
Ti4rPRs/VPFrKcrf++G6s9AprPW8DuA3SNKDuqDxVapVR/07Q9yzN+B73btl4eQHiwmu8+hzCFBG
H77AtkvTCGqPPzdnn6UB/WSqSeMiJjc23TTpvKqdzrLhT0iTNyldWK6vb3FOXmRGpOPbGceBselR
O5IKYsVkcEBejiQ2TiUTWGynqYxFhs8rrsQHQUK2+dXr7a/eiHd6eeL/rkqaI4hCAG8jVNC41VDV
0rFkwp/UsofpNZG8/glQmz+1p9fYaNrdUT7phu9gVD/MizXlFWfbQ3BRO2eel1pwSqKWhVwwio3v
znVAPkUSuHtszjEvwXUm8DtLe4eW5PvXmD7QdZ2wScSRZtA8Jz0HGn40gk9CbpdLukFhjrtm6n4y
GEztwR0bshWgBDjHliJSAnptyb5AFY4jkunhvmixq2SHTe5fwCPm8YcHjgLDRZU1OyMtVWEavnLv
ZN/wHaEPktYBMTDZfmx3VnCs4a79z125noYs+b80Zo1GpXbl61XbM371J7Hu0aT6YDlSRYAFJhZ1
IO6KPcM8r7xsFpdpRqrwy5PUmMYRiPVO9JJX5ws6Z3N1nbvghZEbOtWUBoaIl23AVT3ran4MnjUi
6eezWyQsXeeH27BCFG1qgu3Xz+7mqvLbZdT6es8tJ8jMSdPEtBE6ER01Tj/hsGbFfhNz7g/VXSTZ
wfSvbgkzauhSreXtAmeWwOpSfSMyyxYIppPFQhF1k1NVhlGq7MqwDHIRZZUhaAnSNrRMAYAyKt04
PszouXqNit9a6gN7ziPeXw20cjHBAdbSGdM2TZByhfPoLzZD0kXo+qOgRY2rJcv1bzg53Nq8DYSD
0iEqwGP3ffYxYQ/6Ee7FIZwHg+CxffIdYabLJcT0GwrlskBHaV3G6iUNMKdrYEzX1qyBlITC3hsU
HTIRAaw7UbswInPplNxljn+13A18jnfUYjrEnN61e6q4C5n+cHYzGWDEdY3PSp555nzwsw841dh7
v7MgGb3MXHlPGx/dqCXis/W65M6d2c3KusejMaYkU6Hk1Mmw4TfvGFOStMjoFOkjgy+jOin6KYx8
F23KChX9CI1SRtb2wUoPXl6C6ogFsYB11xqpbconiy1wHYascUb0CVZCkxUM2EQMkv7ow0aOfZjB
DuRJ5xB0VJbbh8Vl9c9qcoBT9X4lmQYB4x5kxpWjScCn1TDGa4DfbhbtGfTkLrw3GaN6TVkqB0AS
m/bFtu/wo3f7f2t8+6c2g1c5ix6Q5yqG1vaoZ5xaKVRpdLz0A18tULjwy5fuMPt5H0vtRyZQlHh7
gaQTr1OHVQbnSLs72Vjx5v7AkHWVL/u+iF2E4rwEGAzaatLZz6fk3jeFV6yfY15x9DolkRh8Memb
Tkp1t32qKJas4ffl0Pjfn8w8X/9PWfxSt8M20kUCnOsLlOFL+OYzkxUcoFnuVUE4k3wz1Vf6ZG6q
NMnUeF5wKI4QWz5a+gIObzKLIUYeX1ikhvtaktEh7Pu/2k/CqYf3Q8W8Wpltxwas32el0fwfjh8I
npZIsSiBUYSdZK2y0//b/PBGqjA6zlVyoelc4P7IWnRmF9K2fdTaYbDkShvoLxrZYlbrQ1QAa1GH
iuMKEfei1lIeQsW5MAvpgIIGrXMCszPsdZhJoeN5nr0vQu32kyPCRvtQucVYPgbSEvduHXjsE5kN
mSfHsspAmG6hvJUh7LR+oTE/it7ltnJ4sneiQ8hEZ4K43PgaaAo9DWZ0h8aWQfewkOXIrkN/qC8K
NOJr+2bljle2IU8pwxM+At9k7m3F3e9xKniUDuOLlZTBWJaNq6FREC0IB7sOvCV7M9Wr100t83K6
iE3CHC7uDcbZAOvgJxVL3FqVrP8wEtwodUDwe8v+oJOUlUQBp3/Nm4cjki8R+fU1aR23mVG21R3L
smNIDuUJAxGW0FZ6ZHgrLmWOjK2enMzZypT9DNYC8KgZYlw2yYBCr7dVmaIqGYspCgfXuPOwgvaq
JyezyL8tMXDtpj/BfxJUn5KAESEaS86BtqoPvhSBec2bvL/DRZmv+doiOrHKrmvjpxHk79LJoIvr
JU6hcfZjrxauY8NvGiZP4mIFd6b26XFE+E4v/AqussWiPDPorKxej78dPs3zTMC3D+/bsKHOlrPR
qCfwHb891gIKNBjphaXqBILDcqijvNwn7Hye51D87bgcPaM5e4b5CEcxK2uZydEpZeL66m7nMapE
jWJLg08Sb6pNbLNVaZWuUaM9+m9GmHvM/ZqDAOA5iYqs7pRGiGUqdYieRbXWoWCkiHNcvSn5JuCX
cikvFfRr6T1oJ3UNifU/HgwA4bR6YX6/3Dbn/1hnoLcCjfGp1rF0/QRYxqysJCinm6CCjyu1f7UE
r3pvYMtQIC8U87spr0pB0pl6+7DT8K28hKmfFw1GjW5MuAhXmeSblUIoGfQKVbtjqi2FQjunTV21
/BgfRQfT4mZZhu/WGdAq7AdhaSB4qqGBcVJ/LfeJLUMmTD7zagW9qYa7DO9ez6ebyDOPypQx+aER
EhFKj1MFaT5d/Nm9ColC+Dv3PKjbK1eDw+BRgohpM0njQ7jHZvFAV3pKxsEq3Z3a7Vea9rZvg/Y3
4hScgXe+enMu4qKJpAsKGE2XmvaELPYlPlQMuM/D4F57aAgUNlfcQPuzP0Yv+snjCNc2fUqNmlbb
yc7jRPKGOKFc80gAk7Nfe7yh6Ah4AIV/nV0DXwE69uClHWoJSLZCiMKWrW8JGX598o6XJmOjL2aP
W5Fo4x4e+8885AUEBG5cniFgt3SeDlxIIKMB0tUe1B52STpxYAedaqu0e2DUg6f39jECb8F+gJrL
dCnzqekox9LgzBiZwnqOAkKoW19c2+J4rbJvM2IAe8lzGDgbT7BzM5q8k9QSqwwxCubbTPWQ4Bp3
ErmVsFw29beB07yYTeCIAj/Vrwnzinlr8gG/ScIdlraia/FHo2hDJDoSs/V53y8cEJViUMK+Cdkq
uelVYi5cWWieW38I+/IMh5YrZwI5Q12Zlf1fa+LEq6KPIA60YS2G6lBKtO+PBzZd7JuVLcz8fZ5E
SRtmbxPCx8MyisWWvcKyx14KsJWj0QnL1BE97pti3auT9pXXz7zPgiiiWWa+NLybKWLks6XKKJJj
5hyg9XOifIPWmq9cnWHsE8oOJFazpihPpDaEIkUef1lweUlicOsq2g+t2QXlUrF2H/TaSkeANO3F
4IZywG19BRNwIOoQw8fWhHEFjdjNWZCK4F5Ms4eHi2Ze8lprmyEjtLKmOmj/EwtU3ujQ55FGMTrh
bYHhbTblI9dEGiKrsZhMV1qAvcLHDrQI/BNMZypJvty1M85HTWdMjPIHflOZ7tlIeT+JLTC/ZB8u
Lmfnx2oqWJX5xb2G2Ts/cmUJ07cxgu/3OmMgia+sVS9GiDlH+xoJzOOCkjMnJcorZP9K623B8hNG
H0CfRQbKK08xki9vrikuJacY4KkvyN1vumXRiVxDL31PcMYTn2C6T8uH9LM0E1jXdt0QEaDe7RXD
C2Gu6jhNT8bdUCwv3fNDL8p+c8kBIM86iCXLE+x9GucefFbkhvnlNU7CCiWN5tJMRsiqbPr7WaH2
jVNe57+LADUIQPWBcM3TzrD66AC2rAg/wXC3Jp07aiX6Ll6Z9XgeC7F1vZSp9n4hJlr06gYlppt8
Z576EYmFkkC26c/yweX8Lu1LpFWSGwrIUrpE4mLQUWv5p+enRqDmrKRVtW5rVk2Yk9WSR1bmQoD3
2cXe52i9dvyAoFnjmi799FDhH4bRYZaVYa13bBavRpGpzEPJasflkum7gGkfPHp6dOZefGZCQL/y
VYABhQ1UZVQkymEsD74Tjv/VlQMWGJwHhNMtQqrVK6u9mpdGWTvL3/7cmH1awYTcN6BE5Mj4JJoc
POcpGGkSOi73kU1YMpckOjgYMXNuXpzHrZRY3BaU111RGwk3wLnzZX9DwEfyXY7rJPO0X2JScryL
bfLipMlbghbXTm0h3vQX9WcbB2UTJwfg4Zu0CA1E8rOWLT+/JmvfZgdJ9g5YRefw8xquFIcurZ+m
Y2+C5A82ML+tRZb6HKcIuJ0aDF2LW33xNL0PLqvg55G/0sE9eZjBHjjc352Dk2zn+8VfU5380Bt2
ue9Fq0vZYWy9DmEzRrbQ/TiLiir04kapH9GxdntprUlA33Lo05uTNeHdB/LJLPrW4dmLD2/bvyK7
dATBHsGQ+77jgEtyNqEGI/vrLJ7frhN5aGn902CvEZlUk5fYGQjvRhLWS21yjPr1Ei/cwkbfCcH/
vLU0h7dEPQg0OfXpX6n/O22tvPrh8XBSNLmLOSlStHdKt0xabGllqlgZX3z08C2X9K0C8PfNumCd
LLlbFa2C+qXW1GhCgQVt+jStCsJSY2b+Bio5Z7qljuHHjf4jlHRPIT4u4lLS2S3enmx7pteGLja/
NS0yZGk8ltDfSj4P2HRIig2fgsOhFjuVjoMkDQnTE8fuqygtbJcioUreZeLovOH5f5yZZSK9mGXB
xtQhlXGuVRIaWgYFFY50dkPBpavP4OP9meE3GpuDkl7zUuZoPs+86ecw1FTXtS2x2xBBPlfNzOfR
0wb1isKG42ALHoNMe/m54f/qzsOXhIiN/Wm36xb8205OZZraEO0MVxVSj7U4nfOxuUcK/FNAQR5b
7/4g8TI9w98R5mwreO+dlnokUyv2esBw/46h6igaTz75332mO3ss2RW1D7yXlVoWva0qsCuspbcj
uvyTMDDqIRpQ51L75QFWtZDhrGyl10QgFfEXUwgAjHOHmi1xH+amZVorI9hyQTbKORFABcwRRsbt
9BQbqsuuZ3Wo8xOmemWefP2yuwGhaiWzSZcUxlVKG8mkKqXFz4zMKOiXuEVR9mHtgHv/qG5smYDN
vebcii9A3I0Vf3J7cIlUdXwPOAAlxgrxmYxHMykWxfZ4eUO32SwMr6JOPj6Btrtdx1p48j1QVZx+
Qm0AY7eoF+kRQc8oDS/9nwUkfiJtzpWZT6bBaZm53fbhXgEdVBRf5qII7CsDyR2/A26jKwJGmy4r
bmP2PD9i3PrjdOIzhfc4KnH+Safirbr4uTvZRecvfT6WiZPpveoM+njJkC11LjOKIlmh7TpHHDXI
wKXVzYH/963Sayh/TizwyRFSpewFx151UwsbXMGrP3k7KqoiwOB6WiwBQ0i7yuF5kWdp5Wg4X/ps
nu3h5jCIiB7XTfgWzXyNkU/OTF8kdvXEN3XvwVi1EKKOljZ7ml/yUw94dGY6r9T6VZJnPwTXpJIN
WTL0ee1yvmKZQzYRBcno0XLobHke1XJntdWdc0ckQiUDsOKt1uzEhlWotSpXl6jgZrb2xlXzeAPQ
O/QCgYNhA7AymKx5xZ92YeGLIG22n68PIqeMC5N9Q1L0BVAVSRwt91b1J1zc+vy8hbHiHs0Zi59L
vJrbLgiOKPNXa3WHAX2Ai+A9q5VwpoYL09Gxdl/TwxShRj9bqTGbqF9Xw1qsN+6M1/Cp2CNo/A4W
c+LTywaXniWGVuiU8Y4YVDdKFSJO+hKnrNlJKJ8gvGPUS3Ip1FbToXbGBRr8JU8gOh/v2F6uD3iT
3Cg5nxZ3olEEyA4uj9OT409IlY+tHpECSQgSqzHmBU7lWXLLx/HHhMBUB4U7G0Lh8vOgYtUEN139
Xee9xmvhlW6t8SKXJiqhrNa/6UHHbbEgQmp9CEtdowpwnnsgqLJr+ttpxaTuj4FYd+fXtBAaT2c8
dYj7iUwekj+l+GMl2D0HkrzTO7IG3Ok7/Y2TT0RtJNvsXTU4ww29cJ4y2eGD+qhOxoFZNHLITiz5
ty99YOG3/ikAYlG6If+ikW91XtKQC0tnrX0qVLS63oVqBMhC76I3A8UcAGBXDSt6eaVXxxfAYNoz
RTmhVwy7Rml+411CP6UziifukrZjELGNMWMeyElT5xcUvfLTu5mmoklXG+qqwOJh9p6yHvw507Wh
44H/aOJAEA9rMu+reghpPz5EUj39hh7qJEyTadU0b5yEqYw1vwsRXOsXC8+ncUNt3OHIr9gL6U54
0olfVIm2tsLwXPv82PDFldEmQGB37YdzSkyccHQMZsrMLk5GNA/VtunThlfXqZPCbEu84MN2LXc/
8/5W161Q1ATeQePp9RUGHWn6d7w6ikxCNUM/or5t2hNdb1L7dR04GOQ5gaTYAC+O9+WptFkIiXNm
NoDLSOYKcgfpSg0dHPO3fMZuP4xdYiiFj30xlSw+cYGHtBXjSjRFb/92YYUOiW4Rtoq9PJYEbh7H
QhrBs0DjVfhCnf4lZH9XvxFlFveeq0EOwpLgVd6/rireYQi/zOjvLBXlkOr+thRkJvcruvTLM72i
HVXoeCjG1Bft+c5q/kL7mHywE2XvONIIl+QXW2LwSLKtWeeHyT2YTDGGmRjgM9WMiqczDrHiX1kF
kmtIulFLCy3H0aqvG2xsXjb5mtnLglcVrxe+RCHXO3EMtho4tjFEe9kNnP7YFJxsLgff5f+v3hGU
6V3/BgwTpi3NxHIcbvjA5YNJjfouVgmr+d0GY8jbCBQQ0ieZAe+9XcXS15KhqCVLVg2r5uFuQ2Pn
rbdRnNVvcDIJl1CCCQQBYS6C7a0JRNcEIE8Xxfi5jJiQsQZrz/n5hyOxzXMgFTfUSXMPn6G15nca
vJ8oDlpEamZd94IekxcnPxxUr2nglhNzUls+nsXzS8OavCHFvpDoKXYt1WBKj0fkXV+fbXquqOal
aGtZnIt2CyrO3ssB70dS4KuGKraX784LG0VZimzQIn6RLHgpwGQsuHTldJ50IZPJ+EdW9FfKWqAg
xll/CfnZPM3SGPBIMFf2OtwCgbo6e+IuFPjiCh/kkR7PZmSEwJYhC5FxoJ9tS1Cc1+rn4uPAZrgz
PmWcW+pWvdAgq3vXmBBoXwBQ8O0jO/vWr4G63jRsr4wmWE1f27t+KFVnPYONzAozfQNowjhQcGEp
9hhRQb1reV5c74PsLJkyipTDC038YLTR8IH0+zdnGJiCEInF5UFcmzLz0rblv3PJYrmFr3uftrKA
CC0NLiwSpooe+Z9j5zMmUryCLIXKkILnd78yt314RsYHHXIvRbcl6HwmDk34vY+FPkYKaY/WURwK
GvdWQAAr+uSZYWUncCGl7MTDTwIM7PWlZnZszO7qj6IHxGTDj8DpddumLcsLLBW9q8kvwyOXjrgP
nb9fB3lzfkdX9IaCSsuU5/IoREVCf70Qb109+SeOmAwRFzJ/IYEQOd0ai6FE/QnCT0rBT4HtLLG6
YoeBlmzlgueP/kJEmr4VfaWnUNgmFBBDhiUTECHQ5QqE8sW13BqF+qKtfZnBx9Nmd42qDq/BPzzN
y6UTdpQZhyhz+iLio6QjufOLQoLOxmnB+LPWLIdhm3MyJvXvwUNhu/k4NIFpOV4jq1e0ZwxMytUY
yYmtbk7TU49XknZsscfFg6UIGlYHZMstPj2x3TWYLqHcMsuXIjW0TX2NPjZ5eB4c2P648Z5rOCPH
Tn61LZDylyutGFp5ZQrc8jjrwo7besR8SLBl2Tlo4SHtDm+JdQlv5fWMPUXE4GPJwO5ZZajxUkQR
8Fd67nnbxHMRiuGEPwkgHWhDsGrimcDRLbpQOK8WNMuPMoVDIH4xcxPa3MtA738fUoqpUVRlLvdk
gqDIetB9ezLTIUh7o4b+5cS5TQfBrP84BlpfMEHicrvUDASPEuAhpkxE4X5n1KKm+uL+eOwI35fq
iJKDAHTnAeExUBoUD/kTBJlvCUqTG7XiuW9r5sgI+BX3OoKMOF8fgz9m8aalRO5+wW2Pailftbwx
lB1Uc4Aj0+kOpNGSE4XYS1s9RVQ2gakrpiVM+tz2onFyy7IAmHV+gefPPgqku92PxUt4t4TB/w78
wCAo9+H5exfEAYxoH8EtPgWqHgInEgFBC5qq424zgYYOtcfgDfVH9fML7G1ZLboyRNvZyRlgPAFW
Rc55Qi7IoIIZiIVQ3J9gUtx/NFyocqVlCYG0JfT0tnWEjzHOJ09yxY0Kx290GVpRtHC28cU46nqH
Epkm1bIuwpQoId9pbQJcc12qfKaeiy6gshrPBapOq2RPhJ8KDwrbp6Y21geFPHftVjQ6MiJUD027
NlR1siNzDpNYDn22TzbkBJ5QOSS5bAsZrGWaFQlEC7Nl6yvbGVXjZlSLZRG2kEpy93kD+Nq9k7A7
6HJXJAXXlrTJYyyfYvoK044CUdH3F7wZDjrCtX3TefRpM4mIu53dNU8YOOkz2zgNYzmGYMUJIOVs
XulxjPNQCQEQK3ES6uXoog6oIyX77PYhCpyxT7sTz3AHgiXJdc51Ss7/sBtQYfdO7cY2vBerxUU7
t+7h1cql4/z15qU4ZJNjbepJu8dIR8hrAsdbpQoLTKYGyPl5nIwNw0Gpe5PHv50u0e6ibZXa3ICF
Xg776hD4sFCMpogMsceKV6o2eAy+LVUKTkXhr+fGgu0ZEKAwglnVP7RQbcJ4qAlKUO6qc9Ix3Eg6
ipSd0XgEJafgf/M8dUv72fnRGCxZB6JRtPWvkpHl4lKAFaLJzKYOI72vZTF9q7gGi87AlOLGTQdD
UcFDj2YJs9et8D/qzrsCfmnSKW/zopKEatF/PAXtJVpggtWC9LOMsbliWvGHx9iF57B/+hUNA57Z
g0DkUnEF/LObx8ENUN0YvkQ0sXBL1QQ7Ns5gEGdKIQS9+gNeM5zXRogSJKO89vWjHskfBz9Qg+0i
yQj0GftlsILFG+jskogF9vnBWoGxnlhEzuK+t8oWC2oVxCIYTqpJHV9lkTO1TSMy0vwSerDd0ZRV
zIfTiidlAbUxXj5RXOawAKHNphlsBetVASNJV2XFOmE9FKGUgKfpau8SLSGKbs0etGOHJo+K3a6n
vRWHiCMwA0ev88Rw8ReHuwEfyziLPFv95l96LNpEGHzE7RQrxUSiiDKQiSLQQkGYE/CX778akdb0
WGu4csXCMEVv+h30h6P8VS6go76Udk6+m2iU82bnEqfIckHYqSdECUwAeSpyyoc4ZXLos4R40Pru
7QdnOoGxUfqIrv8zXCsJ1kfvXjFdeoPx1xVa1Mrd4QwYnzkszTCXG10dxnWXfTCYf0vqzP0YZ5ef
kfzKjJ3BrzvoD72CStlyi6Z5CgFxjXzZA7b94Rzp3ZP4UOBGrlwY61Qx+wQy+sS6UaR9SkfugAiC
YaN9n+cw+2QyVCixvgt6YIkX6N9cmTQYg16C2yXZ7fcWgXQvhOX15JkFBTUbtaFHqzbPfJX41wjU
6hzVjaKQ0QoFs06FZVVgKaSisWks24ru7SYaccUma+B7UXomhu0dAdoAzRJ51uFKRmt7Q5U9FYlj
yqio4s8lACJwiJypZb8vSxw8OF/aQVgYTvgmg/vf6FVM/zim1uNqchvELL/QikJ/PGM2VysOg4j0
eYulICHeBj5+SH+MvTUMVuoz9E2O6fbyHOMrcx7Df9wVLndOoIRqfkaAivxhxf+ssqD8uTl2p1zb
GeFMJEccdbGLeQxN53YHihe//tsCKOZBwzR6ekWP/zOmhvJg69z6K1k5gvWYpxSp45IlAhxKILmG
bXDCqjOCmIUAwFiUdJOQaiUwsuOzjl9gjrKEtnRuo9IflAxAMqbmB7+Cn3uyRF5Ot/Fz70JtHFpk
chG6kXWQ2p+bdpnH94AIEqIkt6trs+CXkl5k3DNQ/Rgz9WcTUHoCymZFy75lU+WzRaysgZ91ni78
CoXf/265ghyWNuvVvmRJ8ylEqK2V5TZQVCS/lqPS6H2eRV2nu+Zd9RdLlMLcJy277HbqluxUh5Xn
+dmLx3u/uZdL7Ra0ZPTmWzAaSI7BBSCsmob5OCXjjfmxc1NFADXEBRNXMb5WdvUxamiSEQZd3PE4
s5F0N1UIMPCbMqA0V3TiWzneHiyJ3uSXK4n0yZZeeooom27MN1psKJ5Ng0P2J5mHI966uyoc/BoG
xpmsk273ABkBECUm2YQ/V+Mnrz+N3mFyl/u23K//963+Y8dlKDJO8LcSNEWv39/43AAFlGBAKVeB
l40DGn+V0C8xkoFBAGPkqWrcd0OlSobPTB54dirIhKr+WevsLnVr6g56JJEr2YRxGdRliR/yKn6V
Rb+65pFiWyVThNXZq9A61n8UZOhR17+Q8T9PyE9TdXGU24odIEokGfXGTPNzTOcrhfBHCyFimbWl
7LlCIa+Hyfrlh4jIuDWtHl6mvyu0uRB3Qz0KnIlNWCQJ8vs/4MvMJO4fmcda3RO50FIhpNHPGd5Q
nmJ+7Yr48qHe4sv2vnpy0SMSzNSU+/RUDhmDcNyUYX9h5lP91+zlMX/EE/EvOPdse5FmGUJaGpQl
oHPdty8moGNngJ3v9N9645UYTROWqdG/K9FFbdAtS3BrlQA7eX4BCO/EzQuPmgKp0ZvF4LsA9y0T
4gXXcWImnygPiTY0mLDumfjftEtLSWxdyCmrioVGIs1QKiU1BHYQlfj4LsTlfFfTsDoLW0JXAoPM
KDg46qvbSvbMIkqjL/KqQ+y8Vdw5a8oRt6lUO2EUU4vX24qU7FTgI3UF0YhrIdHOz+Bc4PqJZuEw
/Pfc9IQxrF3lituN0vfJ4cPHuTv9pTz2KA2CPoAeXQekN/WBQ5P6P2+NtcGFEQoQP+znkb7f1Qco
7620a3P96FVIjFu2oCodOGE+iBwsc/+75+EoUJiYd/jupuq58Jv3l9pa+I1l+YLpqQXQmVGsubJ7
+JtwSgQ9mNEiN4nLJ4w+zq2KToC/u1/63ywPH8ZBLKOcz03IcNB68vxKnZLEZmChul1FHfTucJLT
gtEEOXh6XLzSEN19TRt/zsLfUMZEoSlRr2hyXL0pu0nGW9rfZWNyH0cT2lcfc4CDKkFimXyUp4j5
gJCbpGBGa/tR5b1QD/8a/W4v+yGy6ue+Tz5Oag3uVN5HsyQcrVFqdus5DJL0cWuLMIbovyHLs6Fl
76hoSGU4ZNLdgNM5DqVdgOhnd2BmmP8llzPvHD7Q7wDVE0txPG91fI0FfauykdYmVTLOPGcEh8Bp
NbWQyEufUCuuROgq+AflLuhtc1TUSG5EgX4efic53oF+JPNv4U/IKxziYGcZ/6ACVFmqiyDOtFJc
Y5oK5QkSFLGSWOQdVBO8xBw6QNHIj6aAXjQInWhs+rVpgV0iK5xNWOP4mgwvyy+OvhFJPFQ2HudN
fb7Peo9E5QLDr0pTalqChWhmdaBqyeQjcxXYaYKG/pnANSvo9z5yVpqQeM5nF1yq8rxRPiHyR+dZ
p8qr5OUyAq5Fv5S4MVlVZc6FRGTwNNvlLAo3qS9FGXG79ZRQ6g6drTUQeKnPeJr/aEkp5n9AdJ7j
cJB+FQ4PESupZNX3VWeN2Vqkmt6pNZXr+5f6QFDMCNtHUpEndeAgUGfUvTY+fHpD0bmWFuTTs8nD
vHq8EVPv8gUxB0VQ60OnSPvCwI8/BwN0O5usy/yLVYi5M4I5Nvc3vEIKNB1LLiPx6+x3DjwP2iof
CKL9YL75TCsn4vOzxc80u0m15de2DsqLCBWjIC+1wi6HGqrfeMUa7tYYKmUoXC6SiLgGfIaEWZfe
pzLal9JDJYImI3J/V26Fz0bi7Q4KAXRzSNIKCjxUd2eBfazSGzUQHQXWUi9P3sU62UZ22y5anZcC
d18CG5DqBuhPrDKDSxSiGDy70HCwaCd63gt0SzFdx8Z4eiI22i8HcDXdC+bSstnwjShjLUCWBYlT
RSYH5KY6k/OLBkS+3QL9nNFMvXX7ALSREDkPm4gh8DySItGr3gEr29Hksz1keSao7MuVy5amUK34
tXe9hicvYEa1NCePYYdUaw8kG/XowE5n/B6E0TbGB1lVIt9J2V1yh44h0kMFZ7zbeOJoIRHeo5wl
t/rygjm3Ahn4exjrd9x/VwUG2aroRPUI8YpSnlk1Bg89cE7/tmc/rAardePB7IkxhAgN+aey1ZGX
J2sHTgUh8jtdL2GyNZKV8TaoFJ8GXe5K6DJ47V5HcgznPTJnKRfMq9ViiB4R+E1/qCm2OCHeZx6w
G3olSPzZWFcF3vqK+1uNU6CADV96vLNMZqQXZM7/0wAVIwa8nNfDytjQ+APRNDLkr3M6I1NFp/4F
f3F1Lgp19lGbZ8OLDzyfNuzTpbdGMWUZgzggROfqiQfaPVWCPpJkF3uTjoea9K1zmBRtEzMrUbej
2Xc8leJdH83DzyNp/NoGHlfm1YowEwc3CKLoS0aU3KsPE6eNXO5NIAeUYfVs02W12YpD1myl5qmk
ozAPZx1jzYrbDgeVrrHY1i5Vd4sUcRozfGx7WFGoAQ2M5p1udcDCn0lPVKFJgOb+EmAhS+At1jaD
up+CUJNIr/jorSNKOHUFn6QnBzENtDNbSt+nJQ0m0cuR8z6LseIE80AhrkAqM3HjBmEyA1LDw7O+
skbEtmc8Pbvxsd1vWbKS1lI30i0ZgF1r+zEYnVosMzI+ovRQHU50x9Lk1Ne/fV7HLCyYTZIudzf9
i9XbBiYjnIYPo7v3InEJgDVLPZWbBopRJ53M8f+aRekccuf9gmeaGnmEoO38pcuLJFidqrmBppFV
5S98l9FfkPD6drtonEfxyEgWRgmDqB8x9L7XIxOwUr0N2skYMefbFh2SBBwYUV0XFpiG9Q5hDguo
lQAVXNVpziYEsqEDA5knz2JFWOUHu1kepXRNES1sGOYY2GkqDZMmJWPpPo630Bzl9basVOiwz2Hi
zk3xr0+ueymYd5+sQCYJN4+qaqxqWe8D9pEXznmceoPMqUV9Z77NGJBaRXY1NwbgSlH5/ZOtSroB
E7H8DkUTtXc1caQSFQlooXkKmK6tUSoi9s0/VApoBnWuFBddv7z95E5V6S0JpLu8nVrN5BHKUyC3
kgvCqMnW1Lk6Ua54u1OhvyR3w7ooXzwcz9wGy4l2aYK/sQqgLUY8pfv4t5NW6rW2sEZmdm1HoIoy
EDbOZ5uodS2+20x6nYpRZo76PB1qGtbOQjuDjI1QFTvlzTC7d27/MQ8Et0lCPw36PZUVqKzVEXE2
tDM75vCuRAI2wujLUSUED3VgOKoGmAASXUQ3S3XowxMo+QkDJCMnt8NtNGpEqHkLkhRyzBO58jaj
/ociGbteTsMGvuRNJoPlqPf+9FPiFZVs6EeI7mKyYwaCPLdYWMsE/B7yfxOCBSe5j2cKwyyIyl+7
vPZKJWqLvJT60fR26rDoViEhzb3eT+sxGpqmgSWTfEtUZGtozRuj5CQoFT+iaUCzUHwvIXU2uRcu
ayAyTkYW19AmJy5GNGX94gWgKD4+1GTsjg5CZ/XY95dXGdOURDaROl17n+rA2nGVOtzczcVJAkQ2
gWKh0xlP0E9g6RufmWd3kxf3ge2VjEfgKxlP4D/Uxmga/8f5KPYf15KPpl0bzt8A2wJ8VKtAwr6Y
Rbp3E3BKBNtaQIDMwb1QB3LR4RE6RYZLUA6nmvzBbPKRcW2OY3VlRM1d4IQ4QGXhkslpA6SlIIkB
o3dTWGsEU7o+GfQU+w4ITUo58hhCUaih4/YD2zqfqNnvxjTKhObBvid/LFtA4DUfCJDNDyyPyOd+
92Or/c3zfjhQh72Qd9TExZnygecTp40SH7xEje7ppAW6OWHBqCQ3L+CAgiiOuR6ccoCWaBScMC6f
kqYVbO7HFk14fMES68mATEoh9Ml0oFPZQlNURUDCtf+XsAEh8xOVf3s3KJECHlz4qzuAFI9/CEL1
EsyYp9pinZjR1mvKt4n5AfSJSSrYeUkhFuRkaXoji1pcVwZJ2SzFAfUFTbVY7A/BdU2Ll4NHJNjt
dJ+/4SORYrdiYaeuH1QFtPdtOyRgoBX4OUu2RqnC+qld4kl6Ys0wzCQYlI1DMoE6iwqhwrE8om6V
euAf83s0xx3eACuaNKR8aMecVyluZcAiw2qwBwmTMdYpsDStMCu363YHM+Q6aeTVaoT6V8HklkWh
RB6W1dzOLCpIRcPBspnT1NrJyn6chYU61LVHNRQJc9EPlMHTPyOytUp/LNyBhc9NBGsPqurpUi00
bH0LHlr7YM6fUEH/cFM8zes8RCJNU21lwabWT7m2HgwyfAwH72iNQgexGhS0dzsU/vnXMIlRAC3C
bxHW7M+KhqaRjBYMGZbotqfdLbd3HxDwsWX6PFRMC6xuKy6BGwvnFH4jkNKzfBBWWx04EpK1Vw0U
FY/sY6Wf6yO/UuqmvxazrOJG4utLjEBMjJtQ+Q7DgRF2QD46OFeRlN3kScf4hdyyJps7O7BVLAIM
I7IdOoA9pX+Cxrboq/qj01OglEGGVDLDcosDl3mtNqDS1fEbDRnuy7eLj9acFc86VWFXdFpK6zcP
GFvO9uAkki+hY64t5npifdXvf7PZVqKo6PyHxJjLr/BLZ5JBnF0DebenbUD84SbQh4IH9kNg6Wwi
ZOQMLUzL3pFiexR0zob2dYvERJdhvZjVSCCU8sL+DSn+U7knRqkQ8hr/k+10tki4gBqLoVKAeRR7
EbBSvzxQ4nTa09eqdOuU0LwjBCmbUDbrHT/e8aXKVQw4pO2VosrzWtPi2H3x26gZNmjQg4g5mVDW
Ztu7LRhncL3dMs/dqbcGgWSVd+/HFgv6StOIbEkBPJgtvmUezxPsUwf64wJFubmwGVl20tv/lZK+
Gwuu29hbKcPyxXHaugsoUrhZ5k7M4VPCyfYPApNZDkaA8KyaLF/Ir7REqRn8XF/V86eoCT9gPEp0
bbTg4saYS7lDSIKhLaeVgrlD3Ahgl38tm/CuBkzT5rzrr2+fC+0ymCRACQObiYN45Vev2sHvgED+
ysuGwVIuuHuuh08aEdXnGjNxFqLydA0U8Us8E5SdV1LI3FD7FJlki4tPDaOPAjV4QHp7EfjqImwa
U+OhTWVSl/Xr8e1UoPCukCvanjtHnfyl7G2CEcpRg3E7dxMmSf6/W6hyktJfVMy/uckBadcEieOz
RGoLjy37Ni+kgcsao7Lxr401h6V/Mpgd2/Isz7DdxEL2ZOpzYUyZTw3roQLNeEKkj0gtpTvWoI+e
Njc0vW8PTT0qQtdOGpZeq/GDNL1GJ6K1adiNShT8Z/fQOFxpgXm9tQeP0IqetaM85GeaRKpBF9Hs
sKJCC8OrZ0Wu8Zu92Jwpvr7wpT1q3W/y8btNEWzpuc+WDaUtQ/eA43kzJNwqNbi4aZaInBhN2YIM
4VjrLkeXqyv64b8Pe964UqbY5J9DpLvivGpi6Bc7jwiEUAhculrSN/gUbNURTBkAP4k8eFJ3689I
h00NP1YUcK2usVqmUBUdoz3Iby+ZuR8cql4FM2WChb7Tjk7m8vRNakhPJaEB5G3h4mszM6fy18P4
a6kUr0k8nwJW6z6qaFshkUmyUeYVDaHwd+Zukl2QvAyu1ifMJVNScTcyoSb9ryQKD1Un+HRwULcy
AiwZ0pOPpL5ynq3/xFwPGfyer9GwtvgGc/Szh3M5hicg7C4PjvNwIjl0IfIF8qyJIZcRmyzvwwJM
w3UGOZ1PafGAzENdDwvbQxY2ju0c9E9Wgx6Hsr9A2CD/KhoLRZwFczGwzhV1NsMQHvmseZLN2Qbc
tjVHMdv3g4ZyOximDdyT3AXIDB/gAwzyxqI6CcFS6YyH2Sa6HFWntI3IOLPQiUJQfuRwmJuvVwre
B19Nmnp46qcaZHntOgDAD1XIeeqBVzN/AJ8OU1YY1rUaTnryueRDLcpn1F01SbXivZUl81Bv8E6u
Vt5pC8f7SZslPDMbPv7Vk2faTciIWqxbBnlrfTW+TbaXjwMwnchCOW9OFxYZBNEYIfDyieiFWfIH
SA755pi3HeShypsdQtinQgXZCcNUoyHuiT9ASgVPcDmX8p8BPymNcThMxytOp/ivIiv6mVSBQAqF
xfEnogyC8ZYvWvcpokhDE1XYBVqm0r0wf9RMeeN7MObJA+XgOZjpvJ4CH98MBljUlHeOiejkRUV6
J6pgl6awxjPY8bTE+LNo/bJjvRFDz4S3WE9A6KGAsqzVHYpuVLUVhIjbpWg25Qedfnp3eX6/RmqL
CWxuv7AknIoFDi856Mq5T4jRvPu3LVIybak+fczeFBByf6PB74nMzf3RGcE8NyqoyquAUGxn7JTQ
gY4/4Fo4hkO7G9W3olyor7KxHFpm6zHv/c2IbeN0CTIQ/c6gQwC0H9jlPEfVJ8Sd/GL1V0E521lm
sxtiTFulBOSbFUVKF5kZrrTLHSDAhHjrSboZ81jo8TBFG8AHtbLLLVGOBNBnEr6V3khTozNOU+5/
24l6s1cKbSfI5gh11+yF4lp5eTFoxNYvdUf6Peda05GfDgz3h//Vpd0qWGO30DYD3KOxKheX7Ow/
qFcD6FgnDT5Ic7IQa0vv4qpYoxxPvhmZEVvICHXybIvtiC/iVYstWOrHYgidmd275K0iY56Xet2K
Z0Enre1dj4cj/xLNHltLZymM7lABwxv12MEgLo5ca2jD3p9DkPPYsD3pB6tb+XB5hIB11X62ybeJ
woTSKJU6U+3iuZDcqVjiPoMIQGU/5I318sIT7Kkx/hzCToUzj/48MD8x8hUGD1kZk7MQbUbyXRMP
fIWZIEIlJPnLiGwiGDdhQqUcDnfPkdYUExg8RXPqMsSVZSLoUdQ7uJArBIyprOJSNyv5sD2/kpKx
zYhhvrphMMvoBdT6B9vqErTF+tA9jAhC0+9kq7ooXi5sUwuzMNmvLoscffI7QKF21zk+O6Yb0jW5
4pGtmJ6/qeTTenoVK6k9GKQdyFfdEfsWdWFGVmwMfGtAyXKilfmUvwXzsYaSxcbVTULN7IYgy1j2
EuEkA0iIMir7DkUy8eZedB3Lh8fWa/6ErUzLQojqTIGZL17XQBcA5p3Qm1NsSWaY0EVpRfvps5+F
U62LFRzgv1K59Q/m35n18Qw3oVzpgo3+YZu8PKymEVeLS6JyENz6W6SXdcwnl8GI/LORl93LmlJ6
eHFdKdpCBlR8MAhn7mttM/pMLw5pbk3Kt8pmCm4EvalL7LT1IzVDEfyzz6q4s4zXXeHHS5SkJ11i
KMfq9oJh4RhGj5EGGpSNbhX4rQc0ruhWxQRZ1ttJfwlwQHfJXE977BUBS/VO2zeJcNMH9wqbtGQV
5iwyCWB6Uo57KOEFier2GAIQ1j01zFxo1s3PlO4CTx2k0GV7k4/Jx4Hw96dh36tIz37TiJfeR3gu
wnyc+3Ncf1+EWmG6+4Gy5LBPH3dZP20J1V2zOT10VFujPTePe2sliIRROA6oMGB/Y2St1od7axZD
mieM4Vt2o3Ova4O2bvZjCYSJQl5zgctGetEpCtVo5AvhDwTYIO60scEo0C7k/jA7RUlTjCgd34Av
5BsmXiBsxn6Xth0S3tFSky4MZ7PDOWJ9zA+pJwo6sjenmmAgf7Pk9tZS+qqLPHT3j2ZmgXc0hola
UkOT6eKypscD+Js3fSGwC/vSm9uY0Gz0+6SIkItQHy9PAjaF6r7XigGEcedAWzhBaW8KP/nsO5Ma
Nl60rKM4OCSLPBIW5/q+jDSwlrmTOVASLQlJbl1VuhJgsHHeRYjKeoiGb/ROrujPfXK2OmtUWSzi
8+TJkn4wZr8aMzHsS6qLvBihwf4yehECW5Tc7CUym72fdhQVAOWel4wUfMvzvBkOEYiUZOG/CBfW
1B74KXug57edimSjusc4/ilThKNh+GkNKyZmIa/p3a7YT7f4P0UDr56CGKh2XdEhMwDqECmh8D94
H7GP5WEThH53eJ/jZM70zNJDKoqDyCDupEvr50s6HrYGuRnq1qCtim4JZPx9gANIW6XaDMinBZVl
kj4R/fi7NfqxF12n3ooXEuNvaPnPG+L1qE1ZYqjUm5PO7eeznrbFITsI+IQab4zqvSWLo6D5vCiM
gNlT//3RMpPTwiy7WnuK5gXatd9ByTz8PM4AHNlJmJUxC86+v9YS63aMiMb9VCvSKFRNlUTNCG8U
2xJenrBDcjDNErkRW71aysYoZ1Ch7KJ8oLjM8lEqc3PT41tY05b4Sb0o6jmfE0zm//MZWXi8j5JD
hTDr6oONzq34lwOiO8x2NnetT/E+iTzdZawux6tryeKSyls//jPHNH9hWpxb+XnwZKOfX2J07MkV
uSBwq1vsO5SyxwQTd1w8if8a+spovFmJxYxdy7VMswB6caTGOdqIy2U3fEmo5vosgwkuKlWWusG7
LTDU0+Fu1Q2V2ZSQDWbx1tlcSWR3IJfM276n4GfbwpKzIWDu49T0hAGWXFObES8Ii8MGbh6EQrfb
TvzC8CLq80K5DoSC/dYCWZzRtRwoKOyYXLmn5fuIlSeGsFqdgjTstYlWHXNgQ9ruZUdth0CBiJly
nTiKFYSgPpei4RWPB+45TBz50MrZbwj4GH/LLC2+aQuVXd3FlDYnokFj3PRSIMAY778ZaPpw7/XR
fhkzEHIEX9u+IC/CakuCyWGo9gfS4iQaBnHvgI4vBj7uDeqF4h3klo/JqMBWmHtTkvwJ8HlOrNvp
s+Fbgihe7KnjAX8gM15rm7aKySZaRBPqNNJgdGF84arP3mc4/+Si1FV9aJW5z9AUxIaNy12gqP4y
+eT/B/yEDN2qvaZZ0ridu7MpbB2OmyLgzmMF/U/mTIiw4Gn55WtH/Z1OFLMqXFndPCTAbZrere72
w6PbuTRn+ziUh0CXlv8oDYLerIW2ILV4DPyVHguCkZm79k9HTosxEmK5a0a+vgwSx0MfoMgUThab
wd+Bj/6iPnbVS0GcvCaNlJgTwHo4hxF9MeoxbvWG7lgjDIido5w0FmpFnCGcw6TGkZ7iofP0dSel
yjRZ0oMuhD9qzkSJH1ol3a1w2DQ7Go0DfaBceHf9AZNSsxpFePobru0h3zIlExRcV+HrLxd2ZUgA
t76B/mHuT1ZoLxGHMQXFrEnR5gToftFHYkXAXTV/VYC1uY5D7YVRa+cf7CpXFTSHYqMKkljgv+04
oIJq3YPACZxSOAlZ7b0xeDQr/BH+N4qtKsqvQooDi0ElgBVMaY9FVgAFRJzwqGCMaVIQ8KSUcF22
9qRvVzQzJy7mQv21dY78tof8Tec4GthwYC0BoSLf25/L1S5U/BoqxVaO3/+fVDgzXeVt9ZC1NPG/
U8Cedl2D9u85YbKY2y9Qhemz+ywYs8zk+o368hTIXQWo8q0Bwr26ZQb8t0vKLVyxU8QNRe2mrGe1
4lVrEvDjHw6hzZmul5caBG3tDIMYHYEie7RbrJ2wfyrVNek8A4cTCJtGIQqcFWe4eFz1Cpb0Ngcf
QhwBmtPUczU14haCT5VvfuNiIy2FZwHs8GO6Zy1MASWlcKYG1ssjM1aRdgcVN4+uKV34DNDPBtDr
0LW25M9d9PE0KMzSmPTAFJVE79ihno6mfBZaDf1ndRRVoUwLGwhV4R28pnNMyCvSRe6qC/qetqLy
rfYVqwwevioKdt/OoDdM4Gg8vulb0oAdJpGcoBmNFwI/V6ACu/1RGuxFpYihAu0h9oXdmkRTzpRI
Dth+rAEYMu2GwkX0TYUYCLqZAtb+m4/dhfxuYylNHSBCx1QScWFQGuoALpOjiZdCrE7mEQo4b7sY
TAJk7N8Fymv0YqS/Q+XL8kpvxuTxYZGyW4/PN0UQcE8qSmFPnYeJ9EV8hketSkH26eUru+6Q8rtO
AnyWotIh7+32nY2A3l7GZsJKMz0wKzy0AM28Syk0C2G+rddxIeqZnuhyQukTxMY8v2EoV0LEWPCg
FOFDWYlwRs2NLBCPp8o6QQogAsXy+vjpk+EZCP2OrNWB/3HoNPZ04yahQTbk/QLfxIcmon3oHVU5
FnAbEp7PZcG9tHq4eAj7rVKGlLD7aDvD6JLESI30YWYPBTMf7z8rEh9WYBzlnvMEbRMAq9VLWk1n
llKQlXGrW4ZBsvt8yR87bIg3FtDIEcyLJkAoZZ5OA/OlGoGe73ZI33OHKDiGmcgHgAGZbncFW1KV
CL3GQHM8pBZa1rb6IRJ6NCJpQjjqJDKrMoBX7blLegJRrVVGptLerYY/+bEVlT2kB/XmcN2Xyx0F
5ZsfiMYjvZMJX3PHCN7zAAosDYLHupD8XL4kNUpd3Ef82gKVqY7tyXsmr1JceUaZTA5Q/79o5TMp
49L29vIny5bW7PvNb3jAvvvEmTUYNhPdo+nZHO3rswN0LFz9BKfEUJ7ehj66O06v2/WsS9ZRNeFy
jGGFaSg7lJbBKlMCbl4xgXzfy1uD+QBi374UXl6ZhizcDSPiwvEWfzYfTdmmtZMvJwHFKcSWB5UA
0Bky28Wj6v3YqfABe4l/vywaUeRJbRav6baXf2dY1uCSXftk/kxH1SrCSF4nuIuXSJFqR3mkdkhJ
beLc5vom6TN7iSC7jjzxQI3pncooZsTzL8ieqrojn3XeuK3ykptO2HU0CO4+IyYhSkTMmhQqHEuJ
AgtDhif8mqZvIlotkR1t3cCkOiQN+gUnGC8a7rLHt6s4k0jHXCcboV3kGKOnT/NPjC5MKQOPUhBn
85K4YQVUc4D/l3mTtO5UArqod8bDpr0udUJC1G58LI8RaHLdRTYYVCAbwrXiz6Oyzp1l1UAkQxAT
Xo/mV4rUIeGMoWhUhyhQaSlXCcrK0gUtCgB7Etmjxd4RVPDEFZ+DzX8zjIfsABnL4EFDeR9u1aOQ
NccI158Ai4pJbr7ogYqC4Laa7h0T0MRSYM29066m2MxIdnweZ8xAjoeJAF2hMjjZ/GMBjOP0x8Kp
Ai4em0tklT1zHm0KwDG4yKZ6LNcSPoJECpEJRRCG9G8eL4Zjvoyt/+Xswz2eeCNRzaRn54762vg/
N+6bXnFxx3pjRfpi47mNIAo51wz16YloDB0m5LtvjDaxj4mu0mtgXX/NRVc2C0QqfFFcTYMasViC
mfX06ZCLRSry9Tegl2uhz4cCiZMVyjZ+FXsDMXNiiz/pNhWNW7gdx5dPH6Wq6Ugav4dmt4nh2SZ5
yxij6yijT4Ceh9h4ui4YVFKCWs5esOm9eIvMsWFu/jv4WIXvI2pjd3DQtWcemVdQ0eSVBj1U2bpQ
RB5OqJYKPYwT5ciaO8hv06I7pAzNvkOO5KVimsE+t3VNcb/ER5U1bivL9fwK52HC6OOyNDbqYeeD
n1UHCpElBmOPeISyL3Ih+vpXfC/UlxxzkT/GEVJ8MpMZN9/bdHQbTPBgWVV9c2j1iOx7Di60jaRj
lFsWvTNqRJS7nU4oi9x/CyyBaVFuMpMRdBSRcw5umMCnFd9/IKaK4Abx2+2qtITU/oZiU0ptPTPq
+EM3tenk6U2iQugrVk4pXpxWzTl1RvvxvMBKyLapDxu2Eoz669aKvDz1dDuOvgjV7dGakrinwYAN
M/XkfEqGSVrkGnLL+C8K0T0sG+vpLq+nvlYHz/my5ZFXJELzdTTB/msZ8WdHp3Ue0TZsScfq/+rU
PvkuZAeaYpSEROdrtynelSbTlzYMM4I1QHivoX/SGms5NuiHRHcNAiXuze1CiED3TGt16RViKUym
iGiFwqalBv7jEQRGs6FRAFdI15uMThAFZRNw76tZluTONRIgPa2z62bF15pdp2FBdZpMAHpsST+D
MVAowb6efXPddTicy0iXSmxF1SLzxa81Jf22wiEZdB3694Ss6pi2fIYcNbIkmP+T53WlbTmVsS9Q
9KGBhPww0SqGb8wiLuMywTjxqWSdGxz8DfknGL3pvfkBaYXYatynvqnGZNzgBDbQUstkb3IIFoLu
6y8VnMyT2NW3VCPdnMbOkC1v0/giZY9/2f5AKBaxAitVEEbY9kg0JzQ0VIdZV+ddPINqva9IHlCe
VsRqrTU41xY3WKJOjzUUexH6xg+tUX/SkLT1ZdBxWJcsGiuQxzDIlN3l8G5xaG7buTn+pg4QPJES
U/fbUuUHQetRqWT6cJzrhVThHqb7XOElVUWw9rq8nUt7DAlS+my/fadtgm+FgMiXWeqjsesiKlMV
ZPAVKgyPNOUyg4EOKutl7fE54vBH2qWdUsT3e6040ntpoTFqQXXY7LGjDcPBNmDenaNBUXY4EjiF
9yWAZs+W/oAxy00jtQ+XyN9zexcoLCNGogodfC2OqqelR3XksYdIsViFBwwv8DYvNMKiafBLeOrN
5DFm3fheLWquBZDQBwe4adVRHrv6S0/d2adzuGKTMkVXmaNFNzHJ2BCI55CatSJTcIESV4sRuV2Y
Ow8L+QkmQrA/0tyOPqtl88P3ziQgGgMnfLtyw8YybfzC1Ny+1QY9fNWwIE0ziC1EMrH4VMOVKjpI
FVr8oOW0Zmc34QZbTiXfIrYLOVNEheJ07S9NNMpvA7lTgjaX6LiH8rlHyMyq9U3ewsDo8GtQXCuv
BUllv+MT4ST7FZ0GtDc5Gc2D02QCpq1KawJ22IgfQPeQDoDEM0V1e8RfLx6N/aXjFN/MYQ6ZI+yr
P9thAUNQmhLL+WA3L8JKeQX5RcZUb+MTjZXqBt1/0m4vAEHFlz7HeKk/e6DEtcKP69SrtPzK1L6P
phe0TgYSB74WgvCyMD/wjAvmLHhlubbHvBq52uqd/ZRh7/KjkclMJtcR7MnfBKzHlPkqhueAu2s9
HMlza4hCV0f4/tyTCWA+h4HqPnZLjP+jQBXtI9SXP53XOp/s4Lc1oV1Lo6CqgiY8q7kUzkzPpECn
1Ru0IpJv243uZmg2KkwyVJiVnhqUB3Md0XkBCVMbADHKWb3hfEZdilBam/dP0skcgvPzHUeHNdMZ
KyzQmwMBOey43sbaryYL6W/DecdtjbtHox1RIxQJxyy3n9+DyAk0aaF47q6pBk4j78KqP7RAH4Ek
4t4bD5ut9GsifKgyjHxy7ut5YlJ4kHcWSxLjaRcHROPFurT5F+Aoud06winxi8CW3s+mtagY+Cze
tWLWdO7MO7NwAXenYJXv+eVJ/l/YKTHWlRvgcaJcKFMErbvcj1B/JLSumI0XZDO6KrybyH4Bl0O7
bLZtuIGeFkZLBj0h5JSTVdzX19ZzcVzWRWqxi0S/DEO0h6XKCuZUO2PK2qCDw/OyhJwS/KjNVS+4
oKeeXQH8WScptUpdcA6w2y5KlWjVy+5cmOHLmz+7M9SOxxgzufcvQG5qI1E4qvO+gvZUPRJeSAZ/
c/zIEdGPyIuqV7jRKY3rD6/FyHgQ3VH/mUIfz2xuic8pGPTp7ZanZVErJ9u9qgnu/dxHhOnd6YZ7
4jUN5ZSIoj6RUnyBv/iozSITXBQCbQh6mTUTTGVxJqw2Hzbf0ZR5cQFlGYukvRSvNu7Nsw2GeCfj
cyJBZw3rgTRoDKCT7iHkxsDiTBtnOHYnQu/OXtju2npfDR4i2ktPuUbyMohIElFptebpgNmd+ohm
Uzy9qZgyy4/dcs3mzJc2s7cs/Xpp2xRhVFSXWLW80hxcdL2+rVMQ5uPGdafnjcSVhbRDNJg1vEd9
zLsoeNqKplRdVFdjp4EBxfLrXi0iLv291HShybWs51J8SNbBEzlONT8WUCwYLHlVlvusbiQf7Cbk
jvK7dJ8lQGVWs5Jdue9AeKsNXU8YvEyvLXfOtRZtmR51J48vJZFhbZHLD859P0A6wY2/sDustcDU
4S5TO61/GlnVfuCOGqlNG6H0keXKwroK5378t8AD5pJEVzMz3JQ5CIiTDqwcYaNVLAdxnOZVuS2j
1cCwffjoMZrbKsPfRNMptywnv+lSD+/m0tgqvpkjCu8+uButGxGFuwMp1KmjmHD8vT1MJGSR+7T+
bH4B6iBsu/8Fc60oWD85e0ZtDN8mmNoGOcU2RiXQbjwdUS2FovDpq4zC7fTTPZRW4bP65bxIYfDM
p0oqy4Ea6lZQDnAKQVD88yh82PYgKhib4wTUPI5sRf8JJU9iCXeH7Cy0jEg8mixp8Xb/u2eXEs+c
NI+gUMYebPAbfW66movt4CFSlBKEWwST3PM19L9ZOvRtytNkcnm4Fa6eJVZsCvey/bwTtDPQmirS
oO/h+BR1VTPGzuZZnu3fBOwcx3rYe7BvgRmhW0pDvn2F2HpwVbpoulbOGpO7PPRmilPEYv48Ytre
MWJalht7UWz+gu5wMmUYW+7r93fkc6D7ruzT+gXnnIR3D8JuLO6UBkslYiG7VB+HGJsjfDlSa5FD
TYROc/ZVS9Z/8BsKtXZsR77uetRrDN7KmmZwTLTGX3EzpicWZtfwTVU/IqAtO0AyE0KwJ6EBKlgj
CugC/WzRlTSb8XQTM/CHJjGfXKvdzX9Ikh5jwxB2Yc1i++ofG+JOch32pZAPyAlm+6VQ12i0em8T
g9R+FAwpmyCg0Bw+QJN86mFg7UJuC24u7clyvA6YHCMCq6DESUpk2tEwGL2MjMqg9nmwI9LlJReb
AudRDLgVYXqo0RKNwm0xFCBE6W6JqzBz3IglKIJ3bfSsXm4qnK+qgT/7IsIjg+1R8VRLnvUzcGiC
fzDHcKSbwikJHUUiS475pt9WdoUA1rvreYrcvEpu+Yu6OGnihYx4rPRu18CYRwUnVHkIQazZ3a63
53cphq5gyfctJxKC2ZKq07UNRUlbNluBQwt6oqbdgt+xSEny5M+Eru8dIwNPm2O8JhFuc4Dr5Amm
+mVe9sHM4Yb4s76P/zajhymJW/edfVcZFD5OnEC7+U27LysRVeZAfcylp2e6cO8SKWa+PTlt0ZAt
YbC1ZNQi6yj8kM/8/Afi6NeDUYM3pS+CFmqtUPSkagpS0pMoFUXds1DtIUet74V7cagRNc6Di7m6
MUajDjc+rIgqop/c1fMReTD4qUdWUIixpZ2s0UCbOAGgC9XooHmPAusWbZWRexqVicjIydkKz0Sf
340NNqWT72Kh0FfqEy7O5LM9E6HZy//KXPSuQ8v4ZihwU4C/z5lYbIi/pB2imArBhS6rH26ySVfs
y6uomPMuUhM7MMMNeMWxC6HGOd4p96+B6pcdjYoqUJHqz7spbo0pYBD6YWnL1UN2xtoNFqSyg72q
B98TB+/gwCHn0F5aeTUw7RcV5wxa9QGXdJv0IB9RZ3qh6nSG/CBw8naZf8+6G4vHIlYRcLLBA/Lm
3JGbKpSzzr5lv6OlBRHOqA764MA0vSNLun9iJII4GTOpa83sfTobRnVje5OEqaj3SGeH6MlA1uBv
5VzdDo0skKjTljTASkQVFZC4jk/WFdRyRWk8WKdcHy+5HDa2c1r7I/2CzqgnJlj+/DrfwSnOYV2h
HpA8AuV6f2YX1nRKYu7cbkDrnMkQXYkOtdtZNPbQ21OAL7ZMHa2ByRXE63abikJRpAJ04JJuk521
YVHDQ+It3Jdtbo014HTvxEeyi+Y7YBgUEF02qIaoe4bEfKjFoxo1RpwZzhbX7Q2qprXR/shW2Lji
qL1B86vh9VeeKtMMGZCs2N+dVkuP+Oha64c17JAdlka+7u8/SRXjgJ7A4fjt6YhQFhjm+0NvNwnt
ZljCgib4hEpn7c5ule6x3Zhv0GdavHzHYorXIbH7S/KxycM4sfuC7/02EZ3BxC0FHZIziIy5Bu43
BUEIXIkK3SUIh03yA/fDp+yWPuAaoxX+RspwZJOnS4f3aei0ls6YW+jnvqXYL9bqDZIaPfvN1R7Q
oszeF7PGZRpPVf4X5DH4NNeqKyl+yGyHWLPwRG1K7Nj5XcP4ipFlz6UKlYTS3mXWGTWSsR6ZNZIv
Ft7KOkPOdUjwAhapRo4wOdS0jefQWZ40I0wYH6q2QAt775YaV7moZvjpFadH19eW9TWLkMEjvH3+
JMdP5ePS/pweRE3ny+3N+BaDZ6DxDMkXSHXrEIbUnG2xtVTCGxM6hsFOE6Dphx16wTJzLjoUd1PP
QXpzKhJmHWZi4k9vWyQkGHQPkLwHty3fz/IiiymKKERPvQK2h7rE0XkG2SWqyB/sYMnb8HdWdrlY
lDtq81itz6uedSqcYXGBHighs+pj4C9TetUnKmbolL9B05+CO+gd6xwvFmqeluI+kTowMTmhRfWl
iNBb0NGchcbIUpEi/mhxJwME2xWjSvkrFe68h/JLYpGtR7ZmllVSiSszdXT+xGhJpMzGzQsFYFl3
kB5F74CU7PJPy3f3HR8R3IUFZ7UyCW2oSpMlVZF4mFLEpcIEYK28RXTp6DzGlMXx50Rx3xullPMo
plfv6gBFn8oKFjhEU2JGlyIq1EDpoZPjDiECSbOykZl0eBjlSwjmcko8CTU1gVYKihKt5oRRayuF
eA+1A0RVV9TR7lUAc6PN4gJgdhq4S/eJZsA8Wg2O0KlUw7RC8s6WxDhnwOVoOr6kNVKy/E8MKD3v
75KuoefiSWLdYTONbv6LHLqj96Tl5Gg/uT7kftHRr1/94IHESb8jXFYmYdxfZdTGDXWtGPlcQajO
qvpcBOrIZkxmaNNOuC1w87YKd9xUuEgkWorkAkbFmyn3CL3H5Sbu1OhFatcBo7y5VfcM5WAnzplg
GIfzd6UhaUNralmaDzeqbqOAvrMvshaJ1XqjBv05AKA86/TIX6FQuuScTxUVQTKPVzTkiEg8MlMO
XHyy2FFSs6OHseXSp/atyy6/4mkI2DNqc1nVFCHAuqK+qGCX9A5+rohaJj8ZPR/IJOIhXueZzOq9
avri1gFx1Tcd9d4KdTrw9Ct6x6UKAaV8Be43U2XikzNlTgpTWwygdqz5iZyk6qdZkT8VHVLI303m
rlwXp060laL9+0MSiJkklc4oibzmu2vmB9yftNZY812sVDw+v6O5cI+xdmQZZVk5cCGkNd1UOINJ
nCkcWuJeYk3jYIWb9y7SDsvWMZ//MNpfrqEnnExPc0Y4RRox7MeHiwjRNiIR0mCebWtGmbk3kULM
q0eDC4w20B43lhmVaAuTssdL0fQFHJUMJNlE9XzTyD+lVWzKFq1To6ghnMTYYi0yB4eKvq1tT0h8
DeOrBXQykCx12XNl4M28VuulRQPAA7IbA8qFciIkmJwtCijxiaB9FWxwWwRoyOm/N25mAMV/YQ9E
vt7e8bx5dsBeSNYi5rJ0MonR8BSczyVMJzN8ILLh7GTioEfZOdwrP1ReTMtMpndtyHic+17oTFFm
T99WdnjIplpo3qdOqzX9QxfP0yPzyM6/rdpvLiPaXjtEMalpuBYD9XJPj/IJ4eeBlUmaj05xhR72
tkqHqBrRtSSL+iHzG8lcTMZC1/yHWS/+JnSEqmGYEp5frJVARhAu7kezZzRA/sw5Zm7gQuT/77dR
cMReJJthGFCOSAn9ny7M4mMxAzzOluS4EmeDMXDV6CXhNBYvv4q17kf5m2cyQqSpHH7rLNK4PKk9
E6xIHoswGxMUBwHLeyBF/ATPSnBtcDumoxwQg4NO9svr/cm006mYfot4JwhCDZ4GmvkK8nq1vXRL
ON403eOpK0JPmDBI5FZNW6mfbeU9QY85HODFhVt47QGZOgC9/TysYjjIPvTM2m5pt57h1sqRbp47
j2aQA9UjM92kl9xJymfiG9sMOu7H19F0FLJrg1P0Glcrq/axxuY01aNQYz5OlHYrVihGuR0cgOjv
h/AgsfxIAG4yeCBKDSU6mBe1XmIUF/WgKyU2OY0z8/4aSqIxWazMhREl69qYQbgmHS71xeJN7z1o
3TRxq3nUM/bV4xvDkysH83jwbx7EkbDHJMmQwu2jzGX1QzBAIRUDD/hXKd1brlTGtmP4yGolggfA
oZ9X3q4wl37+0S8rx25Eu7gO6yUo+AcE9wEf5q6URcSQF/HZL7LRJ8jVAzSC/anUsgt1Dpn31uZ8
oDs9euut5NmSWHwGsg6zUMIMCI3JSKqgYnqGPNhoFWDZO1NmQAwbiLDfx0iWUio84K7EiM9EIonl
huA2oCFSEfnEZ7eCzFRYGq90K50EkROKR3WnqispUMcnrsVDERSGXsfGxxxGV1m61kU4CN2jJkfO
xNuuLHV2BWUnmRs4QPdadq88cYGxqVQJfnsrA4NnRQkhhU+NGC0PTxwVWWkivQ+QbCaz3hSQ252H
dXyv8zIyaE6z3o558Vufa/zbh70U1GDH1FNekGyxh6FBKtJoLoHxs/dzNakxlDwVrHA0AOxWef7q
ILYa5Xf/BIeoSFHBtK46Z1GuQRiPshcwDpi1Py4xlmWZXBNpKvjjXN0Dkgx4QEoV3YUCbIXl33gk
tJwyW+WAsuxWNxkidd7TccmQNKoPUziH0r435T2sdyPrWVdDOpgrutmAIIGUoF7A4XOKQZa+1rc2
9vhUpdOEiTj6m6L91k/MtvNlQW84BNx6zo5thZLTGyqX8IkrZIEpmwl1VD7yCzUQG8hkF7u7/s1A
rfOs7LPfQTdFDW924HiQ7EiZdfKYN8qlHHkJTHeIlHcPjPjgTAUMc0pJ6EyWnEJH/Qcdc2WUYdz4
Hn4VMlzh5DbW0uRplcYFdKVI209ytErPhepMxtS71ox27XhONoV2nE18CzFkoVz8jfaMBxI41gEa
E7n1yN1l0cY3h6hKIXFdaYZreNHkfwmPdiccz2bjWWxHRl+yjymcEZnBEYs1+sMOkXEDtaHW3Pep
Q3gASeCcwEKc5OOFiDZp9c1VI6qftPaTTMEJ5/I5gl9bJtk35/7kyZ0WcOr8Jdf3FU9KfKHUF+eK
ovfCnZnYXFukaENKig4tDLe/O/OiVLgV9SnWHlmFOFZHOHAEIsocZo7d2F4WO6gNRU5X2YpHlycu
pa13Nnh0MzvyDufo1MDy2Qq8ysakhww/KKGwfkUOXwuIP4fGKVYC1JoVyb1XTuHTuRsdmC0RB+qN
/DrH1sJEOZWVTHrBrZ14TTmgovW2NR3D/msvti8cC/R12TcNUS2kLi5/pXiqBG8gYTxWOEVOp8Om
+Jaz1WbLsKeP280c9bVt2dKHL9qGywyp2bfUx4ALIRzTiUMKJuguigqgfzmV1gO27/JE1Vtfj9na
06rCVplJw1ueeXfYGEDixE4Q3EKAaYv4MsPEwk8X6wEpIOt/ZDqIZQSXDWPYMGx4HCsq2umHrpt/
RXbtyhwS6CAo66LCG9zezuq8sNy+QL9aRIN181RnxCRSAWG1uNnc2mDP3DgrZoNk7weF4+7r6ks4
3febrfNqmSGs4Hy6fy6/cKsohMqJCB20I9VtPw9XqxSqfT1HS5N0wqXLP/NFeZ6vPUnS1VULOd0O
Y05qax3AHvzbVpFJAu0Zogq3ImK178DWYlx94tuTeTOgqksBHDlHV3h830Uq1aCsQqLTvKDr9/B4
S+R8ZmmjeXnvekUVZ6rkx9l3LgJD7idEVnDmQRjDp3hHyVlXN1OqH35IiJbj1HyJ8ulTWp6cXi9T
e3RyOSiI0QG57BsuabgYSQC8FF13y6tu57veLhg8kz8LUDOX444zDoncXqlB/Sb6BUWyjbwyz+/E
DRIH9SefS7wZg25qBiHL+4XMznkSLAFBlHAVQgDCGTNTPJtTpJQD0HvZv3QK67uA4bTivaEtjm2A
4juKyW9Wh75TcZHSV/vfqtadJ9vrQ+4ZSpEFYlTh6fjx+QUPodaKgFGS6hdJP4hL0qRVwjPVLEgk
PNtohUX7wGcc+sel/Ff9r5EPuiumkR4wj/itWSg2486URkeGTr+RXmxNwWBTdWLccy3VKWEq2WGQ
IbZsHRXqGbpBkUgggMgK1hG3KkIU6pTx4lxPxS/hPYP40No4qO/MyQGAFwnL8WA7vgeAEvGSscte
d784GJpSgMG+BBwvE7oWrGf3p3CQ7W3l+1gNzotDqEchoohCQprIHrVlGDBDJNUbV2I2/35VUufA
6CI7Hs7P7iPMTryeDyMvsIXYssqVppz1h3DzUT3wX7RnD5g/rcpOrH0xTQs2wdPElZa3f5/ajLL2
GMbKgpe7+UjBA00gLaICdHnKRyCZvfkUl6ZCDXhUqbd3ozgj27rNefNp/wsSxnpjMuQZdRbQWOrD
0oWuab+euUBAyVtZAMRZT7kKG3YE+4Q8gUbVfXPvGkwyGwUWosXhGekzJnhDmGtu1RMI1/2O30gR
Ejgb9fPDw4HZ4U92r2od+WgylkgWiua6PnTrQaTSM1eEuKwq0QLmIGHIj/L2wEQDlQPKskU+rJs5
gHmnomjz857FedXm7OrXMClRVnZaxGiSByUeREikooOf6RGZMrEUMYpVDluaOTyZg9duu/07N+DI
qybHAe1q1H9UX0vtao+y36pkG+MMnwKKbYafwlOsgZxOaUjedcNCS6L6VN4qGd5iXCJ3/509d7/i
TYf1CmzkOXhNTb0zl5YD/+dfzGuXXfwwyto4JQ3C80F3S/PyUpANbf8vq0zT5yXMunF/G6a6vG7W
fvMxKTSDC+xJ9Ayf1wDywXgqeAyzkk890+8K7SSnXXMUItXfG933WE5XHszkSdYpRiukvJoMBKO8
FXhQhopIU8UVqXQ7eawHd4JbUXLbQXbdJAo+CoXXI5hy3WJqisQLyA6Hthf0rFuTWoHT1DlTtd1v
7LVG45q77SrQjObKDfyPQpNH5ovTKFzM/LSlqaSVH+vWQmd8HnDMnvMNfP+1oz+x3gQ3Un/On4T7
o9Nz2SCThg+k4fHLywviG1Bqgp0z5sIFGDnJHRuqLLOSr6lh/33XCBgq9D1g1LV8qb1y7oCET2VC
lHt7pY3oCc0DbShjudg4SxNz3kfqHnaGPVlISTg0LeCZ9pYbwGj+Ph/h8QJJkdbLsrzbb500w3U7
7M8sNowoXNGZKfitrQT6EfVac/6hN9184b/Coxd3zsNv7jk8ln7qza2707GBNInDcD80ElDBafUr
MN5ZVA/gTH6pWeXZ4PQv5lp2bb2X0TKO109CyD+2KC0qD9hKT7Y9zAiHHttspvKS03J3IjFUIMvE
QhYeG5wS8ImwOQRYgTSgdmX4lI3g5OGdmR5sUXPpTeYNvBBfGB5wFf02cjF57rNq5nVOzKn0C4VE
seTv4aL+Ia3wg4UzgCu20j5knfVaPYQsT7o9f+5yzii1PpzyOXyO1hDfKGaqIGYg+MSncX0nSVLk
Cu6CB9Uqi/Gxrqk8dZA6vuwSmKWmcYMW39buGpUGLFuTKL2xDRl7r1QVtwUCI/O7APhotSd5id8M
O3XrV5qFfeXwnKMEl/wE8uy/KPD3AS5at8LhvOCqgFeS7rAQ2cZOEcBHHT5orHSj+NJkOV0l4ttG
CRCJy7VmVQrhI8CqTOU14R9iqbEStEiG6JEfYa6r6XlEvjn3AfotGUXBoZfqO9Q2/1zylC2aB+4t
nHqXObdPt4vidOppVOLDv0vqgIAlSjWqV0goFolWZuKQLJGJgE0+D4Ns5KKibsiWimsaF0MC6vWG
8AHFZTpvMmb1NBCiW1FRLLsn5LQdcztgKrLiO920t++5LB6lZ1OvkLxxsg7LAkLIOffjZUl9HE1e
n+Z6aIJzoGEZASUWLW1uuHhBpwiu6YoDGzaVjh3iVn5aOlFs/rvXxTw0jbRYLR9uSZvKmo7o/SnO
STh7wiWVkkBIaP5sRlmDIPAreHsoSyjDCOcMVtA/W/kgsNbNUHcCb93PWRzzC43mQvFFiOWwzGL4
kkbhtKn+s+zmwU2VykXfpCVdtHI2I1BaMwdkTCnkEUsBH2fEbLh+T85JpCnIko++uqru54SdXcpR
D2YaawKtdaLPnD9Zxi8saK1c/z9YjpKadPn3rdiF2LgFr4RPnBfO5h4Vy0BIMnlWKzPQ2c4d30W3
nSQ8SNOVh7IjcFliT9NtDPG4yvfmHe5yrQGePuAoR71UV6eUHn5GkwhsB/ex3i9OJlc9jap1zL0E
491HimTf3Xu8RtDg/o9RbiLAw4B+DsrMNDq4QlAEmG2Y1P01zw9xXANe7L0YVLMPC16+mXGlufoQ
6VML51lgmighetBFx1UZMHDDRqhnougDLBXKrv55zKS+vuO6hj1UtpqKljisIhVvx8SkNMTcFyOa
Ph/rCQuA1O2tJ3CykzB1XTxhGk4Phmm0YVAzK3uxipPaxQ1f9CvB/JTJTnUpi+OnxLDIqH/EXMJ/
TJ1gakeM7c38ozj9T/BM8Hm+pI1w8z0K08fggFMFIj3mIlcARoUtfPp3YP52w72EwWchIa8RpI+P
no3ejk/nwrQpHarV+5mFzhMyto4hDLTehf58Mxb5gXbvFhVA08lUcyuyXHPaFKn1bns+ds1Gtd/J
JKNmiNodKvFQW4RLmOXE3JeDBO8/h2Ityr69SyWbC1Mo/SOe03wNgyXTw20cBA5AGRuFlIeYxf/u
5PhAYWgXU4i/2t7UYKYNycPjVasxvzv/clpTr3IbNlNYw5/p/xiGn6Gg8UYT+Hi792FzMSAozlUd
gE/aaQf7/s/oSp9ueajUfN2OWFb9EgB1g47dgH16dgmMBTPHfhxhKJP9eyb3y6CG7vyueWJfM3w+
RRXT/M7ZGstFkiURWVDFZ9xzz7tDnyHhKtqIBZmUGlihvggrUEBGRIWqapg/sGqwe0Yzqdv4WVIh
FG0CTcsZZelQ2HJxbr2W7rZQh6sJnQe0klpdylOK542NaJM19iFpVgIyAlooLPK69yxn/clcY/K+
JDOyfqyZjf8pNH9e15EgLF249BM1T6rn9wHMqQNW1BQbxnDzpuJa0NBRqKHA5pIoLEqsOP0nsa3I
SDDNNNkvzZMLIUbsolq2EsbUk+bPqzYJhwry/8kgIsxhHw4qAvEM+EdGGTOXGCAOTvA9ejvgxjcE
jx93TDGKZZweN43M0f6vR80EPcAUG7D0m8aZEdUDM2PXE06D8UfzDZe5fgvswQ/nr74IJB/HcTwa
ixQzQFJ+3gSim01mUoY6oEd8OuCz40yNd7sGEymjIndmwR3W9q3NmQS6zpum0Y642ltgy61GINS2
BMNbn0IYgW50XB3FDmsayGG0tXDVA7qx6VofTXhz2BGRnqp2YfwXoRVfBHdKofJ0J8qNptmsCG6k
VJhoE7E4rZAnTgol+Bo3AHl+uACrdMrFa6og781NZ1+iFexuOYeHTUepv6cVFd6S9X6S2addZxzb
A0l1RzM/s9D+X1+Lg9xb5RbkY2PZ/RewmIdviYQO39GilDrSEDyrivs0B0BFtPLDoxS3Ry9bbPyS
VDys5GIdFq3ztA0rAPVLZ7+T5383rGxJ+mEdV2vhuZEi/BOHLgBInbohQ7wHnKDrbgEiYqxif8Gb
KdmHXqhrbcEvCYcHTvgmb+pQAAtzRGA1lkCZjLmz62iAVuDo99+w7lDGAFqkbfB+brkZimU0YfsX
24l04CVAlIwnimIHFymSF5ANfxdBcJ3PsgGACd4CCIURPs9otqb7qKNvL74TRUTSdQYnZuWRVWHp
0AaNzjtvA5Qfg5jlksYDdmvMorSskol+qSNVbAd/tpx9oDhGtG1kV7zQLjBbyM9c16gVh1Zdobfx
rYXp89UXrhzNYash/7jgRZkC69qmJlfHSrpb+5KppgVUPwl0dEnMZSq1y+342Qd2HOLRZAZQLcd/
ORzhKIThyZc4pMDYFjiX+rkNHORTUONb8EfVLPJD/QIv9r9nnN/grjzISHTcyNxi7cvTKL1ErNeU
ZYf9jHG6TO5Tpo6VthXF3ut6VpSeur0guFftqF30q33ZMxAyssrmW3L1j3yT02dEeGnUYe8T5Gqw
B8H4kPZPeD3fUAb16e4K1WeV89LY9qUwGRno6V2tLEB2OW0A6egJ3AmdZoMJ2etGIqikDPoUs/gP
Ezg5B4EXZqCCYs8mwjQUxKzGpXrlXJXFN8IV6sTDnSMcPEAnRMJJD4o8J3MNT0uRvHope3E54J7n
ogK7Lcw0euLfeeNvF6zIfNMJ+Mv+YHnDUpszS8QFD0ImsEqjaiCHAisVmRsDF8k42qY8jv5/dFo4
WQmVVOjtHcP1p6cahaG1sWT/r2rHo3witOILRGh1gmmGA6yc/ubOrTb72zzyIcP1Oyv2ymrV5EXW
LIHxa/5lMcko0OTidA/hB4F+HNCkovlpvQOCs3mipBJkUzYNeClnngRtfAd7RHc6qYVlLAqBsmiT
R2ZEm9UoDyt9xISeXWLvDdbNiW9jGaSrN1iIOposNpuueRKaUMstYg0INOhWpNy8vZ+WxhVoV1b/
ARBNZDkffTYbtGOu7VKZN63nofFoQx7r0e05KRZJ7JXWeOaS+UiJBNXS281Tm6dPuxMoUN9VXCAF
ZxdozBNI6XpHV5NIddlZHBusBkIHHGlRRM1nfVikD/wkRELE/j9ufJf5aVOIyeZ1kcNNXf4pVXtS
02xOmxxCXIpILgj9rKwwsijoMZyWRXf4V3zlHleLCsBNxeNYgceZgMjD9zjZgqP7gPMeYjFMzZVX
88Vw8+gYov/wZbtpH8lhBloX+i+KtOL+JJMd6dHLG+wOqfgnft+/jBkxzMLkTBWdPZNvy78ALabQ
BOb61MsNmAjfp7C7FxhlUyLiwAdyh4C7vKzVuLqS3J3usglXucAgz2XlDim8NL9XJe1LjxsfyQbl
1jChvWQol3FI96yo434bxQO3JvvQGtA8voo6UnqpK0oeNaa760Etg+6rugPK59UYp2Vribg0OGom
MG83mLd7QHHx4LRp5VhY/Ydfl2PgLtWbficp6Pkd6UQWuYnlsL7POcSjbNXUx5Na5OPkP//nk5TP
N4FvMsQfThdaLUJ1bp6MOEs2qGa/tKGfJMyr3kHDVPjmciIoBX6Y7W04P3RnRE6hDruAM5xhiZYG
kHRUh8eCjg3l3CZikuvFnHEMGMhRb3H+bJjKf6gnAuv3aNTLBuT9UsghPkoCqM3xj3qYp22HCk7j
ytdDhQk/nwRdjgIl3+Vm3o2yeuwuaGn0PJLjvKfW2GTsFDFbF06bkUNUPh6oc2g68VEMl4vyMcEU
R+/gmr7b3V4G+begVhKr1qzinjyTw7l5Q5bC5DC3i4CHdEN+MS7qJ/z/9jBoCzpHL1ajUT0V1N0d
m8eaOxzC9fLewFKV3AKduTQtdEHRusMLLDuFIEplHpSuIt66Oa14kRI++ZH2RBXPwvWesAmb6haw
m4yAyKj9l8CcfGowz6NJDKcDEL0ssYBXNjfRk43tJl1qVj4D1owal71hckjfW30UlXVwpnLkd3VG
qfWbNdiMIscyTvN5sX8+QlOM0BNYZg7qqUPAgCib1dvj+T4ngG24uP3+sUUY8Ex5MYlpnLFN1YSo
wwRVkaKCt7e5rd2WOZqPoF2A0+hCzK0PBn7URhN42+5Z5bihHSsgCqQW5f++HZ/vyGXPmkcZNlRQ
7wROkDLF3lA7attAsjk9LhpE7z29UM5ITdRKOhRiu4qbENz1ZoxGjMLxIy7nVAppb/n4mo8+ZVeh
LRqOlmJd4nO3dpV+rrmDqkMv6Cp9yMuNrMIou/qLRBL2ZjSS0GMRVYU6DFSDwcIGTbMN52RoH9kL
kwY0a2wxfqCHPGeXQiPYCjZk5ZE4MgUgyfiJ7kQkYmwyspSg7ouZt+lLj+Ph7XfgibseRD4yE/bv
UTKfsryUArzTN9G5hVS61C7nZ31kF81KssWbPnxPuGIy8n8ZBpvYF07pzclmDP5hLIcGFuVjmzmz
0HZ5jHK88C77i9asoMMp9zoE/Xr6QtcpEA3ogrk+X8qDHw580gk8bi6b2ZydstqUO700y2zH6vkc
5nj3E+kbZdpc1ZlsHOQSNWFZvkMQkBG8OJpJnCQQtxguONub1DJBOv4owkDbBABebCml9TbG5C6P
ny1XAoGNmqGbYY/Kj97MfxB+0fzWhrxyZeVV8xvmWBKxQzkvtrP/nbqExMCgZpU0GC433+ARgsoT
nt9LGJ1lVZCK9jwX8KSSHdwenKUMo8p2nIb29S3aD7/W/5bcdgLLkWDvAlAS+lcBqEHLs9DA4+bw
/mnpreiMkxjERUDV0e0a8wb1OxgBxgBNXTN703XGC1luaBgW63s8MdPlX+LCpZQNc5njONKf9saU
cBZ54Y6CPwPXcneRi8kFMqfHjCYXoA+ukbkhL1MAHfN//qe717Qk6N83i04UdVMppP5XzXmAV+9O
0TAjeFTx+HVJ+4lPky4fwN5veQivDidG3rSOV4PRBOAv6nmbje5ucXDQuRr9tO3dx6uU87XnqCPq
NCuYxafseaVPh2BMPrukDVOkniGEu+HR+Zf6ZBX+H6N9Id5ZZ/7CCsqD9EN3RMhPsqiBMcwSfFRu
w9Tl42L4qbTCBw6z7X5UIMX9LswKbaTs982pt9f/FfMwGOVXsRaNdDsM/kB1tZpmdnFdayqPG0kp
p2LEQ+QsJwEmNbkNWmErj+NRwaX+RijQV+8azoVV0oCyL9EfNGHLv/PtB/C56cynmDvFZSmRAKDS
1Nj7KoEfHnf35JIvJ+nL2zcQMF0t/A8GC5pVC+FzuST1xscjBJiVBEhTTO6hPynsDBMXbNZESGVQ
yYAIotR7HRc/l9yZZikrRTaoClI6hxnHKHtbwbvaz24NXrj4W+eQZffXhm2hTZDoLfltISEDRPw5
9FR27DM82q1TzGyMKjjfvRLBSPY1Llx+coTQKz/YlXet0jGh48JWToG3OpBPREaJJZi0JPxeLgVr
QkwTIlzNReEXZUfIbeDot/XJkJDP3XEqsoOekLhptpjbjWwZz0GkrPwgfOO6KVh6XWsAyRGb1xyM
hE/u4vs4nO+3wFKy9tKpMWovcGYOIHKAAHqTaZzIgJCCEIRvi53/nZh02F5aPG1dcUPSvBgNFGdy
aP2R1LxtYYjeJYZArOLWt6XPZemBFYh4JQR+oleKcH7myCVlYjN8z6iaW4E22LMwgcLjG6VXRzFb
odrPqqlCznrRx6v5zbRUXba/RL9Y25pu+hy5sUu6xol3wiT8OqZLSMOpBJ7voAeyeOo464gl8A5R
fMrqVBozAjZJPz9/H0sX8yCCo5wJEDmJ7nAxA4yelYEox/Z5Fj0ydXxshtKCMMYwmyzOoxyd8jEz
a9Rdq4wtBFuQYnHaCHsFRTrEeL67UyB8BHxA5rUqOBo8q4BSH1xe0bVDDIaHeFpl1DpTskUzfRf+
iclZQuqadfRassmm8VtiP/eEwmFASXALw0JBhtWUft4eK6cuzCDfM6YM+WPvoeVXCf5vUlmSuBBR
ZSMlCv3mt+9iaVHvnu7J3co3QfWNKw5Kl0itnFYCxiChxzrPhHDiStfPU6rMX4aD/5hkiGHcqUST
Bx290wPSYMNEUvtzuMw5Hd9l3s5C3LYcNUBQuD0D2ks+62rjV3AI0EqviJopSCkkHJr7ZElJnYZE
SwaVUB0/5W1GxJEy4e3/vVuyBDK1wqxgCp8x/8JexaOYQlVwca4k9uzF65FgxA/v3f9HhPjv5Jim
L5i7ZDCN0hBRGusiSbbMxfq/xRpMzMR62FfILUy+CLMIzTq7o1NqF5LA2ckSV0QqzMzxQO5Zdxjd
15/57pe4edfXsWHCIagmerUU/SS5GgVDXeG4QeGkSXj5RcHDmH3oJo9t7cdGcYq4J7ce4ucGD8bn
jEr/W1KUTANw6hOAaX1eA+3IE7LhMunR4Qx+ltydtZNF+oxumVn+kwh8ij0griSPj4HJzGKRYQpn
nzwju1HHeeawPh3W8IOIfTLSxzvRzmB+cjaHspA42A9cW/HlKJ5Tz7SaL3le85+ncOxhKnWkkVB0
dPLOVwDdSsk+iz8KIz3XA9I4qCGhVWaS1rklXF1Kl3iM/NK1/DY+RRmnQLRR86Fg2HkT4l86iqBp
uU2In1BSBZeR+/HrzjKg5Qx6xu+OO2gNwYZPTLLIZItceY5mtTVQ8JpIiRgWk6Qw5HYouL9HXbQT
ooe6EarUYpveoGKeycqWmL10iFjQTDEyzDt0CfRfYBWfvqPnEOr1eTeDvBX+6UW/DxRpG6cAEPnw
UgA7r0oNFvJsSJnDr8m4pO5ZDn6Da8TfZmWgrguhrWjXvCmMQ2hmcbIl3bxIevujBDRYsssFI0DN
iVoW1Kmkx29/6PIZP8Kf9mrx634KN4wqbNcA5RHvtPABsu80ayNcErUIpl3seajm1x8gnx0uSLPi
JlYJCp+aiy9ZNDPbEHA3Z2bJxbCKaBN762CTSnf5ubz8fO9jOKvmIIwJKI6rLHPkGQwqvHQOCl/n
ndnwQhboybe7Fu9TN91N4lJeDGt5PQKIXEZ/41adsfdstR/BBvit/bRmmrp+Loq1FvzPUfWepHva
QjpeQm2SuxgYhajnotA56iotX5oXhk0XfHGJZkRGYQlPouESA6mPdPfL0d42ybvtdux0DUrdqKVc
FLblmSYjgcpvWVIabHwK3q54KU86zMV976vvQmPJTrHonLjpd9s0fgh3sq5anxbo/A/sIhAtV0bS
bP6eiYGYLuo19+RBDG4M6oNdEiKvcjWjyTnexms0OLGk78pPZ/J1YfxE38QwJAq49c6Xe/kAM+bV
6GBPlUsn5zei67GQyPVR9iC/kQJId0Lm3z4QxQSp3Nbt4J39zAzF8DKCr7ij954XK1Mw2aYbRLyy
tSVDV8dOiYyEMg/TQhSHIOWExhmkjuYmSfKDmu8iem1yegrxHDh4dG9Jl5kW33G1sdoJz6ytNmon
rt9x4+y7ShWepc/pGV0vf3QWwjZAjvRSlteNg/9FGDZ6XX8VEkaT8zvvLWewud//Mommz+E+TLd8
zo69/tNLlzFYrqmctUNzuCYNlWmW1SORFr9cAO+Xb1Vk2gsiGOaWRE2c0Sj0vw0l4r4qXa87IHu2
kfe0ilkMd1elr7tLfWLRPyqpzbHx1BmKWIpYN/uY0qijBWLl016mvX8oavS9O9E4QqF/mZ1ahLTK
XxxzuPR53i0htf4CfHUj7umMCmdtzZnmtX3IRmSQiiCcuayqlVvCveGCvTrYXdWLblFcnLEFuWh2
yV/aRs/pvlgY+tQ7m+w5/nloEhodMSbYgMG0FJQgnOqhaJUXyZPCXcQV8kl/MC61BeT3astH9w1x
5JUo0EmYeakw1j3h7gEqxpkrFgGAA3Gli3QEj1WhduegTymfG37qrPZaPbrpumGWvGv4mBfZkQVJ
fLbYWFJUY0XWox4IrEC9H/Ylq5j+5yGXkkTvh/D4Cx3fqzOJX0PBKTzrBeEOrHQr9h7DRkENHEKI
0RALLs4SCW9OM6IvLavya8nvYAPEdU532zK5KC88TOlHNRFtldeqF2p/SLrPpyUyw5dg0yAq9jng
VRnv1TbhAwamkXKrOmReFZtviWvNn1isUkdcymlhWbCd6fymLgBzx1OAUgR+r3U7CrAIoSQiELnl
tB1TFFKfQxqhXq0JXV59iZx3WHcLcc+34A77osg2hTEU/nqbTuHpDKIH79x5JdTy0qt6ibKFnrot
FncLtfwjBKZW9oCnOUdtn/FwbfouGvzxyrNK+bNTc7ZrBjjVhmh6EDOxDTplY8A7W8bQtgEk9t3u
cQ/jMRqtS2CLquomQjIOm9T3BFMT0dOjys1SJQmHWV314iivTYsfmb1w3PTjhYqALcMXfSd1i5yi
ew4mjcdwxFSxrtBf1xcZfQrCCT8LDYRF9tLlo+rNqCsExTb5/b+LUroYoDNfZ5zZ/PzzwK7rym+b
DZtw3lBoGv7U9bJxCSU3iFhZdp4Ea1KZMvUol8Su2lOtTDychhqoUeYKKY/PUgcFXexFeyZF4UfR
6+XZZlLWOzF+CihOqYTCU7p+qgpOrx1jf1TH7f7YU/aXPL8pxvwmDooMNAo/qXMfKORIO6DNea7V
dNz701XxhaY7iB6r8ZEykEEqtxhK+XI0kfErrnxusaD/VTX+6H/NGvFA4l2xXv+CNylF7irk/HKz
clmK7q/lklwlKn5fAqtfT2K0MM4swxGiNneVa2++3jUFCreh/aNYLxT1F3EEkaTGNBk9E1tMiSjI
W7YTe82JtIs/4u5QIU9HLxineoWwBE3ZDo5W5gq/GPbS0FfWBRJE12mC3zEldy+t+s1l1wS5VQ8D
9JxRydMIDRiePTKRnGetz4Zfl0XNQWMiMYKD0qyifUR5ElIuB+OsH3V9gK7R+wfACVWfGlj4KJbh
ZBrX/ZdAGh3DZH0n+G2vVVn9aZhNacefGciY3MTI0eqppyNJ13o7g+9QfbQHTQSmh3R9elZW1My6
bzqrv2oVwhWy3/dg+U/B6gYf1Hvx6Ji9ecHOHMUgWWcN134zjqCj7EQxbASxYuXFr4h+cI232Iip
UJ8vsQmC0f7aJ2c4KoVtLtBIXpNjVvmcjhyzkkmO9BpTRTU5GwNcCKr6nyHqRTczw27fCQ/AqBgS
ui4uztaCFPaFxvdcKSQ8xZRa8XJljPORAycd5Blf66NX1/F0ZmMGQghNbSRd64j+yN+eCtWT8Sh0
GWgJphIpLNLcGv40W918hURu0j4ep2N0xVHeSD2jKDXG9mDDmqFyn3FO0zyqNfI6mx+iQnLB8qkD
zLMj8VChvhxQP6CaLZsW+njqSb54fe1mtRJczjS8aiUk912W4rLuw+QPINkEalOVZ4vslIUO8wVo
3wEvuEdTJgS9pmZlYevYAHQo4ilD2/fdPlQvBpqvTCAIXukXoCpBPtMGW2A1DsG13oYh7fIeiBao
KB2API+Z8yi4ODgWqFvYDc5NhfrMyMrjGWOZfSmwiRAVLfQNwEXlkdBEfWgiaPpXxRtztDDCMTOH
kNm0qofCZ4GVbOPO4uhdTvHLzXONsI1teqiH6rn69obPBjCouLnrHghMFSLMPe+CDnrqiz9olJ+F
PVW6PMbJbSfJMG6SD4nzhAuC+d+B+vO9QMJN7Dy8buSMtVmzu1AywhVd2SZsgBAdYfQT3yNkdXNY
448Rc8M4zbV3DezMJQHf7k/dIfMHQLhju8LQTeMG8ywGE2JwZz9ZSWfaoF/S/LvK2JLJF+dmQxSu
zZ5ba1QjA2G8+AfNYF2xCXuZgj8ZHSx5nfVl5P6KxkKeBTKVruKBKxqfUdgI5KLPo02F1YspY5hn
RT1Uqq6QhiOgyNsY6CBeKPgHfBYrEuK2GSdKOfuyBz/GQLd3wP7ZBLh0jqm18UXQOE7QbeovLAGG
3ZsAEYM3AtcWoVussUyNDCC/PLTqs9GKIGpk43voqYo/RotI/fRJQ98Sb8fAfwiBcevtpl0HFOUj
NFMVOPsTnVWoECGSdBOi1ve11SquwMsy8gH2EiJR4N0cBY68c4buwghLRHkbmaje1FD0FqeIm0tu
Nx8jQXeQ8zJdxQAuQAOezdGA01TUccXxJGLi0ovzZkZKRLzGPjQLcA9nl5bpWcuEiuhFNaYea/WC
Luw37wmPAVtxj01r8F4U40gQD6AyPDtwWj3T0TGc5PAvDNDK/JjxJaMyI3GXZeWO2vMfnMuVYdke
Asni3A2D+ouI6B+cfoxJp9SdVWp8A2DJ20soLnmLlawMjMC4jL6f7J/CzAnEB/vXUZuLqrJSe4FH
xI29hrJNE/KAV4kEQizKe9p40EWUiZix6+ArF8K7wfgQri8RcUAX/wztaKHtddiSvB+nXXcWU1m2
DfJjHazAoxFztLPqQbBsbtaBSO7I0iG1sJnLGhV63SSpUV/w4A4Sg8fgIfGOsj0nFiXfvzUjsSj2
ks8T3yKCogQOwzemVPCmhZWsR+pNs5gjRUto5nd6f7H3c/sUimhaXWPn4kPhbZVgIqpJpJOgKkgP
woTCU6VI5TRFbg0Ay2qc3+waryKcGAL1kCx9ohfWZt/SgVY29mGVd7Uuyljyn7B/x/XgS/7JP2je
pqzxo6LoYl24vvcLHqJjN+3kD9BE6kGm0QWWheBRGyO13HdQsPJ2YLDXX44T5N5Ae0PSE5i4J+4i
eWgDNyHeJEdkXr0Ophhmpv/P7I4ZOCWdTPtOJ/FBqrReRTxrzSA5SRNFIxhzUi7TNisUVX0KnSWp
tx4g3HIVIJ9gEKQCrLboaNe5neEh8/Zg5AYwvg/YUwIkYTJXVXgbKV88UiMlQQMk0zbG72y6SxEA
kZn0q92TWRvyZWYEf4AlvkBGtKRWeyBQ/jpsOOeFcl3A4FD6zz0A5jRbp1hqu2SQJhsRm+pKUwv+
og6qnA/q55DZQxrRysOjRziTBal0j7yWE9UXsRuSBJeMfpTw/OHlEv2NO/UcVCSFMGT7ZmIo5gnT
syfv/Feo6eXLzhTw1QbSjbZViGSWUJWiS4UjkJQ9/oSFapmsbKRm4pbQpChUikKZCuoGxeX2jFsb
uFbMCj1dcqLUtGwdD2zzEajZKi1+eUDSlCEs+MKzRVC1lWyUF3cfpxLX+Dzg3f4F+OBkByA3NLu3
onvM5JL38g==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
