<!doctype html>
<html>
<head>
<title>DP_INT_STATUS (DP) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___dp.html")>DP Module</a> &gt; DP_INT_STATUS (DP) Register</p><h1>DP_INT_STATUS (DP) Register</h1>
<h2>DP_INT_STATUS (DP) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DP_INT_STATUS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x00000003A0</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4A03A0 (DP)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
</table>
<p></p>
<h2>DP_INT_STATUS (DP) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>VSYNC_TS</td><td class="center">31</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>A '1' indicates that VSYNC Timestamp is available. This is generated on every VSYNC event. The TS itself is stored in AV_BUFFER_STC_VIDEO_VSYNC_TS_REG0 and REG1 registers</td></tr>
<tr valign=top><td>EXT_VSYNC_TS</td><td class="center">30</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>A '1' indicates that External VSYNC has triggered Timestamp. This is generated on every posedge of external VSYNC signal. The TS itself is stored in AV_BUFFER_STC_EXT_VSYNC_TS_REG0 and REG1 registers</td></tr>
<tr valign=top><td>CUST_TS</td><td class="center">29</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>A '1' indicates that a user defined Custom event has triggeredTimestamp. The TS itself is stored in AV_BUFFER_STC_CUSTOM_EVENT_TS_REG0 and REG1 registers</td></tr>
<tr valign=top><td>CUST_TS_2</td><td class="center">28</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>A '1' indicates that a user defined Custom event 2 has triggeredTimestamp. The TS itself is stored in AV_BUFFER_STC_CUSTOM_EVENT2_TS_REG0 and REG1 registers</td></tr>
<tr valign=top><td>CHBUF0_OVERFLW</td><td class="center">27</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 0 overflow</td></tr>
<tr valign=top><td>CHBUF1_OVERFLW</td><td class="center">26</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 1 overflow</td></tr>
<tr valign=top><td>CHBUF2_OVERFLW</td><td class="center">25</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 2 overflow</td></tr>
<tr valign=top><td>CHBUF3_OVERFLW</td><td class="center">24</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 3 overflow</td></tr>
<tr valign=top><td>CHBUF4_OVERFLW</td><td class="center">23</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 4 overflow</td></tr>
<tr valign=top><td>CHBUF5_OVERFLW</td><td class="center">22</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 5 overflow</td></tr>
<tr valign=top><td>CHBUF0_UNDERFLW</td><td class="center">21</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 0 underflow</td></tr>
<tr valign=top><td>CHBUF1_UNDERFLW</td><td class="center">20</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 1 underflow</td></tr>
<tr valign=top><td>CHBUF2_UNDERFLW</td><td class="center">19</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 2 underflow</td></tr>
<tr valign=top><td>CHBUF3_UNDERFLW</td><td class="center">18</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 3 underflow</td></tr>
<tr valign=top><td>CHBUF4_UNDERFLW</td><td class="center">17</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 4 underflow</td></tr>
<tr valign=top><td>CHBUF5_UNDERFLW</td><td class="center">16</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AV Buffer manager channel buffer 5 underflow</td></tr>
<tr valign=top><td>PIXEL0_MATCH</td><td class="center">15</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>When VCOUNT and HCOUNT programmed in B074 matches early VCOUNT</td></tr>
<tr valign=top><td>PIXEL1_MATCH</td><td class="center">14</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>When VCOUNT and HCOUNT programmed in B078 matches early VCOUNT</td></tr>
<tr valign=top><td>VBLNK_START</td><td class="center">13</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Interrupt at start of early Vertical blanking</td></tr>
<tr valign=top><td>LIV_ABUF_UNDRFLW</td><td class="center">12</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Interrupt asserted when live audio is enabled at subsystem, but the input from PL is not matching audio sample rate.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:6</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback></td></tr>
<tr valign=top><td>EXT_PKT_TXD</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Extended packet is transmitted and controller is ready to accept new packet.</td></tr>
<tr valign=top><td>HPD_PULSE_DET</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>A pulse on the HPD line was detected. The duration of the pulse can be determined by reading 0x150.</td></tr>
<tr valign=top><td>REPLY_TIMEOUT</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>A reply timeout has occurred.</td></tr>
<tr valign=top><td>REPLY_RECEIVED</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>An AUX reply transaction has been detected.</td></tr>
<tr valign=top><td>HPD_EVENT</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>This interrupt is asserted after the detection of HPD(previously DISCONNECTED) or after loss of HPD(previously connected and went LOW for 2ms or more).</td></tr>
<tr valign=top><td>HPD_IRQ</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>An interrupt is with proper timing is received on HPD</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>