$date
	Sun Oct 23 00:33:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#693438
b10 &
b10 %
1$
b10 !
1"
#693439
0"
#693442
b1 &
b1 %
1#
#693446
b0 &
0#
b0 %
0$
#1674197
b1 !
1"
#1674198
b1 &
b1 %
1$
#1674199
0"
#1674202
1#
#1674206
b0 &
0#
b0 %
0$
#2660620
b11000 !
1"
#2660622
b11000 &
b11000 %
1$
#2660623
0"
#2660626
b1100 &
b1100 %
#2660630
b110 &
b110 %
#2660634
b11 &
b11 %
#2660638
b1010 &
b1010 %
#2660642
b101 &
b101 %
#2660646
b10000 &
b10000 %
#2660650
b1000 &
b1000 %
#2660654
b100 &
b100 %
#2660658
b10 &
b10 %
#2660662
b1 &
1#
b1 %
#2660666
b0 &
b0 %
0#
0$
#4500012
