[{"DBLP title": "Layout decomposition for triple patterning lithography.", "DBLP authors": ["Bei Yu", "Kun Yuan", "Boyang Zhang", "Duo Ding", "David Z. Pan"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105297", "OA papers": [{"PaperId": "https://openalex.org/W3149715914", "PaperTitle": "Layout decomposition for triple patterning lithography", "Year": 2011, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {}, "Authors": ["Yu", "Yuan", "Zhang", "Ding", "Pan"]}]}, {"DBLP title": "Optimal layout decomposition for double patterning technology.", "DBLP authors": ["Xiaoping Tang", "Minsik Cho"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105298", "OA papers": [{"PaperId": "https://openalex.org/W3150945947", "PaperTitle": "Optimal layout decomposition for double patterning technology", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"IBM (United States)": 2.0}, "Authors": ["Tang", "Cho"]}]}, {"DBLP title": "A framework for double patterning-enabled design.", "DBLP authors": ["Rani S. Ghaida", "Kanak B. Agarwal", "Sani R. Nassif", "Xin Yuan", "Lars Liebmann", "Puneet Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105299", "OA papers": [{"PaperId": "https://openalex.org/W3142820954", "PaperTitle": "A framework for double patterning-enabled design", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Ghaida", "Agarwal", "Nassif", "Yuan", "Liebmann", "Gupta"]}]}, {"DBLP title": "Unequal-error-protection codes in SRAMs for mobile multimedia applications.", "DBLP authors": ["Xuebei Yang", "Kartik Mohanram"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105300", "OA papers": [{"PaperId": "https://openalex.org/W3143589795", "PaperTitle": "Unequal-error-protection codes in SRAMs for mobile multimedia applications", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Yang", "Mohanram"]}]}, {"DBLP title": "Detecting stability faults in sub-threshold SRAMs.", "DBLP authors": ["Chen-Wei Lin", "Hao-Yu Yang", "Chin-Yuan Huang", "Hung-Hsin Chen", "Mango Chia-Tso Chao"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105301", "OA papers": [{"PaperId": "https://openalex.org/W3150621664", "PaperTitle": "Detecting stability faults in sub-threshold SRAMs", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0}, "Authors": ["Lin", "Yang", "Huang", "Chen", "Chao"]}]}, {"DBLP title": "Pseudo-functional testing for small delay defects considering power supply noise effects.", "DBLP authors": ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105302", "OA papers": [{"PaperId": "https://openalex.org/W3147350862", "PaperTitle": "Pseudo-functional testing for small delay defects considering power supply noise effects", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chinese University of Hong Kong": 2.5, "Shenzhen Institutes of Advanced Technology": 0.5}, "Authors": ["Yuan", "Liu", "Xu"]}]}, {"DBLP title": "A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding.", "DBLP authors": ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105303", "OA papers": [{"PaperId": "https://openalex.org/W3147015593", "PaperTitle": "A low-power memory architecture with application-aware power management for motion &amp;amp; disparity estimation in Multiview Video Coding", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Zatt", "Shafique", "Bampi"]}]}, {"DBLP title": "Bandwidth-aware reconfigurable cache design with hybrid memory technologies.", "DBLP authors": ["Jishen Zhao", "Cong Xu", "Yuan Xie"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105304", "OA papers": [{"PaperId": "https://openalex.org/W3142815259", "PaperTitle": "Bandwidth-aware reconfigurable cache design with hybrid memory technologies", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Zhao", "Xu", "Xie"]}]}, {"DBLP title": "Feedback control based cache reliability enhancement for emerging multicores.", "DBLP authors": ["Hui Zhao", "Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105305", "OA papers": [{"PaperId": "https://openalex.org/W3142850665", "PaperTitle": "Feedback control based cache reliability enhancement for emerging multicores", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Zhao", "Mohammad Ali Sharifi", "Srikantaiah", "Kandemir"]}]}, {"DBLP title": "GPU programming for EDA with OpenCL.", "DBLP authors": ["Rasit Onur Topaloglu", "Benedict R. Gaster"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105306", "OA papers": [{"PaperId": "https://openalex.org/W3148407847", "PaperTitle": "GPU programming for EDA with OpenCL", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Topaloglu", "Gaster"]}]}, {"DBLP title": "A SimPLR method for routability-driven placement.", "DBLP authors": ["Myung-Chul Kim", "Jin Hu", "Dongjin Lee", "Igor L. Markov"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105307", "OA papers": [{"PaperId": "https://openalex.org/W3145272032", "PaperTitle": "A SimPLR method for routability-driven placement", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {}, "Authors": ["Kim", "Hu", "Lee"]}]}, {"DBLP title": "Ripple: An effective routability-driven placer by iterative cell movement.", "DBLP authors": ["Xu He", "Tao Huang", "Linfu Xiao", "Haitong Tian", "Guxin Cui", "Evangeline F. Y. Young"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105308", "OA papers": [{"PaperId": "https://openalex.org/W3148798416", "PaperTitle": "Ripple: An effective routability-driven placer by iterative cell movement", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}, "Authors": ["He", "Huang", "Xiao", "Tian", "Cui", "Young"]}]}, {"DBLP title": "Routability-driven analytical placement for mixed-size circuit designs.", "DBLP authors": ["Meng-Kai Hsu", "Sheng Chou", "Tzu-Hen Lin", "Yao-Wen Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105309", "OA papers": [{"PaperId": "https://openalex.org/W3141126213", "PaperTitle": "Routability-driven analytical placement for mixed-size circuit designs", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Hsu", "Chou", "Lin", "Chang"]}]}, {"DBLP title": "PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs.", "DBLP authors": ["Yi-Lin Chuang", "Hong-Ting Lin", "Tsung-Yi Ho", "Yao-Wen Chang", "Diana Marculescu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105310", "OA papers": [{"PaperId": "https://openalex.org/W3146247396", "PaperTitle": "PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Chuang", "Lin", "Ho", "Chang", "Marculescu"]}]}, {"DBLP title": "Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories.", "DBLP authors": ["Dimitri de Jonghe", "Georges G. E. Gielen"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105311", "OA papers": [{"PaperId": "https://openalex.org/W4248405511", "PaperTitle": "Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Dimitri De Jonghe", "Georges Gielen"]}]}, {"DBLP title": "Optimal statistical chip disposition.", "DBLP authors": ["Vladimir Zolotov", "Jinjun Xiong"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105312", "OA papers": [{"PaperId": "https://openalex.org/W3144521781", "PaperTitle": "Optimal statistical chip disposition", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Zolotov", "Xiong"]}]}, {"DBLP title": "Temperature aware statistical static timing analysis.", "DBLP authors": ["Artem Rogachev", "Lu Wan", "Deming Chen"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105313", "OA papers": [{"PaperId": "https://openalex.org/W3150336644", "PaperTitle": "Temperature aware statistical static timing analysis", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Rogachev", "Wan", "Chen"]}]}, {"DBLP title": "Fast statistical timing analysis for circuits with Post-Silicon Tunable clock buffers.", "DBLP authors": ["Bing Li", "Ning Chen"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105314", "OA papers": [{"PaperId": "https://openalex.org/W3142640033", "PaperTitle": "Fast statistical timing analysis for circuits with Post-Silicon Tunable clock buffers", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Li", "Chen"]}]}, {"DBLP title": "Improving shared cache behavior of multithreaded object-oriented applications in multicores.", "DBLP authors": ["Mahmut T. Kandemir", "Shekhar Srikantaiah", "Seung Woo Son"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105315", "OA papers": [{"PaperId": "https://openalex.org/W3150602318", "PaperTitle": "Improving shared cache behavior of multithreaded object-oriented applications in multicores", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 2.0, "Argonne National Laboratory": 1.0}, "Authors": ["Kandemir", "Srikantaiah", "Son"]}]}, {"DBLP title": "CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique.", "DBLP authors": ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Sri Parameswaran"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105316", "OA papers": [{"PaperId": "https://openalex.org/W3147501184", "PaperTitle": "CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Haque", "Peddersen", "Parameswaran"]}]}, {"DBLP title": "Cooperative parallelization.", "DBLP authors": ["Praveen Yedlapalli", "Emre Kultursay", "Mahmut T. Kandemir"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105317", "OA papers": [{"PaperId": "https://openalex.org/W4245824980", "PaperTitle": "Cooperative parallelization", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Praveen Yedlapalli", "Emre Kultursay", "Mahmut Kandemir"]}]}, {"DBLP title": "Optimizing data locality using array tiling.", "DBLP authors": ["Wei Ding", "Yuanrui Zhang", "Jun Liu", "Mahmut T. Kandemir"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105318", "OA papers": [{"PaperId": "https://openalex.org/W3147566371", "PaperTitle": "Optimizing data locality using array tiling", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Ding", "Zhang", "Liu", "Kandemir"]}]}, {"DBLP title": "Assuring application-level correctness against soft errors.", "DBLP authors": ["Jason Cong", "Karthik Gururaj"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105319", "OA papers": [{"PaperId": "https://openalex.org/W3150764511", "PaperTitle": "Assuring application-level correctness against soft errors", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Cong", "Gururaj"]}]}, {"DBLP title": "The role of EDA in digital print automation and infrastructure optimization.", "DBLP authors": ["Krishnendu Chakrabarty", "Gary Dispoto", "Rick Bellamy", "Jun Zeng"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105320", "OA papers": [{"PaperId": "https://openalex.org/W3145669339", "PaperTitle": "The role of EDA in digital print automation and infrastructure optimization", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Chakrabarty", "Dispoto", "Bellamy", "Zeng"]}]}, {"DBLP title": "Toward efficient spatial variation decomposition via sparse regression.", "DBLP authors": ["Wangyang Zhang", "Karthik Balakrishnan", "Xin Li", "Duane S. Boning", "Rob A. Rutenbar"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105321", "OA papers": [{"PaperId": "https://openalex.org/W4238728061", "PaperTitle": "Toward efficient spatial variation decomposition via sparse regression", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 2.0, "Massachusetts Institute of Technology": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Wangyang Zhang", "Karthik Balakrishnan", "Xin Li", "Duane S. Boning", "Rob A. Rutenbar"]}]}, {"DBLP title": "REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations.", "DBLP authors": ["Charles Lamech", "Jim Aarestad", "Jim Plusquellic", "Reza M. Rad", "Kanak Agarwal"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105322", "OA papers": [{"PaperId": "https://openalex.org/W3145140451", "PaperTitle": "REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Lamech", "Aarestad", "Plusquellic", "Agarwal"]}]}, {"DBLP title": "Accelerating aerial image simulation with GPU.", "DBLP authors": ["Hongbo Zhang", "Tan Yan", "Martin D. F. Wong", "Sanjay J. Patel"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105323", "OA papers": [{"PaperId": "https://openalex.org/W3144846907", "PaperTitle": "Accelerating aerial image simulation with GPU", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Synopsys (United States)": 1.0}, "Authors": ["Zhang", "Yan", "Wong", "Patel"]}]}, {"DBLP title": "Combined loop transformation and hierarchy allocation for data reuse optimization.", "DBLP authors": ["Jason Cong", "Peng Zhang", "Yi Zou"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105324", "OA papers": [{"PaperId": "https://openalex.org/W3146814121", "PaperTitle": "Combined loop transformation and hierarchy allocation for data reuse optimization", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Cong", "Zhang", "Zou"]}]}, {"DBLP title": "High-level synthesis with distributed controller for fast timing closure.", "DBLP authors": ["Seokhyun Lee", "Kiyoung Choi"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105325", "OA papers": [{"PaperId": "https://openalex.org/W3149874529", "PaperTitle": "High-level synthesis with distributed controller for fast timing closure", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Lee", "Choi"]}]}, {"DBLP title": "Synthesis of parallel binary machines.", "DBLP authors": ["Elena Dubrova"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105326", "OA papers": [{"PaperId": "https://openalex.org/W3146092668", "PaperTitle": "Synthesis of parallel binary machines", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Dubrova"]}]}, {"DBLP title": "Chemical-mechanical polishing aware application-specific 3D NoC design.", "DBLP authors": ["Wooyoung Jang", "Ou He", "Jae-Seok Yang", "David Z. Pan"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105327", "OA papers": [{"PaperId": "https://openalex.org/W3150214344", "PaperTitle": "Chemical-mechanical polishing aware application-specific 3D NoC design", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jang", "He", "Yang", "Pan"]}]}, {"DBLP title": "Application-aware deadlock-free oblivious routing based on extended turn-model.", "DBLP authors": ["Ali Shafiee", "Mahdy Zolghadr", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105328", "OA papers": [{"PaperId": "https://openalex.org/W3143378318", "PaperTitle": "Application-aware deadlock-free oblivious routing based on extended turn-model", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Shafiee", "Zolghadr", "M. A. Arjomand", "Sarbazi-Azad"]}]}, {"DBLP title": "Co-design of channel buffers and crossbar organizations in NoCs architectures.", "DBLP authors": ["Avinash Karanth Kodi", "Randy Morris", "Dominic DiTomaso", "Ashwini Sarathy", "Ahmed Louri"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105329", "OA papers": [{"PaperId": "https://openalex.org/W3148541710", "PaperTitle": "Co-design of channel buffers and crossbar organizations in NoCs architectures", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ohio University Lancaster": 3.0, "University of Arizona": 2.0}, "Authors": ["Kodi", "Morris", "DiTomaso", "Sarathy", "Louri"]}]}, {"DBLP title": "Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated.", "DBLP authors": ["Hai Wei", "Jie Zhang", "Lan Wei", "Nishant Patil", "Albert Lin", "Max M. Shulaker", "Hong-Yu Chen", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105330", "OA papers": [{"PaperId": "https://openalex.org/W3143430367", "PaperTitle": "Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Wei", "Zhang", "Patil", "Lin", "Shulaker", "Chen", "Wong", "Mitra"]}]}, {"DBLP title": "Alternative design methodologies for the next generation logic switch.", "DBLP authors": ["Davide Sacchetto", "Michele De Marchi", "Giovanni De Micheli", "Yusuf Leblebici"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105331", "OA papers": [{"PaperId": "https://openalex.org/W3138820204", "PaperTitle": "Alternative design methodologies for the next generation logic switch", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Davide Sacchetto", "Michele De Marchi", "Giovanni De Micheli", "Yusuf Leblebici"]}]}, {"DBLP title": "Universal statistical cure for predicting memory loss.", "DBLP authors": ["Rajiv V. Joshi", "Rouwaida Kanj", "Peiyuan Wang", "Hai Li"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105333", "OA papers": [{"PaperId": "https://openalex.org/W4251758819", "PaperTitle": "Universal statistical cure for predicting memory loss", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.5, "IBM Research - Austin": 0.5, "University of Pittsburgh": 1.0, "SUNY Polytechnic Institute": 1.0}, "Authors": ["Ravindra P. Joshi", "Rouwaida Kanj", "None Weidong Wang", "None Chengbin Li"]}]}, {"DBLP title": "Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits.", "DBLP authors": ["Guillaume Prenat", "Bernard Dieny", "Jean-Pierre Nozieres", "Gregory di Pendina", "Kholdoun Torki"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105334", "OA papers": [{"PaperId": "https://openalex.org/W3143768687", "PaperTitle": "Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Prenat", "Dieny", "Nozieres", "DiPendina", "Torki"]}]}, {"DBLP title": "Progress in CMOS-memristor integration.", "DBLP authors": ["Gilberto Medeiros-Ribeiro", "Janice H. Nickel", "J. Joshua Yang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105335", "OA papers": [{"PaperId": "https://openalex.org/W3139705375", "PaperTitle": "Progress in CMOS-memristor integration", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Medeiros-Ribeiro", "Yang"]}]}, {"DBLP title": "MGR: Multi-level global router.", "DBLP authors": ["Yue Xu", "Chris Chu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105336", "OA papers": [{"PaperId": "https://openalex.org/W3148937850", "PaperTitle": "MGR: Multi-level global router", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Xu", "Chu"]}]}, {"DBLP title": "Congestion analysis for global routing via integer programming.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105337", "OA papers": [{"PaperId": "https://openalex.org/W3152105119", "PaperTitle": "Congestion analysis for global routing via integer programming", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Shojaei", "mahdi davoodi", "Linderoth"]}]}, {"DBLP title": "High-quality global routing for multiple dynamic supply voltage designs.", "DBLP authors": ["Wen-Hao Liu", "Yih-Lang Li", "Kai-Yuan Chao"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105338", "OA papers": [{"PaperId": "https://openalex.org/W3140174600", "PaperTitle": "High-quality global routing for multiple dynamic supply voltage designs", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Liu", "Li", "Chao"]}]}, {"DBLP title": "Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus.", "DBLP authors": ["Joseph N. Kozhaya", "Phillip J. Restle", "Haifeng Qian"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105340", "OA papers": [{"PaperId": "https://openalex.org/W3142853296", "PaperTitle": "Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Research Triangle Park Foundation": 1.0, "IBM (United States)": 2.0}, "Authors": ["Kozhaya", "Restle", "Qian"]}]}, {"DBLP title": "Algorithmic tuning of clock trees and derived non-tree structures.", "DBLP authors": ["Igor L. Markov", "Dongjin Lee"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105342", "OA papers": [{"PaperId": "https://openalex.org/W3148353057", "PaperTitle": "Algorithmic tuning of clock trees and derived non-tree structures", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Lee"]}]}, {"DBLP title": "Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing.", "DBLP authors": ["Yen-Hung Lin", "Yongchan Ban", "David Z. Pan", "Yih-Lang Li"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105343", "OA papers": [{"PaperId": "https://openalex.org/W3150055114", "PaperTitle": "Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.5, "National Yang Ming Chiao Tung University": 1.5}, "Authors": ["Lin", "Ban", "Pan", "Li"]}]}, {"DBLP title": "A jumper insertion algorithm under antenna ratio and timing constraints.", "DBLP authors": ["Xin Gao", "Luca Macchiarulo"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105344", "OA papers": [{"PaperId": "https://openalex.org/W3143625029", "PaperTitle": "A jumper insertion algorithm under antenna ratio and timing constraints", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gao", "Macchiarulo"]}]}, {"DBLP title": "Exploring high throughput computing paradigm for global routing.", "DBLP authors": ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105345", "OA papers": [{"PaperId": "https://openalex.org/W3143573105", "PaperTitle": "Exploring high throughput computing paradigm for global routing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Han", "Ancajas", "Chakraborty", "Roy"]}]}, {"DBLP title": "Escape routing for staggered-pin-array PCBs.", "DBLP authors": ["Yuan-Kai Ho", "Hsu-Chieh Lee", "Yao-Wen Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105346", "OA papers": [{"PaperId": "https://openalex.org/W3144995927", "PaperTitle": "Escape routing for staggered-pin-array PCBs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Ho", "Lee", "Chang"]}]}, {"DBLP title": "Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning.", "DBLP authors": ["Matthew Grange", "Axel Jantsch", "Roshan Weerasekera", "Dinesh Pamunuwa"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105347", "OA papers": [{"PaperId": "https://openalex.org/W3136127139", "PaperTitle": "Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Lancaster University": 1.5, "Microsystems (United Kingdom)": 1.5, "Royal Institute of Technology": 1.0}, "Authors": ["M. L. Grange", "A. Jantsch", "Roshan Weerasekera", "I D B Pamunuwa"]}]}, {"DBLP title": "The STeTSiMS STT-RAM simulation and modeling system.", "DBLP authors": ["Clinton Wills Smullen IV", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105348", "OA papers": [{"PaperId": "https://openalex.org/W3146904821", "PaperTitle": "The STeTSiMS STT-RAM simulation and modeling system", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Smullen", "Nigam", "Gurumurthi", "Stan"]}]}, {"DBLP title": "Massively parallel programming models used as hardware description languages: The OpenCL case.", "DBLP authors": ["Muhsen Owaida", "Nikolaos Bellas", "Christos D. Antonopoulos", "Konstantis Daloukas", "Charalambos Antoniadis"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105349", "OA papers": [{"PaperId": "https://openalex.org/W3149913012", "PaperTitle": "Massively parallel programming models used as hardware description languages: The OpenCL case", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Owaida", "Bellas", "Antonopoulos", "Daloukas", "Antoniadis"]}]}, {"DBLP title": "Neuromorphic modeling abstractions and simulation of large-scale cortical networks.", "DBLP authors": ["Jeffrey L. Krichmar", "Nikil D. Dutt", "Jayram Moorkanikara Nageswaran", "Micah Richert"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105350", "OA papers": [{"PaperId": "https://openalex.org/W3150952628", "PaperTitle": "Neuromorphic modeling abstractions and simulation of large-scale cortical networks", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Krichmar", "Dutt", "Nageswaran", "Richert"]}]}, {"DBLP title": "A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis.", "DBLP authors": ["Yu Wang", "Mo Xu", "Ling Ren", "Xiaorui Zhang", "Di Wu", "Yong He", "Ningyi Xu", "Huazhong Yang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105352", "OA papers": [{"PaperId": "https://openalex.org/W3141073062", "PaperTitle": "A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Wang", "Xu", "Ren", "Zhang", "Wu", "He", "Yang"]}]}, {"DBLP title": "Fast statistical model of TiO2 thin-film memristor and design implication.", "DBLP authors": ["Miao Hu", "Hai Li", "Robinson E. Pino"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105353", "OA papers": [{"PaperId": "https://openalex.org/W3138612416", "PaperTitle": "Fast statistical model of TiO<inf>2</inf> thin-film memristor and design implication", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Department of ECE, Polytechnic Institute of NYU, Brooklyn, NY, USA": 2.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Miao Hu", "Hai Li", "Robinson E. Pino"]}]}, {"DBLP title": "Accelerated statistical simulation via on-demand Hermite spline interpolations.", "DBLP authors": ["Rouwaida Kanj", "Tong Li", "Rajiv V. Joshi", "Kanak Agarwal", "Ali Sadigh", "David Winston", "Sani R. Nassif"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105354", "OA papers": [{"PaperId": "https://openalex.org/W3147215048", "PaperTitle": "Accelerated statistical simulation via on-demand Hermite spline interpolations", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Kanj", "Li", "Joshi", "Agarwal", "Sadigh", "Winston", "Nassif"]}]}, {"DBLP title": "Structure preserving reduced-order modeling of linear periodic time-varying systems.", "DBLP authors": ["Ting Mei", "Heidi Thornquist", "Eric R. Keiter", "Scott A. Hutchinson"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105355", "OA papers": [{"PaperId": "https://openalex.org/W3144999271", "PaperTitle": "Structure preserving reduced-order modeling of linear periodic time-varying systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mei", "Thornquist", "Keiter"]}]}, {"DBLP title": "ModSpec: An open, flexible specification framework for multi-domain device modelling.", "DBLP authors": ["David Amsallem", "Jaijeet S. Roychowdhury"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105356", "OA papers": [{"PaperId": "https://openalex.org/W3139858218", "PaperTitle": "ModSpec: An open, flexible specification framework for multi-domain device modelling", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Amsallem", "Roychowdhury"]}]}, {"DBLP title": "Delay optimization using SOP balancing.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Stephen Jang", "Victor N. Kravets"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105357", "OA papers": [{"PaperId": "https://openalex.org/W3145367831", "PaperTitle": "Delay optimization using SOP balancing", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Mishchenko", "Jang", "Kravets"]}]}, {"DBLP title": "Match and replace - A functional ECO engine for multi-error circuit rectification.", "DBLP authors": ["Shao-Lun Huang", "Wei-Hsun Lin", "Chung-Yang (Ric) Huang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105358", "OA papers": [{"PaperId": "https://openalex.org/W3148003985", "PaperTitle": "Match and replace &#x2014; A functional ECO engine for multi-error circuit rectification", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Huang", "Lin", "Huang"]}]}, {"DBLP title": "Towards completely automatic decoder synthesis.", "DBLP authors": ["Hsiou-Yuan Liu", "Yen-Cheng Chou", "Chen-Hsuan Lin", "Jie-Hong R. Jiang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105359", "OA papers": [{"PaperId": "https://openalex.org/W3147608432", "PaperTitle": "Towards completely automatic decoder synthesis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Liu", "Chou", "Lin", "Jiang"]}]}, {"DBLP title": "On rewiring and simplification for canonicity in threshold logic circuits.", "DBLP authors": ["Pin-Yi Kuo", "Chun-Yao Wang", "Ching-Yi Huang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105360", "OA papers": [{"PaperId": "https://openalex.org/W3144302451", "PaperTitle": "On rewiring and simplification for canonicity in threshold logic circuits", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Kuo", "Wang", "Huang"]}]}, {"DBLP title": "Inferring assertion for complementary synthesis.", "DBLP authors": ["ShengYu Shen", "Ying Qin", "Jianmin Zhang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105361", "OA papers": [{"PaperId": "https://openalex.org/W3149539723", "PaperTitle": "Inferring assertion for complementary synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Shen", "Qin", "Zhang"]}]}, {"DBLP title": "Statistical aging analysis with process variation consideration.", "DBLP authors": ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105362", "OA papers": [{"PaperId": "https://openalex.org/W3152064381", "PaperTitle": "Statistical aging analysis with process variation consideration", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Han", "Choung", "Kim", "Lee", "Choi"]}]}, {"DBLP title": "A new method for multiparameter robust stability distribution analysis of linear analog circuits.", "DBLP authors": ["Changhao Yan", "Sheng-Guo Wang", "Xuan Zeng"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105363", "OA papers": [{"PaperId": "https://openalex.org/W3143463760", "PaperTitle": "A new method for multiparameter robust stability distribution analysis of linear analog circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yan", "Wang", "Zeng"]}]}, {"DBLP title": "Failure diagnosis of asymmetric aging under NBTI.", "DBLP authors": ["Jyothi Bhaskarr Velamala", "Venkatesa Ravi", "Yu Cao"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105364", "OA papers": [{"PaperId": "https://openalex.org/W3145466197", "PaperTitle": "Failure diagnosis of asymmetric aging under NBTI", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Velamala", "Ravi", "Cao"]}]}, {"DBLP title": "In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation.", "DBLP authors": ["Zahra Lak", "Nicola Nicolici"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105365", "OA papers": [{"PaperId": "https://openalex.org/W3148981577", "PaperTitle": "In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Lak", "Nicolici"]}]}, {"DBLP title": "Online clock skew tuning for timing speculation.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Qiang Xu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105366", "OA papers": [{"PaperId": "https://openalex.org/W3147703296", "PaperTitle": "Online clock skew tuning for timing speculation", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Ye", "Yuan", "Xu"]}]}, {"DBLP title": "Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips.", "DBLP authors": ["Tsung-Wei Huang", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105367", "OA papers": [{"PaperId": "https://openalex.org/W3151579412", "PaperTitle": "Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Cheng Kung University": 2.0, "Duke University": 1.0}, "Authors": ["Huang", "Ho", "Chakrabarty"]}]}, {"DBLP title": "Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously.", "DBLP authors": ["Yehua Su", "Wenjing Rao"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105368", "OA papers": [{"PaperId": "https://openalex.org/W3140042093", "PaperTitle": "Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Su", "Rao"]}]}, {"DBLP title": "Device-architecture co-optimization of STT-RAM based memory for low power embedded systems.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Xiaochun Zhu", "Seung H. Kang", "Matt Nowak", "Yuan Xie"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105369", "OA papers": [{"PaperId": "https://openalex.org/W3143577886", "PaperTitle": "Device-architecture co-optimization of STT-RAM based memory for low power embedded systems", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Xu", "Niu", "Zhu", "Kang", "Nowak", "Xie"]}]}, {"DBLP title": "STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view.", "DBLP authors": ["Yaojun Zhang", "Xiaobin Wang", "Yiran Chen"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105370", "OA papers": [{"PaperId": "https://openalex.org/W3150611138", "PaperTitle": "STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {}, "Authors": ["Zhang", "Wang", "Chen"]}]}, {"DBLP title": "2011 TAU power grid simulation contest: Benchmark suite and results.", "DBLP authors": ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105371", "OA papers": [{"PaperId": "https://openalex.org/W3148122453", "PaperTitle": "2011 TAU power grid simulation contest: Benchmark suite and results", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Austin": 3.0}, "Authors": ["Li", "Balasubramanian", "Liu", "Nassif"]}]}, {"DBLP title": "PowerRush: A linear simulator for power grid.", "DBLP authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105372", "OA papers": [{"PaperId": "https://openalex.org/W3148313567", "PaperTitle": "PowerRush: A linear simulator for power grid", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Yang", "Li", "Cai", "Zhou"]}]}, {"DBLP title": "Fast static analysis of power grids: Algorithms and implementations.", "DBLP authors": ["Zhiyu Zeng", "Tong Xu", "Zhuo Feng", "Peng Li"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105373", "OA papers": [{"PaperId": "https://openalex.org/W4230571881", "PaperTitle": "Fast static analysis of power grids: Algorithms and implementations", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Zhiyu Zeng", "Tong Xu", "Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "On the preconditioner of conjugate gradient method - A power grid simulation perspective.", "DBLP authors": ["Chung-Han Chou", "Nien-Yu Tsai", "Hao Yu", "Che-Rung Lee", "Yiyu Shi", "Shih-Chieh Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105374", "OA papers": [{"PaperId": "https://openalex.org/W3144470797", "PaperTitle": "On the preconditioner of conjugate gradient method &amp;#x2014; A power grid simulation perspective", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Chou", "Tsai", "Yu", "Lee", "Shi", "Chang"]}]}, {"DBLP title": "PTrace: Derivative-free local tracing of bicriterial design tradeoffs.", "DBLP authors": ["Amith Singhee"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105375", "OA papers": [{"PaperId": "https://openalex.org/W3149479782", "PaperTitle": "PTrace: Derivative-free local tracing of bicriterial design tradeoffs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Singhee"]}]}, {"DBLP title": "A methodology for local resonant clock synthesis using LC-assisted local clock buffers.", "DBLP authors": ["Walter James Condley", "Xuchu Hu", "Matthew R. Guthaus"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105376", "OA papers": [{"PaperId": "https://openalex.org/W3151056235", "PaperTitle": "A methodology for local resonant clock synthesis using LC-assisted local clock buffers", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Condley", "Hu", "Guthaus"]}]}, {"DBLP title": "A corner stitching compliant B\u2217-tree representation and its applications to analog placement.", "DBLP authors": ["Hui-Fang Tsao", "Pang-Yen Chou", "Shih-Lun Huang", "Yao-Wen Chang", "Mark Po-Hung Lin", "Duan-Ping Chen", "Dick Liu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105377", "OA papers": [{"PaperId": "https://openalex.org/W3138662266", "PaperTitle": "A corner stitching compliant B&lt;sup&gt;&amp;#x2217;&lt;/sup&gt;-tree representation and its applications to analog placement", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 4.0, "National Chung Cheng University": 1.0, "Lattice Semiconductor (United States)": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Hui-Fang Tsao", "Pang-Yen Chou", "Shih-Lun Huang", "Yao-Wen Chang", "Mark Po-Hung Lin", "Duan-Ping Chen", "Dick Liu"]}]}, {"DBLP title": "Heterogeneous B\u2217-trees for analog placement with symmetry and regularity considerations.", "DBLP authors": ["Pang-Yen Chou", "Hung-Chih Ou", "Yao-Wen Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105378", "OA papers": [{"PaperId": "https://openalex.org/W3136963889", "PaperTitle": "Heterogeneous B&lt;sup&gt;&amp;#x2217;&lt;/sup&gt;-trees for analog placement with symmetry and regularity considerations", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Pang-Yen Chou", "Hung-Chih Ou", "Yao-Wen Chang"]}]}, {"DBLP title": "Fast analog layout prototyping for nanometer design migration.", "DBLP authors": ["Yi-Peng Weng", "Hung-Ming Chen", "Tung-Chieh Chen", "Po-Cheng Pan", "Chien-Hung Chen", "Wei-Zen Chen"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105379", "OA papers": [{"PaperId": "https://openalex.org/W3142330788", "PaperTitle": "Fast analog layout prototyping for nanometer design migration", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Weng", "Chen", "Pan"]}]}, {"DBLP title": "Model order reduction of fully parameterized systems by recursive least square optimization.", "DBLP authors": ["Zheng Zhang", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105380", "OA papers": [{"PaperId": "https://openalex.org/W3150537815", "PaperTitle": "Model order reduction of fully parameterized systems by recursive least square optimization", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Zhang", "Elfadel", "Daniel"]}]}, {"DBLP title": "Fast poisson solver preconditioned method for robust power grid analysis.", "DBLP authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105381", "OA papers": [{"PaperId": "https://openalex.org/W3143856702", "PaperTitle": "Fast poisson solver preconditioned method for robust power grid analysis", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Yang", "Cai", "Zhou", "Shi"]}]}, {"DBLP title": "Modeling and estimation of power supply noise using linear programming.", "DBLP authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105382", "OA papers": [{"PaperId": "https://openalex.org/W3150017234", "PaperTitle": "Modeling and estimation of power supply noise using linear programming", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Firouzi", "Kiamehr", "Tahoori"]}]}, {"DBLP title": "Power grid analysis with hierarchical support graphs.", "DBLP authors": ["Xueqian Zhao", "Jia Wang", "Zhuo Feng", "Shiyan Hu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105383", "OA papers": [{"PaperId": "https://openalex.org/W3150812176", "PaperTitle": "Power grid analysis with hierarchical support graphs", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Zhao", "Wang", "Feng", "Hu"]}]}, {"DBLP title": "Vectorless verification of RLC power grids with transient current constraints.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105384", "OA papers": [{"PaperId": "https://openalex.org/W3151372433", "PaperTitle": "Vectorless verification of RLC power grids with transient current constraints", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Illinois Institute of Technology": 2.0}, "Authors": ["Xiong", "Wang"]}]}, {"DBLP title": "Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs.", "DBLP authors": ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105385", "OA papers": [{"PaperId": "https://openalex.org/W3142235025", "PaperTitle": "Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Pathak", "Pak", "Pan", "Lim"]}]}, {"DBLP title": "Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC.", "DBLP authors": ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105386", "OA papers": [{"PaperId": "https://openalex.org/W3150374759", "PaperTitle": "Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Jung", "Liu", "Sitaraman", "Pan", "Lim"]}]}, {"DBLP title": "Variation-aware electromigration analysis of power/ground networks.", "DBLP authors": ["Di-An Li", "Malgorzata Marek-Sadowska"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105387", "OA papers": [{"PaperId": "https://openalex.org/W3145455670", "PaperTitle": "Variation-aware electromigration analysis of power/ground networks", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Li", "Marek-Sadowska"]}]}, {"DBLP title": "Low-power multiple-bit upset tolerant memory optimization.", "DBLP authors": ["Seokjoong Kim", "Matthew R. Guthaus"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105388", "OA papers": [{"PaperId": "https://openalex.org/W3141557747", "PaperTitle": "Low-power multiple-bit upset tolerant memory optimization", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Cruz": 2.0}, "Authors": ["Kim", "Guthaus"]}]}, {"DBLP title": "Mitigating FPGA interconnect soft errors by in-place LUT inversion.", "DBLP authors": ["Naifeng Jing", "Ju-Yueh Lee", "Weifeng He", "Zhigang Mao", "Lei He"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105389", "OA papers": [{"PaperId": "https://openalex.org/W3146295682", "PaperTitle": "Mitigating FPGA interconnect soft errors by in-place LUT inversion", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Jing", "Lee", "He", "Mao"]}]}, {"DBLP title": "Debugging with dominance: On-the-fly RTL debug solution implications.", "DBLP authors": ["Hratch Mangassarian", "Andreas G. Veneris", "Duncan Exon Smith", "Sean Safarpour"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105390", "OA papers": [{"PaperId": "https://openalex.org/W3145323637", "PaperTitle": "Debugging with dominance: On-the-fly RTL debug solution implications", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Mangassarian", "Veneris", "Smith", "Safarpour"]}]}, {"DBLP title": "Simulation-based signal selection for state restoration in silicon debug.", "DBLP authors": ["Debapriya Chatterjee", "Calvin McCarter", "Valeria Bertacco"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105391", "OA papers": [{"PaperId": "https://openalex.org/W3143275871", "PaperTitle": "Simulation-based signal selection for state restoration in silicon debug", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Debapriya Chatterjee", "Calvin McCarter", "Valeria Bertacco"]}]}, {"DBLP title": "Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques.", "DBLP authors": ["Bo-Han Wu", "Chun-Ju Yang", "Chia-Cheng Tso", "Chung-Yang (Ric) Huang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105392", "OA papers": [{"PaperId": "https://openalex.org/W3148472830", "PaperTitle": "Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 1.0}, "Authors": ["Wu", "Yang", "Tso", "Huang"]}]}, {"DBLP title": "Identifying the optimal energy-efficient operating points of parallel workloads.", "DBLP authors": ["Ryan Cochran", "Can Hankendi", "Ayse K. Coskun", "Sherief Reda"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105393", "OA papers": [{"PaperId": "https://openalex.org/W3145218983", "PaperTitle": "Identifying the optimal energy-efficient operating points of parallel workloads", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Cochran", "Hankendi", "Coskun", "Reda"]}]}, {"DBLP title": "System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia.", "DBLP authors": ["Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105394", "OA papers": [{"PaperId": "https://openalex.org/W3149339508", "PaperTitle": "System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Javaid", "Shafique", "Parameswaran"]}]}, {"DBLP title": "Balanced reconfiguration of storage banks in a hybrid electrical energy storage system.", "DBLP authors": ["Younghyun Kim", "Sangyoung Park", "Yanzhi Wang", "Qing Xie", "Naehyuck Chang", "Massimo Poncino", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105395", "OA papers": [{"PaperId": "https://openalex.org/W3143457169", "PaperTitle": "Balanced reconfiguration of storage banks in a hybrid electrical energy storage system", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {}, "Authors": ["Kim", "Park", "Wang", "Xie", "Chang", "Poncino", "Pedram"]}]}, {"DBLP title": "Multilevel tree fusion for robust clock networks.", "DBLP authors": ["Dongjin Lee", "Igor L. Markov"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105396", "OA papers": [{"PaperId": "https://openalex.org/W3148362416", "PaperTitle": "Multilevel tree fusion for robust clock networks", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Lee"]}]}, {"DBLP title": "Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power.", "DBLP authors": ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105397", "OA papers": [{"PaperId": "https://openalex.org/W3150807572", "PaperTitle": "Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Paik", "Nam", "Shin"]}]}, {"DBLP title": "Useful-skew clock optimization for multi-power mode designs.", "DBLP authors": ["Hsuan-Ming Chou", "Hao Yu", "Shih-Chieh Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105398", "OA papers": [{"PaperId": "https://openalex.org/W3139757448", "PaperTitle": "Useful-skew clock optimization for multi-power mode designs", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Chou", "Yu", "Chang"]}]}, {"DBLP title": "ATree-based topology synthesis for on-chip network.", "DBLP authors": ["Jason Cong", "Yuhui Huang", "Bo Yuan"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105399", "OA papers": [{"PaperId": "https://openalex.org/W3139777422", "PaperTitle": "ATree-based topology synthesis for on-chip network", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Cong", "Huang", "Yuan"]}]}, {"DBLP title": "Formal verification of phase-locked loops using reachability analysis and continuization.", "DBLP authors": ["Matthias Althoff", "Soner Yaldiz", "Akshay Rajhans", "Xin Li", "Bruce H. Krogh", "Larry T. Pileggi"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105400", "OA papers": [{"PaperId": "https://openalex.org/W3148956571", "PaperTitle": "Formal verification of phase-locked loops using reachability analysis and continuization", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Althoff", "Yaldiz", "Rajhans", "Li", "Krogh", "Pileggi"]}]}, {"DBLP title": "MACACO: Modeling and analysis of circuits for approximate computing.", "DBLP authors": ["Rangharajan Venkatesan", "Amit Agarwal", "Kaushik Roy", "Anand Raghunathan"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105401", "OA papers": [{"PaperId": "https://openalex.org/W3146960355", "PaperTitle": "MACACO: Modeling and analysis of circuits for approximate computing", "Year": 2011, "CitationCount": 153, "EstimatedCitation": 153, "Affiliations": {}, "Authors": ["Venkatesan", "Agarwal", "Roy", "Raghunathan"]}]}, {"DBLP title": "Property-specific sequential invariant extraction for SAT-based unbounded model checking.", "DBLP authors": ["Hu-Hsi Yeh", "Cheng-Yin Wu", "Chung-Yang (Ric) Huang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105402", "OA papers": [{"PaperId": "https://openalex.org/W3141009549", "PaperTitle": "Property-specific sequential invariant extraction for SAT-based unbounded model checking", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 1.0}, "Authors": ["Yeh", "Wu", "Huang"]}]}, {"DBLP title": "Automatic formal verification of multithreaded pipelined microprocessors.", "DBLP authors": ["Miroslav N. Velev", "Ping Gao"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105403", "OA papers": [{"PaperId": "https://openalex.org/W3145086388", "PaperTitle": "Automatic formal verification of multithreaded pipelined microprocessors", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Velev", "Gao"]}]}, {"DBLP title": "Accelerating RTL simulation with GPUs.", "DBLP authors": ["Hao Qian", "Yangdong Deng"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105404", "OA papers": [{"PaperId": "https://openalex.org/W3146200412", "PaperTitle": "Accelerating RTL simulation with GPUs", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Qian", "Deng"]}]}, {"DBLP title": "CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques.", "DBLP authors": ["Sheng Li", "Ke Chen", "Jung Ho Ahn", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105405", "OA papers": [{"PaperId": "https://openalex.org/W3148444620", "PaperTitle": "CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques", "Year": 2011, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"Hewlett-Packard (United States)": 2.5, "University of Notre Dame": 1.5, "Seoul National University": 1.0}, "Authors": ["Li", "Chen", "Ahn", "Brockman", "Jouppi"]}]}, {"DBLP title": "A trace compression algorithm targeting power estimation of long benchmarks.", "DBLP authors": ["Andrey Ayupov", "Steven M. Burns"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105406", "OA papers": [{"PaperId": "https://openalex.org/W3150605802", "PaperTitle": "A trace compression algorithm targeting power estimation of long benchmarks", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ayupov", "Burns"]}]}, {"DBLP title": "A theoretical probabilistic simulation framework for dynamic power estimation.", "DBLP authors": ["Lei Wang", "Markus Olbrich", "Erich Barke", "Thomas B\u00fcchner", "Markus B\u00fchler", "Philipp V. Panitz"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105407", "OA papers": [{"PaperId": "https://openalex.org/W3150794076", "PaperTitle": "A theoretical probabilistic simulation framework for dynamic power estimation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Wang", "Olbrich", "Barke", "Buchner", "Buhler", "Panitz"]}]}, {"DBLP title": "Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Guangdeng Liao", "Rafael Quintanilla", "Ashish Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105408", "OA papers": [{"PaperId": "https://openalex.org/W3143137622", "PaperTitle": "Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Wang", "Tan", "Liao", "Quintanilla", "Gupta"]}]}, {"DBLP title": "Gate sizing and device technology selection algorithms for high-performance industrial designs.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Steven M. Burns", "Jiang Hu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105409", "OA papers": [{"PaperId": "https://openalex.org/W3143743485", "PaperTitle": "Gate sizing and device technology selection algorithms for high-performance industrial designs", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Intel (United States)": 2.0, "Texas A&M University": 1.0}, "Authors": ["Ozdal", "Burns", "Hu"]}]}, {"DBLP title": "Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization.", "DBLP authors": ["Junjun Gu", "Gang Qu", "Lin Yuan", "Cheng Zhuo"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105410", "OA papers": [{"PaperId": "https://openalex.org/W3137434407", "PaperTitle": "Improving dual V<inf>t</inf> technology by simultaneous gate sizing and mechanical stress optimization", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park": 2.0, "Synopsys (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Junjun Gu", "Gang Qu", "Lin Yuan", "Cheng Zhuo"]}]}, {"DBLP title": "The approximation scheme for peak power driven voltage partitioning.", "DBLP authors": ["Jia Wang", "Xiaodao Chen", "Chen Liao", "Shiyan Hu"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105411", "OA papers": [{"PaperId": "https://openalex.org/W3143452509", "PaperTitle": "The approximation scheme for peak power driven voltage partitioning", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wang", "Chen", "Liao", "Hu"]}]}, {"DBLP title": "Timing ECO optimization via B\u00e9zier curve smoothing and fixability identification.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105412", "OA papers": [{"PaperId": "https://openalex.org/W3143529332", "PaperTitle": "Timing ECO optimization via B&#x00E9;zier curve smoothing and fixability identification", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Chang", "Jiang"]}]}, {"DBLP title": "Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs.", "DBLP authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105413", "OA papers": [{"PaperId": "https://openalex.org/W3148557932", "PaperTitle": "Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Ioannina": 2.0}, "Authors": ["Tenentes", "Kavousianos"]}]}, {"DBLP title": "Post-silicon bug diagnosis with inconsistent executions.", "DBLP authors": ["Andrew DeOrio", "Daya Shanker Khudia", "Valeria Bertacco"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105414", "OA papers": [{"PaperId": "https://openalex.org/W3150400496", "PaperTitle": "Post-silicon bug diagnosis with inconsistent executions", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["DeOrio", "Khudia", "Bertacco"]}]}, {"DBLP title": "On proving the efficiency of alternative RF tests.", "DBLP authors": ["Nathan Kupp", "Haralampos-G. D. Stratigopoulos", "Petros Drineas", "Yiorgos Makris"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105415", "OA papers": [{"PaperId": "https://openalex.org/W3147568738", "PaperTitle": "On proving the efficiency of alternative RF tests", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Kupp", "Stratigopoulos", "Drineas", "Makris"]}]}, {"DBLP title": "Statistical defect-detection analysis of test sets using readily-available tester data.", "DBLP authors": ["Xiaochun Yu", "R. D. (Shawn) Blanton"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105416", "OA papers": [{"PaperId": "https://openalex.org/W3144420675", "PaperTitle": "Statistical defect-detection analysis of test sets using readily-available tester data", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yu", "Blanton"]}]}, {"DBLP title": "A robust architecture for post-silicon skew tuning.", "DBLP authors": ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105417", "OA papers": [{"PaperId": "https://openalex.org/W3145309409", "PaperTitle": "A robust architecture for post-silicon skew tuning", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Kao", "Tsai", "Chang"]}]}, {"DBLP title": "A low-swing crossbar and link generator for low-power networks-on-chip.", "DBLP authors": ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Li-Shiuan Peh"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105418", "OA papers": [{"PaperId": "https://openalex.org/W3144542234", "PaperTitle": "A low-swing crossbar and link generator for low-power networks-on-chip", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Chen", "Park", "Krishna", "Peh"]}]}, {"DBLP title": "Exploring heterogeneous NoC design space.", "DBLP authors": ["Hui Zhao", "Mahmut T. Kandemir", "Wei Ding", "Mary Jane Irwin"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105419", "OA papers": [{"PaperId": "https://openalex.org/W3142344903", "PaperTitle": "Exploring heterogeneous NoC design space", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Zhao", "Kandemir", "Ding", "Irwin"]}]}, {"DBLP title": "Synchronous elasticization at a reduced cost: Utilizing the ultra simple fork and controller merging.", "DBLP authors": ["Eliyah Kilada", "Kenneth S. Stevens"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105420", "OA papers": [{"PaperId": "https://openalex.org/W4230836074", "PaperTitle": "Synchronous elasticization at a reduced cost: Utilizing the ultra simple fork and controller merging", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Utah": 2.0}, "Authors": ["Eliyah Kilada", "Kenneth N. Stevens"]}]}, {"DBLP title": "Robust passive hardware metering.", "DBLP authors": ["Sheng Wei", "Ani Nahapetian", "Miodrag Potkonjak"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105421", "OA papers": [{"PaperId": "https://openalex.org/W3148596285", "PaperTitle": "Robust passive hardware metering", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Wei", "Nahapetian", "Potkonjak"]}]}, {"DBLP title": "A framework for accelerating neuromorphic-vision algorithms on FPGAs.", "DBLP authors": ["Michael DeBole", "Ahmed Al-Maashri", "Matthew Cotter", "Chi-Li Yu", "Chaitali Chakrabarti", "Vijaykrishnan Narayanan"], "year": 2011, "doi": "https://doi.org/10.1109/ICCAD.2011.6105351", "OA papers": [{"PaperId": "https://openalex.org/W2060380659", "PaperTitle": "A framework for accelerating neuromorphic-vision algorithms on FPGAs", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 3.0, "Arizona State University": 3.0}, "Authors": ["Michael DeBole", "Ahmed Al Maashri", "Melanie Cotter", "C. X. Yu", "Chaitali Chakrabarti", "V. Narayanan"]}]}]