{"vcs1":{"timestamp_begin":1754679405.098674398, "rt":5.91, "ut":5.34, "st":0.28}}
{"vcselab":{"timestamp_begin":1754679411.096263607, "rt":0.28, "ut":0.14, "st":0.06}}
{"link":{"timestamp_begin":1754679411.441767841, "rt":0.44, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754679404.491459192}
{"VCS_COMP_START_TIME": 1754679404.491459192}
{"VCS_COMP_END_TIME": 1754679412.502764216}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -sv2k12 -ntb_opts uvm -f filelist.f -R -debug_access+all -l compile.log"}
{"vcs1": {"peak_mem": 440352}}
{"vcselab": {"peak_mem": 250572}}
