// Copyright 2009-2021 NTESS. Under the terms
// of Contract DE-NA0003525 with NTESS, the U.S.
// Government retains certain rights in this software.
//
// Copyright (c) 2009-2021, NTESS
// All rights reserved.
//
// Portions are copyright of other developers:
// See the file CONTRIBUTORS.TXT in the top level directory
// the distribution for more information.
//
// This file is part of the SST software package. For license
// information, see the LICENSE file in the top level directory of the
// distribution.

/*
 * File:   broadcastShim.h
 */

#ifndef _MEMH_SIEVE_BROADCASTSHIM_H_
#define _MEMH_SIEVE_BROADCASTSHIM_H_

#include <sst/core/event.h>
#include <sst/core/sst_types.h>
#include <sst/core/component.h>
#include <sst/core/link.h>
#include <sst/core/output.h>


#include "sst/elements/memHierarchy/util.h"
#include "alloctrackev.h"


namespace SST { namespace MemHierarchy {

using namespace std;


class BroadcastShim : public SST::Component {
public:
/* Element Library Info */
    SST_ELI_REGISTER_COMPONENT(BroadcastShim, "memHierarchy", "BroadcastShim", SST_ELI_ELEMENT_VERSION(1,0,0),
            "Used to connect a processor to multiple sieves (e.g., for private/semi-private last-level cache modeling)", COMPONENT_CATEGORY_MEMORY)

    SST_ELI_DOCUMENT_PORTS(
            {"cpu_alloc_link_%(port)d", "Link to CPU's allocation port", {"memHierarchy.AllocTrackEvent"}},
            {"sieve_alloc_link_%(port)d", "Link to sieve's allocation port", {"memHierarchy.AllocTrackEvent"}} )

/* Begin class definiton */
    /** Constructor */
    BroadcastShim(ComponentId_t id, Params &params);

    /** Destructor for Sieve Component */
    ~BroadcastShim() {}

    virtual void init(unsigned int) {}
    virtual void finish(void) {}


private:

    /** Handler for incoming allocation events.  */
    void processCoreEvent(SST::Event* event);
    void processSieveEvent(SST::Event* event);

    SST::Output* output_;
    vector<SST::Link*>  cpuAllocLinks_;
    vector<SST::Link*>  sieveAllocLinks_;
};

}}

#endif
