;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 300, 90
	ADD 300, 90
	SUB #0, -3
	MOV 10, 4
	CMP @121, 103
	SUB #0, -2
	JMN 900, 900
	ADD 11, 70
	DJN 0, #7
	SUB <1, @2
	JMN @1, #2
	DAT #10, #4
	SUB @101, @107
	CMP -0, -90
	SUB -1, <-20
	DAT #10, #4
	ADD -1, <-20
	SLT 0, @7
	SUB @121, 103
	JMZ 10, 4
	JMN @12, #201
	SUB @121, 103
	DAT #-11, #-20
	JMZ 0, #7
	ADD 11, 70
	CMP 11, 70
	ADD 18, @70
	JMN <-127, #100
	SUB @-127, @100
	SUB -1, <-20
	SUB @121, 103
	SUB #12, @202
	SUB <1, @2
	JMN @12, #202
	ADD 12, @10
	DJN 0, #2
	SUB @121, 103
	JMN @1, #2
	JMN @12, #202
	ADD -1, <-20
	SUB <1, @2
	CMP -217, <-120
	SUB @-127, @100
	SUB -217, <-120
	SUB #172, @203
	SLT 300, 90
	DJN -1, @-20
