# Microsemi Tcl Script
# libero
# Date: Tue Apr 21 19:01:22 2020
# Directory C:\PROJECTS\Scripts\v0.3
# File C:\PROJECTS\Scripts\v0.3\exported.tcl

source ./GENERATED_TCL_PARAMETERS.tcl
if { $::argc > 0 } {
    set i 1
    foreach arg $::argv {
		set temp [split $arg ":"]
		puts "Setting parameter [lindex $temp 0] to [lindex $temp 1]"
		set [lindex $temp 0] "[lindex $temp 0]:[lindex $temp 1]"
        incr i
    }
} else {
    puts "no command line argument passed"
}

set INIT_MONITOR_param "$BANK_0_CALIB_STATUS_ENABLED $BANK_0_CALIB_STATUS_SIMULATION_DELAY $BANK_0_VDDI_STATUS_ENABLED $BANK_0_VDDI_STATUS_SIMULATION_DELAY $BANK_1_CALIB_STATUS_ENABLED $BANK_1_CALIB_STATUS_SIMULATION_DELAY $BANK_1_VDDI_STATUS_ENABLED $BANK_1_VDDI_STATUS_SIMULATION_DELAY $BANK_7_CALIB_STATUS_ENABLED $BANK_7_CALIB_STATUS_SIMULATION_DELAY $BANK_7_VDDI_STATUS_ENABLED $BANK_7_VDDI_STATUS_SIMULATION_DELAY $BANK_8_CALIB_STATUS_ENABLED $BANK_8_CALIB_STATUS_SIMULATION_DELAY $BANK_8_VDDI_STATUS_ENABLED $BANK_8_VDDI_STATUS_SIMULATION_DELAY $BANK_9_CALIB_STATUS_ENABLED $BANK_9_CALIB_STATUS_SIMULATION_DELAY $BANK_9_VDDI_STATUS_ENABLED $BANK_9_VDDI_STATUS_SIMULATION_DELAY $DEVICE_INIT_DONE_SIMULATION_DELAY $FABRIC_POR_N_SIMULATION_DELAY $PCIE_INIT_DONE_SIMULATION_DELAY $SHOW_BANK_0_CALIB_STATUS_ENABLED $SHOW_BANK_0_VDDI_STATUS_ENABLED $SHOW_BANK_1_CALIB_STATUS_ENABLED $SHOW_BANK_1_VDDI_STATUS_ENABLED $SHOW_BANK_7_CALIB_STATUS_ENABLED $SHOW_BANK_7_VDDI_STATUS_ENABLED $SHOW_BANK_8_CALIB_STATUS_ENABLED $SHOW_BANK_8_VDDI_STATUS_ENABLED $SHOW_BANK_9_CALIB_STATUS_ENABLED $SHOW_BANK_9_VDDI_STATUS_ENABLED $SRAM_INIT_DONE_SIMULATION_DELAY $USRAM_INIT_DONE_SIMULATION_DELAY "
set ICICLE_MSS_param "$BANK2_VOLTAGE $BANK4_VOLTAGE $BANK5_VOLTAGE $BOOT_MODE $BOOT_MODE1_E51_START_ADDRESS_ENVM $BOOT_MODE1_U54_1_START_ADDRESS_ENVM $BOOT_MODE1_U54_2_START_ADDRESS_ENVM $BOOT_MODE1_U54_3_START_ADDRESS_ENVM $BOOT_MODE1_U54_4_START_ADDRESS_ENVM $CAN_0 $CAN_0_TX_EBL_N $CAN_1 $CAN_1_TX_EBL_N $CAN_CLK_FREQ $DDR3_ADDRESS_MIRROR $DDR3_ADDRESS_ORDERING $DDR3_BANK_ADDR_WIDTH $DDR3_BURST_LENGTH $DDR3_CAS_ADDITIVE_LATENCY $DDR3_CAS_LATENCY $DDR3_CAS_WRITE_LATENCY $DDR3_CLOCK_DDR $DDR3_COL_ADDR_WIDTH $DDR3_CONTROLLER_ADD_CMD_DRIVE $DDR3_CONTROLLER_CLK_DRIVE $DDR3_CONTROLLER_DQ_DRIVE $DDR3_CONTROLLER_DQ_ODT $DDR3_CONTROLLER_DQS_DRIVE $DDR3_CONTROLLER_DQS_ODT $DDR3_DM_MODE $DDR3_ENABLE_ECC $DDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $DDR3_MEMORY_FORMAT $DDR3_NB_CLKS $DDR3_NB_RANKS $DDR3_ODT_ENABLE_RD_RNK0_ODT0 $DDR3_ODT_ENABLE_RD_RNK0_ODT1 $DDR3_ODT_ENABLE_RD_RNK1_ODT0 $DDR3_ODT_ENABLE_RD_RNK1_ODT1 $DDR3_ODT_ENABLE_WR_RNK0_ODT0 $DDR3_ODT_ENABLE_WR_RNK0_ODT1 $DDR3_ODT_ENABLE_WR_RNK1_ODT0 $DDR3_ODT_ENABLE_WR_RNK1_ODT1 $DDR3_OUTPUT_DRIVE_STRENGTH $DDR3_PARTIAL_ARRAY_SELF_REFRESH $DDR3_READ_BURST_TYPE $DDR3_ROW_ADDR_WIDTH $DDR3_RTT_NOM $DDR3_RTT_WR $DDR3_SELF_REFRESH_TEMPERATURE $DDR3_TIMING_FAW $DDR3_TIMING_RAS $DDR3_TIMING_RC $DDR3_TIMING_RCD $DDR3_TIMING_REFI $DDR3_TIMING_RFC $DDR3_TIMING_RP $DDR3_TIMING_RRD $DDR3_TIMING_RTP $DDR3_TIMING_WR $DDR3_TIMING_WTR $DDR3_WIDTH $DDR3_ZQ_CAL_INIT_TIME $DDR3_ZQ_CAL_L_TIME $DDR3_ZQ_CAL_S_TIME $DDR3_ZQ_CALIB_PERIOD $DDR3_ZQ_CALIB_TYPE $DDR4_ADDRESS_MIRROR $DDR4_ADDRESS_ORDERING $DDR4_AUTO_SELF_REFRESH $DDR4_BANK_ADDR_WIDTH $DDR4_BANK_GROUP_ADDRESS_WIDTH $DDR4_BURST_LENGTH $DDR4_CA_PARITY_LATENCY_MODE $DDR4_CAS_ADDITIVE_LATENCY $DDR4_CAS_LATENCY $DDR4_CAS_WRITE_LATENCY $DDR4_CLOCK_DDR $DDR4_COL_ADDR_WIDTH $DDR4_CONTROLLER_ADD_CMD_DRIVE $DDR4_CONTROLLER_CLK_DRIVE $DDR4_CONTROLLER_DQ_DRIVE $DDR4_CONTROLLER_DQ_ODT $DDR4_CONTROLLER_DQS_DRIVE $DDR4_CONTROLLER_DQS_ODT $DDR4_DM_MODE $DDR4_ENABLE_ECC $DDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $DDR4_ENABLE_PAR_ALERT $DDR4_GRANULARITY_MODE $DDR4_INTERNAL_VREF_MONITER $DDR4_MEMORY_FORMAT $DDR4_NB_CLKS $DDR4_NB_RANKS $DDR4_ODT_ENABLE_RD_RNK0_ODT0 $DDR4_ODT_ENABLE_RD_RNK0_ODT1 $DDR4_ODT_ENABLE_RD_RNK1_ODT0 $DDR4_ODT_ENABLE_RD_RNK1_ODT1 $DDR4_ODT_ENABLE_WR_RNK0_ODT0 $DDR4_ODT_ENABLE_WR_RNK0_ODT1 $DDR4_ODT_ENABLE_WR_RNK1_ODT0 $DDR4_ODT_ENABLE_WR_RNK1_ODT1 $DDR4_OUTPUT_DRIVE_STRENGTH $DDR4_POWERDOWN_INPUT_BUFFER $DDR4_READ_BURST_TYPE $DDR4_READ_PREAMBLE $DDR4_ROW_ADDR_WIDTH $DDR4_RTT_NOM $DDR4_RTT_PARK $DDR4_RTT_WR $DDR4_SELF_REFRESH_ABORT_MODE $DDR4_TEMPERATURE_REFRESH_MODE $DDR4_TEMPERATURE_REFRESH_RANGE $DDR4_TIMING_CCD_L $DDR4_TIMING_CCD_S $DDR4_TIMING_FAW $DDR4_TIMING_RAS $DDR4_TIMING_RC $DDR4_TIMING_RCD $DDR4_TIMING_REFI $DDR4_TIMING_RFC $DDR4_TIMING_RP $DDR4_TIMING_RRD_L $DDR4_TIMING_RRD_S $DDR4_TIMING_RTP $DDR4_TIMING_WR $DDR4_TIMING_WTR_L $DDR4_TIMING_WTR_S $DDR4_VREF_CALIB_ENABLE $DDR4_VREF_CALIB_RANGE $DDR4_VREF_CALIB_VALUE $DDR4_WIDTH $DDR4_WRITE_PREAMBLE $DDR4_ZQ_CAL_INIT_TIME $DDR4_ZQ_CAL_L_TIME $DDR4_ZQ_CAL_S_TIME $DDR4_ZQ_CALIB_PERIOD $DDR4_ZQ_CALIB_TYPE $DDR_REFCLK $DDR_SDRAM_TYPE $EMMC $EMMC_DATA_7_4 $EMMC_SD_SDIO_FREQ $FIC_0_AXI4_MASTER_USED $FIC_0_AXI4_SLAVE_USED $FIC_0_EMBEDDED_DLL_USED $FIC_1_AXI4_MASTER_USED $FIC_1_AXI4_SLAVE_USED $FIC_1_EMBEDDED_DLL_USED $FIC_2_AXI4_SLAVE_USED $FIC_2_EMBEDDED_DLL_USED $FIC_3_APB_MASTER_USED $FIC_3_EMBEDDED_DLL_USED $GPIO_0_0 $GPIO_0_0_7_RESET_SOURCE $GPIO_0_0_DIR $GPIO_0_1 $GPIO_0_1_DIR $GPIO_0_2 $GPIO_0_2_DIR $GPIO_0_3 $GPIO_0_3_DIR $GPIO_0_4 $GPIO_0_4_DIR $GPIO_0_5 $GPIO_0_5_DIR $GPIO_0_6 $GPIO_0_6_DIR $GPIO_0_7 $GPIO_0_7_DIR $GPIO_0_8 $GPIO_0_8_13_RESET_SOURCE $GPIO_0_8_DIR $GPIO_0_9 $GPIO_0_9_DIR $GPIO_0_10 $GPIO_0_10_DIR $GPIO_0_11 $GPIO_0_11_DIR $GPIO_0_12 $GPIO_0_12_DIR $GPIO_0_13 $GPIO_0_13_DIR $GPIO_1_0 $GPIO_1_0_7_RESET_SOURCE $GPIO_1_0_DIR $GPIO_1_1 $GPIO_1_1_DIR $GPIO_1_2 $GPIO_1_2_DIR $GPIO_1_3 $GPIO_1_3_DIR $GPIO_1_4 $GPIO_1_4_DIR $GPIO_1_5 $GPIO_1_5_DIR $GPIO_1_6 $GPIO_1_6_DIR $GPIO_1_7 $GPIO_1_7_DIR $GPIO_1_8 $GPIO_1_8_15_RESET_SOURCE $GPIO_1_8_DIR $GPIO_1_9 $GPIO_1_9_DIR $GPIO_1_10 $GPIO_1_10_DIR $GPIO_1_11 $GPIO_1_11_DIR $GPIO_1_12 $GPIO_1_12_DIR $GPIO_1_13 $GPIO_1_13_DIR $GPIO_1_14 $GPIO_1_14_DIR $GPIO_1_15 $GPIO_1_15_DIR $GPIO_1_16 $GPIO_1_16_23_RESET_SOURCE $GPIO_1_16_DIR $GPIO_1_17 $GPIO_1_17_DIR $GPIO_1_18 $GPIO_1_18_DIR $GPIO_1_19 $GPIO_1_19_DIR $GPIO_1_20 $GPIO_1_20_DIR $GPIO_1_21 $GPIO_1_21_DIR $GPIO_1_22 $GPIO_1_22_DIR $GPIO_1_23 $GPIO_1_23_DIR $GPIO_2_0 $GPIO_2_0_7_RESET_SOURCE $GPIO_2_0_DIR $GPIO_2_1 $GPIO_2_1_DIR $GPIO_2_2 $GPIO_2_2_DIR $GPIO_2_3 $GPIO_2_3_DIR $GPIO_2_4 $GPIO_2_4_DIR $GPIO_2_5 $GPIO_2_5_DIR $GPIO_2_6 $GPIO_2_6_DIR $GPIO_2_7 $GPIO_2_7_DIR $GPIO_2_8 $GPIO_2_8_15_RESET_SOURCE $GPIO_2_8_DIR $GPIO_2_9 $GPIO_2_9_DIR $GPIO_2_10 $GPIO_2_10_DIR $GPIO_2_11 $GPIO_2_11_DIR $GPIO_2_12 $GPIO_2_12_DIR $GPIO_2_13 $GPIO_2_13_DIR $GPIO_2_14 $GPIO_2_14_DIR $GPIO_2_15 $GPIO_2_15_DIR $GPIO_2_16 $GPIO_2_16_23_RESET_SOURCE $GPIO_2_16_DIR $GPIO_2_17 $GPIO_2_17_DIR $GPIO_2_18 $GPIO_2_18_DIR $GPIO_2_19 $GPIO_2_19_DIR $GPIO_2_20 $GPIO_2_20_DIR $GPIO_2_21 $GPIO_2_21_DIR $GPIO_2_22 $GPIO_2_22_DIR $GPIO_2_23 $GPIO_2_23_DIR $GPIO_2_24 $GPIO_2_24_31_RESET_SOURCE $GPIO_2_24_DIR $GPIO_2_25 $GPIO_2_25_DIR $GPIO_2_26 $GPIO_2_26_DIR $GPIO_2_27 $GPIO_2_27_DIR $GPIO_2_28 $GPIO_2_28_DIR $GPIO_2_29 $GPIO_2_29_DIR $GPIO_2_30 $GPIO_2_30_DIR $GPIO_2_31 $GPIO_2_31_DIR $I2C_0 $I2C_0_BAUD_RATE_CLOCK $I2C_0_SMBUS $I2C_1 $I2C_1_BAUD_RATE_CLOCK $I2C_1_SMBUS $INTERRUPT $IO_REFCLK_FREQ $JTAG_TRACE $JTAG_TRACE_CONTROL_VIA_FABRIC $LOCK_DOWN_B2_IOS $LOCK_DOWN_B4_IOS $LOCK_DOWN_DDR_IOS $LOCK_DOWN_SGMII_IOS $LPDDR3_ADDRESS_ORDERING $LPDDR3_BANK_ADDR_WIDTH $LPDDR3_CLOCK_DDR $LPDDR3_COL_ADDR_WIDTH $LPDDR3_CONTROLLER_ADD_CMD_DRIVE $LPDDR3_CONTROLLER_CLK_DRIVE $LPDDR3_CONTROLLER_DQ_DRIVE $LPDDR3_CONTROLLER_DQ_ODT $LPDDR3_CONTROLLER_DQS_DRIVE $LPDDR3_CONTROLLER_DQS_ODT $LPDDR3_DATA_LATENCY $LPDDR3_DM_MODE $LPDDR3_DQ_ODT $LPDDR3_ENABLE_ECC $LPDDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $LPDDR3_MEMORY_FORMAT $LPDDR3_ODT_ENABLE_RD_RNK0_ODT0 $LPDDR3_ODT_ENABLE_WR_RNK0_ODT0 $LPDDR3_OUTPUT_DRIVE_STRENGTH $LPDDR3_POWERDOWN_ODT $LPDDR3_ROW_ADDR_WIDTH $LPDDR3_TIMING_FAW $LPDDR3_TIMING_MRR $LPDDR3_TIMING_MRW $LPDDR3_TIMING_RAS $LPDDR3_TIMING_RC $LPDDR3_TIMING_RCD $LPDDR3_TIMING_REFI $LPDDR3_TIMING_RFC $LPDDR3_TIMING_RP $LPDDR3_TIMING_RRD $LPDDR3_TIMING_RTP $LPDDR3_TIMING_WR $LPDDR3_TIMING_WTR $LPDDR3_WIDTH $LPDDR3_ZQ_CAL_INIT_TIME $LPDDR3_ZQ_CAL_L_TIME $LPDDR3_ZQ_CAL_R_TIME $LPDDR3_ZQ_CAL_S_TIME $LPDDR3_ZQ_CALIB_PERIOD $LPDDR3_ZQ_CALIB_TYPE $LPDDR4_ADDRESS_ORDERING $LPDDR4_BANK_ADDR_WIDTH $LPDDR4_CA_ODT $LPDDR4_CLOCK_DDR $LPDDR4_COL_ADDR_WIDTH $LPDDR4_CONTROLLER_ADD_CMD_DRIVE $LPDDR4_CONTROLLER_CLK_DRIVE $LPDDR4_CONTROLLER_DQ_DRIVE $LPDDR4_CONTROLLER_DQ_ODT $LPDDR4_CONTROLLER_DQS_DRIVE $LPDDR4_CONTROLLER_DQS_ODT $LPDDR4_DM_MODE $LPDDR4_DQ_ODT $LPDDR4_DRIVE_STRENGTH $LPDDR4_ENABLE_ECC $LPDDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $LPDDR4_MEMORY_FORMAT $LPDDR4_ODTE_CA $LPDDR4_ODTE_CK $LPDDR4_ODTE_CS $LPDDR4_PULLUP_CAL $LPDDR4_RD_POSTAMBLE $LPDDR4_RD_PREAMBLE $LPDDR4_READ_LATENCY $LPDDR4_ROW_ADDR_WIDTH $LPDDR4_SELF_REFRESH_ABORT_MODE $LPDDR4_SOC_ODT $LPDDR4_TIMING_FAW $LPDDR4_TIMING_MRR $LPDDR4_TIMING_MRW $LPDDR4_TIMING_RAS $LPDDR4_TIMING_RC $LPDDR4_TIMING_RCD $LPDDR4_TIMING_REFI $LPDDR4_TIMING_RFC $LPDDR4_TIMING_RP $LPDDR4_TIMING_RRD $LPDDR4_TIMING_RTP $LPDDR4_TIMING_WR $LPDDR4_TIMING_WTR $LPDDR4_WIDTH $LPDDR4_WR_POSTAMBLE $LPDDR4_WRITE_LATENCY $LPDDR4_ZQ_CAL_LATCH_TIME $LPDDR4_ZQ_CAL_R_TIME $LPDDR4_ZQ_CAL_TIME $LPDDR4_ZQ_CALIB_PERIOD $MAC_0 $MAC_0_FILTER $MAC_0_MANAGEMENT $MAC_0_OTHER $MAC_0_TSU $MAC_1 $MAC_1_FILTER $MAC_1_MANAGEMENT $MAC_1_OTHER $MAC_1_TSU $MAC_SGMII_REFCLK $MAC_TSU_REFCLK $MMUART_0 $MMUART_0_MODE $MMUART_0_MODEM $MMUART_0_OTHER $MMUART_1 $MMUART_1_MODE $MMUART_1_MODEM $MMUART_1_OTHER $MMUART_2 $MMUART_3 $MMUART_4 $MSS_AHB_APB_CLK_DIV $MSS_AHB_APB_CLK_FREQ $MSS_AXI_CLK_DIV $MSS_AXI_CLK_FREQ $MSS_CLK_DIV $MSS_CLK_FREQ $MSS_PLLOUT_FREQ $MSS_REFCLK $MSSIO_0_ATP_EN $MSSIO_0_CLAMP_DIODE $MSSIO_0_LOCK_DOWN $MSSIO_0_LP_PERSIST $MSSIO_0_LPMD_IBUF $MSSIO_0_LPMD_OBUF $MSSIO_0_MD_IBUF $MSSIO_0_OUT_DRIVE $MSSIO_0_RES_PULL $MSSIO_0_SCHMITT_TRIGGER $MSSIO_1_ATP_EN $MSSIO_1_CLAMP_DIODE $MSSIO_1_LOCK_DOWN $MSSIO_1_LP_PERSIST $MSSIO_1_LPMD_IBUF $MSSIO_1_LPMD_OBUF $MSSIO_1_MD_IBUF $MSSIO_1_OUT_DRIVE $MSSIO_1_RES_PULL $MSSIO_1_SCHMITT_TRIGGER $MSSIO_2_ATP_EN $MSSIO_2_CLAMP_DIODE $MSSIO_2_LOCK_DOWN $MSSIO_2_LP_PERSIST $MSSIO_2_LPMD_IBUF $MSSIO_2_LPMD_OBUF $MSSIO_2_MD_IBUF $MSSIO_2_OUT_DRIVE $MSSIO_2_RES_PULL $MSSIO_2_SCHMITT_TRIGGER $MSSIO_3_ATP_EN $MSSIO_3_CLAMP_DIODE $MSSIO_3_LOCK_DOWN $MSSIO_3_LP_PERSIST $MSSIO_3_LPMD_IBUF $MSSIO_3_LPMD_OBUF $MSSIO_3_MD_IBUF $MSSIO_3_OUT_DRIVE $MSSIO_3_RES_PULL $MSSIO_3_SCHMITT_TRIGGER $MSSIO_4_ATP_EN $MSSIO_4_CLAMP_DIODE $MSSIO_4_LOCK_DOWN $MSSIO_4_LP_PERSIST $MSSIO_4_LPMD_IBUF $MSSIO_4_LPMD_OBUF $MSSIO_4_MD_IBUF $MSSIO_4_OUT_DRIVE $MSSIO_4_RES_PULL $MSSIO_4_SCHMITT_TRIGGER $MSSIO_5_ATP_EN $MSSIO_5_CLAMP_DIODE $MSSIO_5_LOCK_DOWN $MSSIO_5_LP_PERSIST $MSSIO_5_LPMD_IBUF $MSSIO_5_LPMD_OBUF $MSSIO_5_MD_IBUF $MSSIO_5_OUT_DRIVE $MSSIO_5_RES_PULL $MSSIO_5_SCHMITT_TRIGGER $MSSIO_6_ATP_EN $MSSIO_6_CLAMP_DIODE $MSSIO_6_LOCK_DOWN $MSSIO_6_LP_PERSIST $MSSIO_6_LPMD_IBUF $MSSIO_6_LPMD_OBUF $MSSIO_6_MD_IBUF $MSSIO_6_OUT_DRIVE $MSSIO_6_RES_PULL $MSSIO_6_SCHMITT_TRIGGER $MSSIO_7_ATP_EN $MSSIO_7_CLAMP_DIODE $MSSIO_7_LOCK_DOWN $MSSIO_7_LP_PERSIST $MSSIO_7_LPMD_IBUF $MSSIO_7_LPMD_OBUF $MSSIO_7_MD_IBUF $MSSIO_7_OUT_DRIVE $MSSIO_7_RES_PULL $MSSIO_7_SCHMITT_TRIGGER $MSSIO_8_ATP_EN $MSSIO_8_CLAMP_DIODE $MSSIO_8_LOCK_DOWN $MSSIO_8_LP_PERSIST $MSSIO_8_LPMD_IBUF $MSSIO_8_LPMD_OBUF $MSSIO_8_MD_IBUF $MSSIO_8_OUT_DRIVE $MSSIO_8_RES_PULL $MSSIO_8_SCHMITT_TRIGGER $MSSIO_9_ATP_EN $MSSIO_9_CLAMP_DIODE $MSSIO_9_LOCK_DOWN $MSSIO_9_LP_PERSIST $MSSIO_9_LPMD_IBUF $MSSIO_9_LPMD_OBUF $MSSIO_9_MD_IBUF $MSSIO_9_OUT_DRIVE $MSSIO_9_RES_PULL $MSSIO_9_SCHMITT_TRIGGER $MSSIO_10_ATP_EN $MSSIO_10_CLAMP_DIODE $MSSIO_10_LOCK_DOWN $MSSIO_10_LP_PERSIST $MSSIO_10_LPMD_IBUF $MSSIO_10_LPMD_OBUF $MSSIO_10_MD_IBUF $MSSIO_10_OUT_DRIVE $MSSIO_10_RES_PULL $MSSIO_10_SCHMITT_TRIGGER $MSSIO_11_ATP_EN $MSSIO_11_CLAMP_DIODE $MSSIO_11_LOCK_DOWN $MSSIO_11_LP_PERSIST $MSSIO_11_LPMD_IBUF $MSSIO_11_LPMD_OBUF $MSSIO_11_MD_IBUF $MSSIO_11_OUT_DRIVE $MSSIO_11_RES_PULL $MSSIO_11_SCHMITT_TRIGGER $MSSIO_12_ATP_EN $MSSIO_12_CLAMP_DIODE $MSSIO_12_LOCK_DOWN $MSSIO_12_LP_PERSIST $MSSIO_12_LPMD_IBUF $MSSIO_12_LPMD_OBUF $MSSIO_12_MD_IBUF $MSSIO_12_OUT_DRIVE $MSSIO_12_RES_PULL $MSSIO_12_SCHMITT_TRIGGER $MSSIO_13_ATP_EN $MSSIO_13_CLAMP_DIODE $MSSIO_13_LOCK_DOWN $MSSIO_13_LP_PERSIST $MSSIO_13_LPMD_IBUF $MSSIO_13_LPMD_OBUF $MSSIO_13_MD_IBUF $MSSIO_13_OUT_DRIVE $MSSIO_13_RES_PULL $MSSIO_13_SCHMITT_TRIGGER $MSSIO_14_ATP_EN $MSSIO_14_CLAMP_DIODE $MSSIO_14_LOCK_DOWN $MSSIO_14_LP_PERSIST $MSSIO_14_LPMD_IBUF $MSSIO_14_LPMD_OBUF $MSSIO_14_MD_IBUF $MSSIO_14_OUT_DRIVE $MSSIO_14_RES_PULL $MSSIO_14_SCHMITT_TRIGGER $MSSIO_15_ATP_EN $MSSIO_15_CLAMP_DIODE $MSSIO_15_LOCK_DOWN $MSSIO_15_LP_PERSIST $MSSIO_15_LPMD_IBUF $MSSIO_15_LPMD_OBUF $MSSIO_15_MD_IBUF $MSSIO_15_OUT_DRIVE $MSSIO_15_RES_PULL $MSSIO_15_SCHMITT_TRIGGER $MSSIO_16_ATP_EN $MSSIO_16_CLAMP_DIODE $MSSIO_16_LOCK_DOWN $MSSIO_16_LP_PERSIST $MSSIO_16_LPMD_IBUF $MSSIO_16_LPMD_OBUF $MSSIO_16_MD_IBUF $MSSIO_16_OUT_DRIVE $MSSIO_16_RES_PULL $MSSIO_16_SCHMITT_TRIGGER $MSSIO_17_ATP_EN $MSSIO_17_CLAMP_DIODE $MSSIO_17_LOCK_DOWN $MSSIO_17_LP_PERSIST $MSSIO_17_LPMD_IBUF $MSSIO_17_LPMD_OBUF $MSSIO_17_MD_IBUF $MSSIO_17_OUT_DRIVE $MSSIO_17_RES_PULL $MSSIO_17_SCHMITT_TRIGGER $MSSIO_18_ATP_EN $MSSIO_18_CLAMP_DIODE $MSSIO_18_LOCK_DOWN $MSSIO_18_LP_PERSIST $MSSIO_18_LPMD_IBUF $MSSIO_18_LPMD_OBUF $MSSIO_18_MD_IBUF $MSSIO_18_OUT_DRIVE $MSSIO_18_RES_PULL $MSSIO_18_SCHMITT_TRIGGER $MSSIO_19_ATP_EN $MSSIO_19_CLAMP_DIODE $MSSIO_19_LOCK_DOWN $MSSIO_19_LP_PERSIST $MSSIO_19_LPMD_IBUF $MSSIO_19_LPMD_OBUF $MSSIO_19_MD_IBUF $MSSIO_19_OUT_DRIVE $MSSIO_19_RES_PULL $MSSIO_19_SCHMITT_TRIGGER $MSSIO_20_ATP_EN $MSSIO_20_CLAMP_DIODE $MSSIO_20_LOCK_DOWN $MSSIO_20_LP_PERSIST $MSSIO_20_LPMD_IBUF $MSSIO_20_LPMD_OBUF $MSSIO_20_MD_IBUF $MSSIO_20_OUT_DRIVE $MSSIO_20_RES_PULL $MSSIO_20_SCHMITT_TRIGGER $MSSIO_21_ATP_EN $MSSIO_21_CLAMP_DIODE $MSSIO_21_LOCK_DOWN $MSSIO_21_LP_PERSIST $MSSIO_21_LPMD_IBUF $MSSIO_21_LPMD_OBUF $MSSIO_21_MD_IBUF $MSSIO_21_OUT_DRIVE $MSSIO_21_RES_PULL $MSSIO_21_SCHMITT_TRIGGER $MSSIO_22_ATP_EN $MSSIO_22_CLAMP_DIODE $MSSIO_22_LOCK_DOWN $MSSIO_22_LP_PERSIST $MSSIO_22_LPMD_IBUF $MSSIO_22_LPMD_OBUF $MSSIO_22_MD_IBUF $MSSIO_22_OUT_DRIVE $MSSIO_22_RES_PULL $MSSIO_22_SCHMITT_TRIGGER $MSSIO_23_ATP_EN $MSSIO_23_CLAMP_DIODE $MSSIO_23_LOCK_DOWN $MSSIO_23_LP_PERSIST $MSSIO_23_LPMD_IBUF $MSSIO_23_LPMD_OBUF $MSSIO_23_MD_IBUF $MSSIO_23_OUT_DRIVE $MSSIO_23_RES_PULL $MSSIO_23_SCHMITT_TRIGGER $MSSIO_24_ATP_EN $MSSIO_24_CLAMP_DIODE $MSSIO_24_LOCK_DOWN $MSSIO_24_LP_PERSIST $MSSIO_24_LPMD_IBUF $MSSIO_24_LPMD_OBUF $MSSIO_24_MD_IBUF $MSSIO_24_OUT_DRIVE $MSSIO_24_RES_PULL $MSSIO_24_SCHMITT_TRIGGER $MSSIO_25_ATP_EN $MSSIO_25_CLAMP_DIODE $MSSIO_25_LOCK_DOWN $MSSIO_25_LP_PERSIST $MSSIO_25_LPMD_IBUF $MSSIO_25_LPMD_OBUF $MSSIO_25_MD_IBUF $MSSIO_25_OUT_DRIVE $MSSIO_25_RES_PULL $MSSIO_25_SCHMITT_TRIGGER $MSSIO_26_ATP_EN $MSSIO_26_CLAMP_DIODE $MSSIO_26_LOCK_DOWN $MSSIO_26_LP_PERSIST $MSSIO_26_LPMD_IBUF $MSSIO_26_LPMD_OBUF $MSSIO_26_MD_IBUF $MSSIO_26_OUT_DRIVE $MSSIO_26_RES_PULL $MSSIO_26_SCHMITT_TRIGGER $MSSIO_27_ATP_EN $MSSIO_27_CLAMP_DIODE $MSSIO_27_LOCK_DOWN $MSSIO_27_LP_PERSIST $MSSIO_27_LPMD_IBUF $MSSIO_27_LPMD_OBUF $MSSIO_27_MD_IBUF $MSSIO_27_OUT_DRIVE $MSSIO_27_RES_PULL $MSSIO_27_SCHMITT_TRIGGER $MSSIO_28_ATP_EN $MSSIO_28_CLAMP_DIODE $MSSIO_28_LOCK_DOWN $MSSIO_28_LP_PERSIST $MSSIO_28_LPMD_IBUF $MSSIO_28_LPMD_OBUF $MSSIO_28_MD_IBUF $MSSIO_28_OUT_DRIVE $MSSIO_28_RES_PULL $MSSIO_28_SCHMITT_TRIGGER $MSSIO_29_ATP_EN $MSSIO_29_CLAMP_DIODE $MSSIO_29_LOCK_DOWN $MSSIO_29_LP_PERSIST $MSSIO_29_LPMD_IBUF $MSSIO_29_LPMD_OBUF $MSSIO_29_MD_IBUF $MSSIO_29_OUT_DRIVE $MSSIO_29_RES_PULL $MSSIO_29_SCHMITT_TRIGGER $MSSIO_30_ATP_EN $MSSIO_30_CLAMP_DIODE $MSSIO_30_LOCK_DOWN $MSSIO_30_LP_PERSIST $MSSIO_30_LPMD_IBUF $MSSIO_30_LPMD_OBUF $MSSIO_30_MD_IBUF $MSSIO_30_OUT_DRIVE $MSSIO_30_RES_PULL $MSSIO_30_SCHMITT_TRIGGER $MSSIO_31_ATP_EN $MSSIO_31_CLAMP_DIODE $MSSIO_31_LOCK_DOWN $MSSIO_31_LP_PERSIST $MSSIO_31_LPMD_IBUF $MSSIO_31_LPMD_OBUF $MSSIO_31_MD_IBUF $MSSIO_31_OUT_DRIVE $MSSIO_31_RES_PULL $MSSIO_31_SCHMITT_TRIGGER $MSSIO_32_ATP_EN $MSSIO_32_CLAMP_DIODE $MSSIO_32_LOCK_DOWN $MSSIO_32_LP_PERSIST $MSSIO_32_LPMD_IBUF $MSSIO_32_LPMD_OBUF $MSSIO_32_MD_IBUF $MSSIO_32_OUT_DRIVE $MSSIO_32_RES_PULL $MSSIO_32_SCHMITT_TRIGGER $MSSIO_33_ATP_EN $MSSIO_33_CLAMP_DIODE $MSSIO_33_LOCK_DOWN $MSSIO_33_LP_PERSIST $MSSIO_33_LPMD_IBUF $MSSIO_33_LPMD_OBUF $MSSIO_33_MD_IBUF $MSSIO_33_OUT_DRIVE $MSSIO_33_RES_PULL $MSSIO_33_SCHMITT_TRIGGER $MSSIO_34_ATP_EN $MSSIO_34_CLAMP_DIODE $MSSIO_34_LOCK_DOWN $MSSIO_34_LP_PERSIST $MSSIO_34_LPMD_IBUF $MSSIO_34_LPMD_OBUF $MSSIO_34_MD_IBUF $MSSIO_34_OUT_DRIVE $MSSIO_34_RES_PULL $MSSIO_34_SCHMITT_TRIGGER $MSSIO_35_ATP_EN $MSSIO_35_CLAMP_DIODE $MSSIO_35_LOCK_DOWN $MSSIO_35_LP_PERSIST $MSSIO_35_LPMD_IBUF $MSSIO_35_LPMD_OBUF $MSSIO_35_MD_IBUF $MSSIO_35_OUT_DRIVE $MSSIO_35_RES_PULL $MSSIO_35_SCHMITT_TRIGGER $MSSIO_36_ATP_EN $MSSIO_36_CLAMP_DIODE $MSSIO_36_LOCK_DOWN $MSSIO_36_LP_PERSIST $MSSIO_36_LPMD_IBUF $MSSIO_36_LPMD_OBUF $MSSIO_36_MD_IBUF $MSSIO_36_OUT_DRIVE $MSSIO_36_RES_PULL $MSSIO_36_SCHMITT_TRIGGER $MSSIO_37_ATP_EN $MSSIO_37_CLAMP_DIODE $MSSIO_37_LOCK_DOWN $MSSIO_37_LP_PERSIST $MSSIO_37_LPMD_IBUF $MSSIO_37_LPMD_OBUF $MSSIO_37_MD_IBUF $MSSIO_37_OUT_DRIVE $MSSIO_37_RES_PULL $MSSIO_37_SCHMITT_TRIGGER $MSSIO_REFCLK_IOSTD $MSSIO_REFCLK_ODT $MSSIO_REFCLK_PULL_UP $MSSIO_REFCLK_SCHMITT_TRIGGER $MSSIO_REFCLK_THEVENIN $PLL_NW_REFCLK0_FREQ $PLL_NW_REFCLK1_FREQ $QSPI $QSPI_CLK $QSPI_DATA_3_2 $SD $SD_CLE $SD_LED $SD_LED_IS_INVERTED $SD_VOLT_0 $SD_VOLT_0_IS_INVERTED $SD_VOLT_1 $SD_VOLT_1_IS_INVERTED $SD_VOLT_2 $SD_VOLT_2_IS_INVERTED $SD_VOLT_CMD_DIR_IS_INVERTED $SD_VOLT_DIR_0_IS_INVERTED $SD_VOLT_DIR_1_3_IS_INVERTED $SD_VOLT_EN_IS_INVERTED $SD_VOLT_PORTS $SD_VOLT_SEL_IS_INVERTED $SPI_0 $SPI_0_SS1 $SPI_1 $SPI_1_SS1 $USB $USOC_DEBUG_TRACE "
set FAB_CCC_param "$DLL_CLK_0_BANKCLK_EN $DLL_CLK_0_DEDICATED_EN $DLL_CLK_0_FABCLK_EN $DLL_CLK_1_BANKCLK_EN $DLL_CLK_1_DEDICATED_EN $DLL_CLK_1_FABCLK_EN $DLL_CLK_P_EN $DLL_CLK_P_OPTIONS_EN $DLL_CLK_REF_OPTION $DLL_CLK_REF_OPTIONS_EN $DLL_CLK_S_EN $DLL_CLK_S_OPTION $DLL_CLK_S_OPTIONS_EN $DLL_DELAY4 $DLL_DYNAMIC_CODE_EN $DLL_DYNAMIC_RECONFIG_INTERFACE_EN $DLL_EXPORT_PWRDWN $DLL_FB_CLK $DLL_FB_EN $DLL_FINE_PHASE_CODE $DLL_IN $DLL_JITTER $DLL_MODE $DLL_ONLY_EN $DLL_OUT_0 $DLL_OUT_1 $DLL_PRIM_PHASE $DLL_PRIM_PHASE_CODE $DLL_SEC_PHASE $DLL_SEC_PHASE_CODE $DLL_SELECTED_IN $FF_REQUIRES_LOCK_EN_0 $GL0_0_BANKCLK_USED $GL0_0_BYPASS $GL0_0_BYPASS_EN $GL0_0_DEDICATED_USED $GL0_0_DIV $GL0_0_DIVSTART $GL0_0_DYNAMIC_PH $GL0_0_EXPOSE_EN $GL0_0_FABCLK_GATED_USED $GL0_0_FABCLK_USED $GL0_0_FREQ_SEL $GL0_0_IS_USED $GL0_0_OUT_FREQ $GL0_0_PHASE_INDEX $GL0_0_PHASE_SEL $GL0_0_PLL_PHASE $GL0_1_BANKCLK_USED $GL0_1_BYPASS $GL0_1_BYPASS_EN $GL0_1_DEDICATED_USED $GL0_1_DIV $GL0_1_DIVSTART $GL0_1_DYNAMIC_PH $GL0_1_EXPOSE_EN $GL0_1_FABCLK_USED $GL0_1_FREQ_SEL $GL0_1_IS_USED $GL0_1_OUT_FREQ $GL0_1_PHASE_INDEX $GL0_1_PHASE_SEL $GL0_1_PLL_PHASE $GL1_0_BANKCLK_USED $GL1_0_BYPASS $GL1_0_BYPASS_EN $GL1_0_DEDICATED_USED $GL1_0_DIV $GL1_0_DIVSTART $GL1_0_DYNAMIC_PH $GL1_0_EXPOSE_EN $GL1_0_FABCLK_GATED_USED $GL1_0_FABCLK_USED $GL1_0_FREQ_SEL $GL1_0_IS_USED $GL1_0_OUT_FREQ $GL1_0_PHASE_INDEX $GL1_0_PHASE_SEL $GL1_0_PLL_PHASE $GL1_1_BANKCLK_USED $GL1_1_BYPASS $GL1_1_BYPASS_EN $GL1_1_DEDICATED_USED $GL1_1_DIV $GL1_1_DIVSTART $GL1_1_DYNAMIC_PH $GL1_1_EXPOSE_EN $GL1_1_FABCLK_USED $GL1_1_FREQ_SEL $GL1_1_IS_USED $GL1_1_OUT_FREQ $GL1_1_PHASE_INDEX $GL1_1_PHASE_SEL $GL1_1_PLL_PHASE $GL2_0_BANKCLK_USED $GL2_0_BYPASS $GL2_0_BYPASS_EN $GL2_0_DEDICATED_USED $GL2_0_DIV $GL2_0_DIVSTART $GL2_0_DYNAMIC_PH $GL2_0_EXPOSE_EN $GL2_0_FABCLK_GATED_USED $GL2_0_FABCLK_USED $GL2_0_FREQ_SEL $GL2_0_IS_USED $GL2_0_OUT_FREQ $GL2_0_PHASE_INDEX $GL2_0_PHASE_SEL $GL2_0_PLL_PHASE $GL2_1_BANKCLK_USED $GL2_1_BYPASS $GL2_1_BYPASS_EN $GL2_1_DEDICATED_USED $GL2_1_DIV $GL2_1_DIVSTART $GL2_1_DYNAMIC_PH $GL2_1_EXPOSE_EN $GL2_1_FABCLK_USED $GL2_1_FREQ_SEL $GL2_1_IS_USED $GL2_1_OUT_FREQ $GL2_1_PHASE_INDEX $GL2_1_PHASE_SEL $GL2_1_PLL_PHASE $GL3_0_BANKCLK_USED $GL3_0_BYPASS $GL3_0_BYPASS_EN $GL3_0_DEDICATED_USED $GL3_0_DIV $GL3_0_DIVSTART $GL3_0_DYNAMIC_PH $GL3_0_EXPOSE_EN $GL3_0_FABCLK_GATED_USED $GL3_0_FABCLK_USED $GL3_0_FREQ_SEL $GL3_0_IS_USED $GL3_0_OUT_FREQ $GL3_0_PHASE_INDEX $GL3_0_PHASE_SEL $GL3_0_PLL_PHASE $GL3_1_BANKCLK_USED $GL3_1_BYPASS $GL3_1_BYPASS_EN $GL3_1_DEDICATED_USED $GL3_1_DIV $GL3_1_DIVSTART $GL3_1_DYNAMIC_PH $GL3_1_EXPOSE_EN $GL3_1_FABCLK_USED $GL3_1_FREQ_SEL $GL3_1_IS_USED $GL3_1_OUT_FREQ $GL3_1_PHASE_INDEX $GL3_1_PHASE_SEL $GL3_1_PLL_PHASE $PLL_ALLOW_CCC_EXT_FB $PLL_BANDWIDTH_0 $PLL_BANDWIDTH_1 $PLL_BYPASS_GO_B_0 $PLL_BYPASS_GO_B_1 $PLL_BYPASS_POST_0 $PLL_BYPASS_POST_0_0 $PLL_BYPASS_POST_0_1 $PLL_BYPASS_POST_0_2 $PLL_BYPASS_POST_0_3 $PLL_BYPASS_POST_1 $PLL_BYPASS_POST_1_0 $PLL_BYPASS_POST_1_1 $PLL_BYPASS_POST_1_2 $PLL_BYPASS_POST_1_3 $PLL_BYPASS_PRE_0 $PLL_BYPASS_PRE_0_0 $PLL_BYPASS_PRE_0_1 $PLL_BYPASS_PRE_0_2 $PLL_BYPASS_PRE_0_3 $PLL_BYPASS_PRE_1 $PLL_BYPASS_PRE_1_0 $PLL_BYPASS_PRE_1_1 $PLL_BYPASS_PRE_1_2 $PLL_BYPASS_PRE_1_3 $PLL_BYPASS_SEL_0 $PLL_BYPASS_SEL_0_0 $PLL_BYPASS_SEL_0_1 $PLL_BYPASS_SEL_0_2 $PLL_BYPASS_SEL_0_3 $PLL_BYPASS_SEL_1 $PLL_BYPASS_SEL_1_0 $PLL_BYPASS_SEL_1_1 $PLL_BYPASS_SEL_1_2 $PLL_BYPASS_SEL_1_3 $PLL_DELAY_LINE_REF_FB_0 $PLL_DELAY_LINE_REF_FB_1 $PLL_DELAY_LINE_USED_0 $PLL_DELAY_LINE_USED_1 $PLL_DELAY_STEPS_0 $PLL_DELAY_STEPS_1 $PLL_DLL_CASCADED_EN $PLL_DYNAMIC_CONTROL_EN_0 $PLL_DYNAMIC_CONTROL_EN_1 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 $PLL_EXPORT_PWRDWN $PLL_EXT_MAX_ADDR_0 $PLL_EXT_MAX_ADDR_1 $PLL_EXT_WAVE_SEL_0 $PLL_EXT_WAVE_SEL_1 $PLL_FB_CLK_0 $PLL_FB_CLK_1 $PLL_FEEDBACK_MODE_0 $PLL_FEEDBACK_MODE_1 $PLL_IN_FREQ_0 $PLL_IN_FREQ_1 $PLL_INT_MODE_EN_0 $PLL_INT_MODE_EN_1 $PLL_LOCK_COUNT_0 $PLL_LOCK_COUNT_1 $PLL_LP_REQUIRES_LOCK_EN_0 $PLL_LP_REQUIRES_LOCK_EN_1 $PLL_PLL_CASCADED_EN $PLL_PLL_CASCADED_SELECTED_CLK $PLL_POSTDIVIDERADDSOFTLOGIC_0 $PLL_REF_CLK_SEL_0 $PLL_REF_CLK_SEL_1 $PLL_REFDIV_0 $PLL_REFDIV_1 $PLL_SPREAD_MODE_0 $PLL_SPREAD_MODE_1 $PLL_SSM_DEPTH_0 $PLL_SSM_DEPTH_1 $PLL_SSM_DIVVAL_0 $PLL_SSM_DIVVAL_1 $PLL_SSM_FREQ_0 $PLL_SSM_FREQ_1 $PLL_SSM_RAND_PATTERN_0 $PLL_SSM_RAND_PATTERN_1 $PLL_SSMD_EN_0 $PLL_SSMD_EN_1 $PLL_SYNC_CORNER_PLL $PLL_SYNC_EN $PLL_VCO_MODE_0 $PLL_VCO_MODE_1 "
set FAB_OSC_param "$RCOSC_2MHZ_CLK_DIV_EN $RCOSC_2MHZ_GL_EN $RCOSC_2MHZ_NGMUX_EN $RCOSC_160MHZ_CLK_DIV_EN $RCOSC_160MHZ_GL_EN $RCOSC_160MHZ_NGMUX_EN "

set constraint_path ../../../Constraint


new_project -location {./MPFS_ICICLE_eMMC} -name {MPFS_ICICLE_eMMC} -project_description {} -block_mode 0 -standalone_peripheral_initialization 0 -instantiate_in_smartdesign 1 -ondemand_build_dh 1 -use_relative_path 0 -linked_files_root_dir_env {} -hdl {VERILOG} -family {PolarFireSoC} -die {MPFS250T_ES} -package {FCG1152_Eval} -speed {STD} -die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} -adv_options {TEMPR:EXT} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} 
set_device -family {PolarFireSoC} -die {MPFS250T_ES} -package {FCVG484_Eval} -speed {STD} -die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} -adv_options {TEMPR:EXT} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} 

download_core -vlnv {Actel:SgCore:PF_OSC:1.0.102} -location {www.actel-ip.com/repositories/SgCore}
download_core -vlnv {Actel:SgCore:PF_CCC:2.2.100} -location {www.actel-ip.com/repositories/SgCore}
download_core -vlnv {Actel:DirectCore:CORERESET_PF:2.2.107} -location {www.actel-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SgCore:PFSOC_MSS:2.0.100} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Microsemi:SgCore:PFSOC_INIT_MONITOR:1.0.101} -location {www.microchip-ip.com/repositories/SgCore} 

source ./script_support/PF_SOC_ICICLE_eMMC_CONFIG_0_recursive.tcl
set_root -module {MPFS_ICICLE_eMMC::work} 
build_design_hierarchy 
run_tool -name {CONSTRAINT_MANAGEMENT} 
create_links \
         -convert_EDN_to_HDL 0 \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_CAN0.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_I2C0.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MAC.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MIKROBUS.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART0.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART1.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART2.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART3.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART4.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_USB.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SPI0.pdc"  \
		 		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/i2c.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SDIO.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/qspi.pdc"

organize_tool_files -tool {PLACEROUTE} -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/qspi.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/i2c.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MIKROBUS.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SDIO.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_USB.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MAC.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART0.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART1.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART3.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART2.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SPI0.pdc" -module {MPFS_ICICLE_eMMC::work} -input_type {constraint} 
derive_constraints_sdc 
save_project 
#run_tool -name {SYNTHESIZE} 
