-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pool_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv_out_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    conv_out_V_ce0 : OUT STD_LOGIC;
    conv_out_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_0_V_ce0 : OUT STD_LOGIC;
    max_pool_out_0_V_we0 : OUT STD_LOGIC;
    max_pool_out_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_1_V_ce0 : OUT STD_LOGIC;
    max_pool_out_1_V_we0 : OUT STD_LOGIC;
    max_pool_out_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_2_V_ce0 : OUT STD_LOGIC;
    max_pool_out_2_V_we0 : OUT STD_LOGIC;
    max_pool_out_2_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_3_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_3_V_ce0 : OUT STD_LOGIC;
    max_pool_out_3_V_we0 : OUT STD_LOGIC;
    max_pool_out_3_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_4_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_4_V_ce0 : OUT STD_LOGIC;
    max_pool_out_4_V_we0 : OUT STD_LOGIC;
    max_pool_out_4_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_5_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_5_V_ce0 : OUT STD_LOGIC;
    max_pool_out_5_V_we0 : OUT STD_LOGIC;
    max_pool_out_5_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of max_pool_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_1A : STD_LOGIC_VECTOR (9 downto 0) := "0000011010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal f_fu_276_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal f_reg_466 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln13_fu_282_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln13_reg_471 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln10_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln13_fu_286_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln13_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal r_fu_298_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_reg_484 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_304_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_reg_489 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln13_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_318_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_reg_497 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal shl_ln2_fu_324_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln2_reg_502 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln16_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mpr_fu_342_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mpr_reg_510 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal mul_ln1494_fu_357_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1494_reg_515 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln20_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mpc_fu_393_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mpc_reg_523 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln23_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_fu_455_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal f_0_reg_171 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_0_reg_183 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul_reg_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_0_reg_206 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_0_reg_218 : STD_LOGIC_VECTOR (13 downto 0);
    signal mpr_0_reg_236 : STD_LOGIC_VECTOR (1 downto 0);
    signal max_1_reg_247 : STD_LOGIC_VECTOR (13 downto 0);
    signal mpc_0_reg_259 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln203_4_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_5_fu_444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_fu_332_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_348_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1494_fu_357_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln203_fu_363_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_fu_367_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln23_fu_383_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_399_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1494_3_fu_404_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1494_fu_408_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_421_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_cast_fu_413_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1494_4_fu_429_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1494_fu_433_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1494_2_fu_439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1494_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1494_fu_357_p00 : STD_LOGIC_VECTOR (9 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    c_0_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
                c_0_reg_206 <= c_reg_497;
            elsif (((icmp_ln13_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c_0_reg_206 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    f_0_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_292_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                f_0_reg_171 <= f_reg_466;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                f_0_reg_171 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    max_0_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln23_fu_387_p2 = ap_const_lv1_1))) then 
                max_0_reg_218 <= max_1_reg_247;
            elsif (((icmp_ln16_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max_0_reg_218 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    max_1_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                max_1_reg_247 <= select_ln29_fu_455_p3;
            elsif (((icmp_ln20_fu_336_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                max_1_reg_247 <= max_0_reg_218;
            end if; 
        end if;
    end process;

    mpc_0_reg_259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                mpc_0_reg_259 <= mpc_reg_523;
            elsif (((icmp_ln20_fu_336_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                mpc_0_reg_259 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    mpr_0_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln23_fu_387_p2 = ap_const_lv1_1))) then 
                mpr_0_reg_236 <= mpr_reg_510;
            elsif (((icmp_ln16_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mpr_0_reg_236 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln16_fu_312_p2 = ap_const_lv1_1))) then 
                phi_mul_reg_194 <= add_ln13_reg_476;
            elsif (((icmp_ln10_fu_270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_reg_194 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    r_0_reg_183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln16_fu_312_p2 = ap_const_lv1_1))) then 
                r_0_reg_183 <= r_reg_484;
            elsif (((icmp_ln10_fu_270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                r_0_reg_183 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln13_reg_476 <= add_ln13_fu_286_p2;
                r_reg_484 <= r_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c_reg_497 <= c_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                f_reg_466 <= f_fu_276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mpc_reg_523 <= mpc_fu_393_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                mpr_reg_510 <= mpr_fu_342_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_336_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    mul_ln1494_reg_515(9 downto 1) <= mul_ln1494_fu_357_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln16_fu_312_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    shl_ln2_reg_502(4 downto 1) <= shl_ln2_fu_324_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_292_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    shl_ln_reg_489(4 downto 1) <= shl_ln_fu_304_p3(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln10_fu_270_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln13_reg_471(2 downto 0) <= zext_ln13_fu_282_p1(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln13_reg_471(12 downto 3) <= "0000000000";
    shl_ln_reg_489(0) <= '0';
    shl_ln2_reg_502(0) <= '0';
    mul_ln1494_reg_515(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln10_fu_270_p2, ap_CS_fsm_state3, icmp_ln13_fu_292_p2, ap_CS_fsm_state4, icmp_ln16_fu_312_p2, ap_CS_fsm_state5, icmp_ln20_fu_336_p2, ap_CS_fsm_state6, icmp_ln23_fu_387_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln10_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln13_fu_292_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln16_fu_312_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln23_fu_387_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln13_fu_286_p2 <= std_logic_vector(unsigned(phi_mul_reg_194) + unsigned(ap_const_lv8_D));
    add_ln1494_2_fu_439_p2 <= std_logic_vector(unsigned(zext_ln13_reg_471) + unsigned(sub_ln1494_fu_433_p2));
    add_ln1494_fu_408_p2 <= std_logic_vector(unsigned(zext_ln1494_3_fu_404_p1) + unsigned(mul_ln1494_reg_515));
    add_ln203_fu_367_p2 <= std_logic_vector(unsigned(phi_mul_reg_194) + unsigned(zext_ln203_fu_363_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln10_fu_270_p2)
    begin
        if ((((icmp_ln10_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln10_fu_270_p2)
    begin
        if (((icmp_ln10_fu_270_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_fu_318_p2 <= std_logic_vector(unsigned(c_0_reg_206) + unsigned(ap_const_lv4_1));
    conv_out_V_address0 <= zext_ln1494_5_fu_444_p1(12 - 1 downto 0);

    conv_out_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv_out_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_276_p2 <= std_logic_vector(unsigned(f_0_reg_171) + unsigned(ap_const_lv3_1));
    i_fu_348_p2 <= std_logic_vector(unsigned(zext_ln20_fu_332_p1) + unsigned(shl_ln_reg_489));
    icmp_ln10_fu_270_p2 <= "1" when (f_0_reg_171 = ap_const_lv3_6) else "0";
    icmp_ln13_fu_292_p2 <= "1" when (r_0_reg_183 = ap_const_lv4_D) else "0";
    icmp_ln1494_fu_449_p2 <= "1" when (signed(conv_out_V_q0) > signed(max_1_reg_247)) else "0";
    icmp_ln16_fu_312_p2 <= "1" when (c_0_reg_206 = ap_const_lv4_D) else "0";
    icmp_ln20_fu_336_p2 <= "1" when (mpr_0_reg_236 = ap_const_lv2_2) else "0";
    icmp_ln23_fu_387_p2 <= "1" when (mpc_0_reg_259 = ap_const_lv2_2) else "0";
    j_fu_399_p2 <= std_logic_vector(unsigned(shl_ln2_reg_502) + unsigned(zext_ln23_fu_383_p1));
    max_pool_out_0_V_address0 <= zext_ln203_4_fu_373_p1(8 - 1 downto 0);

    max_pool_out_0_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_0_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_0_V_d0 <= max_0_reg_218;

    max_pool_out_0_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_336_p2, f_0_reg_171)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (f_0_reg_171 = ap_const_lv3_0) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
            max_pool_out_0_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_1_V_address0 <= zext_ln203_4_fu_373_p1(8 - 1 downto 0);

    max_pool_out_1_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_1_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_1_V_d0 <= max_0_reg_218;

    max_pool_out_1_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_336_p2, f_0_reg_171)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (f_0_reg_171 = ap_const_lv3_1) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
            max_pool_out_1_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_2_V_address0 <= zext_ln203_4_fu_373_p1(8 - 1 downto 0);

    max_pool_out_2_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_2_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_2_V_d0 <= max_0_reg_218;

    max_pool_out_2_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_336_p2, f_0_reg_171)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (f_0_reg_171 = ap_const_lv3_2) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
            max_pool_out_2_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_3_V_address0 <= zext_ln203_4_fu_373_p1(8 - 1 downto 0);

    max_pool_out_3_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_3_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_3_V_d0 <= max_0_reg_218;

    max_pool_out_3_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_336_p2, f_0_reg_171)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (f_0_reg_171 = ap_const_lv3_3) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
            max_pool_out_3_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_4_V_address0 <= zext_ln203_4_fu_373_p1(8 - 1 downto 0);

    max_pool_out_4_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_4_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_4_V_d0 <= max_0_reg_218;

    max_pool_out_4_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_336_p2, f_0_reg_171)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (f_0_reg_171 = ap_const_lv3_4) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
            max_pool_out_4_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_5_V_address0 <= zext_ln203_4_fu_373_p1(8 - 1 downto 0);

    max_pool_out_5_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            max_pool_out_5_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_5_V_d0 <= max_0_reg_218;

    max_pool_out_5_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln20_fu_336_p2, f_0_reg_171)
    begin
        if ((not((f_0_reg_171 = ap_const_lv3_0)) and not((f_0_reg_171 = ap_const_lv3_1)) and not((f_0_reg_171 = ap_const_lv3_2)) and not((f_0_reg_171 = ap_const_lv3_3)) and not((f_0_reg_171 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln20_fu_336_p2 = ap_const_lv1_1))) then 
            max_pool_out_5_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mpc_fu_393_p2 <= std_logic_vector(unsigned(mpc_0_reg_259) + unsigned(ap_const_lv2_1));
    mpr_fu_342_p2 <= std_logic_vector(unsigned(mpr_0_reg_236) + unsigned(ap_const_lv2_1));
    mul_ln1494_fu_357_p0 <= mul_ln1494_fu_357_p00(5 - 1 downto 0);
    mul_ln1494_fu_357_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_348_p2),10));
    mul_ln1494_fu_357_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln1494_fu_357_p0) * unsigned(ap_const_lv10_1A), 10));
    p_shl_cast_fu_413_p3 <= (add_ln1494_fu_408_p2 & ap_const_lv3_0);
    r_fu_298_p2 <= std_logic_vector(unsigned(r_0_reg_183) + unsigned(ap_const_lv4_1));
    select_ln29_fu_455_p3 <= 
        conv_out_V_q0 when (icmp_ln1494_fu_449_p2(0) = '1') else 
        max_1_reg_247;
    shl_ln2_fu_324_p3 <= (c_0_reg_206 & ap_const_lv1_0);
    shl_ln_fu_304_p3 <= (r_0_reg_183 & ap_const_lv1_0);
    sub_ln1494_fu_433_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_413_p3) - unsigned(zext_ln1494_4_fu_429_p1));
    tmp_1_fu_421_p3 <= (add_ln1494_fu_408_p2 & ap_const_lv1_0);
    zext_ln13_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_171),13));
    zext_ln1494_3_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_399_p2),10));
    zext_ln1494_4_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_421_p3),13));
    zext_ln1494_5_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1494_2_fu_439_p2),64));
    zext_ln203_4_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_fu_367_p2),64));
    zext_ln203_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_206),8));
    zext_ln20_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mpr_0_reg_236),5));
    zext_ln23_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mpc_0_reg_259),5));
end behav;
