

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_191_2'
================================================================
* Date:           Sun Oct 12 10:03:37 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98315|    98315|  0.983 ms|  0.983 ms|  98315|  98315|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_191_2  |    98313|    98313|        13|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     161|    -|
|Register         |        -|     -|     237|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     237|     296|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_164_32_1_1_U60  |mux_164_32_1_1  |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln191_fu_362_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln191_fu_326_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12             |   9|          2|   16|         32|
    |ap_sig_allocacmp_var_load_1       |   9|          2|   32|         64|
    |grp_fu_305_opcode                 |  14|          3|    2|          6|
    |grp_fu_305_p0                     |  14|          3|   32|         96|
    |grp_fu_305_p1                     |  14|          3|   32|         96|
    |i_fu_80                           |   9|          2|   16|         32|
    |var_fu_76                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 161|         35|  170|        408|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |diff_reg_541                      |  32|   0|   32|          0|
    |i_12_reg_446                      |  16|   0|   16|          0|
    |i_fu_80                           |  16|   0|   16|          0|
    |icmp_ln191_reg_452                |   1|   0|    1|          0|
    |mul_i3_reg_547                    |  32|   0|   32|          0|
    |tmp_5_reg_536                     |  32|   0|   32|          0|
    |var_fu_76                         |  32|   0|   32|          0|
    |icmp_ln191_reg_452                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 237|  32|  174|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1196_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1196_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1196_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1196_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1196_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1201_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1201_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1201_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|grp_fu_1201_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_191_2|  return value|
|x_address0            |  out|   11|   ap_memory|                                                 x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                  |   in|   32|   ap_memory|                                                 x|         array|
|x_2_address0          |  out|   11|   ap_memory|                                               x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                               x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                               x_2|         array|
|x_4_address0          |  out|   11|   ap_memory|                                               x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                               x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                               x_4|         array|
|x_6_address0          |  out|   11|   ap_memory|                                               x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                               x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                               x_6|         array|
|x_8_address0          |  out|   11|   ap_memory|                                               x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                               x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                               x_8|         array|
|x_10_address0         |  out|   11|   ap_memory|                                              x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                                              x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                                              x_10|         array|
|x_12_address0         |  out|   11|   ap_memory|                                              x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                                              x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                                              x_12|         array|
|x_14_address0         |  out|   11|   ap_memory|                                              x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                                              x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                                              x_14|         array|
|x_16_address0         |  out|   11|   ap_memory|                                              x_16|         array|
|x_16_ce0              |  out|    1|   ap_memory|                                              x_16|         array|
|x_16_q0               |   in|   32|   ap_memory|                                              x_16|         array|
|x_18_address0         |  out|   11|   ap_memory|                                              x_18|         array|
|x_18_ce0              |  out|    1|   ap_memory|                                              x_18|         array|
|x_18_q0               |   in|   32|   ap_memory|                                              x_18|         array|
|x_20_address0         |  out|   11|   ap_memory|                                              x_20|         array|
|x_20_ce0              |  out|    1|   ap_memory|                                              x_20|         array|
|x_20_q0               |   in|   32|   ap_memory|                                              x_20|         array|
|x_22_address0         |  out|   11|   ap_memory|                                              x_22|         array|
|x_22_ce0              |  out|    1|   ap_memory|                                              x_22|         array|
|x_22_q0               |   in|   32|   ap_memory|                                              x_22|         array|
|x_24_address0         |  out|   11|   ap_memory|                                              x_24|         array|
|x_24_ce0              |  out|    1|   ap_memory|                                              x_24|         array|
|x_24_q0               |   in|   32|   ap_memory|                                              x_24|         array|
|x_26_address0         |  out|   11|   ap_memory|                                              x_26|         array|
|x_26_ce0              |  out|    1|   ap_memory|                                              x_26|         array|
|x_26_q0               |   in|   32|   ap_memory|                                              x_26|         array|
|x_28_address0         |  out|   11|   ap_memory|                                              x_28|         array|
|x_28_ce0              |  out|    1|   ap_memory|                                              x_28|         array|
|x_28_q0               |   in|   32|   ap_memory|                                              x_28|         array|
|x_30_address0         |  out|   11|   ap_memory|                                              x_30|         array|
|x_30_ce0              |  out|    1|   ap_memory|                                              x_30|         array|
|x_30_q0               |   in|   32|   ap_memory|                                              x_30|         array|
|mean                  |   in|   32|     ap_none|                                              mean|        scalar|
|var_1_out             |  out|   32|      ap_vld|                                         var_1_out|       pointer|
|var_1_out_ap_vld      |  out|    1|      ap_vld|                                         var_1_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 16 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 18 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_12 = load i16 %i" [activation_accelerator.cpp:192]   --->   Operation 22 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.10ns)   --->   "%icmp_ln191 = icmp_eq  i16 %i_12, i16 32768" [activation_accelerator.cpp:191]   --->   Operation 23 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.inc9.i.split, void %for.end11.i.exitStub" [activation_accelerator.cpp:191]   --->   Operation 24 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_12, i32 4, i32 14" [activation_accelerator.cpp:192]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i11 %lshr_ln" [activation_accelerator.cpp:192]   --->   Operation 26 'zext' 'zext_ln192' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 27 'getelementptr' 'x_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 28 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 29 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 30 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 31 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 32 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 33 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 34 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 35 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 36 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 37 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 38 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 39 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 40 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 41 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln192" [activation_accelerator.cpp:192]   --->   Operation 42 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:192]   --->   Operation 43 'load' 'x_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:192]   --->   Operation 44 'load' 'x_2_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:192]   --->   Operation 45 'load' 'x_4_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:192]   --->   Operation 46 'load' 'x_6_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:192]   --->   Operation 47 'load' 'x_8_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:192]   --->   Operation 48 'load' 'x_10_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:192]   --->   Operation 49 'load' 'x_12_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:192]   --->   Operation 50 'load' 'x_14_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:192]   --->   Operation 51 'load' 'x_16_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:192]   --->   Operation 52 'load' 'x_18_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:192]   --->   Operation 53 'load' 'x_20_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:192]   --->   Operation 54 'load' 'x_22_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:192]   --->   Operation 55 'load' 'x_24_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:192]   --->   Operation 56 'load' 'x_26_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:192]   --->   Operation 57 'load' 'x_28_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:192]   --->   Operation 58 'load' 'x_30_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln191 = add i16 %i_12, i16 1" [activation_accelerator.cpp:191]   --->   Operation 61 'add' 'add_ln191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i16 %i_12" [activation_accelerator.cpp:192]   --->   Operation 62 'trunc' 'trunc_ln192' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:192]   --->   Operation 63 'load' 'x_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:192]   --->   Operation 64 'load' 'x_2_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:192]   --->   Operation 65 'load' 'x_4_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:192]   --->   Operation 66 'load' 'x_6_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:192]   --->   Operation 67 'load' 'x_8_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:192]   --->   Operation 68 'load' 'x_10_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:192]   --->   Operation 69 'load' 'x_12_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:192]   --->   Operation 70 'load' 'x_14_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:192]   --->   Operation 71 'load' 'x_16_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:192]   --->   Operation 72 'load' 'x_18_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:192]   --->   Operation 73 'load' 'x_20_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:192]   --->   Operation 74 'load' 'x_22_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:192]   --->   Operation 75 'load' 'x_24_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:192]   --->   Operation 76 'load' 'x_26_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:192]   --->   Operation 77 'load' 'x_28_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:192]   --->   Operation 78 'load' 'x_30_load' <Predicate = (!icmp_ln191)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln192" [activation_accelerator.cpp:192]   --->   Operation 79 'mux' 'tmp_5' <Predicate = (!icmp_ln191)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln191 = store i16 %add_ln191, i16 %i" [activation_accelerator.cpp:191]   --->   Operation 80 'store' 'store_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 81 [4/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_5, i32 %mean_read" [activation_accelerator.cpp:192]   --->   Operation 81 'fsub' 'diff' <Predicate = (!icmp_ln191)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 82 [3/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_5, i32 %mean_read" [activation_accelerator.cpp:192]   --->   Operation 82 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 83 [2/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_5, i32 %mean_read" [activation_accelerator.cpp:192]   --->   Operation 83 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 84 [1/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_5, i32 %mean_read" [activation_accelerator.cpp:192]   --->   Operation 84 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 85 [3/3] (7.01ns)   --->   "%mul_i3 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:193]   --->   Operation 85 'fmul' 'mul_i3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 86 [2/3] (7.01ns)   --->   "%mul_i3 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:193]   --->   Operation 86 'fmul' 'mul_i3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 87 [1/3] (7.01ns)   --->   "%mul_i3 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:193]   --->   Operation 87 'fmul' 'mul_i3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var" [activation_accelerator.cpp:193]   --->   Operation 88 'load' 'var_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [4/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i3" [activation_accelerator.cpp:193]   --->   Operation 89 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%var_load = load i32 %var"   --->   Operation 96 'load' 'var_load' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 90 [3/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i3" [activation_accelerator.cpp:193]   --->   Operation 90 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 91 [2/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i3" [activation_accelerator.cpp:193]   --->   Operation 91 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [activation_accelerator.cpp:190]   --->   Operation 92 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i3" [activation_accelerator.cpp:193]   --->   Operation 93 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln191 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:191]   --->   Operation 94 'store' 'store_ln191' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc9.i" [activation_accelerator.cpp:191]   --->   Operation 95 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
var                (alloca           ) [ 01111111111111]
i                  (alloca           ) [ 01100000000000]
mean_read          (read             ) [ 01111110000000]
store_ln0          (store            ) [ 00000000000000]
store_ln0          (store            ) [ 00000000000000]
br_ln0             (br               ) [ 00000000000000]
i_12               (load             ) [ 00100000000000]
icmp_ln191         (icmp             ) [ 01111111111000]
br_ln191           (br               ) [ 00000000000000]
lshr_ln            (partselect       ) [ 00000000000000]
zext_ln192         (zext             ) [ 00000000000000]
x_addr             (getelementptr    ) [ 00100000000000]
x_2_addr           (getelementptr    ) [ 00100000000000]
x_4_addr           (getelementptr    ) [ 00100000000000]
x_6_addr           (getelementptr    ) [ 00100000000000]
x_8_addr           (getelementptr    ) [ 00100000000000]
x_10_addr          (getelementptr    ) [ 00100000000000]
x_12_addr          (getelementptr    ) [ 00100000000000]
x_14_addr          (getelementptr    ) [ 00100000000000]
x_16_addr          (getelementptr    ) [ 00100000000000]
x_18_addr          (getelementptr    ) [ 00100000000000]
x_20_addr          (getelementptr    ) [ 00100000000000]
x_22_addr          (getelementptr    ) [ 00100000000000]
x_24_addr          (getelementptr    ) [ 00100000000000]
x_26_addr          (getelementptr    ) [ 00100000000000]
x_28_addr          (getelementptr    ) [ 00100000000000]
x_30_addr          (getelementptr    ) [ 00100000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000]
empty              (speclooptripcount) [ 00000000000000]
add_ln191          (add              ) [ 00000000000000]
trunc_ln192        (trunc            ) [ 00000000000000]
x_load             (load             ) [ 00000000000000]
x_2_load           (load             ) [ 00000000000000]
x_4_load           (load             ) [ 00000000000000]
x_6_load           (load             ) [ 00000000000000]
x_8_load           (load             ) [ 00000000000000]
x_10_load          (load             ) [ 00000000000000]
x_12_load          (load             ) [ 00000000000000]
x_14_load          (load             ) [ 00000000000000]
x_16_load          (load             ) [ 00000000000000]
x_18_load          (load             ) [ 00000000000000]
x_20_load          (load             ) [ 00000000000000]
x_22_load          (load             ) [ 00000000000000]
x_24_load          (load             ) [ 00000000000000]
x_26_load          (load             ) [ 00000000000000]
x_28_load          (load             ) [ 00000000000000]
x_30_load          (load             ) [ 00000000000000]
tmp_5              (mux              ) [ 01111110000000]
store_ln191        (store            ) [ 00000000000000]
diff               (fsub             ) [ 01110001110000]
mul_i3             (fmul             ) [ 01110000001111]
var_load_1         (load             ) [ 01110000000111]
specloopname_ln190 (specloopname     ) [ 00000000000000]
var_1              (fadd             ) [ 00000000000000]
store_ln191        (store            ) [ 00000000000000]
br_ln191           (br               ) [ 00000000000000]
var_load           (load             ) [ 00000000000000]
write_ln0          (write            ) [ 00000000000000]
ret_ln0            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mean">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="var_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16f32.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="var_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mean_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="97" class="1004" name="x_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_2_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_4_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_6_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="x_8_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_10_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="11" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="x_12_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_14_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_16_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_16_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_18_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_18_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="x_20_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_20_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_22_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_22_addr/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="x_24_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_24_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_26_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_26_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="x_28_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_28_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_30_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="11" slack="0"/>
<pin id="206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_30_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_16_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_18_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_20_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_22_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_24_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_26_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_28_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_30_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="diff/3 var_1/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i3/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_12_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln191_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lshr_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="5" slack="0"/>
<pin id="337" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln192_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln191_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln192_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln192/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="0" index="3" bw="32" slack="0"/>
<pin id="375" dir="0" index="4" bw="32" slack="0"/>
<pin id="376" dir="0" index="5" bw="32" slack="0"/>
<pin id="377" dir="0" index="6" bw="32" slack="0"/>
<pin id="378" dir="0" index="7" bw="32" slack="0"/>
<pin id="379" dir="0" index="8" bw="32" slack="0"/>
<pin id="380" dir="0" index="9" bw="32" slack="0"/>
<pin id="381" dir="0" index="10" bw="32" slack="0"/>
<pin id="382" dir="0" index="11" bw="32" slack="0"/>
<pin id="383" dir="0" index="12" bw="32" slack="0"/>
<pin id="384" dir="0" index="13" bw="32" slack="0"/>
<pin id="385" dir="0" index="14" bw="32" slack="0"/>
<pin id="386" dir="0" index="15" bw="32" slack="0"/>
<pin id="387" dir="0" index="16" bw="32" slack="0"/>
<pin id="388" dir="0" index="17" bw="4" slack="0"/>
<pin id="389" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln191_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="1"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="var_load_1_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="9"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load_1/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln191_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="12"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="var_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="9"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load/10 "/>
</bind>
</comp>

<comp id="426" class="1005" name="var_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="434" class="1005" name="i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="441" class="1005" name="mean_read_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mean_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_12_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="452" class="1005" name="icmp_ln191_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln191 "/>
</bind>
</comp>

<comp id="456" class="1005" name="x_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="x_2_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="x_4_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="x_6_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="x_8_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="x_10_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="x_12_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="x_14_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="1"/>
<pin id="493" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="x_16_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="1"/>
<pin id="498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_16_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="x_18_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="1"/>
<pin id="503" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_18_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="x_20_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="1"/>
<pin id="508" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_20_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="x_22_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="1"/>
<pin id="513" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_22_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="x_24_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="1"/>
<pin id="518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_24_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="x_26_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="1"/>
<pin id="523" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_26_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="x_28_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="1"/>
<pin id="528" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_28_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="x_30_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="1"/>
<pin id="533" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_30_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_5_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="541" class="1005" name="diff_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="547" class="1005" name="mul_i3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="var_load_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="97" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="104" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="111" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="118" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="125" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="132" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="139" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="146" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="153" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="160" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="167" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="174" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="181" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="188" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="195" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="202" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="353"><net_src comp="342" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="356"><net_src comp="342" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="358"><net_src comp="342" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="359"><net_src comp="342" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="360"><net_src comp="342" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="361"><net_src comp="342" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="391"><net_src comp="209" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="392"><net_src comp="215" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="393"><net_src comp="221" pin="3"/><net_sink comp="370" pin=3"/></net>

<net id="394"><net_src comp="227" pin="3"/><net_sink comp="370" pin=4"/></net>

<net id="395"><net_src comp="233" pin="3"/><net_sink comp="370" pin=5"/></net>

<net id="396"><net_src comp="239" pin="3"/><net_sink comp="370" pin=6"/></net>

<net id="397"><net_src comp="245" pin="3"/><net_sink comp="370" pin=7"/></net>

<net id="398"><net_src comp="251" pin="3"/><net_sink comp="370" pin=8"/></net>

<net id="399"><net_src comp="257" pin="3"/><net_sink comp="370" pin=9"/></net>

<net id="400"><net_src comp="263" pin="3"/><net_sink comp="370" pin=10"/></net>

<net id="401"><net_src comp="269" pin="3"/><net_sink comp="370" pin=11"/></net>

<net id="402"><net_src comp="275" pin="3"/><net_sink comp="370" pin=12"/></net>

<net id="403"><net_src comp="281" pin="3"/><net_sink comp="370" pin=13"/></net>

<net id="404"><net_src comp="287" pin="3"/><net_sink comp="370" pin=14"/></net>

<net id="405"><net_src comp="293" pin="3"/><net_sink comp="370" pin=15"/></net>

<net id="406"><net_src comp="299" pin="3"/><net_sink comp="370" pin=16"/></net>

<net id="407"><net_src comp="367" pin="1"/><net_sink comp="370" pin=17"/></net>

<net id="412"><net_src comp="362" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="421"><net_src comp="305" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="429"><net_src comp="76" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="437"><net_src comp="80" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="444"><net_src comp="84" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="449"><net_src comp="323" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="455"><net_src comp="326" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="97" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="464"><net_src comp="104" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="469"><net_src comp="111" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="474"><net_src comp="118" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="479"><net_src comp="125" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="484"><net_src comp="132" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="489"><net_src comp="139" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="494"><net_src comp="146" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="499"><net_src comp="153" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="504"><net_src comp="160" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="509"><net_src comp="167" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="514"><net_src comp="174" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="519"><net_src comp="181" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="524"><net_src comp="188" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="529"><net_src comp="195" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="534"><net_src comp="202" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="539"><net_src comp="370" pin="18"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="544"><net_src comp="305" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="550"><net_src comp="309" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="555"><net_src comp="413" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="305" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: var_1_out | {10 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_8 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_10 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_12 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_14 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_16 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_18 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_20 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_22 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_24 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_26 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_28 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : x_30 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_191_2 : mean | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_12 : 1
		icmp_ln191 : 2
		br_ln191 : 3
		lshr_ln : 2
		zext_ln192 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		x_8_addr : 4
		x_10_addr : 4
		x_12_addr : 4
		x_14_addr : 4
		x_16_addr : 4
		x_18_addr : 4
		x_20_addr : 4
		x_22_addr : 4
		x_24_addr : 4
		x_26_addr : 4
		x_28_addr : 4
		x_30_addr : 4
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		x_8_load : 5
		x_10_load : 5
		x_12_load : 5
		x_14_load : 5
		x_16_load : 5
		x_18_load : 5
		x_20_load : 5
		x_22_load : 5
		x_24_load : 5
		x_26_load : 5
		x_28_load : 5
		x_30_load : 5
	State 2
		tmp_5 : 1
		store_ln191 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		var_1 : 1
		write_ln0 : 1
	State 11
	State 12
	State 13
		store_ln191 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_305      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_309      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_5_fu_370     |    0    |    0    |    65   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln191_fu_362   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln191_fu_326   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   read   |  mean_read_read_fu_84 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_90 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_332    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln192_fu_342   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln192_fu_367  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   355   |   450   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   diff_reg_541   |   32   |
|   i_12_reg_446   |   16   |
|     i_reg_434    |   16   |
|icmp_ln191_reg_452|    1   |
| mean_read_reg_441|   32   |
|  mul_i3_reg_547  |   32   |
|   tmp_5_reg_536  |   32   |
|var_load_1_reg_552|   32   |
|    var_reg_426   |   32   |
| x_10_addr_reg_481|   11   |
| x_12_addr_reg_486|   11   |
| x_14_addr_reg_491|   11   |
| x_16_addr_reg_496|   11   |
| x_18_addr_reg_501|   11   |
| x_20_addr_reg_506|   11   |
| x_22_addr_reg_511|   11   |
| x_24_addr_reg_516|   11   |
| x_26_addr_reg_521|   11   |
| x_28_addr_reg_526|   11   |
| x_2_addr_reg_461 |   11   |
| x_30_addr_reg_531|   11   |
| x_4_addr_reg_466 |   11   |
| x_6_addr_reg_471 |   11   |
| x_8_addr_reg_476 |   11   |
|  x_addr_reg_456  |   11   |
+------------------+--------+
|       Total      |   401  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_209 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_221 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_227 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_233 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_239 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_263 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_269 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_275 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_281 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_287 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_293 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_305    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_305    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  ||  7.735  ||   167   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   450  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   167  |
|  Register |    -   |    -   |   401  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   756  |   617  |
+-----------+--------+--------+--------+--------+
