INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/EXEMEM_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEM_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/MEMWB_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/new/a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/alu_mux.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/new/b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sources_1/imports/sources_1/imports/Lab3.srcs/sources_1/new/regrt_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/new/wb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/final_project/final_project.srcs/sources_1/imports/Lab5.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
