Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8e43b9a5e944ff784adb0d2522887ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SynthHuffman_tb_behav xil_defaultlib.SynthHuffman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Gac/Projekty/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v:37]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Gac/Projekty/Huffman_Part2/Huffman_2.srcs/sources_1/new/SynthHuffman.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
