
module system_clock_splitter_1_0(clk_in,latch_edge,clk_out);

  input  clk_in;
  input  latch_edge;
  output clk_out;


endmodule

