{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648681928785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648681928786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 17:12:08 2022 " "Processing started: Wed Mar 30 17:12:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648681928786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681928786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681928786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648681929009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648681929009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnsignedDiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnsignedDiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigneddiv-SYN " "Found design unit 1: unsigneddiv-SYN" {  } { { "UnsignedDiv.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UnsignedDiv.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935688 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnsignedDiv " "Found entity 1: UnsignedDiv" {  } { { "UnsignedDiv.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UnsignedDiv.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TB-behavioral " "Found design unit 1: UART_TB-behavioral" {  } { { "UART_TB.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935689 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TB " "Found entity 1: UART_TB" {  } { { "UART_TB.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_FIFO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_FIFO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo-SYN " "Found design unit 1: uart_fifo-SYN" {  } { { "UART_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935689 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO " "Found entity 1: UART_FIFO" {  } { { "UART_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-behavioral " "Found design unit 1: UART-behavioral" {  } { { "UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935690 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "U_DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file U_DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_div-SYN " "Found design unit 1: u_div-SYN" {  } { { "U_DIV.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/U_DIV.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935691 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_DIV " "Found entity 1: U_DIV" {  } { { "U_DIV.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/U_DIV.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX_FIFO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TX_FIFO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "TX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/TX_FIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935691 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_FIFO " "Found entity 1: TX_FIFO" {  } { { "TX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/TX_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_UART-behavioral " "Found design unit 1: my_UART-behavioral" {  } { { "my_UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/my_UART.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935692 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_UART " "Found entity 1: my_UART" {  } { { "my_UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/my_UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-behavioral " "Found design unit 1: Memory-behavioral" {  } { { "Memory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Memory.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamemory-SYN " "Found design unit 1: datamemory-SYN" {  } { { "DataMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DataMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935693 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DataMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavioral " "Found design unit 1: Execute-behavioral" {  } { { "Execute.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Execute.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935694 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Execute.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/InstructionMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935695 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-behavioral " "Found design unit 1: Fetch-behavioral" {  } { { "Fetch.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Fetch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935695 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Fetch.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-behavioral " "Found design unit 1: Decode-behavioral" {  } { { "Decode.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Decode.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935696 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Decode.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DLX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX-behavioral " "Found design unit 1: DLX-behavioral" {  } { { "DLX.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935697 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX " "Found entity 1: DLX" {  } { { "DLX.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file Common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "Common.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Common.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "Common.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Common.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MULT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "MULT.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/MULT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935698 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/MULT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RX_FIFO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RX_FIFO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "RX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/RX_FIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935699 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_FIFO " "Found entity 1: RX_FIFO" {  } { { "RX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/RX_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX " "Elaborating entity \"DLX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648681935760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_empty DLX.vhd(150) " "Verilog HDL or VHDL warning at DLX.vhd(150): object \"tx_empty\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648681935761 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_full DLX.vhd(151) " "Verilog HDL or VHDL warning at DLX.vhd(151): object \"tx_full\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648681935761 "|DLX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:duart " "Elaborating entity \"UART\" for hierarchy \"UART:duart\"" {  } { { "DLX.vhd" "duart" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "true UART.vhd(55) " "Verilog HDL or VHDL warning at UART.vhd(55): object \"true\" assigned a value but never read" {  } { { "UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648681935785 "|DLX|UART:duart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FIFO UART:duart\|UART_FIFO:fifo_uart " "Elaborating entity \"UART_FIFO\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\"" {  } { { "UART.vhd" "fifo_uart" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\"" {  } { { "UART_FIFO.vhd" "scfifo_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\"" {  } { { "UART_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component " "Instantiated megafunction \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681935946 ""}  } { { "UART_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681935946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4921.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4921.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4921 " "Found entity 1: scfifo_4921" {  } { { "db/scfifo_4921.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_4921.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4921 UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated " "Elaborating entity \"scfifo_4921\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bf21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bf21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bf21 " "Found entity 1: a_dpfifo_bf21" {  } { { "db/a_dpfifo_bf21.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_bf21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bf21 UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo " "Elaborating entity \"a_dpfifo_bf21\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\"" {  } { { "db/scfifo_4921.tdf" "dpfifo" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_4921.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_fefifo_18e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681935984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681935984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_bf21.tdf" "fifo_state" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_bf21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681935984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_537.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|a_fefifo_18e:fifo_state\|cntr_537:count_usedw " "Elaborating entity \"cntr_537\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|a_fefifo_18e:fifo_state\|cntr_537:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_fefifo_18e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2m1 " "Found entity 1: altsyncram_k2m1" {  } { { "db/altsyncram_k2m1.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_k2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k2m1 UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|altsyncram_k2m1:FIFOram " "Elaborating entity \"altsyncram_k2m1\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|altsyncram_k2m1:FIFOram\"" {  } { { "db/a_dpfifo_bf21.tdf" "FIFOram" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_bf21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_p2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|cntr_p2b:rd_ptr_count " "Elaborating entity \"cntr_p2b\" for hierarchy \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|cntr_p2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bf21.tdf" "rd_ptr_count" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_bf21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_FIFO UART:duart\|TX_FIFO:fifo_tx " "Elaborating entity \"TX_FIFO\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\"" {  } { { "UART.vhd" "fifo_tx" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\"" {  } { { "TX_FIFO.vhd" "scfifo_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/TX_FIFO.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\"" {  } { { "TX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/TX_FIFO.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component " "Instantiated megafunction \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936220 ""}  } { { "TX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/TX_FIFO.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681936220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rr11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rr11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rr11 " "Found entity 1: scfifo_rr11" {  } { { "db/scfifo_rr11.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_rr11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rr11 UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated " "Elaborating entity \"scfifo_rr11\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2221.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2221.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2221 " "Found entity 1: a_dpfifo_2221" {  } { { "db/a_dpfifo_2221.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_2221.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2221 UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo " "Elaborating entity \"a_dpfifo_2221\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\"" {  } { { "db/scfifo_rr11.tdf" "dpfifo" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_rr11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_fefifo_sae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_2221.tdf" "fifo_state" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_2221.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f47 " "Found entity 1: cntr_f47" {  } { { "db/cntr_f47.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_f47.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f47 UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|a_fefifo_sae:fifo_state\|cntr_f47:count_usedw " "Elaborating entity \"cntr_f47\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|a_fefifo_sae:fifo_state\|cntr_f47:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_fefifo_sae.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_85m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85m1 " "Found entity 1: altsyncram_85m1" {  } { { "db/altsyncram_85m1.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_85m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_85m1 UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|altsyncram_85m1:FIFOram " "Elaborating entity \"altsyncram_85m1\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|altsyncram_85m1:FIFOram\"" {  } { { "db/a_dpfifo_2221.tdf" "FIFOram" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_2221.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_34b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_34b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_34b " "Found entity 1: cntr_34b" {  } { { "db/cntr_34b.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_34b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_34b UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|cntr_34b:rd_ptr_count " "Elaborating entity \"cntr_34b\" for hierarchy \"UART:duart\|TX_FIFO:fifo_tx\|scfifo:scfifo_component\|scfifo_rr11:auto_generated\|a_dpfifo_2221:dpfifo\|cntr_34b:rd_ptr_count\"" {  } { { "db/a_dpfifo_2221.tdf" "rd_ptr_count" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_2221.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_UART UART:duart\|my_UART:dut " "Elaborating entity \"my_UART\" for hierarchy \"UART:duart\|my_UART:dut\"" {  } { { "UART.vhd" "dut" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_rx my_UART.vhd(38) " "Verilog HDL or VHDL warning at my_UART.vhd(38): object \"sample_rx\" assigned a value but never read" {  } { { "my_UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/my_UART.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648681936360 "|DLX|UART:duart|my_UART:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_DIV UART:duart\|U_DIV:div " "Elaborating entity \"U_DIV\" for hierarchy \"UART:duart\|U_DIV:div\"" {  } { { "UART.vhd" "div" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "U_DIV.vhd" "LPM_DIVIDE_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/U_DIV.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "U_DIV.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/U_DIV.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 5 " "Parameter \"lpm_widthd\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936371 ""}  } { { "U_DIV.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/U_DIV.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681936371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0uo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0uo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0uo " "Found entity 1: lpm_divide_0uo" {  } { { "db/lpm_divide_0uo.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/lpm_divide_0uo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_0uo UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated " "Elaborating entity \"lpm_divide_0uo\" for hierarchy \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_j7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_j7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_j7h " "Found entity 1: sign_div_unsign_j7h" {  } { { "db/sign_div_unsign_j7h.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/sign_div_unsign_j7h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_j7h UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider " "Elaborating entity \"sign_div_unsign_j7h\" for hierarchy \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\"" {  } { { "db/lpm_divide_0uo.tdf" "divider" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/lpm_divide_0uo.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_she UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\|alt_u_div_she:divider " "Elaborating entity \"alt_u_div_she\" for hierarchy \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\|alt_u_div_she:divider\"" {  } { { "db/sign_div_unsign_j7h.tdf" "divider" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/sign_div_unsign_j7h.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\|alt_u_div_she:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\|alt_u_div_she:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_0" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/alt_u_div_she.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\|alt_u_div_she:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"UART:duart\|U_DIV:div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0uo:auto_generated\|sign_div_unsign_j7h:divider\|alt_u_div_she:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_1" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/alt_u_div_she.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsignedDiv UART:duart\|UnsignedDiv:udiv " "Elaborating entity \"UnsignedDiv\" for hierarchy \"UART:duart\|UnsignedDiv:udiv\"" {  } { { "UART.vhd" "udiv" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "UnsignedDiv.vhd" "LPM_DIVIDE_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UnsignedDiv.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "UnsignedDiv.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UnsignedDiv.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 5 " "Parameter \"lpm_widthd\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936512 ""}  } { { "UnsignedDiv.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UnsignedDiv.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681936512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6cp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6cp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6cp " "Found entity 1: lpm_divide_6cp" {  } { { "db/lpm_divide_6cp.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/lpm_divide_6cp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_6cp UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6cp:auto_generated " "Elaborating entity \"lpm_divide_6cp\" for hierarchy \"UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6cp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_plh UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6cp:auto_generated\|sign_div_unsign_plh:divider " "Elaborating entity \"sign_div_unsign_plh\" for hierarchy \"UART:duart\|UnsignedDiv:udiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_6cp:auto_generated\|sign_div_unsign_plh:divider\"" {  } { { "db/lpm_divide_6cp.tdf" "divider" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/lpm_divide_6cp.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT UART:duart\|MULT:umult " "Elaborating entity \"MULT\" for hierarchy \"UART:duart\|MULT:umult\"" {  } { { "UART.vhd" "umult" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component\"" {  } { { "MULT.vhd" "lpm_mult_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/MULT.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component\"" {  } { { "MULT.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/MULT.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 4 " "Parameter \"lpm_widthb\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936567 ""}  } { { "MULT.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/MULT.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681936567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_88p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_88p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_88p " "Found entity 1: mult_88p" {  } { { "db/mult_88p.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/mult_88p.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_88p UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component\|mult_88p:auto_generated " "Elaborating entity \"mult_88p\" for hierarchy \"UART:duart\|MULT:umult\|lpm_mult:lpm_mult_component\|mult_88p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_FIFO UART:duart\|RX_FIFO:fifo_rx " "Elaborating entity \"RX_FIFO\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\"" {  } { { "UART.vhd" "fifo_rx" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\"" {  } { { "RX_FIFO.vhd" "scfifo_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/RX_FIFO.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\"" {  } { { "RX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/RX_FIFO.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component " "Instantiated megafunction \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936737 ""}  } { { "RX_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/RX_FIFO.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681936737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5k11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5k11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5k11 " "Found entity 1: scfifo_5k11" {  } { { "db/scfifo_5k11.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_5k11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5k11 UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated " "Elaborating entity \"scfifo_5k11\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cq11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cq11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cq11 " "Found entity 1: a_dpfifo_cq11" {  } { { "db/a_dpfifo_cq11.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cq11 UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo " "Elaborating entity \"a_dpfifo_cq11\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\"" {  } { { "db/scfifo_5k11.tdf" "dpfifo" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_5k11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_f1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|altsyncram_f1b1:FIFOram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|altsyncram_f1b1:FIFOram\"" {  } { { "db/a_dpfifo_cq11.tdf" "FIFOram" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_678.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_678 " "Found entity 1: cmpr_678" {  } { { "db/cmpr_678.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cmpr_678.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cmpr_678:almost_full_comparer " "Elaborating entity \"cmpr_678\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cmpr_678:almost_full_comparer\"" {  } { { "db/a_dpfifo_cq11.tdf" "almost_full_comparer" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cmpr_678:three_comparison " "Elaborating entity \"cmpr_678\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cmpr_678:three_comparison\"" {  } { { "db/a_dpfifo_cq11.tdf" "three_comparison" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cntr_j2b:rd_ptr_msb " "Elaborating entity \"cntr_j2b\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cntr_j2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cq11.tdf" "rd_ptr_msb" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_cq11.tdf" "usedw_counter" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681936942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681936942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"UART:duart\|RX_FIFO:fifo_rx\|scfifo:scfifo_component\|scfifo_5k11:auto_generated\|a_dpfifo_cq11:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_cq11.tdf" "wr_ptr" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_cq11.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fet " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fet\"" {  } { { "DLX.vhd" "fet" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936944 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall Fetch.vhd(61) " "VHDL Process Statement warning at Fetch.vhd(61): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fetch.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Fetch.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648681936945 "|DLX|Fetch:fet"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc Fetch.vhd(66) " "VHDL Process Statement warning at Fetch.vhd(66): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fetch.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Fetch.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648681936945 "|DLX|Fetch:fet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Fetch:fet\|InstructionMemory:im " "Elaborating entity \"InstructionMemory\" for hierarchy \"Fetch:fet\|InstructionMemory:im\"" {  } { { "Fetch.vhd" "im" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Fetch.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/InstructionMemory.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/InstructionMemory.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681936977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/factorial_code.mif " "Parameter \"init_file\" = \"./Programs/factorial_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681936977 ""}  } { { "InstructionMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/InstructionMemory.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681936977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7t3 " "Found entity 1: altsyncram_c7t3" {  } { { "db/altsyncram_c7t3.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_c7t3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681937014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681937014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7t3 Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated " "Elaborating entity \"altsyncram_c7t3\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_c7t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:dec " "Elaborating entity \"Decode\" for hierarchy \"Decode:dec\"" {  } { { "DLX.vhd" "dec" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:exc " "Elaborating entity \"Execute\" for hierarchy \"Execute:exc\"" {  } { { "DLX.vhd" "exc" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IdEx_rd Execute.vhd(107) " "VHDL Process Statement warning at Execute.vhd(107): signal \"IdEx_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Execute.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648681937037 "|DLX|Execute:exc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IdEx_rd Execute.vhd(109) " "VHDL Process Statement warning at Execute.vhd(109): signal \"IdEx_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execute.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Execute.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648681937037 "|DLX|Execute:exc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:mem\"" {  } { { "DLX.vhd" "mem" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937037 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_out Memory.vhd(80) " "VHDL Process Statement warning at Memory.vhd(80): signal \"ALU_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Memory.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648681937038 "|DLX|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Memory:mem\|DataMemory:dm " "Elaborating entity \"DataMemory\" for hierarchy \"Memory:mem\|DataMemory:dm\"" {  } { { "Memory.vhd" "dm" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/Memory.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.vhd" "altsyncram_component" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/factorial_data.mif " "Parameter \"init_file\" = \"./Programs/factorial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648681937057 ""}  } { { "DataMemory.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DataMemory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648681937057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8t3 " "Found entity 1: altsyncram_p8t3" {  } { { "db/altsyncram_p8t3.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_p8t3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648681937095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648681937095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8t3 Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_p8t3:auto_generated " "Elaborating entity \"altsyncram_p8t3\" for hierarchy \"Memory:mem\|DataMemory:dm\|altsyncram:altsyncram_component\|altsyncram_p8t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648681937096 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1648681938056 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1648681938056 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|altsyncram_k2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|altsyncram_k2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_k2m1.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_k2m1.tdf" 1060 2 0 } } { "db/a_dpfifo_bf21.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_bf21.tdf" 43 2 0 } } { "db/scfifo_4921.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_4921.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "UART_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 96 0 0 } } { "UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 164 0 0 } } { "DLX.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648681938677 "|DLX|UART:duart|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram|ram_block1a34"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1648681938677 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1648681938677 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|altsyncram_k2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"UART:duart\|UART_FIFO:fifo_uart\|scfifo:scfifo_component\|scfifo_4921:auto_generated\|a_dpfifo_bf21:dpfifo\|altsyncram_k2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_k2m1.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/altsyncram_k2m1.tdf" 1060 2 0 } } { "db/a_dpfifo_bf21.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/a_dpfifo_bf21.tdf" 43 2 0 } } { "db/scfifo_4921.tdf" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/db/scfifo_4921.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/jonah/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "UART_FIFO.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART_FIFO.vhd" 96 0 0 } } { "UART.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/UART.vhd" 164 0 0 } } { "DLX.vhd" "" { Text "/home/jonah/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/Projects/DLX/DLX.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648681939552 "|DLX|UART:duart|UART_FIFO:fifo_uart|scfifo:scfifo_component|scfifo_4921:auto_generated|a_dpfifo_bf21:dpfifo|altsyncram_k2m1:FIFOram|ram_block1a34"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1648681939552 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1648681939552 ""}
