// Seed: 1151485388
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  assign module_1.id_8 = 0;
  wire  id_6;
  logic id_7;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output wand id_2,
    output tri id_3
    , id_10,
    input tri1 id_4,
    output wand id_5,
    output supply0 id_6,
    output wire id_7,
    output wand id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    output supply1 id_4
);
  assign id_4 = id_2;
  wire id_6;
  assign id_4 = -1;
  assign id_3 = 1;
endmodule
