#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 20 14:16:32 2023
# Process ID: 32478
# Current directory: /home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1
# Command line: vivado -log dma_demo_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source dma_demo_wrapper.tcl -notrace
# Log file: /home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper.vdi
# Journal file: /home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source dma_demo_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top dma_demo_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_cdma_0_0/dma_demo_axi_cdma_0_0.dcp' for cell 'dma_demo_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_processing_system7_0_0/dma_demo_processing_system7_0_0.dcp' for cell 'dma_demo_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0.dcp' for cell 'dma_demo_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_pc_1/dma_demo_auto_pc_1.dcp' for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_0/dma_demo_auto_us_0.dcp' for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_pc_0/dma_demo_auto_pc_0.dcp' for cell 'dma_demo_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2334.234 ; gain = 0.000 ; free physical = 16122 ; free virtual = 57280
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_processing_system7_0_0/dma_demo_processing_system7_0_0.xdc] for cell 'dma_demo_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_processing_system7_0_0/dma_demo_processing_system7_0_0.xdc] for cell 'dma_demo_i/processing_system7_0/inst'
Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0_board.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0_board.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_rst_ps7_0_50M_0/dma_demo_rst_ps7_0_50M_0.xdc] for cell 'dma_demo_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_cdma_0_0/dma_demo_axi_cdma_0_0.xdc] for cell 'dma_demo_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_axi_cdma_0_0/dma_demo_axi_cdma_0_0.xdc] for cell 'dma_demo_i/axi_cdma_0/U0'
Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_0/dma_demo_auto_us_0_clocks.xdc] for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.gen/sources_1/bd/dma_demo/ip/dma_demo_auto_us_0/dma_demo_auto_us_0_clocks.xdc] for cell 'dma_demo_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.211 ; gain = 0.000 ; free physical = 16001 ; free virtual = 57159
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.211 ; gain = 192.094 ; free physical = 16001 ; free virtual = 57159
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2526.211 ; gain = 0.000 ; free physical = 15986 ; free virtual = 57144

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 170d6a7e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2569.988 ; gain = 43.777 ; free physical = 15570 ; free virtual = 56729

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1956a22b9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15437 ; free virtual = 56595
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18 load pin(s).
Phase 2 Constant propagation | Checksum: 16966c480

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15437 ; free virtual = 56595
INFO: [Opt 31-389] Phase Constant propagation created 201 cells and removed 681 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 143b304b1

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15436 ; free virtual = 56595
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 406 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 143b304b1

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15436 ; free virtual = 56595
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 143b304b1

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15436 ; free virtual = 56595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 143b304b1

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15436 ; free virtual = 56595
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |              80  |                                             24  |
|  Constant propagation         |             201  |             681  |                                             24  |
|  Sweep                        |               0  |             406  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15436 ; free virtual = 56595
Ending Logic Optimization Task | Checksum: 17718a9e4

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15436 ; free virtual = 56595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17718a9e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15435 ; free virtual = 56594

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17718a9e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15435 ; free virtual = 56594

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15435 ; free virtual = 56594
Ending Netlist Obfuscation Task | Checksum: 17718a9e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.926 ; gain = 0.000 ; free physical = 15435 ; free virtual = 56594
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.926 ; gain = 214.715 ; free physical = 15435 ; free virtual = 56594
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2780.945 ; gain = 0.000 ; free physical = 15429 ; free virtual = 56590
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dma_demo_wrapper_drc_opted.rpt -pb dma_demo_wrapper_drc_opted.pb -rpx dma_demo_wrapper_drc_opted.rpx
Command: report_drc -file dma_demo_wrapper_drc_opted.rpt -pb dma_demo_wrapper_drc_opted.pb -rpx dma_demo_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15351 ; free virtual = 56512
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ad9b0b83

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15351 ; free virtual = 56512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15351 ; free virtual = 56512

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f3e72e2

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15381 ; free virtual = 56541

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ff2d20cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15393 ; free virtual = 56554

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ff2d20cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15393 ; free virtual = 56554
Phase 1 Placer Initialization | Checksum: 1ff2d20cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15393 ; free virtual = 56554

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21262d793

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15387 ; free virtual = 56548

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 175dd08aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15387 ; free virtual = 56547

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 177 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 69 nets or cells. Created 0 new cell, deleted 69 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15374 ; free virtual = 56534

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             69  |                    69  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             69  |                    69  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1546c5ee0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56533
Phase 2.3 Global Placement Core | Checksum: d714233d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56533
Phase 2 Global Placement | Checksum: d714233d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56533

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c9e81087

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56533

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fb5758be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56534

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 133c5cf89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56534

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e582c103

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15373 ; free virtual = 56534

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25db0b79

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15370 ; free virtual = 56531

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 345cd8bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15370 ; free virtual = 56531

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1292d9372

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15370 ; free virtual = 56531
Phase 3 Detail Placement | Checksum: 1292d9372

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15370 ; free virtual = 56531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 179fc94b1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.682 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22eadb67b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bacccb7e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
Phase 4.1.1.1 BUFG Insertion | Checksum: 179fc94b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.682. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
Phase 4.1 Post Commit Optimization | Checksum: 16b2a9007

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b2a9007

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16b2a9007

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
Phase 4.3 Placer Reporting | Checksum: 16b2a9007

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 184655ab7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
Ending Placer Task | Checksum: 10a89f7cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15368 ; free virtual = 56529
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15356 ; free virtual = 56524
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dma_demo_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15360 ; free virtual = 56524
INFO: [runtcl-4] Executing : report_utilization -file dma_demo_wrapper_utilization_placed.rpt -pb dma_demo_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dma_demo_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15369 ; free virtual = 56533
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15323 ; free virtual = 56493
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 14cc7c97 ConstDB: 0 ShapeSum: f5bd7b36 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c7cdadf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15263 ; free virtual = 56429
Post Restoration Checksum: NetGraph: 45717cb7 NumContArr: 825c313d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7cdadf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15264 ; free virtual = 56430

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7cdadf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15232 ; free virtual = 56398

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7cdadf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15232 ; free virtual = 56398
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25b63c6fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15226 ; free virtual = 56392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.748 | TNS=0.000  | WHS=-0.168 | THS=-48.577|

Phase 2 Router Initialization | Checksum: 27e434f5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15226 ; free virtual = 56392

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3283
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3283
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27e434f5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15226 ; free virtual = 56392
Phase 3 Initial Routing | Checksum: 19f63ee79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15226 ; free virtual = 56392

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.904 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b731158d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.904 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10ba4771a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391
Phase 4 Rip-up And Reroute | Checksum: 10ba4771a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ba4771a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ba4771a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391
Phase 5 Delay and Skew Optimization | Checksum: 10ba4771a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15a18cf66

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.019 | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10a9bc1e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391
Phase 6 Post Hold Fix | Checksum: 10a9bc1e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.33347 %
  Global Horizontal Routing Utilization  = 1.66153 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c97fa8fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15225 ; free virtual = 56391

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c97fa8fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15224 ; free virtual = 56390

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 867ecf14

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15224 ; free virtual = 56390

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.019 | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 867ecf14

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15224 ; free virtual = 56390
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15256 ; free virtual = 56422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15256 ; free virtual = 56422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2964.000 ; gain = 0.000 ; free physical = 15238 ; free virtual = 56412
INFO: [Common 17-1381] The checkpoint '/home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dma_demo_wrapper_drc_routed.rpt -pb dma_demo_wrapper_drc_routed.pb -rpx dma_demo_wrapper_drc_routed.rpx
Command: report_drc -file dma_demo_wrapper_drc_routed.rpt -pb dma_demo_wrapper_drc_routed.pb -rpx dma_demo_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dma_demo_wrapper_methodology_drc_routed.rpt -pb dma_demo_wrapper_methodology_drc_routed.pb -rpx dma_demo_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dma_demo_wrapper_methodology_drc_routed.rpt -pb dma_demo_wrapper_methodology_drc_routed.pb -rpx dma_demo_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rom41797/Documents/Project/CDMA_simple_polling_DDR/project_1.runs/impl_1/dma_demo_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dma_demo_wrapper_power_routed.rpt -pb dma_demo_wrapper_power_summary_routed.pb -rpx dma_demo_wrapper_power_routed.rpx
Command: report_power -file dma_demo_wrapper_power_routed.rpt -pb dma_demo_wrapper_power_summary_routed.pb -rpx dma_demo_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dma_demo_wrapper_route_status.rpt -pb dma_demo_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dma_demo_wrapper_timing_summary_routed.rpt -pb dma_demo_wrapper_timing_summary_routed.pb -rpx dma_demo_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dma_demo_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dma_demo_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dma_demo_wrapper_bus_skew_routed.rpt -pb dma_demo_wrapper_bus_skew_routed.pb -rpx dma_demo_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force dma_demo_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], dma_demo_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dma_demo_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3282.199 ; gain = 215.871 ; free physical = 15201 ; free virtual = 56375
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 14:17:15 2023...
