\hypertarget{group__Disable__clock__for__GPIOx}{}\doxysection{Disable clock for GPIOx peripherals}
\label{group__Disable__clock__for__GPIOx}\index{Disable clock for GPIOx peripherals@{Disable clock for GPIOx peripherals}}
Collaboration diagram for Disable clock for GPIOx peripherals\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__Disable__clock__for__GPIOx}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga7bd5daf4b7f73ce65ccccc10f3f62c25}\label{group__Disable__clock__for__GPIOx_ga7bd5daf4b7f73ce65ccccc10f3f62c25}} 
\#define {\bfseries GPIOA\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$0) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga0b8beefb50159bf0b57ce00f391b9ffb}\label{group__Disable__clock__for__GPIOx_ga0b8beefb50159bf0b57ce00f391b9ffb}} 
\#define {\bfseries GPIOB\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$1) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga786bf409a60ff677716cb03a610bd73e}\label{group__Disable__clock__for__GPIOx_ga786bf409a60ff677716cb03a610bd73e}} 
\#define {\bfseries GPIOC\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$2) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga454d99148231ab9d69d282fa2977794a}\label{group__Disable__clock__for__GPIOx_ga454d99148231ab9d69d282fa2977794a}} 
\#define {\bfseries GPIOD\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$3) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga978a7db44c8d879d33a615ef3b0ec112}\label{group__Disable__clock__for__GPIOx_ga978a7db44c8d879d33a615ef3b0ec112}} 
\#define {\bfseries GPIOE\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$4) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga9249dead4ccda4f01c94b82a7fbe91a6}\label{group__Disable__clock__for__GPIOx_ga9249dead4ccda4f01c94b82a7fbe91a6}} 
\#define {\bfseries GPIOF\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$5) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_gaead521c49fb953246a2a8d0682d3289d}\label{group__Disable__clock__for__GPIOx_gaead521c49fb953246a2a8d0682d3289d}} 
\#define {\bfseries GPIOG\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$6) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_ga5e62f105900568285d3f1c703048566b}\label{group__Disable__clock__for__GPIOx_ga5e62f105900568285d3f1c703048566b}} 
\#define {\bfseries GPIOH\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$7) )
\item 
\mbox{\Hypertarget{group__Disable__clock__for__GPIOx_gadb9c6929391cbf78e4d132b0a72453ae}\label{group__Disable__clock__for__GPIOx_gadb9c6929391cbf78e4d132b0a72453ae}} 
\#define {\bfseries GPIOI\+\_\+\+PCLK\+\_\+\+DI}()~( RCC-\/$>$AHB1\+ENR \&= $\sim$(uint32\+\_\+t)(1$<$$<$8) )
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
