<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › hardware › iop3xx-adma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>iop3xx-adma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright © 2006, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ADMA_H</span>
<span class="cp">#define _ADMA_H</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/iop_adma.h&gt;</span>

<span class="cm">/* Memory copy units */</span>
<span class="cp">#define DMA_CCR(chan)		(chan-&gt;mmr_base + 0x0)</span>
<span class="cp">#define DMA_CSR(chan)		(chan-&gt;mmr_base + 0x4)</span>
<span class="cp">#define DMA_DAR(chan)		(chan-&gt;mmr_base + 0xc)</span>
<span class="cp">#define DMA_NDAR(chan)		(chan-&gt;mmr_base + 0x10)</span>
<span class="cp">#define DMA_PADR(chan)		(chan-&gt;mmr_base + 0x14)</span>
<span class="cp">#define DMA_PUADR(chan)	(chan-&gt;mmr_base + 0x18)</span>
<span class="cp">#define DMA_LADR(chan)		(chan-&gt;mmr_base + 0x1c)</span>
<span class="cp">#define DMA_BCR(chan)		(chan-&gt;mmr_base + 0x20)</span>
<span class="cp">#define DMA_DCR(chan)		(chan-&gt;mmr_base + 0x24)</span>

<span class="cm">/* Application accelerator unit  */</span>
<span class="cp">#define AAU_ACR(chan)		(chan-&gt;mmr_base + 0x0)</span>
<span class="cp">#define AAU_ASR(chan)		(chan-&gt;mmr_base + 0x4)</span>
<span class="cp">#define AAU_ADAR(chan)		(chan-&gt;mmr_base + 0x8)</span>
<span class="cp">#define AAU_ANDAR(chan)	(chan-&gt;mmr_base + 0xc)</span>
<span class="cp">#define AAU_SAR(src, chan)	(chan-&gt;mmr_base + (0x10 + ((src) &lt;&lt; 2)))</span>
<span class="cp">#define AAU_DAR(chan)		(chan-&gt;mmr_base + 0x20)</span>
<span class="cp">#define AAU_ABCR(chan)		(chan-&gt;mmr_base + 0x24)</span>
<span class="cp">#define AAU_ADCR(chan)		(chan-&gt;mmr_base + 0x28)</span>
<span class="cp">#define AAU_SAR_EDCR(src_edc)	(chan-&gt;mmr_base + (0x02c + ((src_edc-4) &lt;&lt; 2)))</span>
<span class="cp">#define AAU_EDCR0_IDX	8</span>
<span class="cp">#define AAU_EDCR1_IDX	17</span>
<span class="cp">#define AAU_EDCR2_IDX	26</span>

<span class="cp">#define DMA0_ID 0</span>
<span class="cp">#define DMA1_ID 1</span>
<span class="cp">#define AAU_ID 2</span>

<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">int_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk1_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk2_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk3_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk4_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk5_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk6_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk7_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk8_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk_ctrl</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dual_xor_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tx_complete</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">zero_result_err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">zero_result_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dest_write_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_aau_e_desc_ctrl</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk1_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk2_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk3_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk4_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk5_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk6_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk7_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">blk8_cmd_ctrl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_dma_desc_ctrl</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pci_transaction</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">int_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dac_cycle_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mem_to_mem_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">crc_data_tx_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">crc_gen_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">crc_seed_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">21</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">crc_tx_complete</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_desc_dma</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">next_desc</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pci_src_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">pci_dest_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">src_addr</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">upper_pci_src_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">upper_pci_dest_addr</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">local_pci_src_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">local_pci_dest_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dest_addr</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">byte_count</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">desc_ctrl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_dma_desc_ctrl</span> <span class="n">desc_ctrl_field</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">crc_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">next_desc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">dest_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">byte_count</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">desc_ctrl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">desc_ctrl_field</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">src_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">e_desc_ctrl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_e_desc_ctrl</span> <span class="n">e_desc_ctrl_field</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">src_edc</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_aau_gfmr</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gfmr1</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gfmr2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gfmr3</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gfmr4</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_desc_pq_xor</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">next_desc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">data_mult1</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_gfmr</span> <span class="n">data_mult1_field</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">dest_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">byte_count</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">desc_ctrl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">desc_ctrl_field</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">src_addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">e_desc_ctrl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_e_desc_ctrl</span> <span class="n">e_desc_ctrl_field</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">data_multiplier</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_gfmr</span> <span class="n">data_mult_field</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">src_edc_gfmr</span><span class="p">[</span><span class="mi">19</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iop3xx_desc_dual_xor</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">next_desc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src0_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src1_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">h_src_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d_src_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">h_dest_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">byte_count</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">desc_ctrl</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">desc_ctrl_field</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">d_dest_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">aau</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_dma</span> <span class="o">*</span><span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_pq_xor</span> <span class="o">*</span><span class="n">pq_xor</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_dual_xor</span> <span class="o">*</span><span class="n">dual_xor</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* No support for p+q operations */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_chan_pq_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_pq</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_set_pq_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_set_pq_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_idx</span><span class="p">,</span>
			 <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">coef</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_chan_pq_zero_sum_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_pq_zero_sum</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_set_pq_zero_sum_byte_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#define iop_desc_set_pq_zero_sum_src_addr iop_desc_set_pq_src_addr</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_set_pq_zero_sum_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pq_idx</span><span class="p">,</span>
			      <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_adma_get_max_xor</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_adma_get_max_pq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_chan_get_current_descriptor</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">id</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_DAR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">AAU_ADAR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_chan_set_next_descriptor</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">next_desc_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">id</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">next_desc_addr</span><span class="p">,</span> <span class="n">DMA_NDAR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">next_desc_addr</span><span class="p">,</span> <span class="n">AAU_ANDAR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="cp">#define IOP_ADMA_STATUS_BUSY (1 &lt;&lt; 10)</span>
<span class="cp">#define IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT (1024)</span>
<span class="cp">#define IOP_ADMA_XOR_MAX_BYTE_COUNT (16 * 1024 * 1024)</span>
<span class="cp">#define IOP_ADMA_MAX_BYTE_COUNT (16 * 1024 * 1024)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_chan_is_busy</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IOP_ADMA_STATUS_BUSY</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_desc_is_aligned</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">num_slots</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* num_slots will only ever be 1, 2, 4, or 8 */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">num_slots</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* to do: support large (i.e. &gt; hw max) buffer sizes */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_chan_memcpy_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">slots_per_op</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* to do: support large (i.e. &gt; hw max) buffer sizes */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_chan_memset_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">slots_per_op</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop3xx_aau_xor_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
					<span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">slot_count_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
						<span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* 01 - 04 */</span>
						<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* 05 - 08 */</span>
						<span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* 09 - 12 */</span>
						<span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* 13 - 16 */</span>
						<span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* 17 - 20 */</span>
						<span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* 21 - 24 */</span>
						<span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* 25 - 28 */</span>
						<span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* 29 - 32 */</span>
					      <span class="p">};</span>
	<span class="o">*</span><span class="n">slots_per_op</span> <span class="o">=</span> <span class="n">slot_count_table</span><span class="p">[</span><span class="n">src_cnt</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
	<span class="k">return</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_chan_interrupt_slot_count</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">iop_chan_memcpy_slot_count</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">slots_per_op</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="k">return</span> <span class="n">iop3xx_aau_xor_slot_count</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">slots_per_op</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_chan_xor_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
						<span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slot_cnt</span> <span class="o">=</span> <span class="n">iop3xx_aau_xor_slot_count</span><span class="p">(</span><span class="n">len</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">slots_per_op</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="n">IOP_ADMA_XOR_MAX_BYTE_COUNT</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">slot_cnt</span><span class="p">;</span>

	<span class="n">len</span> <span class="o">-=</span> <span class="n">IOP_ADMA_XOR_MAX_BYTE_COUNT</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">IOP_ADMA_XOR_MAX_BYTE_COUNT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="n">IOP_ADMA_XOR_MAX_BYTE_COUNT</span><span class="p">;</span>
		<span class="n">slot_cnt</span> <span class="o">+=</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">slot_cnt</span> <span class="o">+=</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">slot_cnt</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* zero sum on iop3xx is limited to 1k at a time so it requires multiple</span>
<span class="cm"> * descriptors</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_chan_zero_sum_slot_count</span><span class="p">(</span><span class="kt">size_t</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
						<span class="kt">int</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slot_cnt</span> <span class="o">=</span> <span class="n">iop3xx_aau_xor_slot_count</span><span class="p">(</span><span class="n">len</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">slots_per_op</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">slot_cnt</span><span class="p">;</span>

	<span class="n">len</span> <span class="o">-=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">;</span>
		<span class="n">slot_cnt</span> <span class="o">+=</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">slot_cnt</span> <span class="o">+=</span> <span class="o">*</span><span class="n">slots_per_op</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">slot_cnt</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iop_desc_is_pq</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_desc_get_dest_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">dest_addr</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">dest_addr</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_desc_get_qdest_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_desc_get_byte_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">byte_count</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">byte_count</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* translate the src_idx to a descriptor word index */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">__desc_idx</span><span class="p">(</span><span class="kt">int</span> <span class="n">src_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">desc_idx_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					      <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
					      <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
					      <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span>
					      <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span>
					      <span class="mi">18</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span>
					      <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span>
					      <span class="mi">27</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span>
					    <span class="p">};</span>

	<span class="k">return</span> <span class="n">desc_idx_table</span><span class="p">[</span><span class="n">src_idx</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_desc_get_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">src_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">src_addr</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">src_idx</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">[</span><span class="n">src_idx</span><span class="p">];</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">__desc_idx</span><span class="p">(</span><span class="n">src_idx</span><span class="p">)].</span><span class="n">src_addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop3xx_aau_desc_set_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">src_idx</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src_idx</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">[</span><span class="n">src_idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">__desc_idx</span><span class="p">(</span><span class="n">src_idx</span><span class="p">)].</span><span class="n">src_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_memcpy</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_dma</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_dma_desc_ctrl</span> <span class="n">field</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u_desc_ctrl</span><span class="p">;</span>

	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">mem_to_mem_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">pci_transaction</span> <span class="o">=</span> <span class="mh">0xe</span><span class="p">;</span> <span class="cm">/* memory read block */</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">desc_ctrl</span> <span class="o">=</span> <span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">upper_pci_src_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">crc_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_memset</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">field</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u_desc_ctrl</span><span class="p">;</span>

	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk1_cmd_ctrl</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">;</span> <span class="cm">/* memory block fill */</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">dest_write_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">desc_ctrl</span> <span class="o">=</span> <span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">iop3xx_desc_init_xor</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">edcr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">field</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u_desc_ctrl</span><span class="p">;</span>

	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">src_cnt</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">25</span> <span class="p">...</span> <span class="mi">32</span>:
		<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span> <span class="cm">/* use EDCR[2:0] */</span>
		<span class="n">edcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">edcr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
			<span class="n">shift</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR2_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="n">edcr</span><span class="p">;</span>
		<span class="n">src_cnt</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">17</span> <span class="p">...</span> <span class="mi">24</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR2_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span> <span class="cm">/* use EDCR[2:0] */</span>
		<span class="p">}</span>
		<span class="n">edcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">edcr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
			<span class="n">shift</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR1_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="n">edcr</span><span class="p">;</span>
		<span class="n">src_cnt</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">9</span> <span class="p">...</span> <span class="mi">16</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span><span class="p">)</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">;</span> <span class="cm">/* use EDCR0 */</span>
		<span class="n">edcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">edcr</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
			<span class="n">shift</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR0_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="n">edcr</span><span class="p">;</span>
		<span class="n">src_cnt</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">2</span> <span class="p">...</span> <span class="mi">8</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">src_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
			<span class="n">shift</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">&amp;&amp;</span> <span class="n">src_cnt</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/* use mini-desc */</span>
	<span class="p">}</span>

	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">dest_write_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk1_cmd_ctrl</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">;</span> <span class="cm">/* direct fill */</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">desc_ctrl</span> <span class="o">=</span> <span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_xor</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iop3xx_desc_init_xor</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* return the number of operations */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_desc_init_zero_sum</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slot_cnt</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slot_cnt</span><span class="p">,</span> <span class="n">slots_per_op</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slots_per_op</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span><span class="p">,</span> <span class="o">*</span><span class="n">prev_hw_desc</span><span class="p">,</span> <span class="o">*</span><span class="n">iter</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">field</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u_desc_ctrl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">slot_cnt</span> <span class="o">-=</span> <span class="n">slots_per_op</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="n">slots_per_op</span><span class="p">,</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iter</span> <span class="o">=</span> <span class="n">iop_hw_desc_slot_idx</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="n">iop3xx_desc_init_xor</span><span class="p">(</span><span class="n">iter</span><span class="p">,</span> <span class="n">src_cnt</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">dest_write_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">zero_result_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
		<span class="n">iter</span><span class="o">-&gt;</span><span class="n">desc_ctrl</span> <span class="o">=</span> <span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>

		<span class="cm">/* for the subsequent descriptors preserve the store queue</span>
<span class="cm">		 * and chain them together</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">prev_hw_desc</span> <span class="o">=</span>
				<span class="n">iop_hw_desc_slot_idx</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">i</span> <span class="o">-</span> <span class="n">slots_per_op</span><span class="p">);</span>
			<span class="n">prev_hw_desc</span><span class="o">-&gt;</span><span class="n">next_desc</span> <span class="o">=</span>
				<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">async_tx</span><span class="p">.</span><span class="n">phys</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">j</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_null_xor</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_cnt</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">field</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u_desc_ctrl</span><span class="p">;</span>

	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">src_cnt</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">25</span> <span class="p">...</span> <span class="mi">32</span>:
		<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span> <span class="cm">/* use EDCR[2:0] */</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR2_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">17</span> <span class="p">...</span> <span class="mi">24</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR2_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span> <span class="cm">/* use EDCR[2:0] */</span>
		<span class="p">}</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR1_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">9</span> <span class="p">...</span> <span class="mi">16</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span><span class="p">)</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">;</span> <span class="cm">/* use EDCR0 */</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_edc</span><span class="p">[</span><span class="n">AAU_EDCR0_IDX</span><span class="p">].</span><span class="n">e_desc_ctrl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* fall through */</span>
	<span class="k">case</span> <span class="mi">1</span> <span class="p">...</span> <span class="mi">8</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">&amp;&amp;</span> <span class="n">src_cnt</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">blk_ctrl</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/* use mini-desc */</span>
	<span class="p">}</span>

	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">dest_write_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">field</span><span class="p">.</span><span class="n">int_en</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">desc_ctrl</span> <span class="o">=</span> <span class="n">u_desc_ctrl</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_set_byte_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">byte_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="n">byte_count</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="n">byte_count</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_init_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="n">iop_desc_init_memcpy</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">dest_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">src_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="n">iop_desc_init_null_xor</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">dest_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_set_zero_sum_byte_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">slots_per_op</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slots_per_op</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="o">*</span><span class="n">iter</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">iter</span> <span class="o">=</span> <span class="n">iop_hw_desc_slot_idx</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">iter</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">;</span>
			<span class="n">len</span> <span class="o">-=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">;</span>
			<span class="n">i</span> <span class="o">+=</span> <span class="n">slots_per_op</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">);</span>

		<span class="n">iter</span> <span class="o">=</span> <span class="n">iop_hw_desc_slot_idx</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">iter</span><span class="o">-&gt;</span><span class="n">byte_count</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_set_dest_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
					<span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">dest_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="n">hw_desc</span><span class="p">.</span><span class="n">aau</span><span class="o">-&gt;</span><span class="n">dest_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_set_memcpy_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_dma</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">iop_desc_set_zero_sum_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src_idx</span><span class="p">,</span>
				<span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="o">*</span><span class="n">iter</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot_cnt</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slot_cnt</span><span class="p">,</span> <span class="n">slots_per_op</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slots_per_op</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">slot_cnt</span> <span class="o">-=</span> <span class="n">slots_per_op</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="n">slots_per_op</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">IOP_ADMA_ZERO_SUM_MAX_BYTE_COUNT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iter</span> <span class="o">=</span> <span class="n">iop_hw_desc_slot_idx</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">iop3xx_aau_desc_set_src_addr</span><span class="p">(</span><span class="n">iter</span><span class="p">,</span> <span class="n">src_idx</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_set_xor_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">src_idx</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="o">*</span><span class="n">iter</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">slot_cnt</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slot_cnt</span><span class="p">,</span> <span class="n">slots_per_op</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">slots_per_op</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">slot_cnt</span> <span class="o">-=</span> <span class="n">slots_per_op</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="n">slots_per_op</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">IOP_ADMA_XOR_MAX_BYTE_COUNT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iter</span> <span class="o">=</span> <span class="n">iop_hw_desc_slot_idx</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">iop3xx_aau_desc_set_src_addr</span><span class="p">(</span><span class="n">iter</span><span class="p">,</span> <span class="n">src_idx</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_set_next_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">next_desc_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* hw_desc-&gt;next_desc is the same location for all channels */</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>

	<span class="n">iop_paranoia</span><span class="p">(</span><span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">next_desc</span><span class="p">);</span>
	<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">next_desc</span> <span class="o">=</span> <span class="n">next_desc_addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_desc_get_next_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* hw_desc-&gt;next_desc is the same location for all channels */</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>
	<span class="k">return</span> <span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">next_desc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_clear_next_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* hw_desc-&gt;next_desc is the same location for all channels */</span>
	<span class="k">union</span> <span class="n">iop3xx_desc</span> <span class="n">hw_desc</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">,</span> <span class="p">};</span>
	<span class="n">hw_desc</span><span class="p">.</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">next_desc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_desc_set_block_fill_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>
	<span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">src</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">enum</span> <span class="n">sum_check_flags</span>
<span class="nf">iop_desc_get_zero_result</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_desc_slot</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iop3xx_desc_aau</span> <span class="o">*</span><span class="n">hw_desc</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">hw_desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iop3xx_aau_desc_ctrl</span> <span class="n">desc_ctrl</span> <span class="o">=</span> <span class="n">hw_desc</span><span class="o">-&gt;</span><span class="n">desc_ctrl_field</span><span class="p">;</span>

	<span class="n">iop_paranoia</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">desc_ctrl</span><span class="p">.</span><span class="n">tx_complete</span> <span class="o">&amp;&amp;</span> <span class="n">desc_ctrl</span><span class="p">.</span><span class="n">zero_result_en</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">desc_ctrl</span><span class="p">.</span><span class="n">zero_result_err</span> <span class="o">&lt;&lt;</span> <span class="n">SUM_CHECK_P</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_chan_append</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dma_chan_ctrl</span><span class="p">;</span>

	<span class="n">dma_chan_ctrl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CCR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="n">dma_chan_ctrl</span> <span class="o">|=</span> <span class="mh">0x2</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dma_chan_ctrl</span><span class="p">,</span> <span class="n">DMA_CCR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">iop_chan_get_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_chan_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dma_chan_ctrl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CCR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="n">dma_chan_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dma_chan_ctrl</span><span class="p">,</span> <span class="n">DMA_CCR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_chan_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dma_chan_ctrl</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CCR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>

	<span class="n">dma_chan_ctrl</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dma_chan_ctrl</span><span class="p">,</span> <span class="n">DMA_CCR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_adma_device_clear_eot_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_adma_device_clear_eoc_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">iop_adma_device_clear_err_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AAU_ID</span>:
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">DMA_CSR</span><span class="p">(</span><span class="n">chan</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_int_parity</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_mcu_abort</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_int_tabort</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_int_mabort</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">test_bit</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_pci_tabort</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">test_bit</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_pci_mabort</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">test_bit</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">iop_is_err_split_tx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iop_adma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA0_ID</span>:
	<span class="k">case</span> <span class="n">DMA1_ID</span>:
		<span class="k">return</span> <span class="n">test_bit</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* _ADMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
