Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 23 20:52:30 2018
| Host         : DESKTOP-DGVECIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: execute (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clk/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_count/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_direction/count_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: collect_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: direction_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: direction_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: passanger_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.584        0.000                      0                  268        0.141        0.000                      0                  268        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.584        0.000                      0                  268        0.141        0.000                      0                  268        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.275ns (26.796%)  route 3.483ns (73.204%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.854     9.901    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.511    14.852    clk/clk
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[20]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.604    14.486    clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.275ns (26.796%)  route 3.483ns (73.204%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.854     9.901    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.511    14.852    clk/clk
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[21]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.604    14.486    clk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.275ns (26.796%)  route 3.483ns (73.204%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.854     9.901    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.511    14.852    clk/clk
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[22]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.604    14.486    clk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.275ns (26.796%)  route 3.483ns (73.204%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.854     9.901    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.511    14.852    clk/clk
    SLICE_X7Y34          FDRE                                         r  clk/count_reg[23]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.604    14.486    clk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.275ns (26.897%)  route 3.465ns (73.103%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.836     9.884    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.604    14.504    clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.275ns (26.897%)  route 3.465ns (73.103%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.836     9.884    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[1]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.604    14.504    clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.275ns (26.897%)  route 3.465ns (73.103%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.836     9.884    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[2]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.604    14.504    clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.275ns (26.897%)  route 3.465ns (73.103%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.836     9.884    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[3]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y29          FDRE (Setup_fdre_C_R)       -0.604    14.504    clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.275ns (27.429%)  route 3.373ns (72.571%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.744     9.792    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  clk/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    clk/clk
    SLICE_X7Y30          FDRE                                         r  clk/count_reg[4]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.604    14.481    clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.275ns (27.429%)  route 3.373ns (72.571%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.622     5.143    clk/clk
    SLICE_X7Y29          FDRE                                         r  clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  clk/count_reg[0]/Q
                         net (fo=3, routed)           0.971     6.571    clk/count_reg[0]
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.150     6.721 r  clk/clk_out_i_20/O
                         net (fo=2, routed)           1.092     7.812    clk/clk_out_i_20_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.328     8.140 f  clk/clk_out_i_8/O
                         net (fo=1, routed)           0.566     8.706    clk/clk_out_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.830 r  clk/clk_out_i_3/O
                         net (fo=1, routed)           0.000     8.830    clk/clk_out_i_3_n_0
    SLICE_X5Y33          MUXF7 (Prop_muxf7_I1_O)      0.217     9.047 r  clk/clk_out_reg_i_1/O
                         net (fo=32, routed)          0.744     9.792    clk/clk_out_reg_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  clk/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.506    14.847    clk/clk
    SLICE_X7Y30          FDRE                                         r  clk/count_reg[5]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.604    14.481    clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  4.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.476    display_8x8_0/clk
    SLICE_X3Y38          FDRE                                         r  display_8x8_0/color_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_8x8_0/color_data_reg[18]/Q
                         net (fo=1, routed)           0.089     1.706    display_8x8_0/color_data_reg_n_0_[18]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.751 r  display_8x8_0/color_data[17]_i_1/O
                         net (fo=1, routed)           0.000     1.751    display_8x8_0/color_data[17]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  display_8x8_0/color_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    display_8x8_0/clk
    SLICE_X2Y38          FDRE                                         r  display_8x8_0/color_data_reg[17]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121     1.610    display_8x8_0/color_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.476    display_8x8_0/clk
    SLICE_X3Y38          FDRE                                         r  display_8x8_0/color_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display_8x8_0/color_data_reg[11]/Q
                         net (fo=1, routed)           0.091     1.708    display_8x8_0/color_data_reg_n_0_[11]
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.753 r  display_8x8_0/color_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.753    display_8x8_0/color_data[10]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  display_8x8_0/color_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     1.991    display_8x8_0/clk
    SLICE_X2Y38          FDRE                                         r  display_8x8_0/color_data_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121     1.610    display_8x8_0/color_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/cnt_clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.588     1.471    display_8x8_0/clk
    SLICE_X0Y31          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  display_8x8_0/cnt_clkdiv_reg[2]/Q
                         net (fo=6, routed)           0.073     1.685    display_8x8_0/cnt_clkdiv_reg__0[2]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  display_8x8_0/cnt_clkdiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.730    display_8x8_0/p_0_in__0[5]
    SLICE_X1Y31          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.857     1.984    display_8x8_0/clk
    SLICE_X1Y31          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092     1.576    display_8x8_0/cnt_clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/clk_en_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.588     1.471    display_8x8_0/clk
    SLICE_X0Y31          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  display_8x8_0/cnt_clkdiv_reg[4]/Q
                         net (fo=4, routed)           0.087     1.699    display_8x8_0/cnt_clkdiv_reg__0[4]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.744 r  display_8x8_0/clk_en_slow_i_1/O
                         net (fo=1, routed)           0.000     1.744    display_8x8_0/p_0_in
    SLICE_X1Y31          FDRE                                         r  display_8x8_0/clk_en_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.857     1.984    display_8x8_0/clk
    SLICE_X1Y31          FDRE                                         r  display_8x8_0/clk_en_slow_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.091     1.575    display_8x8_0/clk_en_slow_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.592     1.475    display_8x8_0/clk
    SLICE_X2Y37          FDRE                                         r  display_8x8_0/color_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  display_8x8_0/color_data_reg[20]/Q
                         net (fo=1, routed)           0.082     1.721    display_8x8_0/color_data_reg_n_0_[20]
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.766 r  display_8x8_0/color_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.766    display_8x8_0/color_data[19]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  display_8x8_0/color_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     1.989    display_8x8_0/clk
    SLICE_X3Y37          FDRE                                         r  display_8x8_0/color_data_reg[19]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091     1.579    display_8x8_0/color_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.592     1.475    display_8x8_0/clk
    SLICE_X3Y37          FDRE                                         r  display_8x8_0/color_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  display_8x8_0/color_data_reg[6]/Q
                         net (fo=1, routed)           0.086     1.689    display_8x8_0/color_data_reg_n_0_[6]
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.102     1.791 r  display_8x8_0/color_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.791    display_8x8_0/color_data[5]_i_1_n_0
    SLICE_X3Y37          FDRE                                         r  display_8x8_0/color_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     1.989    display_8x8_0/clk
    SLICE_X3Y37          FDRE                                         r  display_8x8_0/color_data_reg[5]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107     1.582    display_8x8_0/color_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.591     1.474    display_8x8_0/clk
    SLICE_X0Y36          FDRE                                         r  display_8x8_0/op_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display_8x8_0/op_count_reg[3]/Q
                         net (fo=9, routed)           0.144     1.759    display_8x8_0/op_count_reg_n_0_[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  display_8x8_0/op_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    display_8x8_0/data0[6]
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/op_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.861     1.988    display_8x8_0/clk
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/op_count_reg[6]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091     1.578    display_8x8_0/op_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.591     1.474    display_8x8_0/clk
    SLICE_X0Y36          FDRE                                         r  display_8x8_0/op_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display_8x8_0/op_count_reg[3]/Q
                         net (fo=9, routed)           0.145     1.760    display_8x8_0/op_count_reg_n_0_[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  display_8x8_0/op_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    display_8x8_0/data0[5]
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/op_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.861     1.988    display_8x8_0/clk
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/op_count_reg[5]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092     1.579    display_8x8_0/op_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevSeg_4digit_inst0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_4digit_inst0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.556     1.439    SevSeg_4digit_inst0/clk
    SLICE_X9Y22          FDRE                                         r  SevSeg_4digit_inst0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SevSeg_4digit_inst0/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    SevSeg_4digit_inst0/count_reg_n_0_[3]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  SevSeg_4digit_inst0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    SevSeg_4digit_inst0/count_reg[0]_i_1_n_4
    SLICE_X9Y22          FDRE                                         r  SevSeg_4digit_inst0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.823     1.950    SevSeg_4digit_inst0/clk
    SLICE_X9Y22          FDRE                                         r  SevSeg_4digit_inst0/count_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.105     1.544    SevSeg_4digit_inst0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevSeg_4digit_inst0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_4digit_inst0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.554     1.437    SevSeg_4digit_inst0/clk
    SLICE_X9Y23          FDRE                                         r  SevSeg_4digit_inst0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  SevSeg_4digit_inst0/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.686    SevSeg_4digit_inst0/count_reg_n_0_[7]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  SevSeg_4digit_inst0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    SevSeg_4digit_inst0/count_reg[4]_i_1_n_4
    SLICE_X9Y23          FDRE                                         r  SevSeg_4digit_inst0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.821     1.948    SevSeg_4digit_inst0/clk
    SLICE_X9Y23          FDRE                                         r  SevSeg_4digit_inst0/count_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.105     1.542    SevSeg_4digit_inst0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y22    SevSeg_4digit_inst0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    SevSeg_4digit_inst0/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    SevSeg_4digit_inst0/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    SevSeg_4digit_inst0/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y32    clk/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   clock_count/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   clock_count/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   clock_count/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   clock_count/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   clock_count/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   clock_count/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   clock_count/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   clock_count/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   clock_count/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   clock_count/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    SevSeg_4digit_inst0/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    clk/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    clk/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    clk/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    clk/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y35    clk/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    clk/count_reg[29]/C



