Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 13:21:15 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_89_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 Delay1No33_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.045ns (29.654%)  route 2.479ns (70.346%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 6.917 - 4.000 ) 
    Source Clock Delay      (SCD):    3.455ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.131ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.257ns (routing 1.026ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=81323, routed)       2.504     3.455    Delay1No33_instance/clk_IBUF_BUFG
    SLICE_X148Y412       FDCE                                         r  Delay1No33_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y412       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.534 r  Delay1No33_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.703     4.237    Delay1No32_instance/Y_reg[33]_0[18]
    SLICE_X153Y363       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.385 r  Delay1No32_instance/geqOp_carry__0_i_15__5/O
                         net (fo=1, routed)           0.009     4.394    Sum10_6_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X153Y363       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.580 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.606    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y364       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.658 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.399     5.057    Delay1No33_instance/CO[0]
    SLICE_X156Y364       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     5.194 r  Delay1No33_instance/shiftedFracY_d1[12]_i_4__5/O
                         net (fo=3, routed)           0.141     5.335    Delay1No32_instance/Y_reg[23]_0[0]
    SLICE_X156Y363       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.458 r  Delay1No32_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.155     5.613    Delay1No32_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X157Y363       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     5.703 r  Delay1No32_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.367     6.070    Delay1No33_instance/shiftVal__5[0]
    SLICE_X154Y361       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     6.121 r  Delay1No33_instance/shiftedFracY_d1[9]_i_2__5/O
                         net (fo=4, routed)           0.387     6.508    Delay1No33_instance/Sum10_6_impl_instance/level2[10]
    SLICE_X156Y361       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     6.598 r  Delay1No33_instance/shiftedFracY_d1[29]_i_2__5/O
                         net (fo=2, routed)           0.243     6.841    Delay1No32_instance/Y_reg[26]_0[6]
    SLICE_X158Y358       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     6.930 r  Delay1No32_instance/shiftedFracY_d1[13]_i_1__5/O
                         net (fo=1, routed)           0.049     6.979    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY[2]
    SLICE_X158Y358       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=81323, routed)       2.257     6.917    Sum10_6_impl_instance/FPAddSubOp_instance/clk
    SLICE_X158Y358       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.404     7.321    
                         clock uncertainty           -0.035     7.285    
    SLICE_X158Y358       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.310    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.310    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  0.332    




